[2025-04-07 14:08:48.266] [info] CPU 0: Partition 0
[2025-04-07 14:08:48.266] [info] CPU 1: Partition 0
[2025-04-07 14:08:48.266] [info] CPU 2: Partition 0
[2025-04-07 14:08:48.266] [info] CPU 3: Partition 0
[2025-04-07 14:08:48.266] [info] Running in default mode
[2025-04-07 14:08:48.266] [info] Simulator Configuration:
[2025-04-07 14:08:48.266] [info] [Core 0] Systolic Array Throughput: 512 GFLOPS, Spad size: 64 KB, Accumulator size: 16 KB
[2025-04-07 14:08:48.266] [info] [Core 1] Systolic Array Throughput: 512 GFLOPS, Spad size: 64 KB, Accumulator size: 16 KB
[2025-04-07 14:08:48.266] [info] [Core 2] Systolic Array Throughput: 512 GFLOPS, Spad size: 64 KB, Accumulator size: 16 KB
[2025-04-07 14:08:48.266] [info] [Core 3] Systolic Array Throughput: 512 GFLOPS, Spad size: 64 KB, Accumulator size: 16 KB
[2025-04-07 14:08:48.267] [info] DRAM Bandwidth 25 GB/s
[2025-04-07 14:08:48.267] [info] Ramulator2 config: ./configs/../configs/ramulator2_configs/DDR4.yaml
[2025-04-07 14:08:48.268] [info] Initialize SimpleInterconnect
[2025-04-07 14:08:48.268] [info] No mapping file path : ./models/resnet18/resnet18.mapping
[2025-04-07 14:08:48.268] [info] Register model: resnet18
[2025-04-07 14:08:48.268] [info] Model Name
[2025-04-07 14:08:48.325] [info] ======Start Simulation=====
[2025-04-07 14:08:48.350] [info] [Conv] Used gemmini convolution mapping: [T] N1 C3 M64 P112 Q112 S7 R7 - [O] N1 C1 M8 P8 Q7 S1 R1 - [I] N1 C3 M8 P15 Q17 S7 R7
[2025-04-07 14:08:48.431] [info] [Conv] Used gemmini convolution mapping: [T] N1 C64 M64 P56 Q56 S3 R3 - [O] N1 C3 M8 P4 Q4 S1 R1 - [I] N1 C28 M8 P15 Q17 S3 R3
[2025-04-07 14:08:48.801] [info] [Conv] Used gemmini convolution mapping: [T] N1 C64 M128 P28 Q28 S3 R3 - [O] N1 C8 M16 P2 Q2 S1 R1 - [I] N1 C8 M8 P15 Q17 S3 R3
[2025-04-07 14:08:48.845] [info] [Conv] Used gemmini convolution mapping: [T] N1 C64 M128 P28 Q28 S1 R1 - [O] N1 C2 M16 P2 Q2 S1 R1 - [I] N1 C42 M8 P15 Q17 S1 R1
[2025-04-07 14:08:48.881] [info] [Conv] Used gemmini convolution mapping: [T] N1 C128 M128 P28 Q28 S3 R3 - [O] N1 C5 M16 P2 Q2 S1 R1 - [I] N1 C28 M8 P15 Q17 S3 R3
[2025-04-07 14:08:49.149] [info] [Conv] Used gemmini convolution mapping: [T] N1 C128 M256 P14 Q14 S3 R3 - [O] N1 C8 M32 P1 Q1 S1 R1 - [I] N1 C16 M8 P14 Q14 S3 R3
[2025-04-07 14:08:49.185] [info] [Conv] Used gemmini convolution mapping: [T] N1 C128 M256 P14 Q14 S1 R1 - [O] N1 C3 M32 P1 Q1 S1 R1 - [I] N1 C54 M8 P14 Q14 S1 R1
[2025-04-07 14:08:49.213] [info] [Conv] Used gemmini convolution mapping: [T] N1 C256 M256 P14 Q14 S3 R3 - [O] N1 C8 M32 P1 Q1 S1 R1 - [I] N1 C34 M8 P14 Q14 S3 R3
[2025-04-07 14:08:49.446] [info] [Conv] Used gemmini convolution mapping: [T] N1 C256 M512 P7 Q7 S3 R3 - [O] N1 C8 M22 P1 Q1 S1 R1 - [I] N1 C32 M24 P7 Q7 S3 R3
[2025-04-07 14:08:49.487] [info] [Conv] Used gemmini convolution mapping: [T] N1 C256 M512 P7 Q7 S1 R1 - [O] N1 C3 M13 P1 Q1 S1 R1 - [I] N1 C123 M40 P7 Q7 S1 R1
[2025-04-07 14:08:49.496] [info] [Conv] Used gemmini convolution mapping: [T] N1 C512 M512 P7 Q7 S3 R3 - [O] N1 C13 M16 P1 Q1 S1 R1 - [I] N1 C40 M32 P7 Q7 S3 R3
[2025-04-07 14:08:49.752] [info] [GEMM] spad_size: 65536 accum_size: 16384
[2025-04-07 14:08:49.752] [info] [GEMM] required_sram_size: 13440 required_accum_size: 512
[2025-04-07 14:08:49.752] [info] [GEMM] Used gemmini gemm mapping: Total N:1 C:512 M:1000, Outer N:1 C:4 M:32, Inner N:8 C:168 M:32
[2025-04-07 14:08:49.757] [info] [GemmWs] Keys K = 512, N = 1, M = 1000
[2025-04-07 14:08:49.757] [info] [GemmWS]: total 0.001025 GFLOPs, 0.001029024 GB
[2025-04-07 14:08:49.757] [info] [GemmWS]: Theoretical time(ms): 0.041160961700370535 Compute time: 0.0020019531348225428 Memory time: 0.041160961700370535
[2025-04-07 14:08:49.757] [info] ./models/resnet18/resnet18.onnx Model initialization time: 1.432484 seconds
[2025-04-07 14:08:49.758] [info] Schedule model: resnet18 at 1000 us
[2025-04-07 14:08:49.758] [info] MODEL resnet18 Scheduled, Total Request: 1
[2025-04-07 14:08:49.758] [info] executable layer count 1
[2025-04-07 14:08:49.758] [info] Start layer Conv_0
[2025-04-07 14:08:49.758] [info] DDR4-CH_0: BW utilization 0% (0 reads, 0 writes)
[2025-04-07 14:08:49.775] [info] Core [0] : MatMul active cycle 3040 Vector active cycle 0 
[2025-04-07 14:08:49.776] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.776] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.776] [info] Core [0] : Systolic Array Utilization(%) 82.32 (30.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10000
[2025-04-07 14:08:49.792] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.792] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.792] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.792] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20000
[2025-04-07 14:08:49.800] [info] DDR4-CH_0: BW utilization 14% (966 reads, 510 writes)
[2025-04-07 14:08:49.809] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.809] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.809] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.809] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30000
[2025-04-07 14:08:49.827] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:49.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.827] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.827] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 40000
[2025-04-07 14:08:49.848] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.848] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.848] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.848] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 50000
[2025-04-07 14:08:49.848] [info] DDR4-CH_0: BW utilization 16% (676 reads, 1020 writes)
[2025-04-07 14:08:49.867] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.868] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 60000
[2025-04-07 14:08:49.884] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:49.884] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.884] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.884] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 70000
[2025-04-07 14:08:49.891] [info] DDR4-CH_0: BW utilization 16% (676 reads, 1020 writes)
[2025-04-07 14:08:49.900] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.900] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.900] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.900] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 80000
[2025-04-07 14:08:49.918] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.918] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.918] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.918] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 90000
[2025-04-07 14:08:49.938] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.938] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.938] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.938] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 100000
[2025-04-07 14:08:49.938] [info] DDR4-CH_0: BW utilization 16% (676 reads, 1020 writes)
[2025-04-07 14:08:49.959] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:49.959] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.959] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.959] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 110000
[2025-04-07 14:08:49.977] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.977] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.977] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 120000
[2025-04-07 14:08:49.984] [info] DDR4-CH_0: BW utilization 16% (676 reads, 1020 writes)
[2025-04-07 14:08:49.993] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:49.993] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:49.993] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:49.993] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 130000
[2025-04-07 14:08:50.009] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.009] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.009] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.009] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 140000
[2025-04-07 14:08:50.031] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.031] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.031] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.031] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 150000
[2025-04-07 14:08:50.031] [info] DDR4-CH_0: BW utilization 16% (676 reads, 1020 writes)
[2025-04-07 14:08:50.050] [info] Core [0] : MatMul active cycle 3713 Vector active cycle 0 
[2025-04-07 14:08:50.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.050] [info] Core [0] : Memory unit idle cycle 9625 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.050] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 160000
[2025-04-07 14:08:50.074] [info] Core [0] : MatMul active cycle 3722 Vector active cycle 0 
[2025-04-07 14:08:50.074] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.074] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.074] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 170000
[2025-04-07 14:08:50.084] [info] DDR4-CH_0: BW utilization 20% (906 reads, 1097 writes)
[2025-04-07 14:08:50.092] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.092] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.092] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 180000
[2025-04-07 14:08:50.113] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.113] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.113] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.113] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 190000
[2025-04-07 14:08:50.132] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.132] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.132] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.132] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 200000
[2025-04-07 14:08:50.132] [info] DDR4-CH_0: BW utilization 18% (820 reads, 984 writes)
[2025-04-07 14:08:50.148] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.149] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.149] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.149] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 210000
[2025-04-07 14:08:50.164] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.164] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.164] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 220000
[2025-04-07 14:08:50.175] [info] DDR4-CH_0: BW utilization 16% (632 reads, 1024 writes)
[2025-04-07 14:08:50.182] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:08:50.182] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.182] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.182] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 230000
[2025-04-07 14:08:50.204] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.204] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.204] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.204] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 240000
[2025-04-07 14:08:50.226] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.226] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.226] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.226] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 250000
[2025-04-07 14:08:50.226] [info] DDR4-CH_0: BW utilization 18% (829 reads, 1021 writes)
[2025-04-07 14:08:50.244] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.244] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 260000
[2025-04-07 14:08:50.259] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.260] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.260] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 270000
[2025-04-07 14:08:50.271] [info] DDR4-CH_0: BW utilization 18% (801 reads, 1017 writes)
[2025-04-07 14:08:50.277] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.278] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.278] [info] Core [0] : Memory unit idle cycle 9799 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.278] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 280000
[2025-04-07 14:08:50.298] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.298] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.298] [info] Core [0] : Memory unit idle cycle 9979 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.298] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 290000
[2025-04-07 14:08:50.317] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:50.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.317] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.317] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 300000
[2025-04-07 14:08:50.317] [info] DDR4-CH_0: BW utilization 16% (643 reads, 1018 writes)
[2025-04-07 14:08:50.336] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.336] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.336] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.336] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 310000
[2025-04-07 14:08:50.357] [info] Core [0] : MatMul active cycle 3701 Vector active cycle 0 
[2025-04-07 14:08:50.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.357] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 320000
[2025-04-07 14:08:50.371] [info] DDR4-CH_0: BW utilization 18% (869 reads, 1020 writes)
[2025-04-07 14:08:50.383] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:08:50.383] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.383] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.383] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 330000
[2025-04-07 14:08:50.405] [info] Core [0] : MatMul active cycle 3714 Vector active cycle 0 
[2025-04-07 14:08:50.406] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.406] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.406] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 340000
[2025-04-07 14:08:50.422] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.422] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.422] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.422] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 350000
[2025-04-07 14:08:50.422] [info] DDR4-CH_0: BW utilization 19% (959 reads, 1015 writes)
[2025-04-07 14:08:50.438] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.438] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.438] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.438] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 360000
[2025-04-07 14:08:50.455] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:50.455] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.455] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.455] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 370000
[2025-04-07 14:08:50.465] [info] DDR4-CH_0: BW utilization 17% (775 reads, 973 writes)
[2025-04-07 14:08:50.475] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.475] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.475] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 380000
[2025-04-07 14:08:50.492] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.492] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.492] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 390000
[2025-04-07 14:08:50.508] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.508] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.508] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 400000
[2025-04-07 14:08:50.508] [info] DDR4-CH_0: BW utilization 18% (778 reads, 1073 writes)
[2025-04-07 14:08:50.523] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.523] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.523] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.523] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 410000
[2025-04-07 14:08:50.539] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.539] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.539] [info] Core [0] : Memory unit idle cycle 9916 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.539] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 420000
[2025-04-07 14:08:50.549] [info] DDR4-CH_0: BW utilization 16% (768 reads, 897 writes)
[2025-04-07 14:08:50.558] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.558] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.558] [info] Core [0] : Memory unit idle cycle 9862 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.558] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 430000
[2025-04-07 14:08:50.575] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:50.575] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.575] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.575] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 440000
[2025-04-07 14:08:50.592] [info] Core [0] : MatMul active cycle 3710 Vector active cycle 0 
[2025-04-07 14:08:50.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.592] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.592] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 450000
[2025-04-07 14:08:50.592] [info] DDR4-CH_0: BW utilization 18% (758 reads, 1127 writes)
[2025-04-07 14:08:50.610] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.610] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.610] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 460000
[2025-04-07 14:08:50.625] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.625] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.625] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 470000
[2025-04-07 14:08:50.635] [info] DDR4-CH_0: BW utilization 17% (768 reads, 1007 writes)
[2025-04-07 14:08:50.644] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.644] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.644] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 480000
[2025-04-07 14:08:50.661] [info] Core [0] : MatMul active cycle 3733 Vector active cycle 0 
[2025-04-07 14:08:50.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.661] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.661] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 490000
[2025-04-07 14:08:50.681] [info] Core [0] : MatMul active cycle 3724 Vector active cycle 0 
[2025-04-07 14:08:50.681] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.681] [info] Core [0] : Memory unit idle cycle 9656 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.681] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 500000
[2025-04-07 14:08:50.681] [info] DDR4-CH_0: BW utilization 19% (954 reads, 965 writes)
[2025-04-07 14:08:50.699] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:50.699] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.699] [info] Core [0] : Memory unit idle cycle 9903 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.699] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 510000
[2025-04-07 14:08:50.723] [info] Core [0] : MatMul active cycle 3710 Vector active cycle 0 
[2025-04-07 14:08:50.723] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.723] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.723] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 520000
[2025-04-07 14:08:50.731] [info] DDR4-CH_0: BW utilization 20% (983 reads, 1025 writes)
[2025-04-07 14:08:50.741] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.741] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.741] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.741] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 530000
[2025-04-07 14:08:50.760] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.760] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.760] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 540000
[2025-04-07 14:08:50.775] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.775] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.775] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 550000
[2025-04-07 14:08:50.775] [info] DDR4-CH_0: BW utilization 18% (856 reads, 1014 writes)
[2025-04-07 14:08:50.791] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.791] [info] Core [0] : Memory unit idle cycle 9996 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.791] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 560000
[2025-04-07 14:08:50.811] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.811] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.811] [info] Core [0] : Memory unit idle cycle 9772 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.811] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 570000
[2025-04-07 14:08:50.819] [info] DDR4-CH_0: BW utilization 18% (859 reads, 1007 writes)
[2025-04-07 14:08:50.828] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.828] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.828] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.828] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 580000
[2025-04-07 14:08:50.846] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.846] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.846] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.846] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 590000
[2025-04-07 14:08:50.862] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:50.862] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.862] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.862] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 600000
[2025-04-07 14:08:50.862] [info] DDR4-CH_0: BW utilization 18% (818 reads, 1022 writes)
[2025-04-07 14:08:50.878] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.878] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.878] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 610000
[2025-04-07 14:08:50.898] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.898] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 620000
[2025-04-07 14:08:50.904] [info] DDR4-CH_0: BW utilization 17% (783 reads, 947 writes)
[2025-04-07 14:08:50.914] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:50.915] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.915] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.915] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 630000
[2025-04-07 14:08:50.931] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:50.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.932] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.932] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 640000
[2025-04-07 14:08:50.949] [info] Core [0] : MatMul active cycle 3699 Vector active cycle 0 
[2025-04-07 14:08:50.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.949] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.949] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 650000
[2025-04-07 14:08:50.949] [info] DDR4-CH_0: BW utilization 19% (859 reads, 1076 writes)
[2025-04-07 14:08:50.969] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:08:50.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.969] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.969] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 660000
[2025-04-07 14:08:50.989] [info] Core [0] : MatMul active cycle 3713 Vector active cycle 0 
[2025-04-07 14:08:50.990] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:50.990] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:50.990] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 670000
[2025-04-07 14:08:50.997] [info] DDR4-CH_0: BW utilization 20% (1128 reads, 941 writes)
[2025-04-07 14:08:51.007] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.007] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.007] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 680000
[2025-04-07 14:08:51.022] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.022] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.022] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.022] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 690000
[2025-04-07 14:08:51.038] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.038] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.038] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 700000
[2025-04-07 14:08:51.038] [info] DDR4-CH_0: BW utilization 18% (836 reads, 1020 writes)
[2025-04-07 14:08:51.057] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.057] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 710000
[2025-04-07 14:08:51.076] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.076] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.076] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.076] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 720000
[2025-04-07 14:08:51.083] [info] DDR4-CH_0: BW utilization 18% (836 reads, 1020 writes)
[2025-04-07 14:08:51.093] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.093] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.093] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.093] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 730000
[2025-04-07 14:08:51.109] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.109] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.109] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 740000
[2025-04-07 14:08:51.127] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:08:51.127] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.127] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.127] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 750000
[2025-04-07 14:08:51.127] [info] DDR4-CH_0: BW utilization 18% (836 reads, 1020 writes)
[2025-04-07 14:08:51.146] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.146] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.146] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.146] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 760000
[2025-04-07 14:08:51.162] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.162] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.162] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 770000
[2025-04-07 14:08:51.170] [info] DDR4-CH_0: BW utilization 18% (836 reads, 1020 writes)
[2025-04-07 14:08:51.179] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.179] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.180] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.180] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 780000
[2025-04-07 14:08:51.196] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.196] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.196] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 790000
[2025-04-07 14:08:51.213] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.213] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.213] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.213] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 800000
[2025-04-07 14:08:51.213] [info] DDR4-CH_0: BW utilization 18% (836 reads, 1020 writes)
[2025-04-07 14:08:51.232] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.232] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.232] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.232] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 810000
[2025-04-07 14:08:51.250] [info] Core [0] : MatMul active cycle 3731 Vector active cycle 0 
[2025-04-07 14:08:51.250] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.250] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.250] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 820000
[2025-04-07 14:08:51.261] [info] DDR4-CH_0: BW utilization 20% (924 reads, 1158 writes)
[2025-04-07 14:08:51.272] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:08:51.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.272] [info] Core [0] : Memory unit idle cycle 9656 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.272] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 830000
[2025-04-07 14:08:51.288] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.288] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.288] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.288] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 840000
[2025-04-07 14:08:51.308] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.308] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.308] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.308] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 850000
[2025-04-07 14:08:51.308] [info] DDR4-CH_0: BW utilization 19% (1017 reads, 960 writes)
[2025-04-07 14:08:51.324] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.324] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.324] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.324] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 860000
[2025-04-07 14:08:51.341] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.341] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.341] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.341] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 870000
[2025-04-07 14:08:51.351] [info] DDR4-CH_0: BW utilization 18% (831 reads, 1020 writes)
[2025-04-07 14:08:51.358] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.358] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 880000
[2025-04-07 14:08:51.374] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:51.374] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.374] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.374] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 890000
[2025-04-07 14:08:51.394] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.394] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.394] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 900000
[2025-04-07 14:08:51.394] [info] DDR4-CH_0: BW utilization 19% (890 reads, 1032 writes)
[2025-04-07 14:08:51.410] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.410] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.410] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.410] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 910000
[2025-04-07 14:08:51.427] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.427] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.427] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.427] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 920000
[2025-04-07 14:08:51.437] [info] DDR4-CH_0: BW utilization 17% (708 reads, 1008 writes)
[2025-04-07 14:08:51.444] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.444] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.444] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.444] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 930000
[2025-04-07 14:08:51.462] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.462] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.462] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.462] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 940000
[2025-04-07 14:08:51.480] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.481] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.481] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.481] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 950000
[2025-04-07 14:08:51.481] [info] DDR4-CH_0: BW utilization 19% (932 reads, 1020 writes)
[2025-04-07 14:08:51.508] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.508] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.508] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 960000
[2025-04-07 14:08:51.523] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.524] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.524] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 970000
[2025-04-07 14:08:51.534] [info] DDR4-CH_0: BW utilization 17% (725 reads, 1020 writes)
[2025-04-07 14:08:51.541] [info] Core [0] : MatMul active cycle 3697 Vector active cycle 0 
[2025-04-07 14:08:51.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.541] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.541] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 980000
[2025-04-07 14:08:51.562] [info] Core [0] : MatMul active cycle 3747 Vector active cycle 0 
[2025-04-07 14:08:51.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.562] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.562] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 990000
[2025-04-07 14:08:51.582] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:08:51.582] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.582] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.582] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1000000
[2025-04-07 14:08:51.582] [info] DDR4-CH_0: BW utilization 20% (1008 reads, 1014 writes)
[2025-04-07 14:08:51.599] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.599] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.599] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1010000
[2025-04-07 14:08:51.615] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.615] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.615] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.615] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1020000
[2025-04-07 14:08:51.625] [info] DDR4-CH_0: BW utilization 18% (831 reads, 1067 writes)
[2025-04-07 14:08:51.630] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:51.631] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.631] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.631] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1030000
[2025-04-07 14:08:51.650] [info] Core [0] : MatMul active cycle 3710 Vector active cycle 0 
[2025-04-07 14:08:51.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.651] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.651] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1040000
[2025-04-07 14:08:51.666] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.666] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.666] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1050000
[2025-04-07 14:08:51.666] [info] DDR4-CH_0: BW utilization 16% (711 reads, 943 writes)
[2025-04-07 14:08:51.682] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.682] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.682] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.682] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1060000
[2025-04-07 14:08:51.698] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.698] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.698] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1070000
[2025-04-07 14:08:51.708] [info] DDR4-CH_0: BW utilization 18% (802 reads, 1083 writes)
[2025-04-07 14:08:51.715] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.715] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.715] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.715] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1080000
[2025-04-07 14:08:51.733] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.733] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1090000
[2025-04-07 14:08:51.749] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.749] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.749] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1100000
[2025-04-07 14:08:51.749] [info] DDR4-CH_0: BW utilization 17% (734 reads, 1017 writes)
[2025-04-07 14:08:51.763] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.764] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.764] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.764] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1110000
[2025-04-07 14:08:51.782] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:08:51.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.782] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.782] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1120000
[2025-04-07 14:08:51.791] [info] DDR4-CH_0: BW utilization 16% (691 reads, 954 writes)
[2025-04-07 14:08:51.799] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.799] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.799] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.799] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1130000
[2025-04-07 14:08:51.818] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:08:51.818] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.818] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.818] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1140000
[2025-04-07 14:08:51.835] [info] Core [0] : MatMul active cycle 3732 Vector active cycle 0 
[2025-04-07 14:08:51.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.835] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.835] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1150000
[2025-04-07 14:08:51.835] [info] DDR4-CH_0: BW utilization 18% (848 reads, 1049 writes)
[2025-04-07 14:08:51.855] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:08:51.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.855] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.855] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1160000
[2025-04-07 14:08:51.876] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:08:51.876] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.876] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.876] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1170000
[2025-04-07 14:08:51.886] [info] DDR4-CH_0: BW utilization 21% (1189 reads, 1002 writes)
[2025-04-07 14:08:51.896] [info] Core [0] : MatMul active cycle 3344 Vector active cycle 0 
[2025-04-07 14:08:51.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.896] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.896] [info] Core [0] : Systolic Array Utilization(%) 90.94 (33.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1180000
[2025-04-07 14:08:51.918] [info] Core [0] : MatMul active cycle 3191 Vector active cycle 0 
[2025-04-07 14:08:51.918] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.918] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.918] [info] Core [0] : Systolic Array Utilization(%) 87.09 (31.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1190000
[2025-04-07 14:08:51.940] [info] Core [0] : MatMul active cycle 3168 Vector active cycle 0 
[2025-04-07 14:08:51.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.940] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.940] [info] Core [0] : Systolic Array Utilization(%) 87.15 (31.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1200000
[2025-04-07 14:08:51.940] [info] DDR4-CH_0: BW utilization 23% (1416 reads, 891 writes)
[2025-04-07 14:08:51.960] [info] Core [0] : MatMul active cycle 3057 Vector active cycle 0 
[2025-04-07 14:08:51.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.961] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.961] [info] Core [0] : Systolic Array Utilization(%) 83.28 (30.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1210000
[2025-04-07 14:08:51.981] [info] Core [0] : MatMul active cycle 2795 Vector active cycle 0 
[2025-04-07 14:08:51.981] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:51.981] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:51.981] [info] Core [0] : Systolic Array Utilization(%) 76.24 (27.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1220000
[2025-04-07 14:08:51.991] [info] DDR4-CH_0: BW utilization 21% (1360 reads, 833 writes)
[2025-04-07 14:08:52.001] [info] Core [0] : MatMul active cycle 3453 Vector active cycle 0 
[2025-04-07 14:08:52.001] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.001] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.001] [info] Core [0] : Systolic Array Utilization(%) 94.60 (34.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1230000
[2025-04-07 14:08:52.023] [info] Core [0] : MatMul active cycle 2879 Vector active cycle 0 
[2025-04-07 14:08:52.023] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.023] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.023] [info] Core [0] : Systolic Array Utilization(%) 78.64 (28.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1240000
[2025-04-07 14:08:52.046] [info] Core [0] : MatMul active cycle 2080 Vector active cycle 0 
[2025-04-07 14:08:52.046] [info] Core [0] : issued tile 1 
[2025-04-07 14:08:52.046] [info] Core [0] : Memory unit idle cycle 9965 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.046] [info] Core [0] : Systolic Array Utilization(%) 55.99 (20.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1250000
[2025-04-07 14:08:52.046] [info] DDR4-CH_0: BW utilization 21% (1309 reads, 866 writes)
[2025-04-07 14:08:52.056] [info] Layer Conv_0 finish at 1256254
[2025-04-07 14:08:52.057] [info] Total compute time 1256254
[2025-04-07 14:08:52.057] [info] executable layer count 1
[2025-04-07 14:08:52.057] [info] Start layer MaxPool_2
[2025-04-07 14:08:52.057] [info] Layer MaxPool_2 finish at 1256256
[2025-04-07 14:08:52.057] [info] Total compute time 2
[2025-04-07 14:08:52.057] [info] executable layer count 1
[2025-04-07 14:08:52.057] [info] Start layer Conv_3
[2025-04-07 14:08:52.065] [info] Core [0] : MatMul active cycle 208 Vector active cycle 0 
[2025-04-07 14:08:52.065] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.065] [info] Core [0] : Memory unit idle cycle 9200 Systolic bubble cycle 0 Core idle cycle 3060 
[2025-04-07 14:08:52.065] [info] Core [0] : Systolic Array Utilization(%) 5.49 (2.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1260000
[2025-04-07 14:08:52.087] [info] Core [0] : MatMul active cycle 2995 Vector active cycle 0 
[2025-04-07 14:08:52.087] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.087] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.087] [info] Core [0] : Systolic Array Utilization(%) 34.42 (29.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1270000
[2025-04-07 14:08:52.098] [info] DDR4-CH_0: BW utilization 20% (1839 reads, 242 writes)
[2025-04-07 14:08:52.109] [info] Core [0] : MatMul active cycle 5033 Vector active cycle 0 
[2025-04-07 14:08:52.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.109] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.109] [info] Core [0] : Systolic Array Utilization(%) 57.87 (50.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1280000
[2025-04-07 14:08:52.131] [info] Core [0] : MatMul active cycle 7455 Vector active cycle 0 
[2025-04-07 14:08:52.131] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.131] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.131] [info] Core [0] : Systolic Array Utilization(%) 85.75 (74.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1290000
[2025-04-07 14:08:52.152] [info] Core [0] : MatMul active cycle 2868 Vector active cycle 0 
[2025-04-07 14:08:52.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.152] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.152] [info] Core [0] : Systolic Array Utilization(%) 29.71 (28.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1300000
[2025-04-07 14:08:52.152] [info] DDR4-CH_0: BW utilization 22% (2241 reads, 0 writes)
[2025-04-07 14:08:52.175] [info] Core [0] : MatMul active cycle 7993 Vector active cycle 0 
[2025-04-07 14:08:52.175] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.175] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.175] [info] Core [0] : Systolic Array Utilization(%) 91.82 (79.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1310000
[2025-04-07 14:08:52.196] [info] Core [0] : MatMul active cycle 6463 Vector active cycle 0 
[2025-04-07 14:08:52.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.196] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.196] [info] Core [0] : Systolic Array Utilization(%) 74.39 (64.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1320000
[2025-04-07 14:08:52.206] [info] DDR4-CH_0: BW utilization 23% (1970 reads, 383 writes)
[2025-04-07 14:08:52.216] [info] Core [0] : MatMul active cycle 1600 Vector active cycle 0 
[2025-04-07 14:08:52.216] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.216] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.216] [info] Core [0] : Systolic Array Utilization(%) 18.37 (16.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1330000
[2025-04-07 14:08:52.238] [info] Core [0] : MatMul active cycle 1849 Vector active cycle 0 
[2025-04-07 14:08:52.238] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.238] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.238] [info] Core [0] : Systolic Array Utilization(%) 19.10 (18.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1340000
[2025-04-07 14:08:52.259] [info] Core [0] : MatMul active cycle 5536 Vector active cycle 0 
[2025-04-07 14:08:52.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.260] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.260] [info] Core [0] : Systolic Array Utilization(%) 61.77 (55.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1350000
[2025-04-07 14:08:52.260] [info] DDR4-CH_0: BW utilization 22% (2113 reads, 147 writes)
[2025-04-07 14:08:52.281] [info] Core [0] : MatMul active cycle 5933 Vector active cycle 0 
[2025-04-07 14:08:52.281] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.281] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.281] [info] Core [0] : Systolic Array Utilization(%) 68.81 (59.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1360000
[2025-04-07 14:08:52.304] [info] Core [0] : MatMul active cycle 5033 Vector active cycle 0 
[2025-04-07 14:08:52.304] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.304] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.304] [info] Core [0] : Systolic Array Utilization(%) 58.07 (50.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1370000
[2025-04-07 14:08:52.315] [info] DDR4-CH_0: BW utilization 22% (1886 reads, 365 writes)
[2025-04-07 14:08:52.325] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:52.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.325] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.325] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1380000
[2025-04-07 14:08:52.347] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:52.347] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.347] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.347] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1390000
[2025-04-07 14:08:52.368] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:52.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.368] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.368] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1400000
[2025-04-07 14:08:52.368] [info] DDR4-CH_0: BW utilization 23% (2120 reads, 254 writes)
[2025-04-07 14:08:52.389] [info] Core [0] : MatMul active cycle 6364 Vector active cycle 0 
[2025-04-07 14:08:52.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.389] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.389] [info] Core [0] : Systolic Array Utilization(%) 73.40 (63.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1410000
[2025-04-07 14:08:52.410] [info] Core [0] : MatMul active cycle 1664 Vector active cycle 0 
[2025-04-07 14:08:52.411] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.411] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.411] [info] Core [0] : Systolic Array Utilization(%) 18.89 (16.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1420000
[2025-04-07 14:08:52.421] [info] DDR4-CH_0: BW utilization 22% (1895 reads, 359 writes)
[2025-04-07 14:08:52.432] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:52.432] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.432] [info] Core [0] : Memory unit idle cycle 9501 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.432] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1430000
[2025-04-07 14:08:52.454] [info] Core [0] : MatMul active cycle 1657 Vector active cycle 0 
[2025-04-07 14:08:52.454] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.454] [info] Core [0] : Memory unit idle cycle 9888 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.454] [info] Core [0] : Systolic Array Utilization(%) 18.30 (16.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1440000
[2025-04-07 14:08:52.475] [info] Core [0] : MatMul active cycle 7136 Vector active cycle 0 
[2025-04-07 14:08:52.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.475] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.475] [info] Core [0] : Systolic Array Utilization(%) 82.41 (71.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1450000
[2025-04-07 14:08:52.475] [info] DDR4-CH_0: BW utilization 23% (2215 reads, 151 writes)
[2025-04-07 14:08:52.496] [info] Core [0] : MatMul active cycle 7263 Vector active cycle 0 
[2025-04-07 14:08:52.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.496] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.497] [info] Core [0] : Systolic Array Utilization(%) 83.87 (72.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1460000
[2025-04-07 14:08:52.517] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:52.517] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.517] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.517] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1470000
[2025-04-07 14:08:52.528] [info] DDR4-CH_0: BW utilization 22% (1859 reads, 362 writes)
[2025-04-07 14:08:52.539] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:52.539] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.539] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.539] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1480000
[2025-04-07 14:08:52.562] [info] Core [0] : MatMul active cycle 3688 Vector active cycle 0 
[2025-04-07 14:08:52.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.562] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.562] [info] Core [0] : Systolic Array Utilization(%) 42.80 (36.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1490000
[2025-04-07 14:08:52.583] [info] Core [0] : MatMul active cycle 4340 Vector active cycle 0 
[2025-04-07 14:08:52.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.583] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.583] [info] Core [0] : Systolic Array Utilization(%) 49.49 (43.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1500000
[2025-04-07 14:08:52.583] [info] DDR4-CH_0: BW utilization 22% (1949 reads, 279 writes)
[2025-04-07 14:08:52.604] [info] Core [0] : MatMul active cycle 7830 Vector active cycle 0 
[2025-04-07 14:08:52.604] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.604] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.604] [info] Core [0] : Systolic Array Utilization(%) 89.40 (78.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1510000
[2025-04-07 14:08:52.625] [info] Core [0] : MatMul active cycle 198 Vector active cycle 0 
[2025-04-07 14:08:52.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.625] [info] Core [0] : Memory unit idle cycle 9886 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.625] [info] Core [0] : Systolic Array Utilization(%) 2.89 (1.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1520000
[2025-04-07 14:08:52.636] [info] DDR4-CH_0: BW utilization 23% (2084 reads, 255 writes)
[2025-04-07 14:08:52.647] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:52.647] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.647] [info] Core [0] : Memory unit idle cycle 9701 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.647] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1530000
[2025-04-07 14:08:52.672] [info] Core [0] : MatMul active cycle 4307 Vector active cycle 0 
[2025-04-07 14:08:52.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.672] [info] Core [0] : Memory unit idle cycle 9947 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.672] [info] Core [0] : Systolic Array Utilization(%) 49.61 (43.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1540000
[2025-04-07 14:08:52.694] [info] Core [0] : MatMul active cycle 1084 Vector active cycle 0 
[2025-04-07 14:08:52.694] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.694] [info] Core [0] : Memory unit idle cycle 9677 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.694] [info] Core [0] : Systolic Array Utilization(%) 11.56 (10.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1550000
[2025-04-07 14:08:52.694] [info] DDR4-CH_0: BW utilization 22% (1839 reads, 380 writes)
[2025-04-07 14:08:52.717] [info] Core [0] : MatMul active cycle 4716 Vector active cycle 0 
[2025-04-07 14:08:52.717] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.717] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.717] [info] Core [0] : Systolic Array Utilization(%) 54.28 (47.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1560000
[2025-04-07 14:08:52.739] [info] Core [0] : MatMul active cycle 675 Vector active cycle 0 
[2025-04-07 14:08:52.739] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.739] [info] Core [0] : Memory unit idle cycle 9323 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.739] [info] Core [0] : Systolic Array Utilization(%) 6.89 (6.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1570000
[2025-04-07 14:08:52.749] [info] DDR4-CH_0: BW utilization 23% (2042 reads, 280 writes)
[2025-04-07 14:08:52.760] [info] Core [0] : MatMul active cycle 7766 Vector active cycle 0 
[2025-04-07 14:08:52.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.760] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.760] [info] Core [0] : Systolic Array Utilization(%) 88.50 (77.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1580000
[2025-04-07 14:08:52.782] [info] Core [0] : MatMul active cycle 6746 Vector active cycle 0 
[2025-04-07 14:08:52.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.782] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.782] [info] Core [0] : Systolic Array Utilization(%) 78.09 (67.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1590000
[2025-04-07 14:08:52.803] [info] Core [0] : MatMul active cycle 2883 Vector active cycle 0 
[2025-04-07 14:08:52.803] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.803] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.803] [info] Core [0] : Systolic Array Utilization(%) 32.04 (28.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1600000
[2025-04-07 14:08:52.803] [info] DDR4-CH_0: BW utilization 22% (2183 reads, 75 writes)
[2025-04-07 14:08:52.827] [info] Core [0] : MatMul active cycle 956 Vector active cycle 0 
[2025-04-07 14:08:52.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.827] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.827] [info] Core [0] : Systolic Array Utilization(%) 9.12 (9.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1610000
[2025-04-07 14:08:52.848] [info] Core [0] : MatMul active cycle 4425 Vector active cycle 0 
[2025-04-07 14:08:52.848] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.848] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.848] [info] Core [0] : Systolic Array Utilization(%) 50.80 (44.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1620000
[2025-04-07 14:08:52.859] [info] DDR4-CH_0: BW utilization 22% (2062 reads, 195 writes)
[2025-04-07 14:08:52.869] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:08:52.869] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.869] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.869] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1630000
[2025-04-07 14:08:52.891] [info] Core [0] : MatMul active cycle 2874 Vector active cycle 0 
[2025-04-07 14:08:52.891] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.891] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.891] [info] Core [0] : Systolic Array Utilization(%) 33.65 (28.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1640000
[2025-04-07 14:08:52.912] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:52.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.912] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.912] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1650000
[2025-04-07 14:08:52.912] [info] DDR4-CH_0: BW utilization 23% (2098 reads, 274 writes)
[2025-04-07 14:08:52.935] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:52.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.935] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.935] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1660000
[2025-04-07 14:08:52.958] [info] Core [0] : MatMul active cycle 7766 Vector active cycle 0 
[2025-04-07 14:08:52.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.958] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.958] [info] Core [0] : Systolic Array Utilization(%) 88.52 (77.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1670000
[2025-04-07 14:08:52.969] [info] DDR4-CH_0: BW utilization 22% (2015 reads, 236 writes)
[2025-04-07 14:08:52.980] [info] Core [0] : MatMul active cycle 4460 Vector active cycle 0 
[2025-04-07 14:08:52.980] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:52.980] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:52.980] [info] Core [0] : Systolic Array Utilization(%) 51.47 (44.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1680000
[2025-04-07 14:08:53.001] [info] Core [0] : MatMul active cycle 3830 Vector active cycle 0 
[2025-04-07 14:08:53.001] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.001] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.001] [info] Core [0] : Systolic Array Utilization(%) 44.59 (38.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1690000
[2025-04-07 14:08:53.022] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.022] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.022] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.022] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1700000
[2025-04-07 14:08:53.022] [info] DDR4-CH_0: BW utilization 23% (2099 reads, 270 writes)
[2025-04-07 14:08:53.044] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:53.044] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.044] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.044] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1710000
[2025-04-07 14:08:53.065] [info] Core [0] : MatMul active cycle 6739 Vector active cycle 0 
[2025-04-07 14:08:53.065] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.065] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.065] [info] Core [0] : Systolic Array Utilization(%) 76.80 (67.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1720000
[2025-04-07 14:08:53.078] [info] DDR4-CH_0: BW utilization 22% (2000 reads, 258 writes)
[2025-04-07 14:08:53.089] [info] Core [0] : MatMul active cycle 6705 Vector active cycle 0 
[2025-04-07 14:08:53.089] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.089] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.089] [info] Core [0] : Systolic Array Utilization(%) 78.16 (67.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1730000
[2025-04-07 14:08:53.110] [info] Core [0] : MatMul active cycle 2612 Vector active cycle 0 
[2025-04-07 14:08:53.110] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.110] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.110] [info] Core [0] : Systolic Array Utilization(%) 29.62 (26.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1740000
[2025-04-07 14:08:53.131] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:53.131] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.131] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.131] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1750000
[2025-04-07 14:08:53.131] [info] DDR4-CH_0: BW utilization 22% (1994 reads, 268 writes)
[2025-04-07 14:08:53.153] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.153] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.153] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1760000
[2025-04-07 14:08:53.175] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:53.175] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.175] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.175] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1770000
[2025-04-07 14:08:53.186] [info] DDR4-CH_0: BW utilization 23% (2126 reads, 242 writes)
[2025-04-07 14:08:53.197] [info] Core [0] : MatMul active cycle 4835 Vector active cycle 0 
[2025-04-07 14:08:53.197] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.197] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.197] [info] Core [0] : Systolic Array Utilization(%) 55.30 (48.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1780000
[2025-04-07 14:08:53.221] [info] Core [0] : MatMul active cycle 3193 Vector active cycle 0 
[2025-04-07 14:08:53.221] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.221] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.221] [info] Core [0] : Systolic Array Utilization(%) 36.99 (31.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1790000
[2025-04-07 14:08:53.243] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.243] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.243] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.243] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1800000
[2025-04-07 14:08:53.243] [info] DDR4-CH_0: BW utilization 22% (2016 reads, 234 writes)
[2025-04-07 14:08:53.265] [info] Core [0] : MatMul active cycle 2740 Vector active cycle 0 
[2025-04-07 14:08:53.265] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.265] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.265] [info] Core [0] : Systolic Array Utilization(%) 31.77 (27.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1810000
[2025-04-07 14:08:53.287] [info] Core [0] : MatMul active cycle 5288 Vector active cycle 0 
[2025-04-07 14:08:53.287] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.287] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.287] [info] Core [0] : Systolic Array Utilization(%) 60.52 (52.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1820000
[2025-04-07 14:08:53.298] [info] DDR4-CH_0: BW utilization 23% (2103 reads, 254 writes)
[2025-04-07 14:08:53.309] [info] Core [0] : MatMul active cycle 8021 Vector active cycle 0 
[2025-04-07 14:08:53.309] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.309] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.309] [info] Core [0] : Systolic Array Utilization(%) 92.15 (80.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1830000
[2025-04-07 14:08:53.333] [info] Core [0] : MatMul active cycle 7 Vector active cycle 0 
[2025-04-07 14:08:53.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.333] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.333] [info] Core [0] : Systolic Array Utilization(%) 0.19 (0.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1840000
[2025-04-07 14:08:53.356] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.357] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.357] [info] Core [0] : Systolic Array Utilization(%) 23.12 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1850000
[2025-04-07 14:08:53.357] [info] DDR4-CH_0: BW utilization 22% (1958 reads, 278 writes)
[2025-04-07 14:08:53.378] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:53.378] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.378] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.378] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1860000
[2025-04-07 14:08:53.400] [info] Core [0] : MatMul active cycle 3033 Vector active cycle 0 
[2025-04-07 14:08:53.400] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.400] [info] Core [0] : Memory unit idle cycle 9662 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.400] [info] Core [0] : Systolic Array Utilization(%) 34.03 (30.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1870000
[2025-04-07 14:08:53.410] [info] DDR4-CH_0: BW utilization 22% (1861 reads, 371 writes)
[2025-04-07 14:08:53.421] [info] Core [0] : MatMul active cycle 4454 Vector active cycle 0 
[2025-04-07 14:08:53.421] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.421] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.421] [info] Core [0] : Systolic Array Utilization(%) 51.50 (44.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1880000
[2025-04-07 14:08:53.442] [info] Core [0] : MatMul active cycle 262 Vector active cycle 0 
[2025-04-07 14:08:53.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.442] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.442] [info] Core [0] : Systolic Array Utilization(%) 2.64 (2.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1890000
[2025-04-07 14:08:53.466] [info] Core [0] : MatMul active cycle 5960 Vector active cycle 0 
[2025-04-07 14:08:53.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.466] [info] Core [0] : Memory unit idle cycle 9476 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.466] [info] Core [0] : Systolic Array Utilization(%) 67.19 (59.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1900000
[2025-04-07 14:08:53.466] [info] DDR4-CH_0: BW utilization 23% (1991 reads, 367 writes)
[2025-04-07 14:08:53.488] [info] Core [0] : MatMul active cycle 6276 Vector active cycle 0 
[2025-04-07 14:08:53.488] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.488] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.488] [info] Core [0] : Systolic Array Utilization(%) 72.66 (62.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1910000
[2025-04-07 14:08:53.510] [info] Core [0] : MatMul active cycle 4495 Vector active cycle 0 
[2025-04-07 14:08:53.510] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.510] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.510] [info] Core [0] : Systolic Array Utilization(%) 51.62 (44.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1920000
[2025-04-07 14:08:53.521] [info] DDR4-CH_0: BW utilization 22% (2097 reads, 150 writes)
[2025-04-07 14:08:53.532] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.532] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.532] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1930000
[2025-04-07 14:08:53.554] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:53.554] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.554] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.554] [info] Core [0] : Systolic Array Utilization(%) 26.87 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1940000
[2025-04-07 14:08:53.575] [info] Core [0] : MatMul active cycle 5670 Vector active cycle 0 
[2025-04-07 14:08:53.575] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.575] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.575] [info] Core [0] : Systolic Array Utilization(%) 65.42 (56.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1950000
[2025-04-07 14:08:53.575] [info] DDR4-CH_0: BW utilization 23% (2206 reads, 172 writes)
[2025-04-07 14:08:53.597] [info] Core [0] : MatMul active cycle 7391 Vector active cycle 0 
[2025-04-07 14:08:53.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.597] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.598] [info] Core [0] : Systolic Array Utilization(%) 84.92 (73.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1960000
[2025-04-07 14:08:53.619] [info] Core [0] : MatMul active cycle 637 Vector active cycle 0 
[2025-04-07 14:08:53.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.619] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.619] [info] Core [0] : Systolic Array Utilization(%) 7.37 (6.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1970000
[2025-04-07 14:08:53.630] [info] DDR4-CH_0: BW utilization 22% (2014 reads, 242 writes)
[2025-04-07 14:08:53.641] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.641] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.641] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.641] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1980000
[2025-04-07 14:08:53.663] [info] Core [0] : MatMul active cycle 5317 Vector active cycle 0 
[2025-04-07 14:08:53.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.663] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.663] [info] Core [0] : Systolic Array Utilization(%) 61.37 (53.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1990000
[2025-04-07 14:08:53.684] [info] Core [0] : MatMul active cycle 2711 Vector active cycle 0 
[2025-04-07 14:08:53.684] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.684] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.684] [info] Core [0] : Systolic Array Utilization(%) 30.92 (27.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2000000
[2025-04-07 14:08:53.684] [info] DDR4-CH_0: BW utilization 22% (1989 reads, 268 writes)
[2025-04-07 14:08:53.706] [info] Core [0] : MatMul active cycle 7933 Vector active cycle 0 
[2025-04-07 14:08:53.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.706] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.706] [info] Core [0] : Systolic Array Utilization(%) 90.62 (79.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2010000
[2025-04-07 14:08:53.728] [info] Core [0] : MatMul active cycle 95 Vector active cycle 0 
[2025-04-07 14:08:53.728] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.728] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.728] [info] Core [0] : Systolic Array Utilization(%) 1.67 (0.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2020000
[2025-04-07 14:08:53.739] [info] DDR4-CH_0: BW utilization 23% (2125 reads, 242 writes)
[2025-04-07 14:08:53.749] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:53.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.749] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.749] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2030000
[2025-04-07 14:08:53.770] [info] Core [0] : MatMul active cycle 319 Vector active cycle 0 
[2025-04-07 14:08:53.770] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.770] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.770] [info] Core [0] : Systolic Array Utilization(%) 3.42 (3.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2040000
[2025-04-07 14:08:53.791] [info] Core [0] : MatMul active cycle 7709 Vector active cycle 0 
[2025-04-07 14:08:53.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.791] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.791] [info] Core [0] : Systolic Array Utilization(%) 88.87 (77.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2050000
[2025-04-07 14:08:53.791] [info] DDR4-CH_0: BW utilization 22% (1998 reads, 251 writes)
[2025-04-07 14:08:53.813] [info] Core [0] : MatMul active cycle 5349 Vector active cycle 0 
[2025-04-07 14:08:53.813] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.813] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.813] [info] Core [0] : Systolic Array Utilization(%) 61.57 (53.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2060000
[2025-04-07 14:08:53.834] [info] Core [0] : MatMul active cycle 4138 Vector active cycle 0 
[2025-04-07 14:08:53.834] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.834] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.834] [info] Core [0] : Systolic Array Utilization(%) 45.79 (41.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2070000
[2025-04-07 14:08:53.844] [info] DDR4-CH_0: BW utilization 23% (2080 reads, 276 writes)
[2025-04-07 14:08:53.855] [info] Core [0] : MatMul active cycle 836 Vector active cycle 0 
[2025-04-07 14:08:53.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.855] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.855] [info] Core [0] : Systolic Array Utilization(%) 8.10 (8.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2080000
[2025-04-07 14:08:53.877] [info] Core [0] : MatMul active cycle 3533 Vector active cycle 0 
[2025-04-07 14:08:53.877] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.877] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.877] [info] Core [0] : Systolic Array Utilization(%) 40.62 (35.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2090000
[2025-04-07 14:08:53.898] [info] Core [0] : MatMul active cycle 4495 Vector active cycle 0 
[2025-04-07 14:08:53.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.898] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.898] [info] Core [0] : Systolic Array Utilization(%) 51.67 (44.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2100000
[2025-04-07 14:08:53.898] [info] DDR4-CH_0: BW utilization 22% (2036 reads, 234 writes)
[2025-04-07 14:08:53.918] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:53.918] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.918] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.918] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2110000
[2025-04-07 14:08:53.940] [info] Core [0] : MatMul active cycle 375 Vector active cycle 0 
[2025-04-07 14:08:53.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.940] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.940] [info] Core [0] : Systolic Array Utilization(%) 3.95 (3.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2120000
[2025-04-07 14:08:53.951] [info] DDR4-CH_0: BW utilization 22% (1964 reads, 276 writes)
[2025-04-07 14:08:53.961] [info] Core [0] : MatMul active cycle 1920 Vector active cycle 0 
[2025-04-07 14:08:53.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.961] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.961] [info] Core [0] : Systolic Array Utilization(%) 19.22 (19.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2130000
[2025-04-07 14:08:53.983] [info] Core [0] : MatMul active cycle 5225 Vector active cycle 0 
[2025-04-07 14:08:53.983] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:53.983] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:53.983] [info] Core [0] : Systolic Array Utilization(%) 59.60 (52.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2140000
[2025-04-07 14:08:54.004] [info] Core [0] : MatMul active cycle 2803 Vector active cycle 0 
[2025-04-07 14:08:54.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.005] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.005] [info] Core [0] : Systolic Array Utilization(%) 32.69 (28.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2150000
[2025-04-07 14:08:54.005] [info] DDR4-CH_0: BW utilization 23% (2105 reads, 258 writes)
[2025-04-07 14:08:54.025] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:54.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.026] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.026] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2160000
[2025-04-07 14:08:54.046] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:54.046] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.046] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.046] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2170000
[2025-04-07 14:08:54.057] [info] DDR4-CH_0: BW utilization 22% (2012 reads, 228 writes)
[2025-04-07 14:08:54.068] [info] Core [0] : MatMul active cycle 262 Vector active cycle 0 
[2025-04-07 14:08:54.068] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.068] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.068] [info] Core [0] : Systolic Array Utilization(%) 3.15 (2.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2180000
[2025-04-07 14:08:54.088] [info] Core [0] : MatMul active cycle 2096 Vector active cycle 0 
[2025-04-07 14:08:54.088] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.088] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.088] [info] Core [0] : Systolic Array Utilization(%) 23.99 (20.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2190000
[2025-04-07 14:08:54.109] [info] Core [0] : MatMul active cycle 3033 Vector active cycle 0 
[2025-04-07 14:08:54.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.109] [info] Core [0] : Memory unit idle cycle 9662 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.109] [info] Core [0] : Systolic Array Utilization(%) 34.03 (30.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2200000
[2025-04-07 14:08:54.109] [info] DDR4-CH_0: BW utilization 23% (1918 reads, 396 writes)
[2025-04-07 14:08:54.130] [info] Core [0] : MatMul active cycle 3481 Vector active cycle 0 
[2025-04-07 14:08:54.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.130] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.130] [info] Core [0] : Systolic Array Utilization(%) 40.11 (34.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2210000
[2025-04-07 14:08:54.151] [info] Core [0] : MatMul active cycle 1910 Vector active cycle 0 
[2025-04-07 14:08:54.151] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.151] [info] Core [0] : Memory unit idle cycle 9377 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.151] [info] Core [0] : Systolic Array Utilization(%) 21.06 (19.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2220000
[2025-04-07 14:08:54.161] [info] DDR4-CH_0: BW utilization 22% (1931 reads, 359 writes)
[2025-04-07 14:08:54.172] [info] Core [0] : MatMul active cycle 5408 Vector active cycle 0 
[2025-04-07 14:08:54.172] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.172] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.172] [info] Core [0] : Systolic Array Utilization(%) 63.37 (54.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2230000
[2025-04-07 14:08:54.193] [info] Core [0] : MatMul active cycle 6364 Vector active cycle 0 
[2025-04-07 14:08:54.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.193] [info] Core [0] : Memory unit idle cycle 9653 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.193] [info] Core [0] : Systolic Array Utilization(%) 75.07 (63.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2240000
[2025-04-07 14:08:54.214] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:54.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.214] [info] Core [0] : Memory unit idle cycle 9555 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.214] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2250000
[2025-04-07 14:08:54.214] [info] DDR4-CH_0: BW utilization 22% (2070 reads, 161 writes)
[2025-04-07 14:08:54.237] [info] Core [0] : MatMul active cycle 5694 Vector active cycle 0 
[2025-04-07 14:08:54.237] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.237] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.237] [info] Core [0] : Systolic Array Utilization(%) 66.62 (56.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2260000
[2025-04-07 14:08:54.258] [info] Core [0] : MatMul active cycle 3614 Vector active cycle 0 
[2025-04-07 14:08:54.258] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.258] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.258] [info] Core [0] : Systolic Array Utilization(%) 42.87 (36.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2270000
[2025-04-07 14:08:54.269] [info] DDR4-CH_0: BW utilization 23% (2147 reads, 222 writes)
[2025-04-07 14:08:54.279] [info] Core [0] : MatMul active cycle 4147 Vector active cycle 0 
[2025-04-07 14:08:54.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.279] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.279] [info] Core [0] : Systolic Array Utilization(%) 46.33 (41.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2280000
[2025-04-07 14:08:54.301] [info] Core [0] : MatMul active cycle 275 Vector active cycle 0 
[2025-04-07 14:08:54.301] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.301] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.301] [info] Core [0] : Systolic Array Utilization(%) 3.09 (2.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2290000
[2025-04-07 14:08:54.322] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:08:54.322] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.322] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.322] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2300000
[2025-04-07 14:08:54.322] [info] DDR4-CH_0: BW utilization 22% (1972 reads, 279 writes)
[2025-04-07 14:08:54.343] [info] Core [0] : MatMul active cycle 2995 Vector active cycle 0 
[2025-04-07 14:08:54.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.343] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.343] [info] Core [0] : Systolic Array Utilization(%) 35.25 (29.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2310000
[2025-04-07 14:08:54.364] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:54.364] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.364] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.364] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2320000
[2025-04-07 14:08:54.375] [info] DDR4-CH_0: BW utilization 23% (2033 reads, 270 writes)
[2025-04-07 14:08:54.385] [info] Core [0] : MatMul active cycle 5886 Vector active cycle 0 
[2025-04-07 14:08:54.385] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.386] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.386] [info] Core [0] : Systolic Array Utilization(%) 69.22 (58.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2330000
[2025-04-07 14:08:54.407] [info] Core [0] : MatMul active cycle 3358 Vector active cycle 0 
[2025-04-07 14:08:54.407] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.407] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.407] [info] Core [0] : Systolic Array Utilization(%) 39.82 (33.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2340000
[2025-04-07 14:08:54.428] [info] Core [0] : MatMul active cycle 4211 Vector active cycle 0 
[2025-04-07 14:08:54.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.428] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.428] [info] Core [0] : Systolic Array Utilization(%) 46.78 (42.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2350000
[2025-04-07 14:08:54.428] [info] DDR4-CH_0: BW utilization 23% (2110 reads, 199 writes)
[2025-04-07 14:08:54.449] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:54.449] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.449] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.449] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2360000
[2025-04-07 14:08:54.471] [info] Core [0] : MatMul active cycle 6073 Vector active cycle 0 
[2025-04-07 14:08:54.471] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.471] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.471] [info] Core [0] : Systolic Array Utilization(%) 71.40 (60.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2370000
[2025-04-07 14:08:54.484] [info] DDR4-CH_0: BW utilization 22% (1960 reads, 284 writes)
[2025-04-07 14:08:54.496] [info] Core [0] : MatMul active cycle 5699 Vector active cycle 0 
[2025-04-07 14:08:54.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.496] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.496] [info] Core [0] : Systolic Array Utilization(%) 66.94 (56.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2380000
[2025-04-07 14:08:54.518] [info] Core [0] : MatMul active cycle 1210 Vector active cycle 0 
[2025-04-07 14:08:54.518] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.518] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.518] [info] Core [0] : Systolic Array Utilization(%) 12.95 (12.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2390000
[2025-04-07 14:08:54.540] [info] Core [0] : MatMul active cycle 6359 Vector active cycle 0 
[2025-04-07 14:08:54.540] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.540] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.540] [info] Core [0] : Systolic Array Utilization(%) 73.65 (63.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2400000
[2025-04-07 14:08:54.540] [info] DDR4-CH_0: BW utilization 23% (2071 reads, 277 writes)
[2025-04-07 14:08:54.561] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:54.561] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.561] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.561] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2410000
[2025-04-07 14:08:54.583] [info] Core [0] : MatMul active cycle 7569 Vector active cycle 0 
[2025-04-07 14:08:54.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.583] [info] Core [0] : Memory unit idle cycle 9681 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.583] [info] Core [0] : Systolic Array Utilization(%) 86.50 (75.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2420000
[2025-04-07 14:08:54.594] [info] DDR4-CH_0: BW utilization 22% (1948 reads, 285 writes)
[2025-04-07 14:08:54.606] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:54.606] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.606] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.606] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2430000
[2025-04-07 14:08:54.628] [info] Core [0] : MatMul active cycle 3456 Vector active cycle 0 
[2025-04-07 14:08:54.628] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.628] [info] Core [0] : Memory unit idle cycle 9869 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.628] [info] Core [0] : Systolic Array Utilization(%) 39.88 (34.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2440000
[2025-04-07 14:08:54.649] [info] Core [0] : MatMul active cycle 2223 Vector active cycle 0 
[2025-04-07 14:08:54.649] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.649] [info] Core [0] : Memory unit idle cycle 9796 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.649] [info] Core [0] : Systolic Array Utilization(%) 25.03 (22.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2450000
[2025-04-07 14:08:54.649] [info] DDR4-CH_0: BW utilization 22% (1904 reads, 386 writes)
[2025-04-07 14:08:54.670] [info] Core [0] : MatMul active cycle 2223 Vector active cycle 0 
[2025-04-07 14:08:54.670] [info] Core [0] : issued tile 0 
[2025-04-07 14:08:54.670] [info] Core [0] : Memory unit idle cycle 9972 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.670] [info] Core [0] : Systolic Array Utilization(%) 25.03 (22.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2460000
[2025-04-07 14:08:54.690] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:54.690] [info] Core [0] : issued tile 0 
[2025-04-07 14:08:54.690] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 3971 
[2025-04-07 14:08:54.690] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2470000
[2025-04-07 14:08:54.691] [info] Layer Conv_3 finish at 2470896
[2025-04-07 14:08:54.691] [info] Total compute time 1214640
[2025-04-07 14:08:54.691] [info] executable layer count 1
[2025-04-07 14:08:54.691] [info] Start layer Conv_5
[2025-04-07 14:08:54.700] [info] DDR4-CH_0: BW utilization 21% (1874 reads, 292 writes)
[2025-04-07 14:08:54.711] [info] Core [0] : MatMul active cycle 375 Vector active cycle 0 
[2025-04-07 14:08:54.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.711] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 897 
[2025-04-07 14:08:54.711] [info] Core [0] : Systolic Array Utilization(%) 4.15 (3.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2480000
[2025-04-07 14:08:54.732] [info] Core [0] : MatMul active cycle 7653 Vector active cycle 0 
[2025-04-07 14:08:54.732] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.732] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.732] [info] Core [0] : Systolic Array Utilization(%) 88.14 (76.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2490000
[2025-04-07 14:08:54.755] [info] Core [0] : MatMul active cycle 5034 Vector active cycle 0 
[2025-04-07 14:08:54.755] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.755] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.755] [info] Core [0] : Systolic Array Utilization(%) 57.20 (50.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2500000
[2025-04-07 14:08:54.755] [info] DDR4-CH_0: BW utilization 22% (2255 reads, 0 writes)
[2025-04-07 14:08:54.777] [info] Core [0] : MatMul active cycle 5289 Vector active cycle 0 
[2025-04-07 14:08:54.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.777] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.777] [info] Core [0] : Systolic Array Utilization(%) 58.26 (52.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2510000
[2025-04-07 14:08:54.798] [info] Core [0] : MatMul active cycle 4970 Vector active cycle 0 
[2025-04-07 14:08:54.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.798] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.798] [info] Core [0] : Systolic Array Utilization(%) 57.02 (49.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2520000
[2025-04-07 14:08:54.808] [info] DDR4-CH_0: BW utilization 23% (2085 reads, 269 writes)
[2025-04-07 14:08:54.819] [info] Core [0] : MatMul active cycle 7702 Vector active cycle 0 
[2025-04-07 14:08:54.819] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.819] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.819] [info] Core [0] : Systolic Array Utilization(%) 88.47 (77.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2530000
[2025-04-07 14:08:54.840] [info] Core [0] : MatMul active cycle 3384 Vector active cycle 0 
[2025-04-07 14:08:54.840] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.840] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.840] [info] Core [0] : Systolic Array Utilization(%) 39.09 (33.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2540000
[2025-04-07 14:08:54.861] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:54.861] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.861] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.861] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2550000
[2025-04-07 14:08:54.861] [info] DDR4-CH_0: BW utilization 22% (1981 reads, 246 writes)
[2025-04-07 14:08:54.882] [info] Core [0] : MatMul active cycle 5601 Vector active cycle 0 
[2025-04-07 14:08:54.882] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.882] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.882] [info] Core [0] : Systolic Array Utilization(%) 60.99 (56.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2560000
[2025-04-07 14:08:54.904] [info] Core [0] : MatMul active cycle 4786 Vector active cycle 0 
[2025-04-07 14:08:54.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.904] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.904] [info] Core [0] : Systolic Array Utilization(%) 55.32 (47.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2570000
[2025-04-07 14:08:54.915] [info] DDR4-CH_0: BW utilization 22% (2008 reads, 264 writes)
[2025-04-07 14:08:54.925] [info] Core [0] : MatMul active cycle 7964 Vector active cycle 0 
[2025-04-07 14:08:54.925] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.925] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.925] [info] Core [0] : Systolic Array Utilization(%) 91.44 (79.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2580000
[2025-04-07 14:08:54.947] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:54.947] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.947] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.947] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2590000
[2025-04-07 14:08:54.968] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:54.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.968] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.968] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2600000
[2025-04-07 14:08:54.968] [info] DDR4-CH_0: BW utilization 23% (2109 reads, 246 writes)
[2025-04-07 14:08:54.989] [info] Core [0] : MatMul active cycle 5862 Vector active cycle 0 
[2025-04-07 14:08:54.989] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:54.989] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:54.989] [info] Core [0] : Systolic Array Utilization(%) 67.20 (58.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2610000
[2025-04-07 14:08:55.011] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:08:55.011] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.011] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.011] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2620000
[2025-04-07 14:08:55.021] [info] DDR4-CH_0: BW utilization 22% (2021 reads, 236 writes)
[2025-04-07 14:08:55.032] [info] Core [0] : MatMul active cycle 1465 Vector active cycle 0 
[2025-04-07 14:08:55.032] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.032] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.032] [info] Core [0] : Systolic Array Utilization(%) 17.25 (14.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2630000
[2025-04-07 14:08:55.053] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.053] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.053] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.053] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2640000
[2025-04-07 14:08:55.075] [info] Core [0] : MatMul active cycle 3120 Vector active cycle 0 
[2025-04-07 14:08:55.075] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.075] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.075] [info] Core [0] : Systolic Array Utilization(%) 32.77 (31.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2650000
[2025-04-07 14:08:55.075] [info] DDR4-CH_0: BW utilization 23% (2101 reads, 274 writes)
[2025-04-07 14:08:55.096] [info] Core [0] : MatMul active cycle 7203 Vector active cycle 0 
[2025-04-07 14:08:55.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.096] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.096] [info] Core [0] : Systolic Array Utilization(%) 82.69 (72.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2660000
[2025-04-07 14:08:55.117] [info] Core [0] : MatMul active cycle 4963 Vector active cycle 0 
[2025-04-07 14:08:55.117] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.117] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.117] [info] Core [0] : Systolic Array Utilization(%) 56.42 (49.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2670000
[2025-04-07 14:08:55.128] [info] DDR4-CH_0: BW utilization 22% (2019 reads, 236 writes)
[2025-04-07 14:08:55.139] [info] Core [0] : MatMul active cycle 3065 Vector active cycle 0 
[2025-04-07 14:08:55.139] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.139] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.139] [info] Core [0] : Systolic Array Utilization(%) 35.87 (30.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2680000
[2025-04-07 14:08:55.160] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.160] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.160] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.160] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2690000
[2025-04-07 14:08:55.180] [info] Core [0] : MatMul active cycle 1749 Vector active cycle 0 
[2025-04-07 14:08:55.180] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.180] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.180] [info] Core [0] : Systolic Array Utilization(%) 20.07 (17.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2700000
[2025-04-07 14:08:55.180] [info] DDR4-CH_0: BW utilization 22% (1981 reads, 279 writes)
[2025-04-07 14:08:55.201] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:08:55.201] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.201] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.201] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2710000
[2025-04-07 14:08:55.222] [info] Core [0] : MatMul active cycle 5550 Vector active cycle 0 
[2025-04-07 14:08:55.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.222] [info] Core [0] : Memory unit idle cycle 9886 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.222] [info] Core [0] : Systolic Array Utilization(%) 64.38 (55.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2720000
[2025-04-07 14:08:55.232] [info] DDR4-CH_0: BW utilization 23% (2093 reads, 282 writes)
[2025-04-07 14:08:55.243] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.243] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.243] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.243] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2730000
[2025-04-07 14:08:55.264] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.264] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.264] [info] Core [0] : Memory unit idle cycle 9701 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.264] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2740000
[2025-04-07 14:08:55.285] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:55.285] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.285] [info] Core [0] : Memory unit idle cycle 9947 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.285] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2750000
[2025-04-07 14:08:55.285] [info] DDR4-CH_0: BW utilization 22% (1891 reads, 361 writes)
[2025-04-07 14:08:55.306] [info] Core [0] : MatMul active cycle 3033 Vector active cycle 0 
[2025-04-07 14:08:55.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.306] [info] Core [0] : Memory unit idle cycle 9677 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.306] [info] Core [0] : Systolic Array Utilization(%) 34.03 (30.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2760000
[2025-04-07 14:08:55.326] [info] Core [0] : MatMul active cycle 3294 Vector active cycle 0 
[2025-04-07 14:08:55.326] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.326] [info] Core [0] : Memory unit idle cycle 9947 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.326] [info] Core [0] : Systolic Array Utilization(%) 37.75 (32.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2770000
[2025-04-07 14:08:55.336] [info] DDR4-CH_0: BW utilization 23% (1915 reads, 450 writes)
[2025-04-07 14:08:55.347] [info] Core [0] : MatMul active cycle 2097 Vector active cycle 0 
[2025-04-07 14:08:55.347] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.347] [info] Core [0] : Memory unit idle cycle 9152 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.347] [info] Core [0] : Systolic Array Utilization(%) 23.28 (20.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2780000
[2025-04-07 14:08:55.369] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:08:55.369] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.369] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.369] [info] Core [0] : Systolic Array Utilization(%) 72.70 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2790000
[2025-04-07 14:08:55.391] [info] Core [0] : MatMul active cycle 6053 Vector active cycle 0 
[2025-04-07 14:08:55.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.391] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.391] [info] Core [0] : Systolic Array Utilization(%) 68.61 (60.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2800000
[2025-04-07 14:08:55.391] [info] DDR4-CH_0: BW utilization 22% (2061 reads, 150 writes)
[2025-04-07 14:08:55.412] [info] Core [0] : MatMul active cycle 3695 Vector active cycle 0 
[2025-04-07 14:08:55.412] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.412] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.412] [info] Core [0] : Systolic Array Utilization(%) 43.27 (36.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2810000
[2025-04-07 14:08:55.433] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.433] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.433] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.433] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2820000
[2025-04-07 14:08:55.443] [info] DDR4-CH_0: BW utilization 22% (2159 reads, 72 writes)
[2025-04-07 14:08:55.454] [info] Core [0] : MatMul active cycle 2414 Vector active cycle 0 
[2025-04-07 14:08:55.454] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.454] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.454] [info] Core [0] : Systolic Array Utilization(%) 27.07 (24.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2830000
[2025-04-07 14:08:55.475] [info] Core [0] : MatMul active cycle 6945 Vector active cycle 0 
[2025-04-07 14:08:55.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.475] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.475] [info] Core [0] : Systolic Array Utilization(%) 80.14 (69.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2840000
[2025-04-07 14:08:55.497] [info] Core [0] : MatMul active cycle 6697 Vector active cycle 0 
[2025-04-07 14:08:55.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.497] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.497] [info] Core [0] : Systolic Array Utilization(%) 77.37 (66.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2850000
[2025-04-07 14:08:55.497] [info] DDR4-CH_0: BW utilization 23% (2089 reads, 252 writes)
[2025-04-07 14:08:55.520] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.520] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.520] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.520] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2860000
[2025-04-07 14:08:55.542] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.542] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.542] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.542] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2870000
[2025-04-07 14:08:55.552] [info] DDR4-CH_0: BW utilization 22% (1989 reads, 258 writes)
[2025-04-07 14:08:55.563] [info] Core [0] : MatMul active cycle 3632 Vector active cycle 0 
[2025-04-07 14:08:55.563] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.563] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.563] [info] Core [0] : Systolic Array Utilization(%) 41.90 (36.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2880000
[2025-04-07 14:08:55.584] [info] Core [0] : MatMul active cycle 5288 Vector active cycle 0 
[2025-04-07 14:08:55.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.584] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.584] [info] Core [0] : Systolic Array Utilization(%) 60.96 (52.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2890000
[2025-04-07 14:08:55.605] [info] Core [0] : MatMul active cycle 7136 Vector active cycle 0 
[2025-04-07 14:08:55.605] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.605] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.605] [info] Core [0] : Systolic Array Utilization(%) 81.72 (71.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2900000
[2025-04-07 14:08:55.605] [info] DDR4-CH_0: BW utilization 23% (2045 reads, 318 writes)
[2025-04-07 14:08:55.626] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.626] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.626] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.626] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2910000
[2025-04-07 14:08:55.648] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.648] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.648] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.648] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2920000
[2025-04-07 14:08:55.658] [info] DDR4-CH_0: BW utilization 22% (2065 reads, 192 writes)
[2025-04-07 14:08:55.669] [info] Core [0] : MatMul active cycle 4580 Vector active cycle 0 
[2025-04-07 14:08:55.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.669] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.669] [info] Core [0] : Systolic Array Utilization(%) 52.90 (45.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2930000
[2025-04-07 14:08:55.689] [info] Core [0] : MatMul active cycle 4850 Vector active cycle 0 
[2025-04-07 14:08:55.689] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.689] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.689] [info] Core [0] : Systolic Array Utilization(%) 54.99 (48.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2940000
[2025-04-07 14:08:55.710] [info] Core [0] : MatMul active cycle 6626 Vector active cycle 0 
[2025-04-07 14:08:55.710] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.710] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.710] [info] Core [0] : Systolic Array Utilization(%) 76.69 (66.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2950000
[2025-04-07 14:08:55.710] [info] DDR4-CH_0: BW utilization 22% (2000 reads, 260 writes)
[2025-04-07 14:08:55.731] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.731] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.731] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.731] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2960000
[2025-04-07 14:08:55.753] [info] Core [0] : MatMul active cycle 2670 Vector active cycle 0 
[2025-04-07 14:08:55.753] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.753] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.753] [info] Core [0] : Systolic Array Utilization(%) 27.29 (26.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2970000
[2025-04-07 14:08:55.764] [info] DDR4-CH_0: BW utilization 23% (2122 reads, 250 writes)
[2025-04-07 14:08:55.775] [info] Core [0] : MatMul active cycle 7653 Vector active cycle 0 
[2025-04-07 14:08:55.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.775] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.775] [info] Core [0] : Systolic Array Utilization(%) 88.17 (76.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2980000
[2025-04-07 14:08:55.796] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.797] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.797] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2990000
[2025-04-07 14:08:55.818] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:55.819] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.819] [info] Core [0] : Memory unit idle cycle 9804 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.819] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3000000
[2025-04-07 14:08:55.819] [info] DDR4-CH_0: BW utilization 22% (1981 reads, 260 writes)
[2025-04-07 14:08:55.840] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.840] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.840] [info] Core [0] : Memory unit idle cycle 9216 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.840] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3010000
[2025-04-07 14:08:55.861] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:55.861] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.861] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.861] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3020000
[2025-04-07 14:08:55.872] [info] DDR4-CH_0: BW utilization 23% (1972 reads, 374 writes)
[2025-04-07 14:08:55.882] [info] Core [0] : MatMul active cycle 4078 Vector active cycle 0 
[2025-04-07 14:08:55.883] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.883] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.883] [info] Core [0] : Systolic Array Utilization(%) 46.45 (40.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3030000
[2025-04-07 14:08:55.904] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:08:55.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.904] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.904] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3040000
[2025-04-07 14:08:55.925] [info] Core [0] : MatMul active cycle 3313 Vector active cycle 0 
[2025-04-07 14:08:55.925] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.925] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.925] [info] Core [0] : Systolic Array Utilization(%) 38.00 (33.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3050000
[2025-04-07 14:08:55.925] [info] DDR4-CH_0: BW utilization 22% (2134 reads, 124 writes)
[2025-04-07 14:08:55.946] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:55.946] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.946] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.946] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3060000
[2025-04-07 14:08:55.967] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:55.967] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.967] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.967] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3070000
[2025-04-07 14:08:55.977] [info] DDR4-CH_0: BW utilization 22% (1990 reads, 262 writes)
[2025-04-07 14:08:55.988] [info] Core [0] : MatMul active cycle 599 Vector active cycle 0 
[2025-04-07 14:08:55.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:55.988] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:55.988] [info] Core [0] : Systolic Array Utilization(%) 7.17 (5.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3080000
[2025-04-07 14:08:56.010] [info] Core [0] : MatMul active cycle 2434 Vector active cycle 0 
[2025-04-07 14:08:56.010] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.010] [info] Core [0] : Memory unit idle cycle 9662 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.010] [info] Core [0] : Systolic Array Utilization(%) 26.86 (24.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3090000
[2025-04-07 14:08:56.031] [info] Core [0] : MatMul active cycle 4175 Vector active cycle 0 
[2025-04-07 14:08:56.031] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.031] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.031] [info] Core [0] : Systolic Array Utilization(%) 47.99 (41.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3100000
[2025-04-07 14:08:56.031] [info] DDR4-CH_0: BW utilization 23% (1780 reads, 584 writes)
[2025-04-07 14:08:56.052] [info] Core [0] : MatMul active cycle 1216 Vector active cycle 0 
[2025-04-07 14:08:56.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.052] [info] Core [0] : Memory unit idle cycle 9152 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.052] [info] Core [0] : Systolic Array Utilization(%) 13.18 (12.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3110000
[2025-04-07 14:08:56.074] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:56.074] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.074] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.074] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3120000
[2025-04-07 14:08:56.084] [info] DDR4-CH_0: BW utilization 22% (2173 reads, 76 writes)
[2025-04-07 14:08:56.095] [info] Core [0] : MatMul active cycle 3370 Vector active cycle 0 
[2025-04-07 14:08:56.095] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.095] [info] Core [0] : Memory unit idle cycle 9996 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.095] [info] Core [0] : Systolic Array Utilization(%) 38.25 (33.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3130000
[2025-04-07 14:08:56.116] [info] Core [0] : MatMul active cycle 4658 Vector active cycle 0 
[2025-04-07 14:08:56.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.116] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.116] [info] Core [0] : Systolic Array Utilization(%) 54.04 (46.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3140000
[2025-04-07 14:08:56.138] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:56.138] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.138] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 22 Core idle cycle 0 
[2025-04-07 14:08:56.138] [info] Core [0] : Systolic Array Utilization(%) 23.23 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3150000
[2025-04-07 14:08:56.138] [info] DDR4-CH_0: BW utilization 23% (2202 reads, 150 writes)
[2025-04-07 14:08:56.159] [info] Core [0] : MatMul active cycle 2609 Vector active cycle 0 
[2025-04-07 14:08:56.159] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.159] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.159] [info] Core [0] : Systolic Array Utilization(%) 29.55 (26.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3160000
[2025-04-07 14:08:56.181] [info] Core [0] : MatMul active cycle 6244 Vector active cycle 0 
[2025-04-07 14:08:56.181] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.181] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.181] [info] Core [0] : Systolic Array Utilization(%) 72.26 (62.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3170000
[2025-04-07 14:08:56.191] [info] DDR4-CH_0: BW utilization 22% (2002 reads, 248 writes)
[2025-04-07 14:08:56.202] [info] Core [0] : MatMul active cycle 7203 Vector active cycle 0 
[2025-04-07 14:08:56.202] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.202] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.202] [info] Core [0] : Systolic Array Utilization(%) 82.77 (72.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3180000
[2025-04-07 14:08:56.222] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:56.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.222] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.222] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3190000
[2025-04-07 14:08:56.243] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:56.243] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.243] [info] Core [0] : Memory unit idle cycle 9640 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.243] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3200000
[2025-04-07 14:08:56.243] [info] DDR4-CH_0: BW utilization 22% (1989 reads, 262 writes)
[2025-04-07 14:08:56.265] [info] Core [0] : MatMul active cycle 4580 Vector active cycle 0 
[2025-04-07 14:08:56.265] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.265] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.265] [info] Core [0] : Systolic Array Utilization(%) 52.70 (45.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3210000
[2025-04-07 14:08:56.286] [info] Core [0] : MatMul active cycle 5742 Vector active cycle 0 
[2025-04-07 14:08:56.286] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.286] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.286] [info] Core [0] : Systolic Array Utilization(%) 65.74 (57.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3220000
[2025-04-07 14:08:56.296] [info] DDR4-CH_0: BW utilization 23% (2121 reads, 248 writes)
[2025-04-07 14:08:56.306] [info] Core [0] : MatMul active cycle 5734 Vector active cycle 0 
[2025-04-07 14:08:56.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.306] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.306] [info] Core [0] : Systolic Array Utilization(%) 66.14 (57.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3230000
[2025-04-07 14:08:56.326] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:56.326] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.326] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.326] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3240000
[2025-04-07 14:08:56.347] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:56.347] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.347] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.347] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3250000
[2025-04-07 14:08:56.347] [info] DDR4-CH_0: BW utilization 22% (1994 reads, 262 writes)
[2025-04-07 14:08:56.367] [info] Core [0] : MatMul active cycle 4644 Vector active cycle 0 
[2025-04-07 14:08:56.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.367] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.367] [info] Core [0] : Systolic Array Utilization(%) 53.35 (46.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3260000
[2025-04-07 14:08:56.388] [info] Core [0] : MatMul active cycle 4209 Vector active cycle 0 
[2025-04-07 14:08:56.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.388] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.388] [info] Core [0] : Systolic Array Utilization(%) 48.31 (42.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3270000
[2025-04-07 14:08:56.399] [info] DDR4-CH_0: BW utilization 23% (2107 reads, 262 writes)
[2025-04-07 14:08:56.410] [info] Core [0] : MatMul active cycle 7203 Vector active cycle 0 
[2025-04-07 14:08:56.410] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.410] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.410] [info] Core [0] : Systolic Array Utilization(%) 82.92 (72.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3280000
[2025-04-07 14:08:56.430] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:56.430] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.430] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.430] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3290000
[2025-04-07 14:08:56.451] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:56.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.451] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.451] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3300000
[2025-04-07 14:08:56.451] [info] DDR4-CH_0: BW utilization 22% (2012 reads, 248 writes)
[2025-04-07 14:08:56.471] [info] Core [0] : MatMul active cycle 6177 Vector active cycle 0 
[2025-04-07 14:08:56.471] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.471] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.471] [info] Core [0] : Systolic Array Utilization(%) 70.77 (61.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3310000
[2025-04-07 14:08:56.492] [info] Core [0] : MatMul active cycle 5037 Vector active cycle 0 
[2025-04-07 14:08:56.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.492] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.492] [info] Core [0] : Systolic Array Utilization(%) 57.79 (50.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3320000
[2025-04-07 14:08:56.502] [info] DDR4-CH_0: BW utilization 22% (1991 reads, 262 writes)
[2025-04-07 14:08:56.513] [info] Core [0] : MatMul active cycle 4842 Vector active cycle 0 
[2025-04-07 14:08:56.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.513] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.513] [info] Core [0] : Systolic Array Utilization(%) 56.02 (48.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3330000
[2025-04-07 14:08:56.537] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:56.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.537] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.537] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3340000
[2025-04-07 14:08:56.559] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:56.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.559] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.559] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3350000
[2025-04-07 14:08:56.559] [info] DDR4-CH_0: BW utilization 23% (2116 reads, 248 writes)
[2025-04-07 14:08:56.579] [info] Core [0] : MatMul active cycle 2995 Vector active cycle 0 
[2025-04-07 14:08:56.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.579] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.579] [info] Core [0] : Systolic Array Utilization(%) 34.60 (29.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3360000
[2025-04-07 14:08:56.600] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:08:56.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.600] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.600] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3370000
[2025-04-07 14:08:56.612] [info] DDR4-CH_0: BW utilization 22% (2002 reads, 252 writes)
[2025-04-07 14:08:56.623] [info] Core [0] : MatMul active cycle 4340 Vector active cycle 0 
[2025-04-07 14:08:56.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.623] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.623] [info] Core [0] : Systolic Array Utilization(%) 49.85 (43.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3380000
[2025-04-07 14:08:56.644] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:56.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.644] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.644] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3390000
[2025-04-07 14:08:56.666] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:56.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.666] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.666] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3400000
[2025-04-07 14:08:56.666] [info] DDR4-CH_0: BW utilization 23% (2113 reads, 258 writes)
[2025-04-07 14:08:56.686] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:56.686] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.686] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.686] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3410000
[2025-04-07 14:08:56.706] [info] Core [0] : MatMul active cycle 3033 Vector active cycle 0 
[2025-04-07 14:08:56.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.706] [info] Core [0] : Memory unit idle cycle 9726 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.706] [info] Core [0] : Systolic Array Utilization(%) 34.03 (30.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3420000
[2025-04-07 14:08:56.717] [info] DDR4-CH_0: BW utilization 22% (1734 reads, 510 writes)
[2025-04-07 14:08:56.727] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:56.727] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.727] [info] Core [0] : Memory unit idle cycle 9766 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.727] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3430000
[2025-04-07 14:08:56.748] [info] Core [0] : MatMul active cycle 2533 Vector active cycle 0 
[2025-04-07 14:08:56.748] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.748] [info] Core [0] : Memory unit idle cycle 9611 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.748] [info] Core [0] : Systolic Array Utilization(%) 28.06 (25.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3440000
[2025-04-07 14:08:56.771] [info] Core [0] : MatMul active cycle 8513 Vector active cycle 0 
[2025-04-07 14:08:56.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.771] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.771] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3450000
[2025-04-07 14:08:56.771] [info] DDR4-CH_0: BW utilization 22% (2088 reads, 149 writes)
[2025-04-07 14:08:56.793] [info] Core [0] : MatMul active cycle 2587 Vector active cycle 0 
[2025-04-07 14:08:56.793] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.793] [info] Core [0] : Memory unit idle cycle 9766 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.793] [info] Core [0] : Systolic Array Utilization(%) 29.64 (25.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3460000
[2025-04-07 14:08:56.814] [info] Core [0] : MatMul active cycle 5163 Vector active cycle 0 
[2025-04-07 14:08:56.815] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.815] [info] Core [0] : Memory unit idle cycle 9555 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.815] [info] Core [0] : Systolic Array Utilization(%) 59.71 (51.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3470000
[2025-04-07 14:08:56.825] [info] DDR4-CH_0: BW utilization 23% (2101 reads, 245 writes)
[2025-04-07 14:08:56.836] [info] Core [0] : MatMul active cycle 2867 Vector active cycle 0 
[2025-04-07 14:08:56.836] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.836] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.836] [info] Core [0] : Systolic Array Utilization(%) 33.49 (28.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3480000
[2025-04-07 14:08:56.857] [info] Core [0] : MatMul active cycle 5922 Vector active cycle 0 
[2025-04-07 14:08:56.857] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.857] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.857] [info] Core [0] : Systolic Array Utilization(%) 67.53 (59.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3490000
[2025-04-07 14:08:56.878] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:56.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.878] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.878] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3500000
[2025-04-07 14:08:56.878] [info] DDR4-CH_0: BW utilization 22% (2061 reads, 187 writes)
[2025-04-07 14:08:56.900] [info] Core [0] : MatMul active cycle 5606 Vector active cycle 0 
[2025-04-07 14:08:56.900] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.900] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.900] [info] Core [0] : Systolic Array Utilization(%) 65.62 (56.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3510000
[2025-04-07 14:08:56.922] [info] Core [0] : MatMul active cycle 6166 Vector active cycle 0 
[2025-04-07 14:08:56.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.922] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.922] [info] Core [0] : Systolic Array Utilization(%) 72.82 (61.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3520000
[2025-04-07 14:08:56.933] [info] DDR4-CH_0: BW utilization 23% (2105 reads, 263 writes)
[2025-04-07 14:08:56.943] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:56.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.943] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.943] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3530000
[2025-04-07 14:08:56.963] [info] Core [0] : MatMul active cycle 1180 Vector active cycle 0 
[2025-04-07 14:08:56.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.964] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.964] [info] Core [0] : Systolic Array Utilization(%) 13.37 (11.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3540000
[2025-04-07 14:08:56.984] [info] Core [0] : MatMul active cycle 6014 Vector active cycle 0 
[2025-04-07 14:08:56.984] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:56.984] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:56.984] [info] Core [0] : Systolic Array Utilization(%) 71.67 (60.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3550000
[2025-04-07 14:08:56.984] [info] DDR4-CH_0: BW utilization 22% (1946 reads, 301 writes)
[2025-04-07 14:08:57.005] [info] Core [0] : MatMul active cycle 4578 Vector active cycle 0 
[2025-04-07 14:08:57.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.005] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.005] [info] Core [0] : Systolic Array Utilization(%) 53.40 (45.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3560000
[2025-04-07 14:08:57.026] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:57.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.026] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.026] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3570000
[2025-04-07 14:08:57.037] [info] DDR4-CH_0: BW utilization 22% (1980 reads, 277 writes)
[2025-04-07 14:08:57.048] [info] Core [0] : MatMul active cycle 742 Vector active cycle 0 
[2025-04-07 14:08:57.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.048] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.048] [info] Core [0] : Systolic Array Utilization(%) 8.95 (7.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3580000
[2025-04-07 14:08:57.069] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:08:57.069] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.069] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.069] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3590000
[2025-04-07 14:08:57.091] [info] Core [0] : MatMul active cycle 2528 Vector active cycle 0 
[2025-04-07 14:08:57.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.091] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.091] [info] Core [0] : Systolic Array Utilization(%) 29.39 (25.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3600000
[2025-04-07 14:08:57.091] [info] DDR4-CH_0: BW utilization 23% (2172 reads, 194 writes)
[2025-04-07 14:08:57.112] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:57.112] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.112] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.112] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3610000
[2025-04-07 14:08:57.133] [info] Core [0] : MatMul active cycle 4578 Vector active cycle 0 
[2025-04-07 14:08:57.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.133] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.133] [info] Core [0] : Systolic Array Utilization(%) 53.95 (45.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3620000
[2025-04-07 14:08:57.144] [info] DDR4-CH_0: BW utilization 22% (1973 reads, 268 writes)
[2025-04-07 14:08:57.157] [info] Core [0] : MatMul active cycle 7194 Vector active cycle 0 
[2025-04-07 14:08:57.157] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.157] [info] Core [0] : Memory unit idle cycle 9835 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.157] [info] Core [0] : Systolic Array Utilization(%) 84.49 (71.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3630000
[2025-04-07 14:08:57.179] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:57.179] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.179] [info] Core [0] : Memory unit idle cycle 9956 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.179] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3640000
[2025-04-07 14:08:57.200] [info] Core [0] : MatMul active cycle 2561 Vector active cycle 0 
[2025-04-07 14:08:57.200] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.200] [info] Core [0] : Memory unit idle cycle 9771 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.200] [info] Core [0] : Systolic Array Utilization(%) 27.50 (25.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3650000
[2025-04-07 14:08:57.200] [info] DDR4-CH_0: BW utilization 23% (2077 reads, 286 writes)
[2025-04-07 14:08:57.220] [info] Core [0] : MatMul active cycle 3073 Vector active cycle 0 
[2025-04-07 14:08:57.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.220] [info] Core [0] : Memory unit idle cycle 9706 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.220] [info] Core [0] : Systolic Array Utilization(%) 34.85 (30.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3660000
[2025-04-07 14:08:57.240] [info] Core [0] : MatMul active cycle 2167 Vector active cycle 0 
[2025-04-07 14:08:57.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.240] [info] Core [0] : Memory unit idle cycle 9959 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.240] [info] Core [0] : Systolic Array Utilization(%) 25.39 (21.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3670000
[2025-04-07 14:08:57.251] [info] DDR4-CH_0: BW utilization 22% (1787 reads, 458 writes)
[2025-04-07 14:08:57.263] [info] Core [0] : MatMul active cycle 1784 Vector active cycle 0 
[2025-04-07 14:08:57.263] [info] Core [0] : issued tile 0 
[2025-04-07 14:08:57.263] [info] Core [0] : Memory unit idle cycle 9972 Systolic bubble cycle 0 Core idle cycle 301 
[2025-04-07 14:08:57.263] [info] Core [0] : Systolic Array Utilization(%) 19.58 (17.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3680000
[2025-04-07 14:08:57.266] [info] Layer Conv_5 finish at 3682681
[2025-04-07 14:08:57.266] [info] Total compute time 1211785
[2025-04-07 14:08:57.266] [info] executable layer count 1
[2025-04-07 14:08:57.266] [info] Start layer Conv_8
[2025-04-07 14:08:57.282] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:57.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.282] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 2682 
[2025-04-07 14:08:57.282] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3690000
[2025-04-07 14:08:57.303] [info] Core [0] : MatMul active cycle 7200 Vector active cycle 0 
[2025-04-07 14:08:57.303] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.303] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.303] [info] Core [0] : Systolic Array Utilization(%) 82.82 (72.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3700000
[2025-04-07 14:08:57.303] [info] DDR4-CH_0: BW utilization 22% (2076 reads, 136 writes)
[2025-04-07 14:08:57.324] [info] Core [0] : MatMul active cycle 3688 Vector active cycle 0 
[2025-04-07 14:08:57.324] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.324] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.324] [info] Core [0] : Systolic Array Utilization(%) 42.32 (36.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3710000
[2025-04-07 14:08:57.345] [info] Core [0] : MatMul active cycle 7208 Vector active cycle 0 
[2025-04-07 14:08:57.345] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.345] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.345] [info] Core [0] : Systolic Array Utilization(%) 80.14 (72.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3720000
[2025-04-07 14:08:57.356] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:08:57.366] [info] Core [0] : MatMul active cycle 4198 Vector active cycle 0 
[2025-04-07 14:08:57.366] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.366] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.366] [info] Core [0] : Systolic Array Utilization(%) 47.57 (41.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3730000
[2025-04-07 14:08:57.386] [info] Core [0] : MatMul active cycle 6761 Vector active cycle 0 
[2025-04-07 14:08:57.386] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.386] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.386] [info] Core [0] : Systolic Array Utilization(%) 78.06 (67.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3740000
[2025-04-07 14:08:57.407] [info] Core [0] : MatMul active cycle 5352 Vector active cycle 0 
[2025-04-07 14:08:57.407] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.407] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.407] [info] Core [0] : Systolic Array Utilization(%) 61.42 (53.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3750000
[2025-04-07 14:08:57.407] [info] DDR4-CH_0: BW utilization 22% (1863 reads, 379 writes)
[2025-04-07 14:08:57.428] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:57.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.428] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.428] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3760000
[2025-04-07 14:08:57.449] [info] Core [0] : MatMul active cycle 3562 Vector active cycle 0 
[2025-04-07 14:08:57.449] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.449] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.449] [info] Core [0] : Systolic Array Utilization(%) 37.52 (35.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3770000
[2025-04-07 14:08:57.459] [info] DDR4-CH_0: BW utilization 23% (2248 reads, 131 writes)
[2025-04-07 14:08:57.469] [info] Core [0] : MatMul active cycle 6761 Vector active cycle 0 
[2025-04-07 14:08:57.469] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.469] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.469] [info] Core [0] : Systolic Array Utilization(%) 77.94 (67.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3780000
[2025-04-07 14:08:57.489] [info] Core [0] : MatMul active cycle 2860 Vector active cycle 0 
[2025-04-07 14:08:57.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.489] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.489] [info] Core [0] : Systolic Array Utilization(%) 33.12 (28.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3790000
[2025-04-07 14:08:57.509] [info] Core [0] : MatMul active cycle 5168 Vector active cycle 0 
[2025-04-07 14:08:57.509] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.509] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.509] [info] Core [0] : Systolic Array Utilization(%) 59.17 (51.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3800000
[2025-04-07 14:08:57.509] [info] DDR4-CH_0: BW utilization 22% (1856 reads, 379 writes)
[2025-04-07 14:08:57.530] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:57.530] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.530] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.530] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3810000
[2025-04-07 14:08:57.552] [info] Core [0] : MatMul active cycle 4936 Vector active cycle 0 
[2025-04-07 14:08:57.552] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.552] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.552] [info] Core [0] : Systolic Array Utilization(%) 53.42 (49.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3820000
[2025-04-07 14:08:57.561] [info] DDR4-CH_0: BW utilization 22% (2031 reads, 211 writes)
[2025-04-07 14:08:57.571] [info] Core [0] : MatMul active cycle 5387 Vector active cycle 0 
[2025-04-07 14:08:57.571] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.571] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.571] [info] Core [0] : Systolic Array Utilization(%) 62.04 (53.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3830000
[2025-04-07 14:08:57.591] [info] Core [0] : MatMul active cycle 5592 Vector active cycle 0 
[2025-04-07 14:08:57.591] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.591] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.591] [info] Core [0] : Systolic Array Utilization(%) 64.05 (55.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3840000
[2025-04-07 14:08:57.611] [info] Core [0] : MatMul active cycle 2436 Vector active cycle 0 
[2025-04-07 14:08:57.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.611] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.611] [info] Core [0] : Systolic Array Utilization(%) 28.24 (24.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3850000
[2025-04-07 14:08:57.612] [info] DDR4-CH_0: BW utilization 23% (1924 reads, 430 writes)
[2025-04-07 14:08:57.632] [info] Core [0] : MatMul active cycle 1339 Vector active cycle 0 
[2025-04-07 14:08:57.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.632] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.632] [info] Core [0] : Systolic Array Utilization(%) 13.72 (13.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3860000
[2025-04-07 14:08:57.654] [info] Core [0] : MatMul active cycle 5416 Vector active cycle 0 
[2025-04-07 14:08:57.654] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.654] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.654] [info] Core [0] : Systolic Array Utilization(%) 61.22 (54.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3870000
[2025-04-07 14:08:57.666] [info] DDR4-CH_0: BW utilization 22% (2133 reads, 126 writes)
[2025-04-07 14:08:57.676] [info] Core [0] : MatMul active cycle 3568 Vector active cycle 0 
[2025-04-07 14:08:57.676] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.676] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.676] [info] Core [0] : Systolic Array Utilization(%) 40.52 (35.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3880000
[2025-04-07 14:08:57.696] [info] Core [0] : MatMul active cycle 7391 Vector active cycle 0 
[2025-04-07 14:08:57.696] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.696] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.696] [info] Core [0] : Systolic Array Utilization(%) 85.15 (73.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3890000
[2025-04-07 14:08:57.721] [info] Core [0] : MatMul active cycle 2486 Vector active cycle 0 
[2025-04-07 14:08:57.722] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.722] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.722] [info] Core [0] : Systolic Array Utilization(%) 26.36 (24.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3900000
[2025-04-07 14:08:57.722] [info] DDR4-CH_0: BW utilization 23% (2003 reads, 369 writes)
[2025-04-07 14:08:57.743] [info] Core [0] : MatMul active cycle 446 Vector active cycle 0 
[2025-04-07 14:08:57.743] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.743] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.743] [info] Core [0] : Systolic Array Utilization(%) 3.95 (4.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3910000
[2025-04-07 14:08:57.764] [info] Core [0] : MatMul active cycle 7575 Vector active cycle 0 
[2025-04-07 14:08:57.764] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.764] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.764] [info] Core [0] : Systolic Array Utilization(%) 86.60 (75.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3920000
[2025-04-07 14:08:57.775] [info] DDR4-CH_0: BW utilization 22% (2042 reads, 213 writes)
[2025-04-07 14:08:57.786] [info] Core [0] : MatMul active cycle 7327 Vector active cycle 0 
[2025-04-07 14:08:57.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.786] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.786] [info] Core [0] : Systolic Array Utilization(%) 84.26 (73.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3930000
[2025-04-07 14:08:57.808] [info] Core [0] : MatMul active cycle 1154 Vector active cycle 0 
[2025-04-07 14:08:57.808] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.808] [info] Core [0] : Memory unit idle cycle 9886 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.808] [info] Core [0] : Systolic Array Utilization(%) 13.72 (11.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3940000
[2025-04-07 14:08:57.829] [info] Core [0] : MatMul active cycle 2520 Vector active cycle 0 
[2025-04-07 14:08:57.829] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.829] [info] Core [0] : Memory unit idle cycle 9701 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.829] [info] Core [0] : Systolic Array Utilization(%) 25.84 (25.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3950000
[2025-04-07 14:08:57.829] [info] DDR4-CH_0: BW utilization 22% (1941 reads, 312 writes)
[2025-04-07 14:08:57.850] [info] Core [0] : MatMul active cycle 2133 Vector active cycle 0 
[2025-04-07 14:08:57.850] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.850] [info] Core [0] : Memory unit idle cycle 9947 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.850] [info] Core [0] : Systolic Array Utilization(%) 24.47 (21.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3960000
[2025-04-07 14:08:57.870] [info] Core [0] : MatMul active cycle 3033 Vector active cycle 0 
[2025-04-07 14:08:57.870] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.870] [info] Core [0] : Memory unit idle cycle 9677 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.870] [info] Core [0] : Systolic Array Utilization(%) 34.03 (30.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3970000
[2025-04-07 14:08:57.880] [info] DDR4-CH_0: BW utilization 23% (1943 reads, 423 writes)
[2025-04-07 14:08:57.891] [info] Core [0] : MatMul active cycle 4382 Vector active cycle 0 
[2025-04-07 14:08:57.891] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.891] [info] Core [0] : Memory unit idle cycle 9947 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.891] [info] Core [0] : Systolic Array Utilization(%) 50.34 (43.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3980000
[2025-04-07 14:08:57.912] [info] Core [0] : MatMul active cycle 634 Vector active cycle 0 
[2025-04-07 14:08:57.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.912] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.912] [info] Core [0] : Systolic Array Utilization(%) 7.44 (6.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3990000
[2025-04-07 14:08:57.934] [info] Core [0] : MatMul active cycle 4768 Vector active cycle 0 
[2025-04-07 14:08:57.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.935] [info] Core [0] : Memory unit idle cycle 9476 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.935] [info] Core [0] : Systolic Array Utilization(%) 53.39 (47.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4000000
[2025-04-07 14:08:57.935] [info] DDR4-CH_0: BW utilization 22% (2012 reads, 237 writes)
[2025-04-07 14:08:57.955] [info] Core [0] : MatMul active cycle 7267 Vector active cycle 0 
[2025-04-07 14:08:57.955] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.955] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.955] [info] Core [0] : Systolic Array Utilization(%) 84.16 (72.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4010000
[2025-04-07 14:08:57.976] [info] Core [0] : MatMul active cycle 4396 Vector active cycle 0 
[2025-04-07 14:08:57.976] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.976] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.976] [info] Core [0] : Systolic Array Utilization(%) 50.42 (43.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4020000
[2025-04-07 14:08:57.986] [info] DDR4-CH_0: BW utilization 23% (2245 reads, 110 writes)
[2025-04-07 14:08:57.997] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:57.997] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:57.997] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:57.997] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4030000
[2025-04-07 14:08:58.017] [info] Core [0] : MatMul active cycle 5285 Vector active cycle 0 
[2025-04-07 14:08:58.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.017] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.017] [info] Core [0] : Systolic Array Utilization(%) 60.57 (52.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4040000
[2025-04-07 14:08:58.039] [info] Core [0] : MatMul active cycle 3755 Vector active cycle 0 
[2025-04-07 14:08:58.039] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.039] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.039] [info] Core [0] : Systolic Array Utilization(%) 43.79 (37.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4050000
[2025-04-07 14:08:58.039] [info] DDR4-CH_0: BW utilization 22% (1978 reads, 295 writes)
[2025-04-07 14:08:58.059] [info] Core [0] : MatMul active cycle 7016 Vector active cycle 0 
[2025-04-07 14:08:58.060] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.060] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.060] [info] Core [0] : Systolic Array Utilization(%) 80.22 (70.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4060000
[2025-04-07 14:08:58.080] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:58.080] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.080] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.080] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4070000
[2025-04-07 14:08:58.090] [info] DDR4-CH_0: BW utilization 22% (2124 reads, 138 writes)
[2025-04-07 14:08:58.100] [info] Core [0] : MatMul active cycle 1012 Vector active cycle 0 
[2025-04-07 14:08:58.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.101] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.101] [info] Core [0] : Systolic Array Utilization(%) 11.97 (10.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4080000
[2025-04-07 14:08:58.121] [info] Core [0] : MatMul active cycle 7016 Vector active cycle 0 
[2025-04-07 14:08:58.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.121] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.121] [info] Core [0] : Systolic Array Utilization(%) 80.32 (70.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4090000
[2025-04-07 14:08:58.141] [info] Core [0] : MatMul active cycle 5034 Vector active cycle 0 
[2025-04-07 14:08:58.141] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.141] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.141] [info] Core [0] : Systolic Array Utilization(%) 57.35 (50.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4100000
[2025-04-07 14:08:58.141] [info] DDR4-CH_0: BW utilization 23% (1992 reads, 372 writes)
[2025-04-07 14:08:58.162] [info] Core [0] : MatMul active cycle 2994 Vector active cycle 0 
[2025-04-07 14:08:58.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.163] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.163] [info] Core [0] : Systolic Array Utilization(%) 34.94 (29.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4110000
[2025-04-07 14:08:58.184] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:58.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.184] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.184] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4120000
[2025-04-07 14:08:58.195] [info] DDR4-CH_0: BW utilization 22% (2120 reads, 138 writes)
[2025-04-07 14:08:58.205] [info] Core [0] : MatMul active cycle 1717 Vector active cycle 0 
[2025-04-07 14:08:58.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.205] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.205] [info] Core [0] : Systolic Array Utilization(%) 19.57 (17.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4130000
[2025-04-07 14:08:58.225] [info] Core [0] : MatMul active cycle 6311 Vector active cycle 0 
[2025-04-07 14:08:58.225] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.225] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.225] [info] Core [0] : Systolic Array Utilization(%) 72.72 (63.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4140000
[2025-04-07 14:08:58.247] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:08:58.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.247] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.247] [info] Core [0] : Systolic Array Utilization(%) 43.15 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4150000
[2025-04-07 14:08:58.247] [info] DDR4-CH_0: BW utilization 23% (1950 reads, 372 writes)
[2025-04-07 14:08:58.268] [info] Core [0] : MatMul active cycle 4276 Vector active cycle 0 
[2025-04-07 14:08:58.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.268] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.268] [info] Core [0] : Systolic Array Utilization(%) 49.14 (42.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4160000
[2025-04-07 14:08:58.289] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:58.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.289] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.289] [info] Core [0] : Systolic Array Utilization(%) 23.30 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4170000
[2025-04-07 14:08:58.301] [info] DDR4-CH_0: BW utilization 22% (2037 reads, 255 writes)
[2025-04-07 14:08:58.312] [info] Core [0] : MatMul active cycle 574 Vector active cycle 0 
[2025-04-07 14:08:58.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.312] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.312] [info] Core [0] : Systolic Array Utilization(%) 6.25 (5.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4180000
[2025-04-07 14:08:58.333] [info] Core [0] : MatMul active cycle 7454 Vector active cycle 0 
[2025-04-07 14:08:58.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.333] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.333] [info] Core [0] : Systolic Array Utilization(%) 86.04 (74.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4190000
[2025-04-07 14:08:58.354] [info] Core [0] : MatMul active cycle 5607 Vector active cycle 0 
[2025-04-07 14:08:58.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.354] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.354] [info] Core [0] : Systolic Array Utilization(%) 64.27 (56.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4200000
[2025-04-07 14:08:58.354] [info] DDR4-CH_0: BW utilization 22% (2128 reads, 136 writes)
[2025-04-07 14:08:58.376] [info] Core [0] : MatMul active cycle 4206 Vector active cycle 0 
[2025-04-07 14:08:58.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.376] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.376] [info] Core [0] : Systolic Array Utilization(%) 46.12 (42.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4210000
[2025-04-07 14:08:58.397] [info] Core [0] : MatMul active cycle 510 Vector active cycle 0 
[2025-04-07 14:08:58.397] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.397] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.397] [info] Core [0] : Systolic Array Utilization(%) 5.07 (5.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4220000
[2025-04-07 14:08:58.407] [info] DDR4-CH_0: BW utilization 23% (1990 reads, 374 writes)
[2025-04-07 14:08:58.419] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:58.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.419] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.419] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4230000
[2025-04-07 14:08:58.442] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:58.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.442] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.442] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4240000
[2025-04-07 14:08:58.463] [info] Core [0] : MatMul active cycle 6110 Vector active cycle 0 
[2025-04-07 14:08:58.463] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.463] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.463] [info] Core [0] : Systolic Array Utilization(%) 69.25 (61.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4250000
[2025-04-07 14:08:58.463] [info] DDR4-CH_0: BW utilization 22% (2139 reads, 125 writes)
[2025-04-07 14:08:58.484] [info] Core [0] : MatMul active cycle 4213 Vector active cycle 0 
[2025-04-07 14:08:58.484] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.484] [info] Core [0] : Memory unit idle cycle 9572 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.484] [info] Core [0] : Systolic Array Utilization(%) 46.21 (42.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4260000
[2025-04-07 14:08:58.505] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:58.505] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.505] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.505] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4270000
[2025-04-07 14:08:58.515] [info] DDR4-CH_0: BW utilization 23% (1929 reads, 385 writes)
[2025-04-07 14:08:58.525] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:58.525] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.525] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.525] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4280000
[2025-04-07 14:08:58.548] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:58.548] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.548] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.548] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4290000
[2025-04-07 14:08:58.569] [info] Core [0] : MatMul active cycle 675 Vector active cycle 0 
[2025-04-07 14:08:58.569] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.569] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.569] [info] Core [0] : Systolic Array Utilization(%) 6.89 (6.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4300000
[2025-04-07 14:08:58.569] [info] DDR4-CH_0: BW utilization 23% (1917 reads, 385 writes)
[2025-04-07 14:08:58.590] [info] Core [0] : MatMul active cycle 3708 Vector active cycle 0 
[2025-04-07 14:08:58.590] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.590] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.590] [info] Core [0] : Systolic Array Utilization(%) 42.84 (37.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4310000
[2025-04-07 14:08:58.610] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:58.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.610] [info] Core [0] : Memory unit idle cycle 9152 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.610] [info] Core [0] : Systolic Array Utilization(%) 18.33 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4320000
[2025-04-07 14:08:58.620] [info] DDR4-CH_0: BW utilization 22% (2008 reads, 243 writes)
[2025-04-07 14:08:58.631] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:08:58.631] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.631] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.631] [info] Core [0] : Systolic Array Utilization(%) 93.69 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4330000
[2025-04-07 14:08:58.652] [info] Core [0] : MatMul active cycle 7908 Vector active cycle 0 
[2025-04-07 14:08:58.652] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.652] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.652] [info] Core [0] : Systolic Array Utilization(%) 90.89 (79.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4340000
[2025-04-07 14:08:58.673] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:58.673] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.673] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.673] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4350000
[2025-04-07 14:08:58.673] [info] DDR4-CH_0: BW utilization 23% (2211 reads, 150 writes)
[2025-04-07 14:08:58.695] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:58.695] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.695] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.695] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4360000
[2025-04-07 14:08:58.715] [info] Core [0] : MatMul active cycle 7511 Vector active cycle 0 
[2025-04-07 14:08:58.715] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.715] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.715] [info] Core [0] : Systolic Array Utilization(%) 86.32 (75.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4370000
[2025-04-07 14:08:58.726] [info] DDR4-CH_0: BW utilization 22% (2096 reads, 168 writes)
[2025-04-07 14:08:58.737] [info] Core [0] : MatMul active cycle 4910 Vector active cycle 0 
[2025-04-07 14:08:58.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.737] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.737] [info] Core [0] : Systolic Array Utilization(%) 56.09 (49.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4380000
[2025-04-07 14:08:58.758] [info] Core [0] : MatMul active cycle 5930 Vector active cycle 0 
[2025-04-07 14:08:58.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.758] [info] Core [0] : Memory unit idle cycle 9213 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.758] [info] Core [0] : Systolic Array Utilization(%) 65.34 (59.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4390000
[2025-04-07 14:08:58.778] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:58.778] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.778] [info] Core [0] : Memory unit idle cycle 9807 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.778] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4400000
[2025-04-07 14:08:58.778] [info] DDR4-CH_0: BW utilization 22% (2060 reads, 238 writes)
[2025-04-07 14:08:58.798] [info] Core [0] : MatMul active cycle 857 Vector active cycle 0 
[2025-04-07 14:08:58.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.798] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.798] [info] Core [0] : Systolic Array Utilization(%) 9.70 (8.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4410000
[2025-04-07 14:08:58.821] [info] Core [0] : MatMul active cycle 7171 Vector active cycle 0 
[2025-04-07 14:08:58.821] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.821] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.821] [info] Core [0] : Systolic Array Utilization(%) 82.59 (71.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4420000
[2025-04-07 14:08:58.832] [info] DDR4-CH_0: BW utilization 23% (2050 reads, 272 writes)
[2025-04-07 14:08:58.843] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:08:58.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.843] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.843] [info] Core [0] : Systolic Array Utilization(%) 72.70 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4430000
[2025-04-07 14:08:58.863] [info] Core [0] : MatMul active cycle 4015 Vector active cycle 0 
[2025-04-07 14:08:58.863] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.863] [info] Core [0] : Memory unit idle cycle 9230 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.864] [info] Core [0] : Systolic Array Utilization(%) 42.76 (40.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4440000
[2025-04-07 14:08:58.884] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:58.884] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.884] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.884] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4450000
[2025-04-07 14:08:58.884] [info] DDR4-CH_0: BW utilization 22% (1949 reads, 303 writes)
[2025-04-07 14:08:58.905] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:58.905] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.905] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.905] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4460000
[2025-04-07 14:08:58.926] [info] Core [0] : MatMul active cycle 4835 Vector active cycle 0 
[2025-04-07 14:08:58.926] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.926] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.926] [info] Core [0] : Systolic Array Utilization(%) 55.50 (48.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4470000
[2025-04-07 14:08:58.938] [info] DDR4-CH_0: BW utilization 23% (2167 reads, 188 writes)
[2025-04-07 14:08:58.949] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:08:58.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.949] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.949] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4480000
[2025-04-07 14:08:58.970] [info] Core [0] : MatMul active cycle 2556 Vector active cycle 0 
[2025-04-07 14:08:58.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.970] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.970] [info] Core [0] : Systolic Array Utilization(%) 28.95 (25.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4490000
[2025-04-07 14:08:58.990] [info] Core [0] : MatMul active cycle 1905 Vector active cycle 0 
[2025-04-07 14:08:58.990] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:58.990] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:58.990] [info] Core [0] : Systolic Array Utilization(%) 19.70 (19.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4500000
[2025-04-07 14:08:58.990] [info] DDR4-CH_0: BW utilization 22% (1972 reads, 276 writes)
[2025-04-07 14:08:59.011] [info] Core [0] : MatMul active cycle 2139 Vector active cycle 0 
[2025-04-07 14:08:59.011] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.011] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.011] [info] Core [0] : Systolic Array Utilization(%) 23.42 (21.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4510000
[2025-04-07 14:08:59.032] [info] Core [0] : MatMul active cycle 6279 Vector active cycle 0 
[2025-04-07 14:08:59.032] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.032] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.032] [info] Core [0] : Systolic Array Utilization(%) 72.34 (62.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4520000
[2025-04-07 14:08:59.042] [info] DDR4-CH_0: BW utilization 22% (2031 reads, 234 writes)
[2025-04-07 14:08:59.054] [info] Core [0] : MatMul active cycle 2478 Vector active cycle 0 
[2025-04-07 14:08:59.054] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.054] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.054] [info] Core [0] : Systolic Array Utilization(%) 27.65 (24.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4530000
[2025-04-07 14:08:59.075] [info] Core [0] : MatMul active cycle 7845 Vector active cycle 0 
[2025-04-07 14:08:59.075] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.075] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.075] [info] Core [0] : Systolic Array Utilization(%) 87.81 (78.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4540000
[2025-04-07 14:08:59.095] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.095] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.095] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.095] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4550000
[2025-04-07 14:08:59.095] [info] DDR4-CH_0: BW utilization 23% (1958 reads, 393 writes)
[2025-04-07 14:08:59.116] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.116] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.116] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4560000
[2025-04-07 14:08:59.137] [info] Core [0] : MatMul active cycle 4142 Vector active cycle 0 
[2025-04-07 14:08:59.137] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.137] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.137] [info] Core [0] : Systolic Array Utilization(%) 47.04 (41.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4570000
[2025-04-07 14:08:59.147] [info] DDR4-CH_0: BW utilization 22% (2129 reads, 134 writes)
[2025-04-07 14:08:59.157] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:08:59.157] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.157] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.157] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4580000
[2025-04-07 14:08:59.178] [info] Core [0] : MatMul active cycle 3249 Vector active cycle 0 
[2025-04-07 14:08:59.178] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.178] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.178] [info] Core [0] : Systolic Array Utilization(%) 37.41 (32.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4590000
[2025-04-07 14:08:59.198] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:59.198] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.198] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.198] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4600000
[2025-04-07 14:08:59.198] [info] DDR4-CH_0: BW utilization 23% (2062 reads, 314 writes)
[2025-04-07 14:08:59.219] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:59.219] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.219] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.219] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4610000
[2025-04-07 14:08:59.239] [info] Core [0] : MatMul active cycle 2136 Vector active cycle 0 
[2025-04-07 14:08:59.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.239] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.239] [info] Core [0] : Systolic Array Utilization(%) 24.77 (21.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4620000
[2025-04-07 14:08:59.249] [info] DDR4-CH_0: BW utilization 22% (1809 reads, 438 writes)
[2025-04-07 14:08:59.260] [info] Core [0] : MatMul active cycle 897 Vector active cycle 0 
[2025-04-07 14:08:59.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.260] [info] Core [0] : Memory unit idle cycle 9662 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.260] [info] Core [0] : Systolic Array Utilization(%) 9.26 (8.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4630000
[2025-04-07 14:08:59.280] [info] Core [0] : MatMul active cycle 4175 Vector active cycle 0 
[2025-04-07 14:08:59.280] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.280] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.280] [info] Core [0] : Systolic Array Utilization(%) 48.24 (41.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4640000
[2025-04-07 14:08:59.300] [info] Core [0] : MatMul active cycle 1216 Vector active cycle 0 
[2025-04-07 14:08:59.300] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.301] [info] Core [0] : Memory unit idle cycle 9377 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.301] [info] Core [0] : Systolic Array Utilization(%) 12.93 (12.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4650000
[2025-04-07 14:08:59.301] [info] DDR4-CH_0: BW utilization 22% (1960 reads, 284 writes)
[2025-04-07 14:08:59.323] [info] Core [0] : MatMul active cycle 7568 Vector active cycle 0 
[2025-04-07 14:08:59.323] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.323] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.323] [info] Core [0] : Systolic Array Utilization(%) 88.85 (75.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4660000
[2025-04-07 14:08:59.343] [info] Core [0] : MatMul active cycle 4204 Vector active cycle 0 
[2025-04-07 14:08:59.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.343] [info] Core [0] : Memory unit idle cycle 9766 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.343] [info] Core [0] : Systolic Array Utilization(%) 49.49 (42.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4670000
[2025-04-07 14:08:59.354] [info] DDR4-CH_0: BW utilization 23% (2261 reads, 109 writes)
[2025-04-07 14:08:59.364] [info] Core [0] : MatMul active cycle 1958 Vector active cycle 0 
[2025-04-07 14:08:59.364] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.364] [info] Core [0] : Memory unit idle cycle 9555 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.364] [info] Core [0] : Systolic Array Utilization(%) 20.38 (19.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4680000
[2025-04-07 14:08:59.385] [info] Core [0] : MatMul active cycle 5611 Vector active cycle 0 
[2025-04-07 14:08:59.385] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.385] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.385] [info] Core [0] : Systolic Array Utilization(%) 66.22 (56.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4690000
[2025-04-07 14:08:59.406] [info] Core [0] : MatMul active cycle 5886 Vector active cycle 0 
[2025-04-07 14:08:59.406] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.406] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.406] [info] Core [0] : Systolic Array Utilization(%) 69.22 (58.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4700000
[2025-04-07 14:08:59.406] [info] DDR4-CH_0: BW utilization 22% (1996 reads, 260 writes)
[2025-04-07 14:08:59.427] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:59.427] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.427] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.427] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4710000
[2025-04-07 14:08:59.449] [info] Core [0] : MatMul active cycle 3270 Vector active cycle 0 
[2025-04-07 14:08:59.449] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.449] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.449] [info] Core [0] : Systolic Array Utilization(%) 39.05 (32.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4720000
[2025-04-07 14:08:59.460] [info] DDR4-CH_0: BW utilization 23% (2116 reads, 247 writes)
[2025-04-07 14:08:59.470] [info] Core [0] : MatMul active cycle 6479 Vector active cycle 0 
[2025-04-07 14:08:59.470] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.470] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.470] [info] Core [0] : Systolic Array Utilization(%) 75.17 (64.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4730000
[2025-04-07 14:08:59.491] [info] Core [0] : MatMul active cycle 3706 Vector active cycle 0 
[2025-04-07 14:08:59.491] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.491] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.491] [info] Core [0] : Systolic Array Utilization(%) 41.60 (37.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4740000
[2025-04-07 14:08:59.511] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.511] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.511] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.511] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4750000
[2025-04-07 14:08:59.511] [info] DDR4-CH_0: BW utilization 22% (1958 reads, 282 writes)
[2025-04-07 14:08:59.533] [info] Core [0] : MatMul active cycle 5886 Vector active cycle 0 
[2025-04-07 14:08:59.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.533] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.533] [info] Core [0] : Systolic Array Utilization(%) 69.22 (58.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4760000
[2025-04-07 14:08:59.555] [info] Core [0] : MatMul active cycle 5886 Vector active cycle 0 
[2025-04-07 14:08:59.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.555] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.555] [info] Core [0] : Systolic Array Utilization(%) 69.22 (58.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4770000
[2025-04-07 14:08:59.567] [info] DDR4-CH_0: BW utilization 22% (1959 reads, 277 writes)
[2025-04-07 14:08:59.579] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:59.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.579] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.579] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4780000
[2025-04-07 14:08:59.601] [info] Core [0] : MatMul active cycle 2333 Vector active cycle 0 
[2025-04-07 14:08:59.601] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.601] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.601] [info] Core [0] : Systolic Array Utilization(%) 26.95 (23.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4790000
[2025-04-07 14:08:59.623] [info] Core [0] : MatMul active cycle 5323 Vector active cycle 0 
[2025-04-07 14:08:59.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.623] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.623] [info] Core [0] : Systolic Array Utilization(%) 63.04 (53.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4800000
[2025-04-07 14:08:59.623] [info] DDR4-CH_0: BW utilization 23% (2174 reads, 194 writes)
[2025-04-07 14:08:59.644] [info] Core [0] : MatMul active cycle 5390 Vector active cycle 0 
[2025-04-07 14:08:59.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.645] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.645] [info] Core [0] : Systolic Array Utilization(%) 61.67 (53.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4810000
[2025-04-07 14:08:59.666] [info] Core [0] : MatMul active cycle 409 Vector active cycle 0 
[2025-04-07 14:08:59.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.666] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.666] [info] Core [0] : Systolic Array Utilization(%) 4.16 (4.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4820000
[2025-04-07 14:08:59.677] [info] DDR4-CH_0: BW utilization 22% (1880 reads, 367 writes)
[2025-04-07 14:08:59.688] [info] Core [0] : MatMul active cycle 1962 Vector active cycle 0 
[2025-04-07 14:08:59.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.688] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.688] [info] Core [0] : Systolic Array Utilization(%) 23.42 (19.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4830000
[2025-04-07 14:08:59.711] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:08:59.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.711] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.711] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4840000
[2025-04-07 14:08:59.733] [info] Core [0] : MatMul active cycle 1308 Vector active cycle 0 
[2025-04-07 14:08:59.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.733] [info] Core [0] : Memory unit idle cycle 9910 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.733] [info] Core [0] : Systolic Array Utilization(%) 14.92 (13.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4850000
[2025-04-07 14:08:59.733] [info] DDR4-CH_0: BW utilization 23% (2184 reads, 194 writes)
[2025-04-07 14:08:59.754] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:59.754] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.754] [info] Core [0] : Memory unit idle cycle 9771 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.754] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4860000
[2025-04-07 14:08:59.775] [info] Core [0] : MatMul active cycle 3786 Vector active cycle 0 
[2025-04-07 14:08:59.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.775] [info] Core [0] : Memory unit idle cycle 9869 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.775] [info] Core [0] : Systolic Array Utilization(%) 43.53 (37.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4870000
[2025-04-07 14:08:59.786] [info] DDR4-CH_0: BW utilization 22% (1833 reads, 421 writes)
[2025-04-07 14:08:59.796] [info] Core [0] : MatMul active cycle 1893 Vector active cycle 0 
[2025-04-07 14:08:59.796] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.796] [info] Core [0] : Memory unit idle cycle 9796 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.796] [info] Core [0] : Systolic Array Utilization(%) 21.45 (18.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4880000
[2025-04-07 14:08:59.817] [info] Core [0] : MatMul active cycle 2223 Vector active cycle 0 
[2025-04-07 14:08:59.817] [info] Core [0] : issued tile 0 
[2025-04-07 14:08:59.817] [info] Core [0] : Memory unit idle cycle 9972 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.817] [info] Core [0] : Systolic Array Utilization(%) 24.96 (22.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4890000
[2025-04-07 14:08:59.825] [info] Layer Conv_8 finish at 4895701
[2025-04-07 14:08:59.826] [info] Total compute time 1213020
[2025-04-07 14:08:59.826] [info] executable layer count 1
[2025-04-07 14:08:59.826] [info] Start layer Conv_10
[2025-04-07 14:08:59.835] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.835] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 3560 
[2025-04-07 14:08:59.835] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4900000
[2025-04-07 14:08:59.835] [info] DDR4-CH_0: BW utilization 16% (1399 reads, 252 writes)
[2025-04-07 14:08:59.856] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:08:59.856] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.856] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.856] [info] Core [0] : Systolic Array Utilization(%) 43.37 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4910000
[2025-04-07 14:08:59.877] [info] Core [0] : MatMul active cycle 4276 Vector active cycle 0 
[2025-04-07 14:08:59.877] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.877] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.877] [info] Core [0] : Systolic Array Utilization(%) 48.92 (42.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4920000
[2025-04-07 14:08:59.888] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:08:59.898] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:59.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.898] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.898] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4930000
[2025-04-07 14:08:59.920] [info] Core [0] : MatMul active cycle 3187 Vector active cycle 0 
[2025-04-07 14:08:59.920] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.920] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.920] [info] Core [0] : Systolic Array Utilization(%) 34.14 (31.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4940000
[2025-04-07 14:08:59.941] [info] Core [0] : MatMul active cycle 7136 Vector active cycle 0 
[2025-04-07 14:08:59.941] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.941] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.941] [info] Core [0] : Systolic Array Utilization(%) 81.32 (71.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4950000
[2025-04-07 14:08:59.942] [info] DDR4-CH_0: BW utilization 22% (1988 reads, 271 writes)
[2025-04-07 14:08:59.962] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:08:59.962] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.962] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.962] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4960000
[2025-04-07 14:08:59.982] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.982] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.982] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.983] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4970000
[2025-04-07 14:08:59.993] [info] DDR4-CH_0: BW utilization 23% (2119 reads, 250 writes)
[2025-04-07 14:09:00.003] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.003] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.003] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4980000
[2025-04-07 14:09:00.024] [info] Core [0] : MatMul active cycle 7320 Vector active cycle 0 
[2025-04-07 14:09:00.024] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.024] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.024] [info] Core [0] : Systolic Array Utilization(%) 84.35 (73.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4990000
[2025-04-07 14:09:00.045] [info] Core [0] : MatMul active cycle 5073 Vector active cycle 0 
[2025-04-07 14:09:00.045] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.045] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.045] [info] Core [0] : Systolic Array Utilization(%) 57.76 (50.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5000000
[2025-04-07 14:09:00.045] [info] DDR4-CH_0: BW utilization 22% (1993 reads, 260 writes)
[2025-04-07 14:09:00.065] [info] Core [0] : MatMul active cycle 3663 Vector active cycle 0 
[2025-04-07 14:09:00.065] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.065] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.065] [info] Core [0] : Systolic Array Utilization(%) 42.47 (36.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5010000
[2025-04-07 14:09:00.087] [info] Core [0] : MatMul active cycle 1905 Vector active cycle 0 
[2025-04-07 14:09:00.087] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.087] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.087] [info] Core [0] : Systolic Array Utilization(%) 19.77 (19.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5020000
[2025-04-07 14:09:00.098] [info] DDR4-CH_0: BW utilization 22% (1997 reads, 250 writes)
[2025-04-07 14:09:00.109] [info] Core [0] : MatMul active cycle 1402 Vector active cycle 0 
[2025-04-07 14:09:00.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.109] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.109] [info] Core [0] : Systolic Array Utilization(%) 15.50 (14.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5030000
[2025-04-07 14:09:00.129] [info] Core [0] : MatMul active cycle 7016 Vector active cycle 0 
[2025-04-07 14:09:00.129] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.129] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.129] [info] Core [0] : Systolic Array Utilization(%) 80.19 (70.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5040000
[2025-04-07 14:09:00.150] [info] Core [0] : MatMul active cycle 6619 Vector active cycle 0 
[2025-04-07 14:09:00.150] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.150] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.150] [info] Core [0] : Systolic Array Utilization(%) 75.85 (66.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5050000
[2025-04-07 14:09:00.150] [info] DDR4-CH_0: BW utilization 23% (2109 reads, 262 writes)
[2025-04-07 14:09:00.170] [info] Core [0] : MatMul active cycle 1409 Vector active cycle 0 
[2025-04-07 14:09:00.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.170] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.170] [info] Core [0] : Systolic Array Utilization(%) 16.44 (14.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5060000
[2025-04-07 14:09:00.193] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.193] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.193] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5070000
[2025-04-07 14:09:00.203] [info] DDR4-CH_0: BW utilization 22% (2003 reads, 248 writes)
[2025-04-07 14:09:00.214] [info] Core [0] : MatMul active cycle 3306 Vector active cycle 0 
[2025-04-07 14:09:00.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.214] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.214] [info] Core [0] : Systolic Array Utilization(%) 37.45 (33.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5080000
[2025-04-07 14:09:00.234] [info] Core [0] : MatMul active cycle 4722 Vector active cycle 0 
[2025-04-07 14:09:00.234] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.234] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.234] [info] Core [0] : Systolic Array Utilization(%) 54.84 (47.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5090000
[2025-04-07 14:09:00.255] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:09:00.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.255] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.255] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5100000
[2025-04-07 14:09:00.255] [info] DDR4-CH_0: BW utilization 23% (2106 reads, 262 writes)
[2025-04-07 14:09:00.275] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:00.275] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.275] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.275] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5110000
[2025-04-07 14:09:00.296] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.296] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.296] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.296] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5120000
[2025-04-07 14:09:00.307] [info] DDR4-CH_0: BW utilization 22% (2012 reads, 248 writes)
[2025-04-07 14:09:00.317] [info] Core [0] : MatMul active cycle 5727 Vector active cycle 0 
[2025-04-07 14:09:00.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.317] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.317] [info] Core [0] : Systolic Array Utilization(%) 65.42 (57.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5130000
[2025-04-07 14:09:00.339] [info] Core [0] : MatMul active cycle 4779 Vector active cycle 0 
[2025-04-07 14:09:00.339] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.339] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.339] [info] Core [0] : Systolic Array Utilization(%) 54.82 (47.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5140000
[2025-04-07 14:09:00.359] [info] Core [0] : MatMul active cycle 5550 Vector active cycle 0 
[2025-04-07 14:09:00.359] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.359] [info] Core [0] : Memory unit idle cycle 9886 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.359] [info] Core [0] : Systolic Array Utilization(%) 64.34 (55.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5150000
[2025-04-07 14:09:00.359] [info] DDR4-CH_0: BW utilization 22% (1880 reads, 374 writes)
[2025-04-07 14:09:00.380] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:00.380] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.380] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.380] [info] Core [0] : Systolic Array Utilization(%) 0.52 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5160000
[2025-04-07 14:09:00.401] [info] Core [0] : MatMul active cycle 3493 Vector active cycle 0 
[2025-04-07 14:09:00.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.401] [info] Core [0] : Memory unit idle cycle 9701 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.401] [info] Core [0] : Systolic Array Utilization(%) 36.42 (34.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5170000
[2025-04-07 14:09:00.412] [info] DDR4-CH_0: BW utilization 23% (2119 reads, 255 writes)
[2025-04-07 14:09:00.422] [info] Core [0] : MatMul active cycle 3518 Vector active cycle 0 
[2025-04-07 14:09:00.422] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.422] [info] Core [0] : Memory unit idle cycle 9833 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.422] [info] Core [0] : Systolic Array Utilization(%) 40.51 (35.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5180000
[2025-04-07 14:09:00.444] [info] Core [0] : MatMul active cycle 1501 Vector active cycle 0 
[2025-04-07 14:09:00.444] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.444] [info] Core [0] : Memory unit idle cycle 9791 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.444] [info] Core [0] : Systolic Array Utilization(%) 16.64 (15.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5190000
[2025-04-07 14:09:00.465] [info] Core [0] : MatMul active cycle 3890 Vector active cycle 0 
[2025-04-07 14:09:00.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.466] [info] Core [0] : Memory unit idle cycle 9623 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.466] [info] Core [0] : Systolic Array Utilization(%) 44.53 (38.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5200000
[2025-04-07 14:09:00.466] [info] DDR4-CH_0: BW utilization 22% (1790 reads, 463 writes)
[2025-04-07 14:09:00.486] [info] Core [0] : MatMul active cycle 3471 Vector active cycle 0 
[2025-04-07 14:09:00.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.487] [info] Core [0] : Memory unit idle cycle 9476 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.487] [info] Core [0] : Systolic Array Utilization(%) 39.14 (34.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5210000
[2025-04-07 14:09:00.508] [info] Core [0] : MatMul active cycle 6379 Vector active cycle 0 
[2025-04-07 14:09:00.509] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.509] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.509] [info] Core [0] : Systolic Array Utilization(%) 73.04 (63.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5220000
[2025-04-07 14:09:00.519] [info] DDR4-CH_0: BW utilization 23% (2221 reads, 150 writes)
[2025-04-07 14:09:00.529] [info] Core [0] : MatMul active cycle 6881 Vector active cycle 0 
[2025-04-07 14:09:00.530] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.530] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.530] [info] Core [0] : Systolic Array Utilization(%) 79.29 (68.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5230000
[2025-04-07 14:09:00.551] [info] Core [0] : MatMul active cycle 510 Vector active cycle 0 
[2025-04-07 14:09:00.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.551] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.551] [info] Core [0] : Systolic Array Utilization(%) 5.82 (5.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5240000
[2025-04-07 14:09:00.572] [info] Core [0] : MatMul active cycle 1785 Vector active cycle 0 
[2025-04-07 14:09:00.572] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.572] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.572] [info] Core [0] : Systolic Array Utilization(%) 17.35 (17.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5250000
[2025-04-07 14:09:00.572] [info] DDR4-CH_0: BW utilization 22% (2186 reads, 78 writes)
[2025-04-07 14:09:00.595] [info] Core [0] : MatMul active cycle 7710 Vector active cycle 0 
[2025-04-07 14:09:00.595] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.595] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.595] [info] Core [0] : Systolic Array Utilization(%) 88.37 (77.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5260000
[2025-04-07 14:09:00.615] [info] Core [0] : MatMul active cycle 3313 Vector active cycle 0 
[2025-04-07 14:09:00.615] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.615] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.615] [info] Core [0] : Systolic Array Utilization(%) 38.22 (33.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5270000
[2025-04-07 14:09:00.625] [info] DDR4-CH_0: BW utilization 22% (1870 reads, 381 writes)
[2025-04-07 14:09:00.636] [info] Core [0] : MatMul active cycle 5033 Vector active cycle 0 
[2025-04-07 14:09:00.636] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.636] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.636] [info] Core [0] : Systolic Array Utilization(%) 57.99 (50.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5280000
[2025-04-07 14:09:00.660] [info] Core [0] : MatMul active cycle 120 Vector active cycle 0 
[2025-04-07 14:09:00.660] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.660] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.660] [info] Core [0] : Systolic Array Utilization(%) 1.60 (1.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5290000
[2025-04-07 14:09:00.683] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.683] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.683] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.683] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5300000
[2025-04-07 14:09:00.683] [info] DDR4-CH_0: BW utilization 23% (2252 reads, 129 writes)
[2025-04-07 14:09:00.707] [info] Core [0] : MatMul active cycle 7908 Vector active cycle 0 
[2025-04-07 14:09:00.707] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.707] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.707] [info] Core [0] : Systolic Array Utilization(%) 90.69 (79.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5310000
[2025-04-07 14:09:00.728] [info] Core [0] : MatMul active cycle 6563 Vector active cycle 0 
[2025-04-07 14:09:00.728] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.728] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.728] [info] Core [0] : Systolic Array Utilization(%) 75.35 (65.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5320000
[2025-04-07 14:09:00.739] [info] DDR4-CH_0: BW utilization 22% (1997 reads, 252 writes)
[2025-04-07 14:09:00.749] [info] Core [0] : MatMul active cycle 1465 Vector active cycle 0 
[2025-04-07 14:09:00.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.749] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.749] [info] Core [0] : Systolic Array Utilization(%) 16.94 (14.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5330000
[2025-04-07 14:09:00.770] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.770] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.770] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.770] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5340000
[2025-04-07 14:09:00.791] [info] Core [0] : MatMul active cycle 825 Vector active cycle 0 
[2025-04-07 14:09:00.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.791] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.791] [info] Core [0] : Systolic Array Utilization(%) 9.30 (8.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5350000
[2025-04-07 14:09:00.791] [info] DDR4-CH_0: BW utilization 23% (1976 reads, 385 writes)
[2025-04-07 14:09:00.812] [info] Core [0] : MatMul active cycle 8215 Vector active cycle 0 
[2025-04-07 14:09:00.812] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.812] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.812] [info] Core [0] : Systolic Array Utilization(%) 95.14 (82.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5360000
[2025-04-07 14:09:00.832] [info] Core [0] : MatMul active cycle 7016 Vector active cycle 0 
[2025-04-07 14:09:00.832] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.832] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.832] [info] Core [0] : Systolic Array Utilization(%) 80.14 (70.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5370000
[2025-04-07 14:09:00.845] [info] DDR4-CH_0: BW utilization 22% (2106 reads, 149 writes)
[2025-04-07 14:09:00.855] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:00.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.855] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.855] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5380000
[2025-04-07 14:09:00.876] [info] Core [0] : MatMul active cycle 1515 Vector active cycle 0 
[2025-04-07 14:09:00.876] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.876] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.876] [info] Core [0] : Systolic Array Utilization(%) 15.42 (15.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5390000
[2025-04-07 14:09:00.899] [info] Core [0] : MatMul active cycle 3704 Vector active cycle 0 
[2025-04-07 14:09:00.899] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.899] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.899] [info] Core [0] : Systolic Array Utilization(%) 41.10 (37.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5400000
[2025-04-07 14:09:00.899] [info] DDR4-CH_0: BW utilization 22% (2017 reads, 234 writes)
[2025-04-07 14:09:00.921] [info] Core [0] : MatMul active cycle 5104 Vector active cycle 0 
[2025-04-07 14:09:00.921] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.921] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.921] [info] Core [0] : Systolic Array Utilization(%) 58.94 (51.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5410000
[2025-04-07 14:09:00.942] [info] Core [0] : MatMul active cycle 6683 Vector active cycle 0 
[2025-04-07 14:09:00.942] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.942] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.942] [info] Core [0] : Systolic Array Utilization(%) 76.32 (66.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5420000
[2025-04-07 14:09:00.953] [info] DDR4-CH_0: BW utilization 23% (2116 reads, 254 writes)
[2025-04-07 14:09:00.965] [info] Core [0] : MatMul active cycle 1345 Vector active cycle 0 
[2025-04-07 14:09:00.965] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.965] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.965] [info] Core [0] : Systolic Array Utilization(%) 15.97 (13.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5430000
[2025-04-07 14:09:00.987] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.987] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.987] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.987] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5440000
[2025-04-07 14:09:01.008] [info] Core [0] : MatMul active cycle 892 Vector active cycle 0 
[2025-04-07 14:09:01.008] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.008] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.008] [info] Core [0] : Systolic Array Utilization(%) 10.95 (8.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5450000
[2025-04-07 14:09:01.008] [info] DDR4-CH_0: BW utilization 22% (1998 reads, 256 writes)
[2025-04-07 14:09:01.031] [info] Core [0] : MatMul active cycle 7136 Vector active cycle 0 
[2025-04-07 14:09:01.031] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.031] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.031] [info] Core [0] : Systolic Array Utilization(%) 81.34 (71.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5460000
[2025-04-07 14:09:01.052] [info] Core [0] : MatMul active cycle 7391 Vector active cycle 0 
[2025-04-07 14:09:01.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.052] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.052] [info] Core [0] : Systolic Array Utilization(%) 84.87 (73.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5470000
[2025-04-07 14:09:01.063] [info] DDR4-CH_0: BW utilization 23% (2051 reads, 327 writes)
[2025-04-07 14:09:01.073] [info] Core [0] : MatMul active cycle 637 Vector active cycle 0 
[2025-04-07 14:09:01.073] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.073] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.073] [info] Core [0] : Systolic Array Utilization(%) 7.42 (6.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5480000
[2025-04-07 14:09:01.096] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:01.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.096] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.096] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5490000
[2025-04-07 14:09:01.116] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:09:01.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.116] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.116] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5500000
[2025-04-07 14:09:01.116] [info] DDR4-CH_0: BW utilization 22% (1939 reads, 312 writes)
[2025-04-07 14:09:01.137] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:09:01.137] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.137] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.137] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5510000
[2025-04-07 14:09:01.158] [info] Core [0] : MatMul active cycle 2754 Vector active cycle 0 
[2025-04-07 14:09:01.158] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.158] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.158] [info] Core [0] : Systolic Array Utilization(%) 30.99 (27.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5520000
[2025-04-07 14:09:01.168] [info] DDR4-CH_0: BW utilization 22% (1793 reads, 457 writes)
[2025-04-07 14:09:01.179] [info] Core [0] : MatMul active cycle 3162 Vector active cycle 0 
[2025-04-07 14:09:01.179] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.179] [info] Core [0] : Memory unit idle cycle 9620 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.179] [info] Core [0] : Systolic Array Utilization(%) 35.90 (31.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5530000
[2025-04-07 14:09:01.200] [info] Core [0] : MatMul active cycle 2759 Vector active cycle 0 
[2025-04-07 14:09:01.200] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.200] [info] Core [0] : Memory unit idle cycle 9476 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.200] [info] Core [0] : Systolic Array Utilization(%) 30.89 (27.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5540000
[2025-04-07 14:09:01.223] [info] Core [0] : MatMul active cycle 6311 Vector active cycle 0 
[2025-04-07 14:09:01.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.223] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.223] [info] Core [0] : Systolic Array Utilization(%) 73.07 (63.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5550000
[2025-04-07 14:09:01.223] [info] DDR4-CH_0: BW utilization 23% (2219 reads, 150 writes)
[2025-04-07 14:09:01.244] [info] Core [0] : MatMul active cycle 7136 Vector active cycle 0 
[2025-04-07 14:09:01.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.244] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.244] [info] Core [0] : Systolic Array Utilization(%) 81.79 (71.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5560000
[2025-04-07 14:09:01.269] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:01.269] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.269] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.269] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5570000
[2025-04-07 14:09:01.281] [info] DDR4-CH_0: BW utilization 22% (2190 reads, 74 writes)
[2025-04-07 14:09:01.292] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:01.292] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.292] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.292] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5580000
[2025-04-07 14:09:01.314] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:09:01.314] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.314] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.314] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5590000
[2025-04-07 14:09:01.337] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:09:01.337] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.337] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.337] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5600000
[2025-04-07 14:09:01.337] [info] DDR4-CH_0: BW utilization 23% (2124 reads, 250 writes)
[2025-04-07 14:09:01.359] [info] Core [0] : MatMul active cycle 885 Vector active cycle 0 
[2025-04-07 14:09:01.359] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.359] [info] Core [0] : Memory unit idle cycle 9850 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.359] [info] Core [0] : Systolic Array Utilization(%) 9.42 (8.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5610000
[2025-04-07 14:09:01.380] [info] Core [0] : MatMul active cycle 1410 Vector active cycle 0 
[2025-04-07 14:09:01.380] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.380] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.380] [info] Core [0] : Systolic Array Utilization(%) 13.75 (14.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5620000
[2025-04-07 14:09:01.391] [info] DDR4-CH_0: BW utilization 22% (1993 reads, 260 writes)
[2025-04-07 14:09:01.401] [info] Core [0] : MatMul active cycle 2294 Vector active cycle 0 
[2025-04-07 14:09:01.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.401] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.401] [info] Core [0] : Systolic Array Utilization(%) 25.85 (22.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5630000
[2025-04-07 14:09:01.422] [info] Core [0] : MatMul active cycle 6810 Vector active cycle 0 
[2025-04-07 14:09:01.422] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.422] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.422] [info] Core [0] : Systolic Array Utilization(%) 79.19 (68.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5640000
[2025-04-07 14:09:01.443] [info] Core [0] : MatMul active cycle 6952 Vector active cycle 0 
[2025-04-07 14:09:01.443] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.443] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.443] [info] Core [0] : Systolic Array Utilization(%) 79.54 (69.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5650000
[2025-04-07 14:09:01.443] [info] DDR4-CH_0: BW utilization 22% (2004 reads, 250 writes)
[2025-04-07 14:09:01.465] [info] Core [0] : MatMul active cycle 1969 Vector active cycle 0 
[2025-04-07 14:09:01.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.465] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.465] [info] Core [0] : Systolic Array Utilization(%) 20.00 (19.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5660000
[2025-04-07 14:09:01.487] [info] Core [0] : MatMul active cycle 326 Vector active cycle 0 
[2025-04-07 14:09:01.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.487] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.487] [info] Core [0] : Systolic Array Utilization(%) 3.17 (3.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5670000
[2025-04-07 14:09:01.497] [info] DDR4-CH_0: BW utilization 23% (2112 reads, 260 writes)
[2025-04-07 14:09:01.507] [info] Core [0] : MatMul active cycle 6874 Vector active cycle 0 
[2025-04-07 14:09:01.507] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.507] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.507] [info] Core [0] : Systolic Array Utilization(%) 78.30 (68.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5680000
[2025-04-07 14:09:01.532] [info] Core [0] : MatMul active cycle 2421 Vector active cycle 0 
[2025-04-07 14:09:01.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.532] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.532] [info] Core [0] : Systolic Array Utilization(%) 28.41 (24.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5690000
[2025-04-07 14:09:01.555] [info] Core [0] : MatMul active cycle 6761 Vector active cycle 0 
[2025-04-07 14:09:01.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.555] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.555] [info] Core [0] : Systolic Array Utilization(%) 77.87 (67.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5700000
[2025-04-07 14:09:01.555] [info] DDR4-CH_0: BW utilization 22% (1997 reads, 258 writes)
[2025-04-07 14:09:01.577] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:01.577] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.577] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.577] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5710000
[2025-04-07 14:09:01.600] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:01.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.600] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.600] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5720000
[2025-04-07 14:09:01.612] [info] DDR4-CH_0: BW utilization 23% (1985 reads, 381 writes)
[2025-04-07 14:09:01.623] [info] Core [0] : MatMul active cycle 6428 Vector active cycle 0 
[2025-04-07 14:09:01.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.623] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.623] [info] Core [0] : Systolic Array Utilization(%) 73.87 (64.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5730000
[2025-04-07 14:09:01.645] [info] Core [0] : MatMul active cycle 2811 Vector active cycle 0 
[2025-04-07 14:09:01.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.645] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.645] [info] Core [0] : Systolic Array Utilization(%) 32.52 (28.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5740000
[2025-04-07 14:09:01.666] [info] Core [0] : MatMul active cycle 6817 Vector active cycle 0 
[2025-04-07 14:09:01.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.666] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.666] [info] Core [0] : Systolic Array Utilization(%) 78.19 (68.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5750000
[2025-04-07 14:09:01.666] [info] DDR4-CH_0: BW utilization 22% (2113 reads, 129 writes)
[2025-04-07 14:09:01.688] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:01.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.688] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.688] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5760000
[2025-04-07 14:08:59.282] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.282] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.282] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5770000
[2025-04-07 14:08:59.294] [info] DDR4-CH_0: BW utilization 22% (1962 reads, 295 writes)
[2025-04-07 14:08:59.305] [info] Core [0] : MatMul active cycle 7009 Vector active cycle 0 
[2025-04-07 14:08:59.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.305] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.305] [info] Core [0] : Systolic Array Utilization(%) 79.87 (70.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5780000
[2025-04-07 14:08:59.325] [info] Core [0] : MatMul active cycle 2031 Vector active cycle 0 
[2025-04-07 14:08:59.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.325] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.325] [info] Core [0] : Systolic Array Utilization(%) 24.29 (20.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5790000
[2025-04-07 14:08:59.346] [info] Core [0] : MatMul active cycle 7016 Vector active cycle 0 
[2025-04-07 14:08:59.346] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.346] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.346] [info] Core [0] : Systolic Array Utilization(%) 80.42 (70.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5800000
[2025-04-07 14:08:59.346] [info] DDR4-CH_0: BW utilization 23% (2158 reads, 213 writes)
[2025-04-07 14:08:59.367] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:08:59.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.367] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.367] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5810000
[2025-04-07 14:08:59.388] [info] Core [0] : MatMul active cycle 2358 Vector active cycle 0 
[2025-04-07 14:08:59.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.388] [info] Core [0] : Memory unit idle cycle 9944 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.388] [info] Core [0] : Systolic Array Utilization(%) 27.14 (23.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5820000
[2025-04-07 14:08:59.399] [info] DDR4-CH_0: BW utilization 22% (1874 reads, 382 writes)
[2025-04-07 14:08:59.409] [info] Core [0] : MatMul active cycle 1874 Vector active cycle 0 
[2025-04-07 14:08:59.409] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.409] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.409] [info] Core [0] : Systolic Array Utilization(%) 21.57 (18.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5830000
[2025-04-07 14:08:59.432] [info] Core [0] : MatMul active cycle 1496 Vector active cycle 0 
[2025-04-07 14:08:59.432] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.432] [info] Core [0] : Memory unit idle cycle 9662 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.432] [info] Core [0] : Systolic Array Utilization(%) 16.41 (14.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5840000
[2025-04-07 14:08:59.452] [info] Core [0] : MatMul active cycle 4379 Vector active cycle 0 
[2025-04-07 14:08:59.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.452] [info] Core [0] : Memory unit idle cycle 9710 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.452] [info] Core [0] : Systolic Array Utilization(%) 50.33 (43.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5850000
[2025-04-07 14:08:59.452] [info] DDR4-CH_0: BW utilization 23% (1955 reads, 418 writes)
[2025-04-07 14:08:59.473] [info] Core [0] : MatMul active cycle 2576 Vector active cycle 0 
[2025-04-07 14:08:59.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.474] [info] Core [0] : Memory unit idle cycle 9611 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.474] [info] Core [0] : Systolic Array Utilization(%) 29.01 (25.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5860000
[2025-04-07 14:08:59.494] [info] Core [0] : MatMul active cycle 5632 Vector active cycle 0 
[2025-04-07 14:08:59.494] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.494] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.494] [info] Core [0] : Systolic Array Utilization(%) 66.10 (56.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5870000
[2025-04-07 14:08:59.505] [info] DDR4-CH_0: BW utilization 22% (2097 reads, 150 writes)
[2025-04-07 14:08:59.515] [info] Core [0] : MatMul active cycle 5262 Vector active cycle 0 
[2025-04-07 14:08:59.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.515] [info] Core [0] : Memory unit idle cycle 9766 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.515] [info] Core [0] : Systolic Array Utilization(%) 61.12 (52.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5880000
[2025-04-07 14:08:59.535] [info] Core [0] : MatMul active cycle 1498 Vector active cycle 0 
[2025-04-07 14:08:59.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.536] [info] Core [0] : Memory unit idle cycle 9555 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.536] [info] Core [0] : Systolic Array Utilization(%) 16.18 (14.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5890000
[2025-04-07 14:08:59.557] [info] Core [0] : MatMul active cycle 5048 Vector active cycle 0 
[2025-04-07 14:08:59.557] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.557] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.557] [info] Core [0] : Systolic Array Utilization(%) 59.52 (50.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5900000
[2025-04-07 14:08:59.557] [info] DDR4-CH_0: BW utilization 22% (2046 reads, 209 writes)
[2025-04-07 14:08:59.578] [info] Core [0] : MatMul active cycle 5886 Vector active cycle 0 
[2025-04-07 14:08:59.578] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.578] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.578] [info] Core [0] : Systolic Array Utilization(%) 69.22 (58.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5910000
[2025-04-07 14:08:59.599] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:59.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.599] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.599] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5920000
[2025-04-07 14:08:59.609] [info] DDR4-CH_0: BW utilization 23% (2128 reads, 246 writes)
[2025-04-07 14:08:59.619] [info] Core [0] : MatMul active cycle 4386 Vector active cycle 0 
[2025-04-07 14:08:59.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.619] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.619] [info] Core [0] : Systolic Array Utilization(%) 51.12 (43.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5930000
[2025-04-07 14:08:59.640] [info] Core [0] : MatMul active cycle 7386 Vector active cycle 0 
[2025-04-07 14:08:59.641] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.641] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.641] [info] Core [0] : Systolic Array Utilization(%) 87.32 (73.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5940000
[2025-04-07 14:08:59.661] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:08:59.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.661] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.661] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5950000
[2025-04-07 14:08:59.661] [info] DDR4-CH_0: BW utilization 22% (2023 reads, 223 writes)
[2025-04-07 14:08:59.685] [info] Core [0] : MatMul active cycle 6787 Vector active cycle 0 
[2025-04-07 14:08:59.685] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.685] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.685] [info] Core [0] : Systolic Array Utilization(%) 76.73 (67.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5960000
[2025-04-07 14:08:59.706] [info] Core [0] : MatMul active cycle 782 Vector active cycle 0 
[2025-04-07 14:08:59.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.706] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.706] [info] Core [0] : Systolic Array Utilization(%) 9.87 (7.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5970000
[2025-04-07 14:08:59.717] [info] DDR4-CH_0: BW utilization 23% (2067 reads, 273 writes)
[2025-04-07 14:08:59.727] [info] Core [0] : MatMul active cycle 6973 Vector active cycle 0 
[2025-04-07 14:08:59.727] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.727] [info] Core [0] : Memory unit idle cycle 9754 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.727] [info] Core [0] : Systolic Array Utilization(%) 80.50 (69.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5980000
[2025-04-07 14:08:59.753] [info] Core [0] : MatMul active cycle 596 Vector active cycle 0 
[2025-04-07 14:08:59.753] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.753] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.753] [info] Core [0] : Systolic Array Utilization(%) 6.00 (5.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5990000
[2025-04-07 14:08:59.775] [info] Core [0] : MatMul active cycle 3334 Vector active cycle 0 
[2025-04-07 14:08:59.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.775] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.775] [info] Core [0] : Systolic Array Utilization(%) 39.20 (33.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6000000
[2025-04-07 14:08:59.775] [info] DDR4-CH_0: BW utilization 22% (1991 reads, 276 writes)
[2025-04-07 14:08:59.797] [info] Core [0] : MatMul active cycle 8438 Vector active cycle 0 
[2025-04-07 14:08:59.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.797] [info] Core [0] : Memory unit idle cycle 9797 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.797] [info] Core [0] : Systolic Array Utilization(%) 99.14 (84.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6010000
[2025-04-07 14:08:59.821] [info] Core [0] : MatMul active cycle 1683 Vector active cycle 0 
[2025-04-07 14:08:59.821] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.821] [info] Core [0] : Memory unit idle cycle 9375 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.821] [info] Core [0] : Systolic Array Utilization(%) 17.38 (16.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6020000
[2025-04-07 14:08:59.832] [info] DDR4-CH_0: BW utilization 22% (1959 reads, 285 writes)
[2025-04-07 14:08:59.843] [info] Core [0] : MatMul active cycle 2616 Vector active cycle 0 
[2025-04-07 14:08:59.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.843] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.843] [info] Core [0] : Systolic Array Utilization(%) 31.27 (26.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6030000
[2025-04-07 14:08:59.864] [info] Core [0] : MatMul active cycle 3545 Vector active cycle 0 
[2025-04-07 14:08:59.864] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.864] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.864] [info] Core [0] : Systolic Array Utilization(%) 41.35 (35.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6040000
[2025-04-07 14:08:59.886] [info] Core [0] : MatMul active cycle 6073 Vector active cycle 0 
[2025-04-07 14:08:59.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.886] [info] Core [0] : Memory unit idle cycle 9910 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.886] [info] Core [0] : Systolic Array Utilization(%) 70.72 (60.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6050000
[2025-04-07 14:08:59.886] [info] DDR4-CH_0: BW utilization 23% (2174 reads, 198 writes)
[2025-04-07 14:08:59.907] [info] Core [0] : MatMul active cycle 2797 Vector active cycle 0 
[2025-04-07 14:08:59.907] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.907] [info] Core [0] : Memory unit idle cycle 9771 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.907] [info] Core [0] : Systolic Array Utilization(%) 30.65 (27.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6060000
[2025-04-07 14:08:59.929] [info] Core [0] : MatMul active cycle 152 Vector active cycle 0 
[2025-04-07 14:08:59.929] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.929] [info] Core [0] : Memory unit idle cycle 9959 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.929] [info] Core [0] : Systolic Array Utilization(%) 1.77 (1.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6070000
[2025-04-07 14:08:59.940] [info] DDR4-CH_0: BW utilization 22% (1877 reads, 374 writes)
[2025-04-07 14:08:59.952] [info] Core [0] : MatMul active cycle 2223 Vector active cycle 0 
[2025-04-07 14:08:59.952] [info] Core [0] : issued tile 2 
[2025-04-07 14:08:59.952] [info] Core [0] : Memory unit idle cycle 9747 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.952] [info] Core [0] : Systolic Array Utilization(%) 25.03 (22.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6080000
[2025-04-07 14:08:59.972] [info] Core [0] : MatMul active cycle 3456 Vector active cycle 0 
[2025-04-07 14:08:59.973] [info] Core [0] : issued tile 1 
[2025-04-07 14:08:59.973] [info] Core [0] : Memory unit idle cycle 9959 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.973] [info] Core [0] : Systolic Array Utilization(%) 39.88 (34.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6090000
[2025-04-07 14:08:59.995] [info] Core [0] : MatMul active cycle 495 Vector active cycle 0 
[2025-04-07 14:08:59.995] [info] Core [0] : issued tile 0 
[2025-04-07 14:08:59.995] [info] Core [0] : Memory unit idle cycle 9972 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:08:59.995] [info] Core [0] : Systolic Array Utilization(%) 5.23 (4.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6100000
[2025-04-07 14:08:59.995] [info] DDR4-CH_0: BW utilization 23% (1938 reads, 377 writes)
[2025-04-07 14:09:00.005] [info] Layer Conv_10 finish at 6107114
[2025-04-07 14:09:00.005] [info] Total compute time 1211413
[2025-04-07 14:09:00.005] [info] executable layer count 2
[2025-04-07 14:09:00.005] [info] Start layer Conv_13
[2025-04-07 14:09:00.012] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:00.012] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.012] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 5148 
[2025-04-07 14:09:00.012] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6110000
[2025-04-07 14:09:00.033] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.033] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.033] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.033] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6120000
[2025-04-07 14:09:00.044] [info] DDR4-CH_0: BW utilization 19% (1875 reads, 107 writes)
[2025-04-07 14:09:00.056] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.056] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.056] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.056] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6130000
[2025-04-07 14:09:00.078] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.078] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.078] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6140000
[2025-04-07 14:09:00.099] [info] Core [0] : MatMul active cycle 4335 Vector active cycle 0 
[2025-04-07 14:09:00.099] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.099] [info] Core [0] : Memory unit idle cycle 9868 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.099] [info] Core [0] : Systolic Array Utilization(%) 44.27 (43.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6150000
[2025-04-07 14:09:00.099] [info] DDR4-CH_0: BW utilization 22% (2265 reads, 0 writes)
[2025-04-07 14:09:00.120] [info] Core [0] : MatMul active cycle 2734 Vector active cycle 0 
[2025-04-07 14:09:00.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.121] [info] Core [0] : Memory unit idle cycle 9608 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.121] [info] Core [0] : Systolic Array Utilization(%) 27.36 (27.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6160000
[2025-04-07 14:09:00.141] [info] Core [0] : MatMul active cycle 2111 Vector active cycle 0 
[2025-04-07 14:09:00.141] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.141] [info] Core [0] : Memory unit idle cycle 9868 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.141] [info] Core [0] : Systolic Array Utilization(%) 21.05 (21.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6170000
[2025-04-07 14:09:00.152] [info] DDR4-CH_0: BW utilization 23% (1843 reads, 520 writes)
[2025-04-07 14:09:00.162] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.162] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.162] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6180000
[2025-04-07 14:09:00.184] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.184] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.184] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6190000
[2025-04-07 14:09:00.207] [info] Core [0] : MatMul active cycle 3315 Vector active cycle 0 
[2025-04-07 14:09:00.207] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.207] [info] Core [0] : Memory unit idle cycle 9868 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.207] [info] Core [0] : Systolic Array Utilization(%) 34.17 (33.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6200000
[2025-04-07 14:09:00.207] [info] DDR4-CH_0: BW utilization 22% (2267 reads, 0 writes)
[2025-04-07 14:09:00.227] [info] Core [0] : MatMul active cycle 3570 Vector active cycle 0 
[2025-04-07 14:09:00.227] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.227] [info] Core [0] : Memory unit idle cycle 9608 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.227] [info] Core [0] : Systolic Array Utilization(%) 35.34 (35.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6210000
[2025-04-07 14:09:00.247] [info] Core [0] : MatMul active cycle 2295 Vector active cycle 0 
[2025-04-07 14:09:00.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.247] [info] Core [0] : Memory unit idle cycle 9868 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.247] [info] Core [0] : Systolic Array Utilization(%) 23.17 (22.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6220000
[2025-04-07 14:09:00.258] [info] DDR4-CH_0: BW utilization 23% (1794 reads, 510 writes)
[2025-04-07 14:09:00.268] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.268] [info] Core [0] : Memory unit idle cycle 9845 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.268] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6230000
[2025-04-07 14:09:00.290] [info] Core [0] : MatMul active cycle 4009 Vector active cycle 0 
[2025-04-07 14:09:00.290] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.290] [info] Core [0] : Memory unit idle cycle 9759 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.290] [info] Core [0] : Systolic Array Utilization(%) 40.67 (40.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6240000
[2025-04-07 14:09:00.312] [info] Core [0] : MatMul active cycle 2876 Vector active cycle 0 
[2025-04-07 14:09:00.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.312] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.312] [info] Core [0] : Systolic Array Utilization(%) 29.29 (28.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6250000
[2025-04-07 14:09:00.313] [info] DDR4-CH_0: BW utilization 23% (2325 reads, 0 writes)
[2025-04-07 14:09:00.334] [info] Core [0] : MatMul active cycle 4455 Vector active cycle 0 
[2025-04-07 14:09:00.334] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.334] [info] Core [0] : Memory unit idle cycle 9740 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.334] [info] Core [0] : Systolic Array Utilization(%) 45.04 (44.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6260000
[2025-04-07 14:09:00.355] [info] Core [0] : MatMul active cycle 2430 Vector active cycle 0 
[2025-04-07 14:09:00.355] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.355] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.355] [info] Core [0] : Systolic Array Utilization(%) 24.02 (24.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6270000
[2025-04-07 14:09:00.366] [info] DDR4-CH_0: BW utilization 22% (1738 reads, 510 writes)
[2025-04-07 14:09:00.378] [info] Core [0] : MatMul active cycle 3570 Vector active cycle 0 
[2025-04-07 14:09:00.378] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.378] [info] Core [0] : Memory unit idle cycle 9868 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.378] [info] Core [0] : Systolic Array Utilization(%) 36.29 (35.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6280000
[2025-04-07 14:09:00.398] [info] Core [0] : MatMul active cycle 3315 Vector active cycle 0 
[2025-04-07 14:09:00.398] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.398] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.398] [info] Core [0] : Systolic Array Utilization(%) 33.22 (33.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6290000
[2025-04-07 14:09:00.419] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:00.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.420] [info] Core [0] : Memory unit idle cycle 9728 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.420] [info] Core [0] : Systolic Array Utilization(%) 46.34 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6300000
[2025-04-07 14:09:00.420] [info] DDR4-CH_0: BW utilization 23% (2383 reads, 0 writes)
[2025-04-07 14:09:00.442] [info] Core [0] : MatMul active cycle 3349 Vector active cycle 0 
[2025-04-07 14:09:00.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.442] [info] Core [0] : Memory unit idle cycle 9733 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.442] [info] Core [0] : Systolic Array Utilization(%) 34.02 (33.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6310000
[2025-04-07 14:09:00.462] [info] Core [0] : MatMul active cycle 1916 Vector active cycle 0 
[2025-04-07 14:09:00.462] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.462] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.462] [info] Core [0] : Systolic Array Utilization(%) 19.13 (19.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6320000
[2025-04-07 14:09:00.472] [info] DDR4-CH_0: BW utilization 22% (1727 reads, 510 writes)
[2025-04-07 14:09:00.483] [info] Core [0] : MatMul active cycle 1485 Vector active cycle 0 
[2025-04-07 14:09:00.483] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.483] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.483] [info] Core [0] : Systolic Array Utilization(%) 14.99 (14.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6330000
[2025-04-07 14:09:00.505] [info] Core [0] : MatMul active cycle 2454 Vector active cycle 0 
[2025-04-07 14:09:00.505] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.505] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.505] [info] Core [0] : Systolic Array Utilization(%) 24.99 (24.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6340000
[2025-04-07 14:09:00.527] [info] Core [0] : MatMul active cycle 2001 Vector active cycle 0 
[2025-04-07 14:09:00.527] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.527] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.527] [info] Core [0] : Systolic Array Utilization(%) 19.98 (20.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6350000
[2025-04-07 14:09:00.527] [info] DDR4-CH_0: BW utilization 23% (2305 reads, 0 writes)
[2025-04-07 14:09:00.549] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.549] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.549] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6360000
[2025-04-07 14:09:00.571] [info] Core [0] : MatMul active cycle 2760 Vector active cycle 0 
[2025-04-07 14:09:00.572] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.572] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.572] [info] Core [0] : Systolic Array Utilization(%) 28.09 (27.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6370000
[2025-04-07 14:09:00.582] [info] DDR4-CH_0: BW utilization 23% (1983 reads, 330 writes)
[2025-04-07 14:09:00.592] [info] Core [0] : MatMul active cycle 1695 Vector active cycle 0 
[2025-04-07 14:09:00.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.592] [info] Core [0] : Memory unit idle cycle 9736 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.592] [info] Core [0] : Systolic Array Utilization(%) 16.88 (16.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6380000
[2025-04-07 14:09:00.613] [info] Core [0] : MatMul active cycle 1485 Vector active cycle 0 
[2025-04-07 14:09:00.613] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.613] [info] Core [0] : Memory unit idle cycle 9844 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.613] [info] Core [0] : Systolic Array Utilization(%) 14.99 (14.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6390000
[2025-04-07 14:09:00.635] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.635] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.635] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6400000
[2025-04-07 14:09:00.635] [info] DDR4-CH_0: BW utilization 22% (2261 reads, 0 writes)
[2025-04-07 14:09:00.656] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.656] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.656] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.656] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6410000
[2025-04-07 14:09:00.677] [info] Core [0] : MatMul active cycle 1485 Vector active cycle 0 
[2025-04-07 14:09:00.677] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.677] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.677] [info] Core [0] : Systolic Array Utilization(%) 14.99 (14.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6420000
[2025-04-07 14:09:00.687] [info] DDR4-CH_0: BW utilization 23% (2114 reads, 251 writes)
[2025-04-07 14:09:00.698] [info] Core [0] : MatMul active cycle 1485 Vector active cycle 0 
[2025-04-07 14:09:00.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.698] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.698] [info] Core [0] : Systolic Array Utilization(%) 14.99 (14.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6430000
[2025-04-07 14:09:00.721] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.721] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.721] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6440000
[2025-04-07 14:09:00.742] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.742] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.742] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6450000
[2025-04-07 14:09:00.742] [info] DDR4-CH_0: BW utilization 22% (2181 reads, 79 writes)
[2025-04-07 14:09:00.763] [info] Core [0] : MatMul active cycle 1485 Vector active cycle 0 
[2025-04-07 14:09:00.763] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.763] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.763] [info] Core [0] : Systolic Array Utilization(%) 14.99 (14.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6460000
[2025-04-07 14:09:00.784] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.784] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.784] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6470000
[2025-04-07 14:09:00.794] [info] DDR4-CH_0: BW utilization 22% (2107 reads, 165 writes)
[2025-04-07 14:09:00.804] [info] Core [0] : MatMul active cycle 1485 Vector active cycle 0 
[2025-04-07 14:09:00.804] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.804] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.804] [info] Core [0] : Systolic Array Utilization(%) 14.99 (14.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6480000
[2025-04-07 14:09:00.827] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:00.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.827] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.827] [info] Core [0] : Systolic Array Utilization(%) 29.98 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6490000
[2025-04-07 14:09:00.848] [info] Core [0] : MatMul active cycle 1879 Vector active cycle 0 
[2025-04-07 14:09:00.848] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.848] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.848] [info] Core [0] : Systolic Array Utilization(%) 19.49 (18.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6500000
[2025-04-07 14:09:00.848] [info] DDR4-CH_0: BW utilization 23% (2180 reads, 165 writes)
[2025-04-07 14:09:00.869] [info] Core [0] : MatMul active cycle 2576 Vector active cycle 0 
[2025-04-07 14:09:00.869] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.869] [info] Core [0] : Memory unit idle cycle 9719 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.869] [info] Core [0] : Systolic Array Utilization(%) 25.48 (25.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6510000
[2025-04-07 14:09:00.891] [info] Core [0] : MatMul active cycle 2590 Vector active cycle 0 
[2025-04-07 14:09:00.891] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.891] [info] Core [0] : Memory unit idle cycle 9777 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.891] [info] Core [0] : Systolic Array Utilization(%) 26.66 (25.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6520000
[2025-04-07 14:09:00.901] [info] DDR4-CH_0: BW utilization 22% (2178 reads, 79 writes)
[2025-04-07 14:09:00.911] [info] Core [0] : MatMul active cycle 2873 Vector active cycle 0 
[2025-04-07 14:09:00.911] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.911] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.911] [info] Core [0] : Systolic Array Utilization(%) 28.87 (28.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6530000
[2025-04-07 14:09:00.932] [info] Core [0] : MatMul active cycle 1989 Vector active cycle 0 
[2025-04-07 14:09:00.932] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.932] [info] Core [0] : Memory unit idle cycle 9859 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.932] [info] Core [0] : Systolic Array Utilization(%) 20.27 (19.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6540000
[2025-04-07 14:09:00.955] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:00.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.956] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.956] [info] Core [0] : Systolic Array Utilization(%) 40.54 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6550000
[2025-04-07 14:09:00.956] [info] DDR4-CH_0: BW utilization 23% (2111 reads, 251 writes)
[2025-04-07 14:09:00.976] [info] Core [0] : MatMul active cycle 2314 Vector active cycle 0 
[2025-04-07 14:09:00.976] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.976] [info] Core [0] : Memory unit idle cycle 9859 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.976] [info] Core [0] : Systolic Array Utilization(%) 24.22 (23.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6560000
[2025-04-07 14:09:00.998] [info] Core [0] : MatMul active cycle 3653 Vector active cycle 0 
[2025-04-07 14:09:00.998] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:00.998] [info] Core [0] : Memory unit idle cycle 9608 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:00.998] [info] Core [0] : Systolic Array Utilization(%) 36.59 (36.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6570000
[2025-04-07 14:09:01.009] [info] DDR4-CH_0: BW utilization 22% (2193 reads, 74 writes)
[2025-04-07 14:09:01.019] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:01.019] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.019] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.019] [info] Core [0] : Systolic Array Utilization(%) 40.54 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6580000
[2025-04-07 14:09:01.040] [info] Core [0] : MatMul active cycle 884 Vector active cycle 0 
[2025-04-07 14:09:01.040] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.040] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.040] [info] Core [0] : Systolic Array Utilization(%) 9.55 (8.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6590000
[2025-04-07 14:09:01.062] [info] Core [0] : MatMul active cycle 3094 Vector active cycle 0 
[2025-04-07 14:09:01.062] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.062] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.062] [info] Core [0] : Systolic Array Utilization(%) 30.99 (30.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6600000
[2025-04-07 14:09:01.062] [info] DDR4-CH_0: BW utilization 22% (1880 reads, 368 writes)
[2025-04-07 14:09:01.086] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:01.086] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.086] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.086] [info] Core [0] : Systolic Array Utilization(%) 40.54 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6610000
[2025-04-07 14:09:01.108] [info] Core [0] : MatMul active cycle 3861 Vector active cycle 0 
[2025-04-07 14:09:01.108] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.108] [info] Core [0] : Memory unit idle cycle 9808 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.108] [info] Core [0] : Systolic Array Utilization(%) 39.57 (38.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6620000
[2025-04-07 14:09:01.119] [info] DDR4-CH_0: BW utilization 23% (2383 reads, 0 writes)
[2025-04-07 14:09:01.130] [info] Core [0] : MatMul active cycle 2106 Vector active cycle 0 
[2025-04-07 14:09:01.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.130] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.130] [info] Core [0] : Systolic Array Utilization(%) 21.24 (21.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6630000
[2025-04-07 14:09:01.152] [info] Core [0] : MatMul active cycle 1989 Vector active cycle 0 
[2025-04-07 14:09:01.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.152] [info] Core [0] : Memory unit idle cycle 9859 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.152] [info] Core [0] : Systolic Array Utilization(%) 20.27 (19.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6640000
[2025-04-07 14:09:01.173] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:01.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.173] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.173] [info] Core [0] : Systolic Array Utilization(%) 40.54 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6650000
[2025-04-07 14:09:01.173] [info] DDR4-CH_0: BW utilization 22% (1808 reads, 442 writes)
[2025-04-07 14:09:01.198] [info] Core [0] : MatMul active cycle 3198 Vector active cycle 0 
[2025-04-07 14:09:01.198] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.198] [info] Core [0] : Memory unit idle cycle 9859 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.198] [info] Core [0] : Systolic Array Utilization(%) 33.29 (31.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6660000
[2025-04-07 14:09:01.220] [info] Core [0] : MatMul active cycle 2769 Vector active cycle 0 
[2025-04-07 14:09:01.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.220] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.220] [info] Core [0] : Systolic Array Utilization(%) 27.52 (27.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6670000
[2025-04-07 14:09:01.231] [info] DDR4-CH_0: BW utilization 23% (2383 reads, 0 writes)
[2025-04-07 14:09:01.242] [info] Core [0] : MatMul active cycle 2599 Vector active cycle 0 
[2025-04-07 14:09:01.242] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.242] [info] Core [0] : Memory unit idle cycle 9749 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.242] [info] Core [0] : Systolic Array Utilization(%) 26.82 (25.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6680000
[2025-04-07 14:09:01.262] [info] Core [0] : MatMul active cycle 3368 Vector active cycle 0 
[2025-04-07 14:09:01.262] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.262] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.262] [info] Core [0] : Systolic Array Utilization(%) 33.99 (33.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6690000
[2025-04-07 14:09:01.288] [info] Core [0] : MatMul active cycle 1989 Vector active cycle 0 
[2025-04-07 14:09:01.288] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.288] [info] Core [0] : Memory unit idle cycle 9859 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.288] [info] Core [0] : Systolic Array Utilization(%) 20.27 (19.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6700000
[2025-04-07 14:09:01.288] [info] DDR4-CH_0: BW utilization 22% (1804 reads, 442 writes)
[2025-04-07 14:09:01.309] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:01.309] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.310] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.310] [info] Core [0] : Systolic Array Utilization(%) 40.54 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6710000
[2025-04-07 14:09:01.331] [info] Core [0] : MatMul active cycle 1989 Vector active cycle 0 
[2025-04-07 14:09:01.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.331] [info] Core [0] : Memory unit idle cycle 9859 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.331] [info] Core [0] : Systolic Array Utilization(%) 20.27 (19.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6720000
[2025-04-07 14:09:01.342] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:01.353] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:01.353] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.353] [info] Core [0] : Memory unit idle cycle 9592 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.353] [info] Core [0] : Systolic Array Utilization(%) 40.54 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6730000
[2025-04-07 14:09:01.374] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:01.374] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.374] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.374] [info] Core [0] : Systolic Array Utilization(%) 26.02 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6740000
[2025-04-07 14:09:01.396] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:01.396] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.396] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.396] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6750000
[2025-04-07 14:09:01.396] [info] DDR4-CH_0: BW utilization 23% (1911 reads, 442 writes)
[2025-04-07 14:09:01.417] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:01.417] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.417] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.417] [info] Core [0] : Systolic Array Utilization(%) 26.02 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6760000
[2025-04-07 14:09:01.438] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:01.438] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.438] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.438] [info] Core [0] : Systolic Array Utilization(%) 26.02 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6770000
[2025-04-07 14:09:01.449] [info] DDR4-CH_0: BW utilization 22% (2262 reads, 0 writes)
[2025-04-07 14:09:01.461] [info] Core [0] : MatMul active cycle 1287 Vector active cycle 0 
[2025-04-07 14:09:01.461] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.461] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.461] [info] Core [0] : Systolic Array Utilization(%) 13.01 (12.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6780000
[2025-04-07 14:09:01.482] [info] Core [0] : MatMul active cycle 1820 Vector active cycle 0 
[2025-04-07 14:09:01.483] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.483] [info] Core [0] : Memory unit idle cycle 9780 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.483] [info] Core [0] : Systolic Array Utilization(%) 18.56 (18.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6790000
[2025-04-07 14:09:01.504] [info] Core [0] : MatMul active cycle 2041 Vector active cycle 0 
[2025-04-07 14:09:01.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.504] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.504] [info] Core [0] : Systolic Array Utilization(%) 20.47 (20.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6800000
[2025-04-07 14:09:01.504] [info] DDR4-CH_0: BW utilization 23% (2152 reads, 211 writes)
[2025-04-07 14:09:01.525] [info] Core [0] : MatMul active cycle 1287 Vector active cycle 0 
[2025-04-07 14:09:01.525] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.525] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.525] [info] Core [0] : Systolic Array Utilization(%) 13.01 (12.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6810000
[2025-04-07 14:09:01.546] [info] Core [0] : MatMul active cycle 2431 Vector active cycle 0 
[2025-04-07 14:09:01.546] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.546] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.546] [info] Core [0] : Systolic Array Utilization(%) 25.23 (24.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6820000
[2025-04-07 14:09:01.557] [info] DDR4-CH_0: BW utilization 22% (2183 reads, 75 writes)
[2025-04-07 14:09:01.567] [info] Core [0] : MatMul active cycle 1430 Vector active cycle 0 
[2025-04-07 14:09:01.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.567] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.567] [info] Core [0] : Systolic Array Utilization(%) 13.80 (14.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6830000
[2025-04-07 14:09:01.589] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:01.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.589] [info] Core [0] : Memory unit idle cycle 9631 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.589] [info] Core [0] : Systolic Array Utilization(%) 26.02 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6840000
[2025-04-07 14:09:01.611] [info] Core [0] : MatMul active cycle 1287 Vector active cycle 0 
[2025-04-07 14:09:01.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.611] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.611] [info] Core [0] : Systolic Array Utilization(%) 13.01 (12.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6850000
[2025-04-07 14:09:01.611] [info] DDR4-CH_0: BW utilization 22% (2182 reads, 75 writes)
[2025-04-07 14:09:01.632] [info] Core [0] : MatMul active cycle 1430 Vector active cycle 0 
[2025-04-07 14:09:01.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.632] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.632] [info] Core [0] : Systolic Array Utilization(%) 14.98 (14.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6860000
[2025-04-07 14:09:01.653] [info] Core [0] : MatMul active cycle 2431 Vector active cycle 0 
[2025-04-07 14:09:01.653] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.653] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.653] [info] Core [0] : Systolic Array Utilization(%) 24.05 (24.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6870000
[2025-04-07 14:09:01.664] [info] DDR4-CH_0: BW utilization 23% (2153 reads, 211 writes)
[2025-04-07 14:09:01.674] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:01.674] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.675] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.675] [info] Core [0] : Systolic Array Utilization(%) 26.02 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6880000
[2025-04-07 14:09:01.696] [info] Core [0] : MatMul active cycle 1287 Vector active cycle 0 
[2025-04-07 14:09:01.696] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.696] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.696] [info] Core [0] : Systolic Array Utilization(%) 13.01 (12.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6890000
[2025-04-07 14:09:01.718] [info] Core [0] : MatMul active cycle 2288 Vector active cycle 0 
[2025-04-07 14:09:01.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.718] [info] Core [0] : Memory unit idle cycle 9780 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.718] [info] Core [0] : Systolic Array Utilization(%) 23.31 (22.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6900000
[2025-04-07 14:09:01.718] [info] DDR4-CH_0: BW utilization 22% (2264 reads, 0 writes)
[2025-04-07 14:09:01.739] [info] Core [0] : MatMul active cycle 1573 Vector active cycle 0 
[2025-04-07 14:09:01.739] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.739] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.739] [info] Core [0] : Systolic Array Utilization(%) 15.72 (15.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6910000
[2025-04-07 14:09:01.760] [info] Core [0] : MatMul active cycle 1637 Vector active cycle 0 
[2025-04-07 14:09:01.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.760] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.760] [info] Core [0] : Systolic Array Utilization(%) 16.96 (16.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6920000
[2025-04-07 14:09:01.771] [info] DDR4-CH_0: BW utilization 23% (2069 reads, 286 writes)
[2025-04-07 14:09:01.781] [info] Core [0] : MatMul active cycle 2224 Vector active cycle 0 
[2025-04-07 14:09:01.781] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.781] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.781] [info] Core [0] : Systolic Array Utilization(%) 22.07 (22.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6930000
[2025-04-07 14:09:01.802] [info] Core [0] : MatMul active cycle 1287 Vector active cycle 0 
[2025-04-07 14:09:01.802] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.802] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.802] [info] Core [0] : Systolic Array Utilization(%) 13.01 (12.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6940000
[2025-04-07 14:09:01.825] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:01.826] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:01.826] [info] Core [0] : Memory unit idle cycle 9928 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.826] [info] Core [0] : Systolic Array Utilization(%) 26.02 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6950000
[2025-04-07 14:09:01.826] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:01.835] [info] Layer Conv_13 finish at 6955073
[2025-04-07 14:09:01.835] [info] Total compute time 847959
[2025-04-07 14:09:01.835] [info] executable layer count 1
[2025-04-07 14:09:01.835] [info] Start layer Conv_16
[2025-04-07 14:09:01.847] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:01.847] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.847] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 3105 
[2025-04-07 14:09:01.847] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6960000
[2025-04-07 14:09:01.868] [info] Core [0] : MatMul active cycle 1338 Vector active cycle 0 
[2025-04-07 14:09:01.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.868] [info] Core [0] : Memory unit idle cycle 9979 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.868] [info] Core [0] : Systolic Array Utilization(%) 15.49 (13.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6970000
[2025-04-07 14:09:01.878] [info] DDR4-CH_0: BW utilization 21% (1847 reads, 286 writes)
[2025-04-07 14:09:01.889] [info] Core [0] : MatMul active cycle 701 Vector active cycle 0 
[2025-04-07 14:09:01.889] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.889] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.889] [info] Core [0] : Systolic Array Utilization(%) 7.81 (7.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6980000
[2025-04-07 14:09:01.910] [info] Core [0] : MatMul active cycle 1338 Vector active cycle 0 
[2025-04-07 14:09:01.910] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.910] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.910] [info] Core [0] : Systolic Array Utilization(%) 15.49 (13.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6990000
[2025-04-07 14:09:01.931] [info] Core [0] : MatMul active cycle 701 Vector active cycle 0 
[2025-04-07 14:09:01.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.931] [info] Core [0] : Memory unit idle cycle 9615 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.931] [info] Core [0] : Systolic Array Utilization(%) 7.81 (7.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7000000
[2025-04-07 14:09:01.931] [info] DDR4-CH_0: BW utilization 23% (2188 reads, 183 writes)
[2025-04-07 14:09:01.952] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:01.952] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.952] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.952] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7010000
[2025-04-07 14:09:01.975] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:01.975] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.975] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.975] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7020000
[2025-04-07 14:09:01.985] [info] DDR4-CH_0: BW utilization 22% (1919 reads, 327 writes)
[2025-04-07 14:09:01.996] [info] Core [0] : MatMul active cycle 1338 Vector active cycle 0 
[2025-04-07 14:09:01.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:01.996] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:01.996] [info] Core [0] : Systolic Array Utilization(%) 15.49 (13.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7030000
[2025-04-07 14:09:02.017] [info] Core [0] : MatMul active cycle 701 Vector active cycle 0 
[2025-04-07 14:09:02.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.017] [info] Core [0] : Memory unit idle cycle 9615 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.017] [info] Core [0] : Systolic Array Utilization(%) 7.81 (7.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7040000
[2025-04-07 14:09:02.038] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.038] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.038] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7050000
[2025-04-07 14:09:02.038] [info] DDR4-CH_0: BW utilization 23% (1845 reads, 510 writes)
[2025-04-07 14:09:02.059] [info] Core [0] : MatMul active cycle 1338 Vector active cycle 0 
[2025-04-07 14:09:02.059] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.059] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.059] [info] Core [0] : Systolic Array Utilization(%) 15.49 (13.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7060000
[2025-04-07 14:09:02.079] [info] Core [0] : MatMul active cycle 701 Vector active cycle 0 
[2025-04-07 14:09:02.079] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.079] [info] Core [0] : Memory unit idle cycle 9615 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.079] [info] Core [0] : Systolic Array Utilization(%) 7.81 (7.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7070000
[2025-04-07 14:09:02.091] [info] DDR4-CH_0: BW utilization 22% (1987 reads, 262 writes)
[2025-04-07 14:09:02.101] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.101] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.101] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7080000
[2025-04-07 14:09:02.122] [info] Core [0] : MatMul active cycle 495 Vector active cycle 0 
[2025-04-07 14:09:02.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.122] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.122] [info] Core [0] : Systolic Array Utilization(%) 5.72 (4.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7090000
[2025-04-07 14:09:02.143] [info] Core [0] : MatMul active cycle 824 Vector active cycle 0 
[2025-04-07 14:09:02.143] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.143] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.143] [info] Core [0] : Systolic Array Utilization(%) 9.41 (8.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7100000
[2025-04-07 14:09:02.143] [info] DDR4-CH_0: BW utilization 22% (1867 reads, 379 writes)
[2025-04-07 14:09:02.164] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.164] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.164] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7110000
[2025-04-07 14:09:02.184] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.184] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.184] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7120000
[2025-04-07 14:09:02.195] [info] DDR4-CH_0: BW utilization 23% (1985 reads, 379 writes)
[2025-04-07 14:09:02.205] [info] Core [0] : MatMul active cycle 866 Vector active cycle 0 
[2025-04-07 14:09:02.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.205] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.205] [info] Core [0] : Systolic Array Utilization(%) 10.04 (8.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7130000
[2025-04-07 14:09:02.227] [info] Core [0] : MatMul active cycle 453 Vector active cycle 0 
[2025-04-07 14:09:02.227] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.227] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.227] [info] Core [0] : Systolic Array Utilization(%) 5.09 (4.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7140000
[2025-04-07 14:09:02.247] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.247] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.247] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7150000
[2025-04-07 14:09:02.247] [info] DDR4-CH_0: BW utilization 22% (1915 reads, 330 writes)
[2025-04-07 14:09:02.268] [info] Core [0] : MatMul active cycle 866 Vector active cycle 0 
[2025-04-07 14:09:02.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.268] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.268] [info] Core [0] : Systolic Array Utilization(%) 10.04 (8.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7160000
[2025-04-07 14:09:02.289] [info] Core [0] : MatMul active cycle 453 Vector active cycle 0 
[2025-04-07 14:09:02.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.289] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.289] [info] Core [0] : Systolic Array Utilization(%) 5.09 (4.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7170000
[2025-04-07 14:09:02.299] [info] DDR4-CH_0: BW utilization 23% (2115 reads, 247 writes)
[2025-04-07 14:09:02.310] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.310] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.310] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.310] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7180000
[2025-04-07 14:09:02.331] [info] Core [0] : MatMul active cycle 866 Vector active cycle 0 
[2025-04-07 14:09:02.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.331] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.331] [info] Core [0] : Systolic Array Utilization(%) 10.04 (8.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7190000
[2025-04-07 14:09:02.354] [info] Core [0] : MatMul active cycle 453 Vector active cycle 0 
[2025-04-07 14:09:02.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.354] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.354] [info] Core [0] : Systolic Array Utilization(%) 5.09 (4.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7200000
[2025-04-07 14:09:02.354] [info] DDR4-CH_0: BW utilization 22% (2002 reads, 247 writes)
[2025-04-07 14:09:02.376] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.376] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.376] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7210000
[2025-04-07 14:09:02.397] [info] Core [0] : MatMul active cycle 1160 Vector active cycle 0 
[2025-04-07 14:09:02.397] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.397] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.397] [info] Core [0] : Systolic Array Utilization(%) 13.55 (11.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7220000
[2025-04-07 14:09:02.407] [info] DDR4-CH_0: BW utilization 22% (1999 reads, 248 writes)
[2025-04-07 14:09:02.418] [info] Core [0] : MatMul active cycle 607 Vector active cycle 0 
[2025-04-07 14:09:02.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.418] [info] Core [0] : Memory unit idle cycle 9632 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.418] [info] Core [0] : Systolic Array Utilization(%) 6.83 (6.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7230000
[2025-04-07 14:09:02.439] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.439] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.439] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.439] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7240000
[2025-04-07 14:09:02.466] [info] Core [0] : MatMul active cycle 767 Vector active cycle 0 
[2025-04-07 14:09:02.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.466] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.466] [info] Core [0] : Systolic Array Utilization(%) 8.25 (7.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7250000
[2025-04-07 14:09:02.466] [info] DDR4-CH_0: BW utilization 23% (2118 reads, 248 writes)
[2025-04-07 14:09:02.488] [info] Core [0] : MatMul active cycle 1000 Vector active cycle 0 
[2025-04-07 14:09:02.488] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.488] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.488] [info] Core [0] : Systolic Array Utilization(%) 12.13 (10.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7260000
[2025-04-07 14:09:02.509] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.509] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.509] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.509] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7270000
[2025-04-07 14:09:02.519] [info] DDR4-CH_0: BW utilization 22% (1802 reads, 442 writes)
[2025-04-07 14:09:02.530] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.530] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.530] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.530] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7280000
[2025-04-07 14:09:02.551] [info] Core [0] : MatMul active cycle 1160 Vector active cycle 0 
[2025-04-07 14:09:02.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.551] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.551] [info] Core [0] : Systolic Array Utilization(%) 13.55 (11.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7290000
[2025-04-07 14:09:02.572] [info] Core [0] : MatMul active cycle 607 Vector active cycle 0 
[2025-04-07 14:09:02.572] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.572] [info] Core [0] : Memory unit idle cycle 9632 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.572] [info] Core [0] : Systolic Array Utilization(%) 6.83 (6.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7300000
[2025-04-07 14:09:02.572] [info] DDR4-CH_0: BW utilization 23% (2153 reads, 212 writes)
[2025-04-07 14:09:02.597] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.597] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.597] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7310000
[2025-04-07 14:09:02.619] [info] Core [0] : MatMul active cycle 1160 Vector active cycle 0 
[2025-04-07 14:09:02.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.619] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.619] [info] Core [0] : Systolic Array Utilization(%) 13.55 (11.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7320000
[2025-04-07 14:09:02.630] [info] DDR4-CH_0: BW utilization 22% (1916 reads, 336 writes)
[2025-04-07 14:09:02.640] [info] Core [0] : MatMul active cycle 607 Vector active cycle 0 
[2025-04-07 14:09:02.640] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.640] [info] Core [0] : Memory unit idle cycle 9632 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.640] [info] Core [0] : Systolic Array Utilization(%) 6.83 (6.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7330000
[2025-04-07 14:09:02.660] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.661] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.661] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7340000
[2025-04-07 14:09:02.683] [info] Core [0] : MatMul active cycle 750 Vector active cycle 0 
[2025-04-07 14:09:02.683] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.683] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.683] [info] Core [0] : Systolic Array Utilization(%) 8.72 (7.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7350000
[2025-04-07 14:09:02.683] [info] DDR4-CH_0: BW utilization 22% (1912 reads, 336 writes)
[2025-04-07 14:09:02.704] [info] Core [0] : MatMul active cycle 393 Vector active cycle 0 
[2025-04-07 14:09:02.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.705] [info] Core [0] : Memory unit idle cycle 9671 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.705] [info] Core [0] : Systolic Array Utilization(%) 4.43 (3.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7360000
[2025-04-07 14:09:02.726] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.726] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.726] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.726] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7370000
[2025-04-07 14:09:02.736] [info] DDR4-CH_0: BW utilization 23% (1921 reads, 442 writes)
[2025-04-07 14:09:02.747] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.747] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.747] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7380000
[2025-04-07 14:09:02.768] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:09:02.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.768] [info] Core [0] : Memory unit idle cycle 9285 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.768] [info] Core [0] : Systolic Array Utilization(%) 13.15 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7390000
[2025-04-07 14:09:02.789] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.789] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.789] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.789] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7400000
[2025-04-07 14:09:02.789] [info] DDR4-CH_0: BW utilization 22% (2034 reads, 216 writes)
[2025-04-07 14:09:02.810] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.810] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.810] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.810] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7410000
[2025-04-07 14:09:02.831] [info] Core [0] : MatMul active cycle 1036 Vector active cycle 0 
[2025-04-07 14:09:02.831] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.831] [info] Core [0] : Memory unit idle cycle 9614 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.831] [info] Core [0] : Systolic Array Utilization(%) 11.74 (10.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7420000
[2025-04-07 14:09:02.841] [info] DDR4-CH_0: BW utilization 23% (2144 reads, 216 writes)
[2025-04-07 14:09:02.852] [info] Core [0] : MatMul active cycle 107 Vector active cycle 0 
[2025-04-07 14:09:02.853] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.853] [info] Core [0] : Memory unit idle cycle 9671 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.853] [info] Core [0] : Systolic Array Utilization(%) 1.41 (1.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7430000
[2025-04-07 14:09:02.873] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.873] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.873] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.873] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7440000
[2025-04-07 14:09:02.894] [info] Core [0] : MatMul active cycle 750 Vector active cycle 0 
[2025-04-07 14:09:02.894] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:02.894] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.894] [info] Core [0] : Systolic Array Utilization(%) 8.72 (7.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7450000
[2025-04-07 14:09:02.894] [info] DDR4-CH_0: BW utilization 22% (2035 reads, 213 writes)
[2025-04-07 14:09:02.917] [info] Core [0] : MatMul active cycle 393 Vector active cycle 0 
[2025-04-07 14:09:02.917] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:02.917] [info] Core [0] : Memory unit idle cycle 9928 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.918] [info] Core [0] : Systolic Array Utilization(%) 4.43 (3.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7460000
[2025-04-07 14:09:02.940] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.940] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:02.940] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.940] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7470000
[2025-04-07 14:09:02.944] [info] Layer Conv_16 finish at 7472560
[2025-04-07 14:09:02.944] [info] Total compute time 517487
[2025-04-07 14:09:02.944] [info] executable layer count 1
[2025-04-07 14:09:02.944] [info] Start layer Conv_15
[2025-04-07 14:09:02.950] [info] DDR4-CH_0: BW utilization 20% (1594 reads, 499 writes)
[2025-04-07 14:09:02.961] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:02.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.961] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 2289 
[2025-04-07 14:09:02.961] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7480000
[2025-04-07 14:09:02.983] [info] Core [0] : MatMul active cycle 6241 Vector active cycle 0 
[2025-04-07 14:09:02.984] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:02.984] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:02.984] [info] Core [0] : Systolic Array Utilization(%) 71.80 (62.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7490000
[2025-04-07 14:09:03.005] [info] Core [0] : MatMul active cycle 3504 Vector active cycle 0 
[2025-04-07 14:09:03.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.005] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.005] [info] Core [0] : Systolic Array Utilization(%) 40.04 (35.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7500000
[2025-04-07 14:09:03.005] [info] DDR4-CH_0: BW utilization 23% (2376 reads, 0 writes)
[2025-04-07 14:09:03.027] [info] Core [0] : MatMul active cycle 6311 Vector active cycle 0 
[2025-04-07 14:09:03.027] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.027] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.027] [info] Core [0] : Systolic Array Utilization(%) 72.74 (63.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7510000
[2025-04-07 14:09:03.048] [info] Core [0] : MatMul active cycle 7069 Vector active cycle 0 
[2025-04-07 14:09:03.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.048] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.048] [info] Core [0] : Systolic Array Utilization(%) 81.10 (70.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7520000
[2025-04-07 14:09:03.058] [info] DDR4-CH_0: BW utilization 22% (2244 reads, 0 writes)
[2025-04-07 14:09:03.069] [info] Core [0] : MatMul active cycle 1334 Vector active cycle 0 
[2025-04-07 14:09:03.069] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.069] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.069] [info] Core [0] : Systolic Array Utilization(%) 15.69 (13.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7530000
[2025-04-07 14:09:03.090] [info] Core [0] : MatMul active cycle 7653 Vector active cycle 0 
[2025-04-07 14:09:03.090] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.090] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.090] [info] Core [0] : Systolic Array Utilization(%) 87.79 (76.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7540000
[2025-04-07 14:09:03.112] [info] Core [0] : MatMul active cycle 4654 Vector active cycle 0 
[2025-04-07 14:09:03.112] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.112] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.112] [info] Core [0] : Systolic Array Utilization(%) 47.48 (46.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7550000
[2025-04-07 14:09:03.112] [info] DDR4-CH_0: BW utilization 23% (2373 reads, 0 writes)
[2025-04-07 14:09:03.133] [info] Core [0] : MatMul active cycle 7964 Vector active cycle 0 
[2025-04-07 14:09:03.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.133] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.133] [info] Core [0] : Systolic Array Utilization(%) 91.02 (79.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7560000
[2025-04-07 14:09:03.153] [info] Core [0] : MatMul active cycle 4644 Vector active cycle 0 
[2025-04-07 14:09:03.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.153] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.153] [info] Core [0] : Systolic Array Utilization(%) 53.27 (46.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7570000
[2025-04-07 14:09:03.164] [info] DDR4-CH_0: BW utilization 22% (1855 reads, 382 writes)
[2025-04-07 14:09:03.174] [info] Core [0] : MatMul active cycle 3384 Vector active cycle 0 
[2025-04-07 14:09:03.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.174] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.174] [info] Core [0] : Systolic Array Utilization(%) 39.02 (33.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7580000
[2025-04-07 14:09:03.195] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:03.195] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.195] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.195] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7590000
[2025-04-07 14:09:03.216] [info] Core [0] : MatMul active cycle 7646 Vector active cycle 0 
[2025-04-07 14:09:03.216] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.216] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.216] [info] Core [0] : Systolic Array Utilization(%) 87.62 (76.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7600000
[2025-04-07 14:09:03.216] [info] DDR4-CH_0: BW utilization 22% (2131 reads, 128 writes)
[2025-04-07 14:09:03.239] [info] Core [0] : MatMul active cycle 5472 Vector active cycle 0 
[2025-04-07 14:09:03.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.239] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.239] [info] Core [0] : Systolic Array Utilization(%) 62.42 (54.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7610000
[2025-04-07 14:09:03.260] [info] Core [0] : MatMul active cycle 2938 Vector active cycle 0 
[2025-04-07 14:09:03.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.260] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.260] [info] Core [0] : Systolic Array Utilization(%) 34.54 (29.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7620000
[2025-04-07 14:09:03.271] [info] DDR4-CH_0: BW utilization 23% (2374 reads, 0 writes)
[2025-04-07 14:09:03.281] [info] Core [0] : MatMul active cycle 7199 Vector active cycle 0 
[2025-04-07 14:09:03.281] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.281] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.281] [info] Core [0] : Systolic Array Utilization(%) 75.83 (71.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7630000
[2025-04-07 14:09:03.302] [info] Core [0] : MatMul active cycle 5419 Vector active cycle 0 
[2025-04-07 14:09:03.302] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.302] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.302] [info] Core [0] : Systolic Array Utilization(%) 62.67 (54.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7640000
[2025-04-07 14:09:03.323] [info] Core [0] : MatMul active cycle 6244 Vector active cycle 0 
[2025-04-07 14:09:03.323] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.323] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.323] [info] Core [0] : Systolic Array Utilization(%) 72.12 (62.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7650000
[2025-04-07 14:09:03.323] [info] DDR4-CH_0: BW utilization 22% (1849 reads, 382 writes)
[2025-04-07 14:09:03.345] [info] Core [0] : MatMul active cycle 1784 Vector active cycle 0 
[2025-04-07 14:09:03.345] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.345] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.345] [info] Core [0] : Systolic Array Utilization(%) 20.17 (17.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7660000
[2025-04-07 14:09:03.367] [info] Core [0] : MatMul active cycle 4457 Vector active cycle 0 
[2025-04-07 14:09:03.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.367] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.367] [info] Core [0] : Systolic Array Utilization(%) 51.30 (44.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7670000
[2025-04-07 14:09:03.378] [info] DDR4-CH_0: BW utilization 23% (2240 reads, 128 writes)
[2025-04-07 14:09:03.388] [info] Core [0] : MatMul active cycle 3571 Vector active cycle 0 
[2025-04-07 14:09:03.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.388] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.388] [info] Core [0] : Systolic Array Utilization(%) 40.99 (35.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7680000
[2025-04-07 14:09:03.410] [info] Core [0] : MatMul active cycle 6149 Vector active cycle 0 
[2025-04-07 14:09:03.410] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.410] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.410] [info] Core [0] : Systolic Array Utilization(%) 70.37 (61.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7690000
[2025-04-07 14:09:03.431] [info] Core [0] : MatMul active cycle 5633 Vector active cycle 0 
[2025-04-07 14:09:03.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.431] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.431] [info] Core [0] : Systolic Array Utilization(%) 60.17 (56.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7700000
[2025-04-07 14:09:03.431] [info] DDR4-CH_0: BW utilization 22% (2250 reads, 0 writes)
[2025-04-07 14:09:03.452] [info] Core [0] : MatMul active cycle 4779 Vector active cycle 0 
[2025-04-07 14:09:03.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.452] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.452] [info] Core [0] : Systolic Array Utilization(%) 52.88 (47.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7710000
[2025-04-07 14:09:03.474] [info] Core [0] : MatMul active cycle 5041 Vector active cycle 0 
[2025-04-07 14:09:03.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.474] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.474] [info] Core [0] : Systolic Array Utilization(%) 58.94 (50.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7720000
[2025-04-07 14:09:03.485] [info] DDR4-CH_0: BW utilization 22% (1997 reads, 255 writes)
[2025-04-07 14:09:03.497] [info] Core [0] : MatMul active cycle 7072 Vector active cycle 0 
[2025-04-07 14:09:03.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.497] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.497] [info] Core [0] : Systolic Array Utilization(%) 80.72 (70.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7730000
[2025-04-07 14:09:03.518] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:03.518] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.518] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.518] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7740000
[2025-04-07 14:09:03.539] [info] Core [0] : MatMul active cycle 6683 Vector active cycle 0 
[2025-04-07 14:09:03.539] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.539] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.539] [info] Core [0] : Systolic Array Utilization(%) 76.37 (66.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7750000
[2025-04-07 14:09:03.539] [info] DDR4-CH_0: BW utilization 23% (2236 reads, 127 writes)
[2025-04-07 14:09:03.560] [info] Core [0] : MatMul active cycle 1345 Vector active cycle 0 
[2025-04-07 14:09:03.560] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.560] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.560] [info] Core [0] : Systolic Array Utilization(%) 15.92 (13.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7760000
[2025-04-07 14:09:03.581] [info] Core [0] : MatMul active cycle 7575 Vector active cycle 0 
[2025-04-07 14:09:03.581] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.581] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.581] [info] Core [0] : Systolic Array Utilization(%) 86.87 (75.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7770000
[2025-04-07 14:09:03.592] [info] DDR4-CH_0: BW utilization 22% (2120 reads, 128 writes)
[2025-04-07 14:09:03.603] [info] Core [0] : MatMul active cycle 5043 Vector active cycle 0 
[2025-04-07 14:09:03.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.603] [info] Core [0] : Memory unit idle cycle 9347 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.603] [info] Core [0] : Systolic Array Utilization(%) 51.63 (50.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7780000
[2025-04-07 14:09:03.626] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:03.626] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.626] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.626] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7790000
[2025-04-07 14:09:03.648] [info] Core [0] : MatMul active cycle 5143 Vector active cycle 0 
[2025-04-07 14:09:03.648] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.648] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.648] [info] Core [0] : Systolic Array Utilization(%) 58.95 (51.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7800000
[2025-04-07 14:09:03.648] [info] DDR4-CH_0: BW utilization 23% (1976 reads, 382 writes)
[2025-04-07 14:09:03.669] [info] Core [0] : MatMul active cycle 2090 Vector active cycle 0 
[2025-04-07 14:09:03.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.669] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.669] [info] Core [0] : Systolic Array Utilization(%) 23.71 (20.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7810000
[2025-04-07 14:09:03.691] [info] Core [0] : MatMul active cycle 4060 Vector active cycle 0 
[2025-04-07 14:09:03.691] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.691] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.691] [info] Core [0] : Systolic Array Utilization(%) 46.49 (40.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7820000
[2025-04-07 14:09:03.701] [info] DDR4-CH_0: BW utilization 22% (2130 reads, 128 writes)
[2025-04-07 14:09:03.712] [info] Core [0] : MatMul active cycle 5396 Vector active cycle 0 
[2025-04-07 14:09:03.712] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.712] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.712] [info] Core [0] : Systolic Array Utilization(%) 60.76 (53.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7830000
[2025-04-07 14:09:03.736] [info] Core [0] : MatMul active cycle 4232 Vector active cycle 0 
[2025-04-07 14:09:03.736] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.736] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.736] [info] Core [0] : Systolic Array Utilization(%) 45.89 (42.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7840000
[2025-04-07 14:09:03.758] [info] Core [0] : MatMul active cycle 6810 Vector active cycle 0 
[2025-04-07 14:09:03.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.758] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.758] [info] Core [0] : Systolic Array Utilization(%) 77.57 (68.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7850000
[2025-04-07 14:09:03.758] [info] DDR4-CH_0: BW utilization 22% (2093 reads, 165 writes)
[2025-04-07 14:09:03.779] [info] Core [0] : MatMul active cycle 1204 Vector active cycle 0 
[2025-04-07 14:09:03.779] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.779] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.779] [info] Core [0] : Systolic Array Utilization(%) 14.17 (12.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7860000
[2025-04-07 14:09:03.800] [info] Core [0] : MatMul active cycle 5688 Vector active cycle 0 
[2025-04-07 14:09:03.800] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.800] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.800] [info] Core [0] : Systolic Array Utilization(%) 65.21 (56.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7870000
[2025-04-07 14:09:03.811] [info] DDR4-CH_0: BW utilization 23% (2209 reads, 165 writes)
[2025-04-07 14:09:03.821] [info] Core [0] : MatMul active cycle 4698 Vector active cycle 0 
[2025-04-07 14:09:03.821] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.821] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.821] [info] Core [0] : Systolic Array Utilization(%) 53.87 (46.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7880000
[2025-04-07 14:09:03.843] [info] Core [0] : MatMul active cycle 3547 Vector active cycle 0 
[2025-04-07 14:09:03.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.843] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.843] [info] Core [0] : Systolic Array Utilization(%) 37.11 (35.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7890000
[2025-04-07 14:09:03.866] [info] Core [0] : MatMul active cycle 4616 Vector active cycle 0 
[2025-04-07 14:09:03.866] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.866] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.866] [info] Core [0] : Systolic Array Utilization(%) 52.27 (46.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7900000
[2025-04-07 14:09:03.866] [info] DDR4-CH_0: BW utilization 22% (2101 reads, 160 writes)
[2025-04-07 14:09:03.887] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:03.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.887] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.887] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7910000
[2025-04-07 14:09:03.909] [info] Core [0] : MatMul active cycle 3957 Vector active cycle 0 
[2025-04-07 14:09:03.909] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.909] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.909] [info] Core [0] : Systolic Array Utilization(%) 45.07 (39.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7920000
[2025-04-07 14:09:03.919] [info] DDR4-CH_0: BW utilization 23% (2195 reads, 142 writes)
[2025-04-07 14:09:03.929] [info] Core [0] : MatMul active cycle 6429 Vector active cycle 0 
[2025-04-07 14:09:03.929] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.929] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.929] [info] Core [0] : Systolic Array Utilization(%) 74.01 (64.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7930000
[2025-04-07 14:09:03.950] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:03.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.950] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.950] [info] Core [0] : Systolic Array Utilization(%) 29.84 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7940000
[2025-04-07 14:09:03.971] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:03.971] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.971] [info] Core [0] : Memory unit idle cycle 9774 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.971] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7950000
[2025-04-07 14:09:03.971] [info] DDR4-CH_0: BW utilization 22% (2139 reads, 113 writes)
[2025-04-07 14:09:03.993] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:03.993] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:03.993] [info] Core [0] : Memory unit idle cycle 9821 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:03.993] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7960000
[2025-04-07 14:09:04.014] [info] Core [0] : MatMul active cycle 4616 Vector active cycle 0 
[2025-04-07 14:09:04.014] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.014] [info] Core [0] : Memory unit idle cycle 9884 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.014] [info] Core [0] : Systolic Array Utilization(%) 53.05 (46.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7970000
[2025-04-07 14:09:04.025] [info] DDR4-CH_0: BW utilization 22% (2063 reads, 160 writes)
[2025-04-07 14:09:04.035] [info] Core [0] : MatMul active cycle 2835 Vector active cycle 0 
[2025-04-07 14:09:04.035] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.035] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.035] [info] Core [0] : Systolic Array Utilization(%) 32.04 (28.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7980000
[2025-04-07 14:09:04.055] [info] Core [0] : MatMul active cycle 3760 Vector active cycle 0 
[2025-04-07 14:09:04.056] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.056] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.056] [info] Core [0] : Systolic Array Utilization(%) 42.76 (37.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7990000
[2025-04-07 14:09:04.077] [info] Core [0] : MatMul active cycle 3859 Vector active cycle 0 
[2025-04-07 14:09:04.077] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.077] [info] Core [0] : Memory unit idle cycle 9512 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.077] [info] Core [0] : Systolic Array Utilization(%) 40.99 (38.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8000000
[2025-04-07 14:09:04.077] [info] DDR4-CH_0: BW utilization 23% (2266 reads, 85 writes)
[2025-04-07 14:09:04.097] [info] Core [0] : MatMul active cycle 6080 Vector active cycle 0 
[2025-04-07 14:09:04.097] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.097] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.097] [info] Core [0] : Systolic Array Utilization(%) 70.75 (60.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8010000
[2025-04-07 14:09:04.120] [info] Core [0] : MatMul active cycle 6120 Vector active cycle 0 
[2025-04-07 14:09:04.120] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.120] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.120] [info] Core [0] : Systolic Array Utilization(%) 70.83 (61.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8020000
[2025-04-07 14:09:04.131] [info] DDR4-CH_0: BW utilization 22% (2077 reads, 165 writes)
[2025-04-07 14:09:04.142] [info] Core [0] : MatMul active cycle 5301 Vector active cycle 0 
[2025-04-07 14:09:04.142] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.142] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.142] [info] Core [0] : Systolic Array Utilization(%) 61.00 (53.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8030000
[2025-04-07 14:09:04.162] [info] Core [0] : MatMul active cycle 1656 Vector active cycle 0 
[2025-04-07 14:09:04.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.162] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.162] [info] Core [0] : Systolic Array Utilization(%) 19.75 (16.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8040000
[2025-04-07 14:09:04.183] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:04.183] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.183] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.183] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8050000
[2025-04-07 14:09:04.183] [info] DDR4-CH_0: BW utilization 23% (2154 reads, 165 writes)
[2025-04-07 14:09:04.205] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:04.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.205] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.205] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8060000
[2025-04-07 14:09:04.226] [info] Core [0] : MatMul active cycle 4150 Vector active cycle 0 
[2025-04-07 14:09:04.226] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.226] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.226] [info] Core [0] : Systolic Array Utilization(%) 48.05 (41.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8070000
[2025-04-07 14:09:04.237] [info] DDR4-CH_0: BW utilization 22% (2179 reads, 110 writes)
[2025-04-07 14:09:04.249] [info] Core [0] : MatMul active cycle 4243 Vector active cycle 0 
[2025-04-07 14:09:04.249] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.249] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.249] [info] Core [0] : Systolic Array Utilization(%) 48.72 (42.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8080000
[2025-04-07 14:09:04.269] [info] Core [0] : MatMul active cycle 5521 Vector active cycle 0 
[2025-04-07 14:09:04.269] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.269] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.269] [info] Core [0] : Systolic Array Utilization(%) 64.73 (55.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8090000
[2025-04-07 14:09:04.290] [info] Core [0] : MatMul active cycle 5853 Vector active cycle 0 
[2025-04-07 14:09:04.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.291] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.291] [info] Core [0] : Systolic Array Utilization(%) 67.77 (58.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8100000
[2025-04-07 14:09:04.291] [info] DDR4-CH_0: BW utilization 22% (2142 reads, 111 writes)
[2025-04-07 14:09:04.311] [info] Core [0] : MatMul active cycle 5806 Vector active cycle 0 
[2025-04-07 14:09:04.311] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.311] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.311] [info] Core [0] : Systolic Array Utilization(%) 67.85 (58.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8110000
[2025-04-07 14:09:04.333] [info] Core [0] : MatMul active cycle 2255 Vector active cycle 0 
[2025-04-07 14:09:04.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.333] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.333] [info] Core [0] : Systolic Array Utilization(%) 25.88 (22.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8120000
[2025-04-07 14:09:04.343] [info] DDR4-CH_0: BW utilization 23% (2148 reads, 221 writes)
[2025-04-07 14:09:04.353] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:04.353] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.353] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.353] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8130000
[2025-04-07 14:09:04.376] [info] Core [0] : MatMul active cycle 6509 Vector active cycle 0 
[2025-04-07 14:09:04.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.376] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.376] [info] Core [0] : Systolic Array Utilization(%) 75.52 (65.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8140000
[2025-04-07 14:09:04.396] [info] Core [0] : MatMul active cycle 2215 Vector active cycle 0 
[2025-04-07 14:09:04.396] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.396] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.396] [info] Core [0] : Systolic Array Utilization(%) 26.13 (22.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8150000
[2025-04-07 14:09:04.396] [info] DDR4-CH_0: BW utilization 22% (2029 reads, 221 writes)
[2025-04-07 14:09:04.418] [info] Core [0] : MatMul active cycle 5190 Vector active cycle 0 
[2025-04-07 14:09:04.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.418] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.418] [info] Core [0] : Systolic Array Utilization(%) 59.85 (51.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8160000
[2025-04-07 14:09:04.439] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:04.439] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.439] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.439] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8170000
[2025-04-07 14:09:04.449] [info] DDR4-CH_0: BW utilization 22% (2185 reads, 111 writes)
[2025-04-07 14:09:04.460] [info] Core [0] : MatMul active cycle 168 Vector active cycle 0 
[2025-04-07 14:09:04.460] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.460] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.460] [info] Core [0] : Systolic Array Utilization(%) 2.15 (1.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8180000
[2025-04-07 14:09:04.484] [info] Core [0] : MatMul active cycle 8336 Vector active cycle 0 
[2025-04-07 14:09:04.484] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.484] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.484] [info] Core [0] : Systolic Array Utilization(%) 94.45 (83.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8190000
[2025-04-07 14:09:04.508] [info] Core [0] : MatMul active cycle 2431 Vector active cycle 0 
[2025-04-07 14:09:04.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.508] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.508] [info] Core [0] : Systolic Array Utilization(%) 24.58 (24.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8200000
[2025-04-07 14:09:04.508] [info] DDR4-CH_0: BW utilization 22% (2187 reads, 110 writes)
[2025-04-07 14:09:04.530] [info] Core [0] : MatMul active cycle 5475 Vector active cycle 0 
[2025-04-07 14:09:04.530] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.530] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.530] [info] Core [0] : Systolic Array Utilization(%) 63.60 (54.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8210000
[2025-04-07 14:09:04.552] [info] Core [0] : MatMul active cycle 7874 Vector active cycle 0 
[2025-04-07 14:09:04.552] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.552] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.552] [info] Core [0] : Systolic Array Utilization(%) 91.07 (78.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8220000
[2025-04-07 14:09:04.563] [info] DDR4-CH_0: BW utilization 22% (2019 reads, 221 writes)
[2025-04-07 14:09:04.573] [info] Core [0] : MatMul active cycle 565 Vector active cycle 0 
[2025-04-07 14:09:04.573] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.573] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.573] [info] Core [0] : Systolic Array Utilization(%) 6.83 (5.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8230000
[2025-04-07 14:09:04.594] [info] Core [0] : MatMul active cycle 7282 Vector active cycle 0 
[2025-04-07 14:09:04.594] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.594] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.594] [info] Core [0] : Systolic Array Utilization(%) 84.55 (72.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8240000
[2025-04-07 14:09:04.615] [info] Core [0] : MatMul active cycle 6632 Vector active cycle 0 
[2025-04-07 14:09:04.615] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.615] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.615] [info] Core [0] : Systolic Array Utilization(%) 76.84 (66.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8250000
[2025-04-07 14:09:04.615] [info] DDR4-CH_0: BW utilization 23% (2134 reads, 221 writes)
[2025-04-07 14:09:04.637] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:04.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.637] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.637] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8260000
[2025-04-07 14:09:04.658] [info] Core [0] : MatMul active cycle 5907 Vector active cycle 0 
[2025-04-07 14:09:04.659] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.659] [info] Core [0] : Memory unit idle cycle 9610 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.659] [info] Core [0] : Systolic Array Utilization(%) 62.05 (59.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8270000
[2025-04-07 14:09:04.669] [info] DDR4-CH_0: BW utilization 22% (2237 reads, 0 writes)
[2025-04-07 14:09:04.680] [info] Core [0] : MatMul active cycle 2571 Vector active cycle 0 
[2025-04-07 14:09:04.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.680] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.680] [info] Core [0] : Systolic Array Utilization(%) 30.00 (25.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8280000
[2025-04-07 14:09:04.700] [info] Core [0] : MatMul active cycle 6961 Vector active cycle 0 
[2025-04-07 14:09:04.700] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.700] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.700] [info] Core [0] : Systolic Array Utilization(%) 79.59 (69.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8290000
[2025-04-07 14:09:04.721] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:09:04.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.721] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.721] [info] Core [0] : Systolic Array Utilization(%) 23.65 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8300000
[2025-04-07 14:09:04.721] [info] DDR4-CH_0: BW utilization 22% (2055 reads, 221 writes)
[2025-04-07 14:09:04.742] [info] Core [0] : MatMul active cycle 6280 Vector active cycle 0 
[2025-04-07 14:09:04.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.742] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.742] [info] Core [0] : Systolic Array Utilization(%) 69.57 (62.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8310000
[2025-04-07 14:09:04.763] [info] Core [0] : MatMul active cycle 794 Vector active cycle 0 
[2025-04-07 14:09:04.763] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.763] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.763] [info] Core [0] : Systolic Array Utilization(%) 7.79 (7.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8320000
[2025-04-07 14:09:04.773] [info] DDR4-CH_0: BW utilization 23% (2036 reads, 290 writes)
[2025-04-07 14:09:04.784] [info] Core [0] : MatMul active cycle 6461 Vector active cycle 0 
[2025-04-07 14:09:04.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.784] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.784] [info] Core [0] : Systolic Array Utilization(%) 74.07 (64.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8330000
[2025-04-07 14:09:04.804] [info] Core [0] : MatMul active cycle 2539 Vector active cycle 0 
[2025-04-07 14:09:04.804] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.804] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.804] [info] Core [0] : Systolic Array Utilization(%) 29.03 (25.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8340000
[2025-04-07 14:09:04.824] [info] Core [0] : MatMul active cycle 8350 Vector active cycle 0 
[2025-04-07 14:09:04.824] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.824] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.824] [info] Core [0] : Systolic Array Utilization(%) 95.32 (83.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8350000
[2025-04-07 14:09:04.824] [info] DDR4-CH_0: BW utilization 22% (2107 reads, 148 writes)
[2025-04-07 14:09:04.845] [info] Core [0] : MatMul active cycle 714 Vector active cycle 0 
[2025-04-07 14:09:04.845] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.845] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.845] [info] Core [0] : Systolic Array Utilization(%) 8.70 (7.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8360000
[2025-04-07 14:09:04.866] [info] Core [0] : MatMul active cycle 6424 Vector active cycle 0 
[2025-04-07 14:09:04.866] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.866] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.866] [info] Core [0] : Systolic Array Utilization(%) 69.38 (64.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8370000
[2025-04-07 14:09:04.877] [info] DDR4-CH_0: BW utilization 23% (2263 reads, 109 writes)
[2025-04-07 14:09:04.887] [info] Core [0] : MatMul active cycle 3872 Vector active cycle 0 
[2025-04-07 14:09:04.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.887] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.887] [info] Core [0] : Systolic Array Utilization(%) 45.07 (38.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8380000
[2025-04-07 14:09:04.909] [info] Core [0] : MatMul active cycle 5714 Vector active cycle 0 
[2025-04-07 14:09:04.909] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.909] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.909] [info] Core [0] : Systolic Array Utilization(%) 65.37 (57.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8390000
[2025-04-07 14:09:04.930] [info] Core [0] : MatMul active cycle 4104 Vector active cycle 0 
[2025-04-07 14:09:04.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.931] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.931] [info] Core [0] : Systolic Array Utilization(%) 47.12 (41.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8400000
[2025-04-07 14:09:04.931] [info] DDR4-CH_0: BW utilization 22% (2065 reads, 177 writes)
[2025-04-07 14:09:04.951] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:04.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.951] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.951] [info] Core [0] : Systolic Array Utilization(%) 30.38 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8410000
[2025-04-07 14:09:04.973] [info] Core [0] : MatMul active cycle 3429 Vector active cycle 0 
[2025-04-07 14:09:04.973] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.973] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.973] [info] Core [0] : Systolic Array Utilization(%) 39.30 (34.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8420000
[2025-04-07 14:09:04.984] [info] DDR4-CH_0: BW utilization 22% (2120 reads, 138 writes)
[2025-04-07 14:09:04.995] [info] Core [0] : MatMul active cycle 5571 Vector active cycle 0 
[2025-04-07 14:09:04.995] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:04.995] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:04.995] [info] Core [0] : Systolic Array Utilization(%) 63.94 (55.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8430000
[2025-04-07 14:09:05.017] [info] Core [0] : MatMul active cycle 5000 Vector active cycle 0 
[2025-04-07 14:09:05.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.017] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.017] [info] Core [0] : Systolic Array Utilization(%) 57.59 (50.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8440000
[2025-04-07 14:09:05.044] [info] Core [0] : MatMul active cycle 4000 Vector active cycle 0 
[2025-04-07 14:09:05.044] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:05.044] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.044] [info] Core [0] : Systolic Array Utilization(%) 45.65 (40.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8450000
[2025-04-07 14:09:05.044] [info] DDR4-CH_0: BW utilization 23% (2106 reads, 217 writes)
[2025-04-07 14:09:05.067] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:05.067] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:05.067] [info] Core [0] : Memory unit idle cycle 9928 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.067] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8460000
[2025-04-07 14:09:05.090] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:05.090] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:05.090] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 1291 
[2025-04-07 14:09:05.090] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8470000
[2025-04-07 14:09:05.095] [info] DDR4-CH_0: BW utilization 19% (1706 reads, 229 writes)
[2025-04-07 14:09:05.096] [info] Layer Conv_15 finish at 8475181
[2025-04-07 14:09:05.096] [info] Total compute time 1002621
[2025-04-07 14:09:05.096] [info] executable layer count 1
[2025-04-07 14:09:05.096] [info] Start layer Conv_19
[2025-04-07 14:09:05.106] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:05.106] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.106] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 5182 
[2025-04-07 14:09:05.106] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8480000
[2025-04-07 14:09:05.130] [info] Core [0] : MatMul active cycle 4779 Vector active cycle 0 
[2025-04-07 14:09:05.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.130] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.130] [info] Core [0] : Systolic Array Utilization(%) 54.97 (47.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8490000
[2025-04-07 14:09:05.152] [info] Core [0] : MatMul active cycle 4106 Vector active cycle 0 
[2025-04-07 14:09:05.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.152] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.152] [info] Core [0] : Systolic Array Utilization(%) 47.14 (41.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8500000
[2025-04-07 14:09:05.152] [info] DDR4-CH_0: BW utilization 23% (2291 reads, 57 writes)
[2025-04-07 14:09:05.172] [info] Core [0] : MatMul active cycle 7171 Vector active cycle 0 
[2025-04-07 14:09:05.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.173] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.173] [info] Core [0] : Systolic Array Utilization(%) 82.47 (71.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8510000
[2025-04-07 14:09:05.193] [info] Core [0] : MatMul active cycle 5671 Vector active cycle 0 
[2025-04-07 14:09:05.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.193] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.193] [info] Core [0] : Systolic Array Utilization(%) 64.95 (56.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8520000
[2025-04-07 14:09:05.204] [info] DDR4-CH_0: BW utilization 22% (2246 reads, 0 writes)
[2025-04-07 14:09:05.214] [info] Core [0] : MatMul active cycle 2357 Vector active cycle 0 
[2025-04-07 14:09:05.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.215] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.215] [info] Core [0] : Systolic Array Utilization(%) 27.34 (23.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8530000
[2025-04-07 14:09:05.236] [info] Core [0] : MatMul active cycle 7455 Vector active cycle 0 
[2025-04-07 14:09:05.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.236] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.236] [info] Core [0] : Systolic Array Utilization(%) 85.50 (74.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8540000
[2025-04-07 14:09:05.258] [info] Core [0] : MatMul active cycle 5163 Vector active cycle 0 
[2025-04-07 14:09:05.258] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.258] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.258] [info] Core [0] : Systolic Array Utilization(%) 53.00 (51.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8550000
[2025-04-07 14:09:05.258] [info] DDR4-CH_0: BW utilization 22% (2254 reads, 0 writes)
[2025-04-07 14:09:05.279] [info] Core [0] : MatMul active cycle 6619 Vector active cycle 0 
[2025-04-07 14:09:05.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.279] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.279] [info] Core [0] : Systolic Array Utilization(%) 75.95 (66.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8560000
[2025-04-07 14:09:05.299] [info] Core [0] : MatMul active cycle 3990 Vector active cycle 0 
[2025-04-07 14:09:05.299] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.299] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.299] [info] Core [0] : Systolic Array Utilization(%) 45.79 (39.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8570000
[2025-04-07 14:09:05.310] [info] DDR4-CH_0: BW utilization 23% (2010 reads, 340 writes)
[2025-04-07 14:09:05.320] [info] Core [0] : MatMul active cycle 5447 Vector active cycle 0 
[2025-04-07 14:09:05.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.320] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.320] [info] Core [0] : Systolic Array Utilization(%) 62.84 (54.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8580000
[2025-04-07 14:09:05.341] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:05.341] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.341] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.341] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8590000
[2025-04-07 14:09:05.362] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:09:05.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.362] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.362] [info] Core [0] : Systolic Array Utilization(%) 72.47 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8600000
[2025-04-07 14:09:05.362] [info] DDR4-CH_0: BW utilization 22% (2063 reads, 170 writes)
[2025-04-07 14:09:05.384] [info] Core [0] : MatMul active cycle 5253 Vector active cycle 0 
[2025-04-07 14:09:05.384] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.384] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.384] [info] Core [0] : Systolic Array Utilization(%) 60.72 (52.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8610000
[2025-04-07 14:09:05.405] [info] Core [0] : MatMul active cycle 4495 Vector active cycle 0 
[2025-04-07 14:09:05.405] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.405] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.405] [info] Core [0] : Systolic Array Utilization(%) 51.39 (44.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8620000
[2025-04-07 14:09:05.416] [info] DDR4-CH_0: BW utilization 23% (2362 reads, 0 writes)
[2025-04-07 14:09:05.426] [info] Core [0] : MatMul active cycle 4654 Vector active cycle 0 
[2025-04-07 14:09:05.426] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.426] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.426] [info] Core [0] : Systolic Array Utilization(%) 47.46 (46.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8630000
[2025-04-07 14:09:05.447] [info] Core [0] : MatMul active cycle 7964 Vector active cycle 0 
[2025-04-07 14:09:05.448] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.448] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.448] [info] Core [0] : Systolic Array Utilization(%) 91.04 (79.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8640000
[2025-04-07 14:09:05.468] [info] Core [0] : MatMul active cycle 3250 Vector active cycle 0 
[2025-04-07 14:09:05.468] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.468] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.468] [info] Core [0] : Systolic Array Utilization(%) 36.75 (32.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8650000
[2025-04-07 14:09:05.468] [info] DDR4-CH_0: BW utilization 22% (1978 reads, 254 writes)
[2025-04-07 14:09:05.489] [info] Core [0] : MatMul active cycle 4778 Vector active cycle 0 
[2025-04-07 14:09:05.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.489] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.489] [info] Core [0] : Systolic Array Utilization(%) 55.54 (47.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8660000
[2025-04-07 14:09:05.511] [info] Core [0] : MatMul active cycle 375 Vector active cycle 0 
[2025-04-07 14:09:05.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.512] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.512] [info] Core [0] : Systolic Array Utilization(%) 4.17 (3.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8670000
[2025-04-07 14:09:05.522] [info] DDR4-CH_0: BW utilization 22% (2018 reads, 227 writes)
[2025-04-07 14:09:05.533] [info] Core [0] : MatMul active cycle 7653 Vector active cycle 0 
[2025-04-07 14:09:05.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.533] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.533] [info] Core [0] : Systolic Array Utilization(%) 88.12 (76.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8680000
[2025-04-07 14:09:05.553] [info] Core [0] : MatMul active cycle 4779 Vector active cycle 0 
[2025-04-07 14:09:05.554] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.554] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.554] [info] Core [0] : Systolic Array Utilization(%) 54.97 (47.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8690000
[2025-04-07 14:09:05.574] [info] Core [0] : MatMul active cycle 5154 Vector active cycle 0 
[2025-04-07 14:09:05.574] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.574] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.574] [info] Core [0] : Systolic Array Utilization(%) 57.17 (51.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8700000
[2025-04-07 14:09:05.574] [info] DDR4-CH_0: BW utilization 23% (2368 reads, 0 writes)
[2025-04-07 14:09:05.596] [info] Core [0] : MatMul active cycle 4087 Vector active cycle 0 
[2025-04-07 14:09:05.596] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.596] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.596] [info] Core [0] : Systolic Array Utilization(%) 42.26 (40.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8710000
[2025-04-07 14:09:05.617] [info] Core [0] : MatMul active cycle 6626 Vector active cycle 0 
[2025-04-07 14:09:05.617] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.617] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.617] [info] Core [0] : Systolic Array Utilization(%) 76.39 (66.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8720000
[2025-04-07 14:09:05.628] [info] DDR4-CH_0: BW utilization 22% (1967 reads, 283 writes)
[2025-04-07 14:09:05.639] [info] Core [0] : MatMul active cycle 7009 Vector active cycle 0 
[2025-04-07 14:09:05.639] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.639] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.639] [info] Core [0] : Systolic Array Utilization(%) 79.95 (70.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8730000
[2025-04-07 14:09:05.660] [info] Core [0] : MatMul active cycle 1019 Vector active cycle 0 
[2025-04-07 14:09:05.660] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.660] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.660] [info] Core [0] : Systolic Array Utilization(%) 12.34 (10.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8740000
[2025-04-07 14:09:05.680] [info] Core [0] : MatMul active cycle 4970 Vector active cycle 0 
[2025-04-07 14:09:05.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.680] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.680] [info] Core [0] : Systolic Array Utilization(%) 57.10 (49.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8750000
[2025-04-07 14:09:05.680] [info] DDR4-CH_0: BW utilization 23% (2247 reads, 128 writes)
[2025-04-07 14:09:05.701] [info] Core [0] : MatMul active cycle 3058 Vector active cycle 0 
[2025-04-07 14:09:05.701] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.701] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.701] [info] Core [0] : Systolic Array Utilization(%) 35.19 (30.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8760000
[2025-04-07 14:09:05.721] [info] Core [0] : MatMul active cycle 5982 Vector active cycle 0 
[2025-04-07 14:09:05.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.721] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.721] [info] Core [0] : Systolic Array Utilization(%) 67.95 (59.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8770000
[2025-04-07 14:09:05.733] [info] DDR4-CH_0: BW utilization 22% (2125 reads, 128 writes)
[2025-04-07 14:09:05.745] [info] Core [0] : MatMul active cycle 5170 Vector active cycle 0 
[2025-04-07 14:09:05.745] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.745] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.745] [info] Core [0] : Systolic Array Utilization(%) 56.29 (51.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8780000
[2025-04-07 14:09:05.766] [info] Core [0] : MatMul active cycle 4636 Vector active cycle 0 
[2025-04-07 14:09:05.766] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.766] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.766] [info] Core [0] : Systolic Array Utilization(%) 50.41 (46.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8790000
[2025-04-07 14:09:05.786] [info] Core [0] : MatMul active cycle 5238 Vector active cycle 0 
[2025-04-07 14:09:05.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.786] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.786] [info] Core [0] : Systolic Array Utilization(%) 59.84 (52.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8800000
[2025-04-07 14:09:05.786] [info] DDR4-CH_0: BW utilization 22% (1977 reads, 285 writes)
[2025-04-07 14:09:05.807] [info] Core [0] : MatMul active cycle 2042 Vector active cycle 0 
[2025-04-07 14:09:05.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.807] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.807] [info] Core [0] : Systolic Array Utilization(%) 24.09 (20.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8810000
[2025-04-07 14:09:05.829] [info] Core [0] : MatMul active cycle 5129 Vector active cycle 0 
[2025-04-07 14:09:05.829] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.829] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.829] [info] Core [0] : Systolic Array Utilization(%) 58.54 (51.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8820000
[2025-04-07 14:09:05.839] [info] DDR4-CH_0: BW utilization 23% (2175 reads, 190 writes)
[2025-04-07 14:09:05.849] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:05.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.849] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.849] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8830000
[2025-04-07 14:09:05.871] [info] Core [0] : MatMul active cycle 3667 Vector active cycle 0 
[2025-04-07 14:09:05.871] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.871] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.871] [info] Core [0] : Systolic Array Utilization(%) 37.86 (36.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8840000
[2025-04-07 14:09:05.892] [info] Core [0] : MatMul active cycle 5403 Vector active cycle 0 
[2025-04-07 14:09:05.892] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.892] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.892] [info] Core [0] : Systolic Array Utilization(%) 61.59 (54.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8850000
[2025-04-07 14:09:05.892] [info] DDR4-CH_0: BW utilization 22% (2149 reads, 115 writes)
[2025-04-07 14:09:05.912] [info] Core [0] : MatMul active cycle 4286 Vector active cycle 0 
[2025-04-07 14:09:05.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.912] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.912] [info] Core [0] : Systolic Array Utilization(%) 49.47 (42.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8860000
[2025-04-07 14:09:05.933] [info] Core [0] : MatMul active cycle 4845 Vector active cycle 0 
[2025-04-07 14:09:05.933] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.933] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.933] [info] Core [0] : Systolic Array Utilization(%) 55.32 (48.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8870000
[2025-04-07 14:09:05.943] [info] DDR4-CH_0: BW utilization 23% (2207 reads, 165 writes)
[2025-04-07 14:09:05.953] [info] Core [0] : MatMul active cycle 5541 Vector active cycle 0 
[2025-04-07 14:09:05.953] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.953] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.953] [info] Core [0] : Systolic Array Utilization(%) 63.76 (55.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8880000
[2025-04-07 14:09:05.974] [info] Core [0] : MatMul active cycle 3420 Vector active cycle 0 
[2025-04-07 14:09:05.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.974] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.974] [info] Core [0] : Systolic Array Utilization(%) 34.59 (34.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8890000
[2025-04-07 14:09:05.995] [info] Core [0] : MatMul active cycle 4743 Vector active cycle 0 
[2025-04-07 14:09:05.995] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:05.995] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:05.995] [info] Core [0] : Systolic Array Utilization(%) 54.79 (47.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8900000
[2025-04-07 14:09:05.995] [info] DDR4-CH_0: BW utilization 22% (2084 reads, 165 writes)
[2025-04-07 14:09:06.017] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:06.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.017] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.017] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8910000
[2025-04-07 14:09:06.038] [info] Core [0] : MatMul active cycle 2949 Vector active cycle 0 
[2025-04-07 14:09:06.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.038] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.038] [info] Core [0] : Systolic Array Utilization(%) 34.25 (29.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8920000
[2025-04-07 14:09:06.048] [info] DDR4-CH_0: BW utilization 22% (2091 reads, 165 writes)
[2025-04-07 14:09:06.059] [info] Core [0] : MatMul active cycle 5706 Vector active cycle 0 
[2025-04-07 14:09:06.059] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.059] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.059] [info] Core [0] : Systolic Array Utilization(%) 65.49 (57.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8930000
[2025-04-07 14:09:06.079] [info] Core [0] : MatMul active cycle 3280 Vector active cycle 0 
[2025-04-07 14:09:06.079] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.079] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.079] [info] Core [0] : Systolic Array Utilization(%) 35.41 (32.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8940000
[2025-04-07 14:09:06.100] [info] Core [0] : MatMul active cycle 5112 Vector active cycle 0 
[2025-04-07 14:09:06.100] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.100] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.100] [info] Core [0] : Systolic Array Utilization(%) 56.29 (51.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8950000
[2025-04-07 14:09:06.100] [info] DDR4-CH_0: BW utilization 23% (2253 reads, 124 writes)
[2025-04-07 14:09:06.120] [info] Core [0] : MatMul active cycle 3874 Vector active cycle 0 
[2025-04-07 14:09:06.120] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.120] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.120] [info] Core [0] : Systolic Array Utilization(%) 44.34 (38.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8960000
[2025-04-07 14:09:06.142] [info] Core [0] : MatMul active cycle 4284 Vector active cycle 0 
[2025-04-07 14:09:06.143] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.143] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.143] [info] Core [0] : Systolic Array Utilization(%) 48.69 (42.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8970000
[2025-04-07 14:09:06.152] [info] DDR4-CH_0: BW utilization 22% (2036 reads, 202 writes)
[2025-04-07 14:09:06.163] [info] Core [0] : MatMul active cycle 4592 Vector active cycle 0 
[2025-04-07 14:09:06.163] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.163] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.163] [info] Core [0] : Systolic Array Utilization(%) 52.69 (45.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8980000
[2025-04-07 14:09:06.183] [info] Core [0] : MatMul active cycle 4331 Vector active cycle 0 
[2025-04-07 14:09:06.183] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.183] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.183] [info] Core [0] : Systolic Array Utilization(%) 49.92 (43.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8990000
[2025-04-07 14:09:06.205] [info] Core [0] : MatMul active cycle 3399 Vector active cycle 0 
[2025-04-07 14:09:06.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.205] [info] Core [0] : Memory unit idle cycle 9512 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.205] [info] Core [0] : Systolic Array Utilization(%) 34.36 (33.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9000000
[2025-04-07 14:09:06.205] [info] DDR4-CH_0: BW utilization 23% (2291 reads, 81 writes)
[2025-04-07 14:09:06.226] [info] Core [0] : MatMul active cycle 6528 Vector active cycle 0 
[2025-04-07 14:09:06.226] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.226] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.226] [info] Core [0] : Systolic Array Utilization(%) 76.23 (65.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9010000
[2025-04-07 14:09:06.247] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:06.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.248] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.248] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9020000
[2025-04-07 14:09:06.260] [info] DDR4-CH_0: BW utilization 22% (2081 reads, 168 writes)
[2025-04-07 14:09:06.272] [info] Core [0] : MatMul active cycle 3969 Vector active cycle 0 
[2025-04-07 14:09:06.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.272] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.272] [info] Core [0] : Systolic Array Utilization(%) 46.12 (39.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9030000
[2025-04-07 14:09:06.293] [info] Core [0] : MatMul active cycle 2988 Vector active cycle 0 
[2025-04-07 14:09:06.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.293] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.293] [info] Core [0] : Systolic Array Utilization(%) 34.63 (29.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9040000
[2025-04-07 14:09:06.315] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:06.315] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.315] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.315] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9050000
[2025-04-07 14:09:06.315] [info] DDR4-CH_0: BW utilization 22% (2055 reads, 170 writes)
[2025-04-07 14:09:06.337] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:06.337] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.337] [info] Core [0] : Memory unit idle cycle 9307 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.337] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9060000
[2025-04-07 14:09:06.358] [info] Core [0] : MatMul active cycle 2319 Vector active cycle 0 
[2025-04-07 14:09:06.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.359] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.359] [info] Core [0] : Systolic Array Utilization(%) 27.10 (23.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9070000
[2025-04-07 14:09:06.369] [info] DDR4-CH_0: BW utilization 23% (2254 reads, 112 writes)
[2025-04-07 14:09:06.380] [info] Core [0] : MatMul active cycle 5353 Vector active cycle 0 
[2025-04-07 14:09:06.380] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.380] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.380] [info] Core [0] : Systolic Array Utilization(%) 61.70 (53.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9080000
[2025-04-07 14:09:06.401] [info] Core [0] : MatMul active cycle 6242 Vector active cycle 0 
[2025-04-07 14:09:06.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.401] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.401] [info] Core [0] : Systolic Array Utilization(%) 72.70 (62.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9090000
[2025-04-07 14:09:06.422] [info] Core [0] : MatMul active cycle 5333 Vector active cycle 0 
[2025-04-07 14:09:06.422] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.422] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.422] [info] Core [0] : Systolic Array Utilization(%) 61.42 (53.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9100000
[2025-04-07 14:09:06.422] [info] DDR4-CH_0: BW utilization 22% (2144 reads, 112 writes)
[2025-04-07 14:09:06.442] [info] Core [0] : MatMul active cycle 5489 Vector active cycle 0 
[2025-04-07 14:09:06.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.442] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.442] [info] Core [0] : Systolic Array Utilization(%) 64.53 (54.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9110000
[2025-04-07 14:09:06.463] [info] Core [0] : MatMul active cycle 3092 Vector active cycle 0 
[2025-04-07 14:09:06.463] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.463] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.463] [info] Core [0] : Systolic Array Utilization(%) 35.55 (30.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9120000
[2025-04-07 14:09:06.474] [info] DDR4-CH_0: BW utilization 23% (2140 reads, 218 writes)
[2025-04-07 14:09:06.484] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:06.484] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.484] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.484] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9130000
[2025-04-07 14:09:06.506] [info] Core [0] : MatMul active cycle 5632 Vector active cycle 0 
[2025-04-07 14:09:06.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.506] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.506] [info] Core [0] : Systolic Array Utilization(%) 65.67 (56.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9140000
[2025-04-07 14:09:06.527] [info] Core [0] : MatMul active cycle 2162 Vector active cycle 0 
[2025-04-07 14:09:06.527] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.527] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.527] [info] Core [0] : Systolic Array Utilization(%) 24.83 (21.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9150000
[2025-04-07 14:09:06.527] [info] DDR4-CH_0: BW utilization 22% (2019 reads, 224 writes)
[2025-04-07 14:09:06.548] [info] Core [0] : MatMul active cycle 6120 Vector active cycle 0 
[2025-04-07 14:09:06.548] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.548] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.548] [info] Core [0] : Systolic Array Utilization(%) 71.00 (61.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9160000
[2025-04-07 14:09:06.569] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:06.569] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.569] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.569] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9170000
[2025-04-07 14:09:06.579] [info] DDR4-CH_0: BW utilization 22% (2145 reads, 109 writes)
[2025-04-07 14:09:06.590] [info] Core [0] : MatMul active cycle 3807 Vector active cycle 0 
[2025-04-07 14:09:06.590] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.590] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.590] [info] Core [0] : Systolic Array Utilization(%) 43.92 (38.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9180000
[2025-04-07 14:09:06.611] [info] Core [0] : MatMul active cycle 3150 Vector active cycle 0 
[2025-04-07 14:09:06.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.611] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.611] [info] Core [0] : Systolic Array Utilization(%) 36.83 (31.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9190000
[2025-04-07 14:09:06.632] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:06.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.632] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.632] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9200000
[2025-04-07 14:09:06.632] [info] DDR4-CH_0: BW utilization 23% (2258 reads, 109 writes)
[2025-04-07 14:09:06.655] [info] Core [0] : MatMul active cycle 6730 Vector active cycle 0 
[2025-04-07 14:09:06.655] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.655] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.655] [info] Core [0] : Systolic Array Utilization(%) 77.37 (67.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9210000
[2025-04-07 14:09:06.676] [info] Core [0] : MatMul active cycle 5307 Vector active cycle 0 
[2025-04-07 14:09:06.676] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.676] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.676] [info] Core [0] : Systolic Array Utilization(%) 61.95 (53.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9220000
[2025-04-07 14:09:06.687] [info] DDR4-CH_0: BW utilization 22% (2026 reads, 224 writes)
[2025-04-07 14:09:06.698] [info] Core [0] : MatMul active cycle 2098 Vector active cycle 0 
[2025-04-07 14:09:06.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.698] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.698] [info] Core [0] : Systolic Array Utilization(%) 24.73 (20.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9230000
[2025-04-07 14:09:06.718] [info] Core [0] : MatMul active cycle 6736 Vector active cycle 0 
[2025-04-07 14:09:06.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.718] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.718] [info] Core [0] : Systolic Array Utilization(%) 78.20 (67.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9240000
[2025-04-07 14:09:06.739] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:06.739] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.739] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.739] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9250000
[2025-04-07 14:09:06.739] [info] DDR4-CH_0: BW utilization 23% (2144 reads, 218 writes)
[2025-04-07 14:09:06.764] [info] Core [0] : MatMul active cycle 1105 Vector active cycle 0 
[2025-04-07 14:09:06.764] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.764] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.764] [info] Core [0] : Systolic Array Utilization(%) 11.90 (11.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9260000
[2025-04-07 14:09:06.785] [info] Core [0] : MatMul active cycle 3016 Vector active cycle 0 
[2025-04-07 14:09:06.785] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.785] [info] Core [0] : Memory unit idle cycle 9610 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.785] [info] Core [0] : Systolic Array Utilization(%) 30.35 (30.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9270000
[2025-04-07 14:09:06.796] [info] DDR4-CH_0: BW utilization 22% (2188 reads, 71 writes)
[2025-04-07 14:09:06.806] [info] Core [0] : MatMul active cycle 4357 Vector active cycle 0 
[2025-04-07 14:09:06.806] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.806] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.806] [info] Core [0] : Systolic Array Utilization(%) 49.80 (43.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9280000
[2025-04-07 14:09:06.826] [info] Core [0] : MatMul active cycle 6643 Vector active cycle 0 
[2025-04-07 14:09:06.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.826] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.826] [info] Core [0] : Systolic Array Utilization(%) 76.49 (66.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9290000
[2025-04-07 14:09:06.847] [info] Core [0] : MatMul active cycle 5286 Vector active cycle 0 
[2025-04-07 14:09:06.847] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.847] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.847] [info] Core [0] : Systolic Array Utilization(%) 59.97 (52.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9300000
[2025-04-07 14:09:06.847] [info] DDR4-CH_0: BW utilization 22% (2103 reads, 153 writes)
[2025-04-07 14:09:06.867] [info] Core [0] : MatMul active cycle 2962 Vector active cycle 0 
[2025-04-07 14:09:06.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.867] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.867] [info] Core [0] : Systolic Array Utilization(%) 32.60 (29.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9310000
[2025-04-07 14:09:06.890] [info] Core [0] : MatMul active cycle 2112 Vector active cycle 0 
[2025-04-07 14:09:06.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.890] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.890] [info] Core [0] : Systolic Array Utilization(%) 22.13 (21.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9320000
[2025-04-07 14:09:06.900] [info] DDR4-CH_0: BW utilization 23% (2078 reads, 291 writes)
[2025-04-07 14:09:06.910] [info] Core [0] : MatMul active cycle 5571 Vector active cycle 0 
[2025-04-07 14:09:06.910] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.910] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.910] [info] Core [0] : Systolic Array Utilization(%) 64.47 (55.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9330000
[2025-04-07 14:09:06.931] [info] Core [0] : MatMul active cycle 4850 Vector active cycle 0 
[2025-04-07 14:09:06.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.931] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.931] [info] Core [0] : Systolic Array Utilization(%) 54.87 (48.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9340000
[2025-04-07 14:09:06.951] [info] Core [0] : MatMul active cycle 5611 Vector active cycle 0 
[2025-04-07 14:09:06.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.951] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.951] [info] Core [0] : Systolic Array Utilization(%) 64.67 (56.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9350000
[2025-04-07 14:09:06.951] [info] DDR4-CH_0: BW utilization 22% (2116 reads, 143 writes)
[2025-04-07 14:09:06.972] [info] Core [0] : MatMul active cycle 3613 Vector active cycle 0 
[2025-04-07 14:09:06.972] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.972] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.972] [info] Core [0] : Systolic Array Utilization(%) 37.90 (36.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9360000
[2025-04-07 14:09:06.992] [info] Core [0] : MatMul active cycle 3390 Vector active cycle 0 
[2025-04-07 14:09:06.992] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:06.992] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:06.992] [info] Core [0] : Systolic Array Utilization(%) 38.37 (33.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9370000
[2025-04-07 14:09:07.002] [info] DDR4-CH_0: BW utilization 23% (2233 reads, 143 writes)
[2025-04-07 14:09:07.014] [info] Core [0] : MatMul active cycle 5610 Vector active cycle 0 
[2025-04-07 14:09:07.014] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.015] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.015] [info] Core [0] : Systolic Array Utilization(%) 64.87 (56.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9380000
[2025-04-07 14:09:07.035] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:07.035] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.035] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.035] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9390000
[2025-04-07 14:09:07.057] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:07.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.057] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.057] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9400000
[2025-04-07 14:09:07.057] [info] DDR4-CH_0: BW utilization 22% (2116 reads, 143 writes)
[2025-04-07 14:09:07.077] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:07.077] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.077] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.077] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9410000
[2025-04-07 14:09:07.098] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:07.098] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.098] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.098] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9420000
[2025-04-07 14:09:07.108] [info] DDR4-CH_0: BW utilization 22% (2117 reads, 143 writes)
[2025-04-07 14:09:07.118] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:07.118] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.118] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.118] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9430000
[2025-04-07 14:09:07.140] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:07.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.140] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.140] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9440000
[2025-04-07 14:09:07.161] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:07.161] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:07.161] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.161] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9450000
[2025-04-07 14:09:07.161] [info] DDR4-CH_0: BW utilization 23% (2158 reads, 213 writes)
[2025-04-07 14:09:07.183] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:07.183] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:07.183] [info] Core [0] : Memory unit idle cycle 9928 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.183] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9460000
[2025-04-07 14:09:07.204] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:07.204] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:07.204] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 1998 
[2025-04-07 14:09:07.204] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9470000
[2025-04-07 14:09:07.210] [info] DDR4-CH_0: BW utilization 19% (1681 reads, 228 writes)
[2025-04-07 14:09:07.211] [info] Layer Conv_19 finish at 9476259
[2025-04-07 14:09:07.211] [info] Total compute time 1001078
[2025-04-07 14:09:07.211] [info] executable layer count 1
[2025-04-07 14:09:07.211] [info] Start layer Conv_21
[2025-04-07 14:09:07.219] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:07.219] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.219] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 6260 
[2025-04-07 14:09:07.219] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9480000
[2025-04-07 14:09:07.240] [info] Core [0] : MatMul active cycle 2796 Vector active cycle 0 
[2025-04-07 14:09:07.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.240] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.240] [info] Core [0] : Systolic Array Utilization(%) 32.57 (27.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9490000
[2025-04-07 14:09:07.262] [info] Core [0] : MatMul active cycle 5232 Vector active cycle 0 
[2025-04-07 14:09:07.262] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.262] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.262] [info] Core [0] : Systolic Array Utilization(%) 59.72 (52.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9500000
[2025-04-07 14:09:07.262] [info] DDR4-CH_0: BW utilization 22% (2185 reads, 58 writes)
[2025-04-07 14:09:07.283] [info] Core [0] : MatMul active cycle 6747 Vector active cycle 0 
[2025-04-07 14:09:07.283] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.284] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.284] [info] Core [0] : Systolic Array Utilization(%) 76.90 (67.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9510000
[2025-04-07 14:09:07.304] [info] Core [0] : MatMul active cycle 5646 Vector active cycle 0 
[2025-04-07 14:09:07.304] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.304] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.304] [info] Core [0] : Systolic Array Utilization(%) 65.06 (56.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9520000
[2025-04-07 14:09:07.315] [info] DDR4-CH_0: BW utilization 22% (2244 reads, 0 writes)
[2025-04-07 14:09:07.325] [info] Core [0] : MatMul active cycle 3663 Vector active cycle 0 
[2025-04-07 14:09:07.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.325] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.325] [info] Core [0] : Systolic Array Utilization(%) 42.62 (36.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9530000
[2025-04-07 14:09:07.346] [info] Core [0] : MatMul active cycle 5317 Vector active cycle 0 
[2025-04-07 14:09:07.346] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.346] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.346] [info] Core [0] : Systolic Array Utilization(%) 61.42 (53.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9540000
[2025-04-07 14:09:07.367] [info] Core [0] : MatMul active cycle 7301 Vector active cycle 0 
[2025-04-07 14:09:07.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.367] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.367] [info] Core [0] : Systolic Array Utilization(%) 77.08 (73.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9550000
[2025-04-07 14:09:07.367] [info] DDR4-CH_0: BW utilization 22% (2262 reads, 0 writes)
[2025-04-07 14:09:07.389] [info] Core [0] : MatMul active cycle 5472 Vector active cycle 0 
[2025-04-07 14:09:07.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.389] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.389] [info] Core [0] : Systolic Array Utilization(%) 62.90 (54.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9560000
[2025-04-07 14:09:07.411] [info] Core [0] : MatMul active cycle 3958 Vector active cycle 0 
[2025-04-07 14:09:07.411] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.411] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.411] [info] Core [0] : Systolic Array Utilization(%) 45.01 (39.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9570000
[2025-04-07 14:09:07.421] [info] DDR4-CH_0: BW utilization 23% (2097 reads, 255 writes)
[2025-04-07 14:09:07.431] [info] Core [0] : MatMul active cycle 6626 Vector active cycle 0 
[2025-04-07 14:09:07.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.431] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.431] [info] Core [0] : Systolic Array Utilization(%) 76.67 (66.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9580000
[2025-04-07 14:09:07.452] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:07.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.452] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.452] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9590000
[2025-04-07 14:09:07.474] [info] Core [0] : MatMul active cycle 5257 Vector active cycle 0 
[2025-04-07 14:09:07.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.474] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.474] [info] Core [0] : Systolic Array Utilization(%) 59.85 (52.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9600000
[2025-04-07 14:09:07.474] [info] DDR4-CH_0: BW utilization 22% (1979 reads, 255 writes)
[2025-04-07 14:09:07.496] [info] Core [0] : MatMul active cycle 5249 Vector active cycle 0 
[2025-04-07 14:09:07.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.496] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.496] [info] Core [0] : Systolic Array Utilization(%) 60.09 (52.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9610000
[2025-04-07 14:09:07.519] [info] Core [0] : MatMul active cycle 5550 Vector active cycle 0 
[2025-04-07 14:09:07.519] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.519] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.519] [info] Core [0] : Systolic Array Utilization(%) 64.64 (55.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9620000
[2025-04-07 14:09:07.530] [info] DDR4-CH_0: BW utilization 23% (2360 reads, 0 writes)
[2025-04-07 14:09:07.541] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:07.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.541] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.541] [info] Core [0] : Systolic Array Utilization(%) 46.21 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9630000
[2025-04-07 14:09:07.562] [info] Core [0] : MatMul active cycle 6818 Vector active cycle 0 
[2025-04-07 14:09:07.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.562] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.562] [info] Core [0] : Systolic Array Utilization(%) 77.87 (68.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9640000
[2025-04-07 14:09:07.584] [info] Core [0] : MatMul active cycle 6109 Vector active cycle 0 
[2025-04-07 14:09:07.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.584] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.584] [info] Core [0] : Systolic Array Utilization(%) 70.19 (61.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9650000
[2025-04-07 14:09:07.584] [info] DDR4-CH_0: BW utilization 22% (1962 reads, 255 writes)
[2025-04-07 14:09:07.605] [info] Core [0] : MatMul active cycle 3129 Vector active cycle 0 
[2025-04-07 14:09:07.605] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.605] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.605] [info] Core [0] : Systolic Array Utilization(%) 36.52 (31.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9660000
[2025-04-07 14:09:07.627] [info] Core [0] : MatMul active cycle 255 Vector active cycle 0 
[2025-04-07 14:09:07.627] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.627] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.627] [info] Core [0] : Systolic Array Utilization(%) 2.95 (2.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9670000
[2025-04-07 14:09:07.638] [info] DDR4-CH_0: BW utilization 22% (1964 reads, 255 writes)
[2025-04-07 14:09:07.649] [info] Core [0] : MatMul active cycle 7773 Vector active cycle 0 
[2025-04-07 14:09:07.649] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.649] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.649] [info] Core [0] : Systolic Array Utilization(%) 89.34 (77.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9680000
[2025-04-07 14:09:07.670] [info] Core [0] : MatMul active cycle 5982 Vector active cycle 0 
[2025-04-07 14:09:07.670] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.670] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.670] [info] Core [0] : Systolic Array Utilization(%) 68.22 (59.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9690000
[2025-04-07 14:09:07.691] [info] Core [0] : MatMul active cycle 2046 Vector active cycle 0 
[2025-04-07 14:09:07.691] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.691] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.691] [info] Core [0] : Systolic Array Utilization(%) 24.07 (20.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9700000
[2025-04-07 14:09:07.691] [info] DDR4-CH_0: BW utilization 23% (2353 reads, 0 writes)
[2025-04-07 14:09:07.712] [info] Core [0] : MatMul active cycle 4590 Vector active cycle 0 
[2025-04-07 14:09:07.712] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.712] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.712] [info] Core [0] : Systolic Array Utilization(%) 46.21 (45.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9710000
[2025-04-07 14:09:07.733] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:09:07.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.733] [info] Core [0] : Memory unit idle cycle 9924 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.733] [info] Core [0] : Systolic Array Utilization(%) 92.29 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9720000
[2025-04-07 14:09:07.743] [info] DDR4-CH_0: BW utilization 22% (2114 reads, 132 writes)
[2025-04-07 14:09:07.754] [info] Core [0] : MatMul active cycle 6683 Vector active cycle 0 
[2025-04-07 14:09:07.754] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.754] [info] Core [0] : Memory unit idle cycle 9626 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.754] [info] Core [0] : Systolic Array Utilization(%) 76.65 (66.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9730000
[2025-04-07 14:09:07.775] [info] Core [0] : MatMul active cycle 1345 Vector active cycle 0 
[2025-04-07 14:09:07.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.775] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.775] [info] Core [0] : Systolic Array Utilization(%) 15.64 (13.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9740000
[2025-04-07 14:09:07.796] [info] Core [0] : MatMul active cycle 2159 Vector active cycle 0 
[2025-04-07 14:09:07.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.797] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.797] [info] Core [0] : Systolic Array Utilization(%) 24.82 (21.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9750000
[2025-04-07 14:09:07.797] [info] DDR4-CH_0: BW utilization 23% (2120 reads, 246 writes)
[2025-04-07 14:09:07.817] [info] Core [0] : MatMul active cycle 7908 Vector active cycle 0 
[2025-04-07 14:09:07.817] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.817] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.817] [info] Core [0] : Systolic Array Utilization(%) 91.19 (79.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9760000
[2025-04-07 14:09:07.838] [info] Core [0] : MatMul active cycle 5989 Vector active cycle 0 
[2025-04-07 14:09:07.838] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.838] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.838] [info] Core [0] : Systolic Array Utilization(%) 68.57 (59.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9770000
[2025-04-07 14:09:07.848] [info] DDR4-CH_0: BW utilization 22% (2114 reads, 132 writes)
[2025-04-07 14:09:07.859] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:07.859] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.859] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.859] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9780000
[2025-04-07 14:09:07.880] [info] Core [0] : MatMul active cycle 9079 Vector active cycle 0 
[2025-04-07 14:09:07.880] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.880] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.880] [info] Core [0] : Systolic Array Utilization(%) 96.97 (90.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9790000
[2025-04-07 14:09:07.902] [info] Core [0] : MatMul active cycle 4496 Vector active cycle 0 
[2025-04-07 14:09:07.902] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.902] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.902] [info] Core [0] : Systolic Array Utilization(%) 52.25 (44.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9800000
[2025-04-07 14:09:07.902] [info] DDR4-CH_0: BW utilization 22% (1991 reads, 255 writes)
[2025-04-07 14:09:07.924] [info] Core [0] : MatMul active cycle 1795 Vector active cycle 0 
[2025-04-07 14:09:07.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.924] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.924] [info] Core [0] : Systolic Array Utilization(%) 20.11 (17.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9810000
[2025-04-07 14:09:07.944] [info] Core [0] : MatMul active cycle 4799 Vector active cycle 0 
[2025-04-07 14:09:07.944] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.944] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.944] [info] Core [0] : Systolic Array Utilization(%) 55.37 (47.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9820000
[2025-04-07 14:09:07.954] [info] DDR4-CH_0: BW utilization 23% (2249 reads, 123 writes)
[2025-04-07 14:09:07.964] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:07.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.964] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.964] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9830000
[2025-04-07 14:09:07.986] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:07.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:07.986] [info] Core [0] : Memory unit idle cycle 9602 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:07.986] [info] Core [0] : Systolic Array Utilization(%) 29.84 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9840000
[2025-04-07 14:09:08.007] [info] Core [0] : MatMul active cycle 5720 Vector active cycle 0 
[2025-04-07 14:09:08.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.007] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.007] [info] Core [0] : Systolic Array Utilization(%) 65.74 (57.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9850000
[2025-04-07 14:09:08.007] [info] DDR4-CH_0: BW utilization 22% (2041 reads, 212 writes)
[2025-04-07 14:09:08.027] [info] Core [0] : MatMul active cycle 4666 Vector active cycle 0 
[2025-04-07 14:09:08.028] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.028] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.028] [info] Core [0] : Systolic Array Utilization(%) 53.34 (46.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9860000
[2025-04-07 14:09:08.048] [info] Core [0] : MatMul active cycle 2258 Vector active cycle 0 
[2025-04-07 14:09:08.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.048] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.048] [info] Core [0] : Systolic Array Utilization(%) 26.05 (22.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9870000
[2025-04-07 14:09:08.059] [info] DDR4-CH_0: BW utilization 23% (2164 reads, 170 writes)
[2025-04-07 14:09:08.069] [info] Core [0] : MatMul active cycle 8128 Vector active cycle 0 
[2025-04-07 14:09:08.069] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.069] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.069] [info] Core [0] : Systolic Array Utilization(%) 92.89 (81.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9880000
[2025-04-07 14:09:08.091] [info] Core [0] : MatMul active cycle 1714 Vector active cycle 0 
[2025-04-07 14:09:08.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.091] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.091] [info] Core [0] : Systolic Array Utilization(%) 17.47 (17.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9890000
[2025-04-07 14:09:08.112] [info] Core [0] : MatMul active cycle 6449 Vector active cycle 0 
[2025-04-07 14:09:08.112] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.112] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.112] [info] Core [0] : Systolic Array Utilization(%) 71.91 (64.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9900000
[2025-04-07 14:09:08.112] [info] DDR4-CH_0: BW utilization 22% (2186 reads, 80 writes)
[2025-04-07 14:09:08.133] [info] Core [0] : MatMul active cycle 3936 Vector active cycle 0 
[2025-04-07 14:09:08.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.133] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.133] [info] Core [0] : Systolic Array Utilization(%) 44.57 (39.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9910000
[2025-04-07 14:09:08.156] [info] Core [0] : MatMul active cycle 4637 Vector active cycle 0 
[2025-04-07 14:09:08.156] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.157] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.157] [info] Core [0] : Systolic Array Utilization(%) 53.27 (46.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9920000
[2025-04-07 14:09:08.167] [info] DDR4-CH_0: BW utilization 22% (1977 reads, 250 writes)
[2025-04-07 14:09:08.178] [info] Core [0] : MatMul active cycle 2885 Vector active cycle 0 
[2025-04-07 14:09:08.178] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.178] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.178] [info] Core [0] : Systolic Array Utilization(%) 32.96 (28.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9930000
[2025-04-07 14:09:08.198] [info] Core [0] : MatMul active cycle 7091 Vector active cycle 0 
[2025-04-07 14:09:08.198] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.198] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.198] [info] Core [0] : Systolic Array Utilization(%) 77.66 (70.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9940000
[2025-04-07 14:09:08.219] [info] Core [0] : MatMul active cycle 971 Vector active cycle 0 
[2025-04-07 14:09:08.219] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.219] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.219] [info] Core [0] : Systolic Array Utilization(%) 11.15 (9.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9950000
[2025-04-07 14:09:08.219] [info] DDR4-CH_0: BW utilization 23% (2271 reads, 80 writes)
[2025-04-07 14:09:08.239] [info] Core [0] : MatMul active cycle 7602 Vector active cycle 0 
[2025-04-07 14:09:08.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.239] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.239] [info] Core [0] : Systolic Array Utilization(%) 86.64 (76.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9960000
[2025-04-07 14:09:08.260] [info] Core [0] : MatMul active cycle 1813 Vector active cycle 0 
[2025-04-07 14:09:08.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.260] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.260] [info] Core [0] : Systolic Array Utilization(%) 21.29 (18.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9970000
[2025-04-07 14:09:08.271] [info] DDR4-CH_0: BW utilization 22% (1974 reads, 250 writes)
[2025-04-07 14:09:08.283] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:08.283] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.283] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.283] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9980000
[2025-04-07 14:09:08.304] [info] Core [0] : MatMul active cycle 5193 Vector active cycle 0 
[2025-04-07 14:09:08.304] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.304] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.304] [info] Core [0] : Systolic Array Utilization(%) 59.54 (51.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9990000
[2025-04-07 14:09:08.326] [info] Core [0] : MatMul active cycle 2970 Vector active cycle 0 
[2025-04-07 14:09:08.326] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.326] [info] Core [0] : Memory unit idle cycle 9512 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.326] [info] Core [0] : Systolic Array Utilization(%) 29.84 (29.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10000000
[2025-04-07 14:09:08.326] [info] DDR4-CH_0: BW utilization 23% (2228 reads, 80 writes)
[2025-04-07 14:09:08.347] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:08.347] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.347] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.347] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10010000
[2025-04-07 14:09:08.367] [info] Core [0] : MatMul active cycle 4528 Vector active cycle 0 
[2025-04-07 14:09:08.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.367] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.367] [info] Core [0] : Systolic Array Utilization(%) 52.17 (45.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10020000
[2025-04-07 14:09:08.377] [info] DDR4-CH_0: BW utilization 22% (2123 reads, 165 writes)
[2025-04-07 14:09:08.388] [info] Core [0] : MatMul active cycle 4404 Vector active cycle 0 
[2025-04-07 14:09:08.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.388] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.388] [info] Core [0] : Systolic Array Utilization(%) 51.03 (44.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10030000
[2025-04-07 14:09:08.409] [info] Core [0] : MatMul active cycle 4982 Vector active cycle 0 
[2025-04-07 14:09:08.409] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.409] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.409] [info] Core [0] : Systolic Array Utilization(%) 58.30 (49.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10040000
[2025-04-07 14:09:08.431] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:08.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.431] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.431] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10050000
[2025-04-07 14:09:08.431] [info] DDR4-CH_0: BW utilization 22% (2088 reads, 165 writes)
[2025-04-07 14:09:08.451] [info] Core [0] : MatMul active cycle 1052 Vector active cycle 0 
[2025-04-07 14:09:08.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.451] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.451] [info] Core [0] : Systolic Array Utilization(%) 10.82 (10.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10060000
[2025-04-07 14:09:08.473] [info] Core [0] : MatMul active cycle 4576 Vector active cycle 0 
[2025-04-07 14:09:08.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.473] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.473] [info] Core [0] : Systolic Array Utilization(%) 49.33 (45.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10070000
[2025-04-07 14:09:08.483] [info] DDR4-CH_0: BW utilization 23% (2378 reads, 0 writes)
[2025-04-07 14:09:08.493] [info] Core [0] : MatMul active cycle 5307 Vector active cycle 0 
[2025-04-07 14:09:08.493] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.493] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.493] [info] Core [0] : Systolic Array Utilization(%) 61.03 (53.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10080000
[2025-04-07 14:09:08.514] [info] Core [0] : MatMul active cycle 5333 Vector active cycle 0 
[2025-04-07 14:09:08.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.514] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.514] [info] Core [0] : Systolic Array Utilization(%) 61.55 (53.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10090000
[2025-04-07 14:09:08.536] [info] Core [0] : MatMul active cycle 4937 Vector active cycle 0 
[2025-04-07 14:09:08.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.536] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.536] [info] Core [0] : Systolic Array Utilization(%) 57.40 (49.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10100000
[2025-04-07 14:09:08.536] [info] DDR4-CH_0: BW utilization 22% (2022 reads, 221 writes)
[2025-04-07 14:09:08.557] [info] Core [0] : MatMul active cycle 3644 Vector active cycle 0 
[2025-04-07 14:09:08.557] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.557] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.557] [info] Core [0] : Systolic Array Utilization(%) 42.55 (36.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10110000
[2025-04-07 14:09:08.578] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:08.578] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.578] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.578] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10120000
[2025-04-07 14:09:08.588] [info] DDR4-CH_0: BW utilization 22% (2073 reads, 221 writes)
[2025-04-07 14:09:08.598] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:08.598] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.598] [info] Core [0] : Memory unit idle cycle 9560 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.598] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10130000
[2025-04-07 14:09:08.619] [info] Core [0] : MatMul active cycle 1488 Vector active cycle 0 
[2025-04-07 14:09:08.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.619] [info] Core [0] : Memory unit idle cycle 9924 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.619] [info] Core [0] : Systolic Array Utilization(%) 17.00 (14.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10140000
[2025-04-07 14:09:08.639] [info] Core [0] : MatMul active cycle 5469 Vector active cycle 0 
[2025-04-07 14:09:08.639] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.639] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.639] [info] Core [0] : Systolic Array Utilization(%) 63.75 (54.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10150000
[2025-04-07 14:09:08.639] [info] DDR4-CH_0: BW utilization 23% (2196 reads, 106 writes)
[2025-04-07 14:09:08.662] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:08.662] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.662] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.662] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10160000
[2025-04-07 14:09:08.685] [info] Core [0] : MatMul active cycle 2761 Vector active cycle 0 
[2025-04-07 14:09:08.685] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.685] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.685] [info] Core [0] : Systolic Array Utilization(%) 31.97 (27.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10170000
[2025-04-07 14:09:08.696] [info] DDR4-CH_0: BW utilization 22% (2130 reads, 115 writes)
[2025-04-07 14:09:08.707] [info] Core [0] : MatMul active cycle 7951 Vector active cycle 0 
[2025-04-07 14:09:08.707] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.707] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.707] [info] Core [0] : Systolic Array Utilization(%) 91.55 (79.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10180000
[2025-04-07 14:09:08.727] [info] Core [0] : MatMul active cycle 3202 Vector active cycle 0 
[2025-04-07 14:09:08.728] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.728] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.728] [info] Core [0] : Systolic Array Utilization(%) 37.98 (32.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10190000
[2025-04-07 14:09:08.749] [info] Core [0] : MatMul active cycle 3978 Vector active cycle 0 
[2025-04-07 14:09:08.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.749] [info] Core [0] : Memory unit idle cycle 9852 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.749] [info] Core [0] : Systolic Array Utilization(%) 40.43 (39.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10200000
[2025-04-07 14:09:08.749] [info] DDR4-CH_0: BW utilization 23% (2139 reads, 221 writes)
[2025-04-07 14:09:08.771] [info] Core [0] : MatMul active cycle 2052 Vector active cycle 0 
[2025-04-07 14:09:08.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.771] [info] Core [0] : Memory unit idle cycle 9632 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.771] [info] Core [0] : Systolic Array Utilization(%) 23.52 (20.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10210000
[2025-04-07 14:09:08.794] [info] Core [0] : MatMul active cycle 4905 Vector active cycle 0 
[2025-04-07 14:09:08.794] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.794] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.794] [info] Core [0] : Systolic Array Utilization(%) 57.23 (49.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10220000
[2025-04-07 14:09:08.805] [info] DDR4-CH_0: BW utilization 22% (2066 reads, 185 writes)
[2025-04-07 14:09:08.815] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:08.816] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.816] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.816] [info] Core [0] : Systolic Array Utilization(%) 80.75 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10230000
[2025-04-07 14:09:08.837] [info] Core [0] : MatMul active cycle 2644 Vector active cycle 0 
[2025-04-07 14:09:08.837] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.837] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.837] [info] Core [0] : Systolic Array Utilization(%) 30.90 (26.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10240000
[2025-04-07 14:09:08.858] [info] Core [0] : MatMul active cycle 7469 Vector active cycle 0 
[2025-04-07 14:09:08.858] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.858] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.858] [info] Core [0] : Systolic Array Utilization(%) 86.52 (74.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10250000
[2025-04-07 14:09:08.858] [info] DDR4-CH_0: BW utilization 22% (2131 reads, 151 writes)
[2025-04-07 14:09:08.880] [info] Core [0] : MatMul active cycle 3801 Vector active cycle 0 
[2025-04-07 14:09:08.880] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.880] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.880] [info] Core [0] : Systolic Array Utilization(%) 44.08 (38.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10260000
[2025-04-07 14:09:08.902] [info] Core [0] : MatMul active cycle 3757 Vector active cycle 0 
[2025-04-07 14:09:08.902] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.902] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.902] [info] Core [0] : Systolic Array Utilization(%) 38.22 (37.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10270000
[2025-04-07 14:09:08.913] [info] DDR4-CH_0: BW utilization 23% (2218 reads, 106 writes)
[2025-04-07 14:09:08.923] [info] Core [0] : MatMul active cycle 3721 Vector active cycle 0 
[2025-04-07 14:09:08.923] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.923] [info] Core [0] : Memory unit idle cycle 9610 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.923] [info] Core [0] : Systolic Array Utilization(%) 42.53 (37.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10280000
[2025-04-07 14:09:08.944] [info] Core [0] : MatMul active cycle 2786 Vector active cycle 0 
[2025-04-07 14:09:08.944] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.944] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.944] [info] Core [0] : Systolic Array Utilization(%) 31.82 (27.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10290000
[2025-04-07 14:09:08.964] [info] Core [0] : MatMul active cycle 7214 Vector active cycle 0 
[2025-04-07 14:09:08.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.964] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.964] [info] Core [0] : Systolic Array Utilization(%) 82.72 (72.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10300000
[2025-04-07 14:09:08.964] [info] DDR4-CH_0: BW utilization 22% (2015 reads, 221 writes)
[2025-04-07 14:09:08.984] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:08.984] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:08.984] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:08.984] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10310000
[2025-04-07 14:09:09.005] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:09.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.005] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.005] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10320000
[2025-04-07 14:09:09.015] [info] DDR4-CH_0: BW utilization 23% (2153 reads, 221 writes)
[2025-04-07 14:09:09.026] [info] Core [0] : MatMul active cycle 3786 Vector active cycle 0 
[2025-04-07 14:09:09.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.026] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.026] [info] Core [0] : Systolic Array Utilization(%) 43.27 (37.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10330000
[2025-04-07 14:09:09.048] [info] Core [0] : MatMul active cycle 4214 Vector active cycle 0 
[2025-04-07 14:09:09.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.048] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.049] [info] Core [0] : Systolic Array Utilization(%) 48.62 (42.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10340000
[2025-04-07 14:09:09.069] [info] Core [0] : MatMul active cycle 5064 Vector active cycle 0 
[2025-04-07 14:09:09.069] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.069] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.069] [info] Core [0] : Systolic Array Utilization(%) 58.27 (50.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10350000
[2025-04-07 14:09:09.069] [info] DDR4-CH_0: BW utilization 22% (2118 reads, 143 writes)
[2025-04-07 14:09:09.089] [info] Core [0] : MatMul active cycle 4936 Vector active cycle 0 
[2025-04-07 14:09:09.089] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.089] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.089] [info] Core [0] : Systolic Array Utilization(%) 56.32 (49.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10360000
[2025-04-07 14:09:09.110] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:09.110] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.110] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.110] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10370000
[2025-04-07 14:09:09.120] [info] DDR4-CH_0: BW utilization 22% (2123 reads, 143 writes)
[2025-04-07 14:09:09.131] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:09.131] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.131] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.131] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10380000
[2025-04-07 14:09:09.151] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:09.151] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.151] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.151] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10390000
[2025-04-07 14:09:09.173] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:09.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.174] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.174] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10400000
[2025-04-07 14:09:09.174] [info] DDR4-CH_0: BW utilization 23% (2199 reads, 143 writes)
[2025-04-07 14:09:09.194] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:09.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.194] [info] Core [0] : Memory unit idle cycle 9814 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.194] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10410000
[2025-04-07 14:09:09.215] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:09.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.216] [info] Core [0] : Memory unit idle cycle 9649 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.216] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10420000
[2025-04-07 14:09:09.226] [info] DDR4-CH_0: BW utilization 22% (2094 reads, 143 writes)
[2025-04-07 14:09:09.236] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:09.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.236] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.236] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10430000
[2025-04-07 14:09:09.258] [info] Core [0] : MatMul active cycle 4500 Vector active cycle 0 
[2025-04-07 14:09:09.258] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.258] [info] Core [0] : Memory unit idle cycle 9809 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.258] [info] Core [0] : Systolic Array Utilization(%) 51.62 (45.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10440000
[2025-04-07 14:09:09.281] [info] Core [0] : MatMul active cycle 4929 Vector active cycle 0 
[2025-04-07 14:09:09.281] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.281] [info] Core [0] : Memory unit idle cycle 9907 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.281] [info] Core [0] : Systolic Array Utilization(%) 56.67 (49.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10450000
[2025-04-07 14:09:09.281] [info] DDR4-CH_0: BW utilization 23% (2117 reads, 212 writes)
[2025-04-07 14:09:09.304] [info] Core [0] : MatMul active cycle 4071 Vector active cycle 0 
[2025-04-07 14:09:09.304] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:09.304] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.304] [info] Core [0] : Systolic Array Utilization(%) 46.57 (40.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10460000
[2025-04-07 14:09:09.324] [info] Core [0] : MatMul active cycle 2574 Vector active cycle 0 
[2025-04-07 14:09:09.324] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:09.324] [info] Core [0] : Memory unit idle cycle 9928 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.324] [info] Core [0] : Systolic Array Utilization(%) 25.88 (25.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10470000
[2025-04-07 14:09:09.333] [info] DDR4-CH_0: BW utilization 22% (2077 reads, 148 writes)
[2025-04-07 14:09:09.341] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:09.341] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:09.341] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 2161 
[2025-04-07 14:09:09.341] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10480000
[2025-04-07 14:09:09.347] [info] Layer Conv_21 finish at 10486159
[2025-04-07 14:09:09.347] [info] Total compute time 1009900
[2025-04-07 14:09:09.347] [info] executable layer count 2
[2025-04-07 14:09:09.347] [info] Start layer Conv_24
[2025-04-07 14:09:09.355] [info] Core [0] : MatMul active cycle 112 Vector active cycle 0 
[2025-04-07 14:09:09.355] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.355] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 6160 
[2025-04-07 14:09:09.355] [info] Core [0] : Systolic Array Utilization(%) 1.67 (1.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10490000
[2025-04-07 14:09:09.376] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:09.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.376] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.376] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10500000
[2025-04-07 14:09:09.376] [info] DDR4-CH_0: BW utilization 17% (1584 reads, 212 writes)
[2025-04-07 14:09:09.398] [info] Core [0] : MatMul active cycle 7532 Vector active cycle 0 
[2025-04-07 14:09:09.398] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.398] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.398] [info] Core [0] : Systolic Array Utilization(%) 75.15 (75.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10510000
[2025-04-07 14:09:09.418] [info] Core [0] : MatMul active cycle 7056 Vector active cycle 0 
[2025-04-07 14:09:09.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.418] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.419] [info] Core [0] : Systolic Array Utilization(%) 70.84 (70.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10520000
[2025-04-07 14:09:09.429] [info] DDR4-CH_0: BW utilization 24% (2400 reads, 0 writes)
[2025-04-07 14:09:09.439] [info] Core [0] : MatMul active cycle 7056 Vector active cycle 0 
[2025-04-07 14:09:09.439] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.439] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.439] [info] Core [0] : Systolic Array Utilization(%) 70.84 (70.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10530000
[2025-04-07 14:09:09.459] [info] Core [0] : MatMul active cycle 5404 Vector active cycle 0 
[2025-04-07 14:09:09.459] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.459] [info] Core [0] : Memory unit idle cycle 9893 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.459] [info] Core [0] : Systolic Array Utilization(%) 54.64 (54.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10540000
[2025-04-07 14:09:09.479] [info] Core [0] : MatMul active cycle 7336 Vector active cycle 0 
[2025-04-07 14:09:09.479] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.479] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.479] [info] Core [0] : Systolic Array Utilization(%) 73.49 (73.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10550000
[2025-04-07 14:09:09.479] [info] DDR4-CH_0: BW utilization 22% (1857 reads, 392 writes)
[2025-04-07 14:09:09.500] [info] Core [0] : MatMul active cycle 8428 Vector active cycle 0 
[2025-04-07 14:09:09.500] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.500] [info] Core [0] : Memory unit idle cycle 9703 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.500] [info] Core [0] : Systolic Array Utilization(%) 84.39 (84.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10560000
[2025-04-07 14:09:09.520] [info] Core [0] : MatMul active cycle 7056 Vector active cycle 0 
[2025-04-07 14:09:09.520] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.520] [info] Core [0] : Memory unit idle cycle 9664 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.520] [info] Core [0] : Systolic Array Utilization(%) 70.84 (70.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10570000
[2025-04-07 14:09:09.531] [info] DDR4-CH_0: BW utilization 23% (2078 reads, 294 writes)
[2025-04-07 14:09:09.541] [info] Core [0] : MatMul active cycle 3592 Vector active cycle 0 
[2025-04-07 14:09:09.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.541] [info] Core [0] : Memory unit idle cycle 9893 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.541] [info] Core [0] : Systolic Array Utilization(%) 36.29 (35.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10580000
[2025-04-07 14:09:09.561] [info] Core [0] : MatMul active cycle 8476 Vector active cycle 0 
[2025-04-07 14:09:09.561] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.561] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.561] [info] Core [0] : Systolic Array Utilization(%) 85.24 (84.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10590000
[2025-04-07 14:09:09.581] [info] Core [0] : MatMul active cycle 7336 Vector active cycle 0 
[2025-04-07 14:09:09.581] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.581] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.581] [info] Core [0] : Systolic Array Utilization(%) 73.59 (73.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10600000
[2025-04-07 14:09:09.581] [info] DDR4-CH_0: BW utilization 22% (2167 reads, 98 writes)
[2025-04-07 14:09:09.602] [info] Core [0] : MatMul active cycle 8492 Vector active cycle 0 
[2025-04-07 14:09:09.602] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.602] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.602] [info] Core [0] : Systolic Array Utilization(%) 85.24 (84.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10610000
[2025-04-07 14:09:09.623] [info] Core [0] : MatMul active cycle 3856 Vector active cycle 0 
[2025-04-07 14:09:09.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.623] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.623] [info] Core [0] : Systolic Array Utilization(%) 38.42 (38.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10620000
[2025-04-07 14:09:09.634] [info] DDR4-CH_0: BW utilization 22% (1861 reads, 392 writes)
[2025-04-07 14:09:09.644] [info] Core [0] : MatMul active cycle 7056 Vector active cycle 0 
[2025-04-07 14:09:09.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.644] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.644] [info] Core [0] : Systolic Array Utilization(%) 70.84 (70.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10630000
[2025-04-07 14:09:09.667] [info] Core [0] : MatMul active cycle 8196 Vector active cycle 0 
[2025-04-07 14:09:09.667] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.667] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.667] [info] Core [0] : Systolic Array Utilization(%) 82.61 (81.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10640000
[2025-04-07 14:09:09.689] [info] Core [0] : MatMul active cycle 7352 Vector active cycle 0 
[2025-04-07 14:09:09.689] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.689] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.689] [info] Core [0] : Systolic Array Utilization(%) 73.69 (73.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10650000
[2025-04-07 14:09:09.689] [info] DDR4-CH_0: BW utilization 23% (2385 reads, 0 writes)
[2025-04-07 14:09:09.709] [info] Core [0] : MatMul active cycle 5620 Vector active cycle 0 
[2025-04-07 14:09:09.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.709] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.709] [info] Core [0] : Systolic Array Utilization(%) 56.22 (56.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10660000
[2025-04-07 14:09:09.730] [info] Core [0] : MatMul active cycle 6860 Vector active cycle 0 
[2025-04-07 14:09:09.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.730] [info] Core [0] : Memory unit idle cycle 9893 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.730] [info] Core [0] : Systolic Array Utilization(%) 69.27 (68.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10670000
[2025-04-07 14:09:09.740] [info] DDR4-CH_0: BW utilization 22% (1861 reads, 392 writes)
[2025-04-07 14:09:09.751] [info] Core [0] : MatMul active cycle 7252 Vector active cycle 0 
[2025-04-07 14:09:09.751] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.751] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.751] [info] Core [0] : Systolic Array Utilization(%) 72.41 (72.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10680000
[2025-04-07 14:09:09.772] [info] Core [0] : MatMul active cycle 7056 Vector active cycle 0 
[2025-04-07 14:09:09.772] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.772] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.772] [info] Core [0] : Systolic Array Utilization(%) 70.84 (70.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10690000
[2025-04-07 14:09:09.792] [info] Core [0] : MatMul active cycle 6824 Vector active cycle 0 
[2025-04-07 14:09:09.793] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.793] [info] Core [0] : Memory unit idle cycle 9893 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.793] [info] Core [0] : Systolic Array Utilization(%) 68.69 (68.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10700000
[2025-04-07 14:09:09.793] [info] DDR4-CH_0: BW utilization 23% (2007 reads, 369 writes)
[2025-04-07 14:09:09.814] [info] Core [0] : MatMul active cycle 5328 Vector active cycle 0 
[2025-04-07 14:09:09.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.814] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.814] [info] Core [0] : Systolic Array Utilization(%) 53.74 (53.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10710000
[2025-04-07 14:09:09.834] [info] Core [0] : MatMul active cycle 8492 Vector active cycle 0 
[2025-04-07 14:09:09.834] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.834] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.834] [info] Core [0] : Systolic Array Utilization(%) 85.24 (84.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10720000
[2025-04-07 14:09:09.844] [info] DDR4-CH_0: BW utilization 22% (2240 reads, 23 writes)
[2025-04-07 14:09:09.855] [info] Core [0] : MatMul active cycle 7348 Vector active cycle 0 
[2025-04-07 14:09:09.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.855] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.855] [info] Core [0] : Systolic Array Utilization(%) 73.69 (73.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10730000
[2025-04-07 14:09:09.875] [info] Core [0] : MatMul active cycle 5328 Vector active cycle 0 
[2025-04-07 14:09:09.875] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.875] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.875] [info] Core [0] : Systolic Array Utilization(%) 53.52 (53.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10740000
[2025-04-07 14:09:09.895] [info] Core [0] : MatMul active cycle 5488 Vector active cycle 0 
[2025-04-07 14:09:09.895] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.895] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.895] [info] Core [0] : Systolic Array Utilization(%) 54.74 (54.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10750000
[2025-04-07 14:09:09.895] [info] DDR4-CH_0: BW utilization 22% (1861 reads, 392 writes)
[2025-04-07 14:09:09.917] [info] Core [0] : MatMul active cycle 8344 Vector active cycle 0 
[2025-04-07 14:09:09.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.917] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.917] [info] Core [0] : Systolic Array Utilization(%) 83.94 (83.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10760000
[2025-04-07 14:09:09.938] [info] Core [0] : MatMul active cycle 7336 Vector active cycle 0 
[2025-04-07 14:09:09.938] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.938] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.938] [info] Core [0] : Systolic Array Utilization(%) 73.69 (73.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10770000
[2025-04-07 14:09:09.948] [info] DDR4-CH_0: BW utilization 23% (2385 reads, 0 writes)
[2025-04-07 14:09:09.958] [info] Core [0] : MatMul active cycle 6384 Vector active cycle 0 
[2025-04-07 14:09:09.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.958] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.958] [info] Core [0] : Systolic Array Utilization(%) 64.36 (63.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10780000
[2025-04-07 14:09:09.978] [info] Core [0] : MatMul active cycle 6076 Vector active cycle 0 
[2025-04-07 14:09:09.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.978] [info] Core [0] : Memory unit idle cycle 9893 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.978] [info] Core [0] : Systolic Array Utilization(%) 60.72 (60.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10790000
[2025-04-07 14:09:09.999] [info] Core [0] : MatMul active cycle 7140 Vector active cycle 0 
[2025-04-07 14:09:09.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:09.999] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:09.999] [info] Core [0] : Systolic Array Utilization(%) 71.49 (71.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10800000
[2025-04-07 14:09:09.999] [info] DDR4-CH_0: BW utilization 22% (1857 reads, 392 writes)
[2025-04-07 14:09:10.020] [info] Core [0] : MatMul active cycle 7904 Vector active cycle 0 
[2025-04-07 14:09:10.021] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:10.021] [info] Core [0] : Memory unit idle cycle 9893 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.021] [info] Core [0] : Systolic Array Utilization(%) 79.86 (79.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10810000
[2025-04-07 14:09:10.038] [info] Layer Conv_24 finish at 10818982
[2025-04-07 14:09:10.038] [info] Total compute time 332823
[2025-04-07 14:09:10.038] [info] executable layer count 1
[2025-04-07 14:09:10.038] [info] Start layer Conv_27
[2025-04-07 14:09:10.041] [info] Core [0] : MatMul active cycle 2680 Vector active cycle 0 
[2025-04-07 14:09:10.041] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.041] [info] Core [0] : Memory unit idle cycle 9109 Systolic bubble cycle 0 Core idle cycle 4909 
[2025-04-07 14:09:10.041] [info] Core [0] : Systolic Array Utilization(%) 26.40 (26.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10820000
[2025-04-07 14:09:10.052] [info] DDR4-CH_0: BW utilization 21% (1756 reads, 389 writes)
[2025-04-07 14:09:10.065] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.065] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.065] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.065] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10830000
[2025-04-07 14:09:10.088] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.089] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.089] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.089] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10840000
[2025-04-07 14:09:10.114] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.114] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.114] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.114] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10850000
[2025-04-07 14:09:10.114] [info] DDR4-CH_0: BW utilization 22% (2266 reads, 0 writes)
[2025-04-07 14:09:10.138] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:10.138] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.138] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.138] [info] Core [0] : Systolic Array Utilization(%) 6.02 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10860000
[2025-04-07 14:09:10.162] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.162] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.162] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10870000
[2025-04-07 14:09:10.175] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:10.187] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.187] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.187] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.187] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10880000
[2025-04-07 14:09:10.209] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.210] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.210] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.210] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10890000
[2025-04-07 14:09:10.231] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:10.231] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.231] [info] Core [0] : Memory unit idle cycle 9741 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.232] [info] Core [0] : Systolic Array Utilization(%) 6.02 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10900000
[2025-04-07 14:09:10.232] [info] DDR4-CH_0: BW utilization 23% (1963 reads, 395 writes)
[2025-04-07 14:09:10.254] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.254] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.254] [info] Core [0] : Memory unit idle cycle 9764 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.254] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10910000
[2025-04-07 14:09:10.276] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.276] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.276] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.276] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10920000
[2025-04-07 14:09:10.291] [info] DDR4-CH_0: BW utilization 22% (2164 reads, 97 writes)
[2025-04-07 14:09:10.302] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.302] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.302] [info] Core [0] : Memory unit idle cycle 9734 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.302] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10930000
[2025-04-07 14:09:10.325] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.325] [info] Core [0] : Memory unit idle cycle 9870 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.325] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10940000
[2025-04-07 14:09:10.348] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.348] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.348] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10950000
[2025-04-07 14:09:10.348] [info] DDR4-CH_0: BW utilization 23% (2069 reads, 295 writes)
[2025-04-07 14:09:10.371] [info] Core [0] : MatMul active cycle 798 Vector active cycle 0 
[2025-04-07 14:09:10.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.371] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.371] [info] Core [0] : Systolic Array Utilization(%) 9.34 (7.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10960000
[2025-04-07 14:09:10.395] [info] Core [0] : MatMul active cycle 1015 Vector active cycle 0 
[2025-04-07 14:09:10.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.395] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.395] [info] Core [0] : Systolic Array Utilization(%) 10.54 (10.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10970000
[2025-04-07 14:09:10.406] [info] DDR4-CH_0: BW utilization 22% (2163 reads, 97 writes)
[2025-04-07 14:09:10.419] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.419] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.419] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10980000
[2025-04-07 14:09:10.441] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.441] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.441] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10990000
[2025-04-07 14:09:10.465] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:10.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.465] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.466] [info] Core [0] : Systolic Array Utilization(%) 6.02 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11000000
[2025-04-07 14:09:10.466] [info] DDR4-CH_0: BW utilization 22% (1950 reads, 295 writes)
[2025-04-07 14:09:10.489] [info] Core [0] : MatMul active cycle 980 Vector active cycle 0 
[2025-04-07 14:09:10.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.489] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.489] [info] Core [0] : Systolic Array Utilization(%) 10.25 (9.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11010000
[2025-04-07 14:09:10.512] [info] Core [0] : MatMul active cycle 343 Vector active cycle 0 
[2025-04-07 14:09:10.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.512] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.512] [info] Core [0] : Systolic Array Utilization(%) 3.61 (3.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11020000
[2025-04-07 14:09:10.524] [info] DDR4-CH_0: BW utilization 23% (2279 reads, 97 writes)
[2025-04-07 14:09:10.536] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.536] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.536] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11030000
[2025-04-07 14:09:10.560] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.560] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.560] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.560] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11040000
[2025-04-07 14:09:10.583] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:10.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.584] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.584] [info] Core [0] : Systolic Array Utilization(%) 6.02 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11050000
[2025-04-07 14:09:10.584] [info] DDR4-CH_0: BW utilization 22% (1952 reads, 295 writes)
[2025-04-07 14:09:10.607] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.608] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.608] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.608] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11060000
[2025-04-07 14:09:10.630] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.630] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.630] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.630] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11070000
[2025-04-07 14:09:10.642] [info] DDR4-CH_0: BW utilization 23% (2175 reads, 196 writes)
[2025-04-07 14:09:10.653] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.653] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.653] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.653] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11080000
[2025-04-07 14:09:10.679] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:10.679] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.679] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.679] [info] Core [0] : Systolic Array Utilization(%) 6.02 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11090000
[2025-04-07 14:09:10.703] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.703] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.703] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.703] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11100000
[2025-04-07 14:09:10.703] [info] DDR4-CH_0: BW utilization 22% (2057 reads, 196 writes)
[2025-04-07 14:09:10.725] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.726] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.726] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.726] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11110000
[2025-04-07 14:09:10.750] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.750] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.750] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.750] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11120000
[2025-04-07 14:09:10.760] [info] DDR4-CH_0: BW utilization 22% (2058 reads, 196 writes)
[2025-04-07 14:09:10.772] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.772] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.772] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.772] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11130000
[2025-04-07 14:09:10.795] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.795] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.795] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11140000
[2025-04-07 14:09:10.821] [info] Core [0] : MatMul active cycle 1582 Vector active cycle 0 
[2025-04-07 14:09:10.821] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.821] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.821] [info] Core [0] : Systolic Array Utilization(%) 17.19 (15.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11150000
[2025-04-07 14:09:10.822] [info] DDR4-CH_0: BW utilization 23% (2173 reads, 196 writes)
[2025-04-07 14:09:10.845] [info] Core [0] : MatMul active cycle 231 Vector active cycle 0 
[2025-04-07 14:09:10.845] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.846] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.846] [info] Core [0] : Systolic Array Utilization(%) 2.69 (2.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11160000
[2025-04-07 14:09:10.868] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.869] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.869] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.869] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11170000
[2025-04-07 14:09:10.880] [info] DDR4-CH_0: BW utilization 22% (1996 reads, 254 writes)
[2025-04-07 14:09:10.893] [info] Core [0] : MatMul active cycle 1323 Vector active cycle 0 
[2025-04-07 14:09:10.893] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:10.893] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.893] [info] Core [0] : Systolic Array Utilization(%) 13.86 (13.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11180000
[2025-04-07 14:09:10.922] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:10.922] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:10.922] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.922] [info] Core [0] : Systolic Array Utilization(%) 6.02 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11190000
[2025-04-07 14:09:10.943] [info] Layer Conv_27 finish at 11197729
[2025-04-07 14:09:10.943] [info] Total compute time 378747
[2025-04-07 14:09:10.943] [info] executable layer count 1
[2025-04-07 14:09:10.943] [info] Start layer Conv_26
[2025-04-07 14:09:10.949] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:10.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.949] [info] Core [0] : Memory unit idle cycle 9358 Systolic bubble cycle 0 Core idle cycle 3081 
[2025-04-07 14:09:10.949] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11200000
[2025-04-07 14:09:10.949] [info] DDR4-CH_0: BW utilization 23% (1779 reads, 528 writes)
[2025-04-07 14:09:10.973] [info] Core [0] : MatMul active cycle 945 Vector active cycle 0 
[2025-04-07 14:09:10.973] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.973] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.973] [info] Core [0] : Systolic Array Utilization(%) 11.45 (9.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11210000
[2025-04-07 14:09:10.998] [info] Core [0] : MatMul active cycle 6860 Vector active cycle 0 
[2025-04-07 14:09:10.998] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:10.998] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:10.998] [info] Core [0] : Systolic Array Utilization(%) 80.36 (68.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11220000
[2025-04-07 14:09:11.011] [info] DDR4-CH_0: BW utilization 22% (2256 reads, 0 writes)
[2025-04-07 14:09:11.024] [info] Core [0] : MatMul active cycle 7189 Vector active cycle 0 
[2025-04-07 14:09:11.024] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.024] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.024] [info] Core [0] : Systolic Array Utilization(%) 85.64 (71.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11230000
[2025-04-07 14:09:11.048] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:11.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.048] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.048] [info] Core [0] : Systolic Array Utilization(%) 87.57 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11240000
[2025-04-07 14:09:11.073] [info] Core [0] : MatMul active cycle 5306 Vector active cycle 0 
[2025-04-07 14:09:11.073] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.073] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.073] [info] Core [0] : Systolic Array Utilization(%) 62.12 (53.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11250000
[2025-04-07 14:09:11.073] [info] DDR4-CH_0: BW utilization 22% (2252 reads, 0 writes)
[2025-04-07 14:09:11.097] [info] Core [0] : MatMul active cycle 3576 Vector active cycle 0 
[2025-04-07 14:09:11.098] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.098] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.098] [info] Core [0] : Systolic Array Utilization(%) 41.99 (35.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11260000
[2025-04-07 14:09:11.121] [info] Core [0] : MatMul active cycle 6112 Vector active cycle 0 
[2025-04-07 14:09:11.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.122] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.122] [info] Core [0] : Systolic Array Utilization(%) 72.57 (61.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11270000
[2025-04-07 14:09:11.134] [info] DDR4-CH_0: BW utilization 23% (2370 reads, 0 writes)
[2025-04-07 14:09:11.146] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:11.146] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.146] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.146] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11280000
[2025-04-07 14:09:11.170] [info] Core [0] : MatMul active cycle 2891 Vector active cycle 0 
[2025-04-07 14:09:11.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.170] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.170] [info] Core [0] : Systolic Array Utilization(%) 34.02 (28.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11290000
[2025-04-07 14:09:11.196] [info] Core [0] : MatMul active cycle 7167 Vector active cycle 0 
[2025-04-07 14:09:11.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.196] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.196] [info] Core [0] : Systolic Array Utilization(%) 87.62 (71.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11300000
[2025-04-07 14:09:11.196] [info] DDR4-CH_0: BW utilization 22% (2247 reads, 0 writes)
[2025-04-07 14:09:11.221] [info] Core [0] : MatMul active cycle 1408 Vector active cycle 0 
[2025-04-07 14:09:11.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.222] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.222] [info] Core [0] : Systolic Array Utilization(%) 20.08 (14.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11310000
[2025-04-07 14:09:11.245] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:11.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.246] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.246] [info] Core [0] : Systolic Array Utilization(%) 88.02 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11320000
[2025-04-07 14:09:11.257] [info] DDR4-CH_0: BW utilization 23% (2133 reads, 198 writes)
[2025-04-07 14:09:11.269] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:11.270] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.270] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.270] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11330000
[2025-04-07 14:09:11.293] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:11.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.293] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.293] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11340000
[2025-04-07 14:09:11.320] [info] Core [0] : MatMul active cycle 5062 Vector active cycle 0 
[2025-04-07 14:09:11.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.320] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.320] [info] Core [0] : Systolic Array Utilization(%) 60.00 (50.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11350000
[2025-04-07 14:09:11.320] [info] DDR4-CH_0: BW utilization 21% (1988 reads, 196 writes)
[2025-04-07 14:09:11.344] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:11.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.344] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.344] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11360000
[2025-04-07 14:09:11.369] [info] Core [0] : MatMul active cycle 1406 Vector active cycle 0 
[2025-04-07 14:09:11.370] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.370] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.370] [info] Core [0] : Systolic Array Utilization(%) 16.54 (14.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11370000
[2025-04-07 14:09:11.381] [info] DDR4-CH_0: BW utilization 22% (2219 reads, 0 writes)
[2025-04-07 14:09:11.393] [info] Core [0] : MatMul active cycle 6643 Vector active cycle 0 
[2025-04-07 14:09:11.393] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.393] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.393] [info] Core [0] : Systolic Array Utilization(%) 78.10 (66.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11380000
[2025-04-07 14:09:11.417] [info] Core [0] : MatMul active cycle 8351 Vector active cycle 0 
[2025-04-07 14:09:11.417] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.417] [info] Core [0] : Memory unit idle cycle 9520 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.417] [info] Core [0] : Systolic Array Utilization(%) 98.44 (83.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11390000
[2025-04-07 14:09:11.442] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:11.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.442] [info] Core [0] : Memory unit idle cycle 9940 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.442] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11400000
[2025-04-07 14:09:11.442] [info] DDR4-CH_0: BW utilization 23% (2321 reads, 0 writes)
[2025-04-07 14:09:11.466] [info] Core [0] : MatMul active cycle 7889 Vector active cycle 0 
[2025-04-07 14:09:11.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.466] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.466] [info] Core [0] : Systolic Array Utilization(%) 92.32 (78.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11410000
[2025-04-07 14:09:11.490] [info] Core [0] : MatMul active cycle 3577 Vector active cycle 0 
[2025-04-07 14:09:11.490] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.490] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.490] [info] Core [0] : Systolic Array Utilization(%) 48.94 (35.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11420000
[2025-04-07 14:09:11.502] [info] DDR4-CH_0: BW utilization 22% (2227 reads, 0 writes)
[2025-04-07 14:09:11.513] [info] Core [0] : MatMul active cycle 4669 Vector active cycle 0 
[2025-04-07 14:09:11.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.513] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.513] [info] Core [0] : Systolic Array Utilization(%) 54.30 (46.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11430000
[2025-04-07 14:09:11.537] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:11.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.537] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.537] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11440000
[2025-04-07 14:09:11.561] [info] Core [0] : MatMul active cycle 1799 Vector active cycle 0 
[2025-04-07 14:09:11.561] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.561] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.561] [info] Core [0] : Systolic Array Utilization(%) 22.24 (17.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11450000
[2025-04-07 14:09:11.561] [info] DDR4-CH_0: BW utilization 23% (1951 reads, 392 writes)
[2025-04-07 14:09:11.585] [info] Core [0] : MatMul active cycle 2466 Vector active cycle 0 
[2025-04-07 14:09:11.585] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.585] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.585] [info] Core [0] : Systolic Array Utilization(%) 28.70 (24.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11460000
[2025-04-07 14:09:11.610] [info] Core [0] : MatMul active cycle 8475 Vector active cycle 0 
[2025-04-07 14:09:11.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.610] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.610] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11470000
[2025-04-07 14:09:11.623] [info] DDR4-CH_0: BW utilization 22% (2238 reads, 0 writes)
[2025-04-07 14:09:11.635] [info] Core [0] : MatMul active cycle 4053 Vector active cycle 0 
[2025-04-07 14:09:11.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.635] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.635] [info] Core [0] : Systolic Array Utilization(%) 47.84 (40.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11480000
[2025-04-07 14:09:11.661] [info] Core [0] : MatMul active cycle 7364 Vector active cycle 0 
[2025-04-07 14:09:11.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.661] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.661] [info] Core [0] : Systolic Array Utilization(%) 86.02 (73.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11490000
[2025-04-07 14:09:11.687] [info] Core [0] : MatMul active cycle 6957 Vector active cycle 0 
[2025-04-07 14:09:11.687] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.687] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.687] [info] Core [0] : Systolic Array Utilization(%) 82.64 (69.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11500000
[2025-04-07 14:09:11.687] [info] DDR4-CH_0: BW utilization 22% (2236 reads, 0 writes)
[2025-04-07 14:09:11.713] [info] Core [0] : MatMul active cycle 933 Vector active cycle 0 
[2025-04-07 14:09:11.713] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.713] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.713] [info] Core [0] : Systolic Array Utilization(%) 10.77 (9.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11510000
[2025-04-07 14:09:11.737] [info] Core [0] : MatMul active cycle 7645 Vector active cycle 0 
[2025-04-07 14:09:11.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.737] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.737] [info] Core [0] : Systolic Array Utilization(%) 90.56 (76.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11520000
[2025-04-07 14:09:11.750] [info] DDR4-CH_0: BW utilization 23% (2350 reads, 0 writes)
[2025-04-07 14:09:11.763] [info] Core [0] : MatMul active cycle 3561 Vector active cycle 0 
[2025-04-07 14:09:11.763] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.763] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.764] [info] Core [0] : Systolic Array Utilization(%) 48.09 (35.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11530000
[2025-04-07 14:09:11.789] [info] Core [0] : MatMul active cycle 3299 Vector active cycle 0 
[2025-04-07 14:09:11.789] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.789] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.789] [info] Core [0] : Systolic Array Utilization(%) 38.12 (32.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11540000
[2025-04-07 14:09:11.813] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:09:11.813] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.813] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.813] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11550000
[2025-04-07 14:09:11.813] [info] DDR4-CH_0: BW utilization 22% (2043 reads, 196 writes)
[2025-04-07 14:09:11.839] [info] Core [0] : MatMul active cycle 3268 Vector active cycle 0 
[2025-04-07 14:09:11.839] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.839] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.839] [info] Core [0] : Systolic Array Utilization(%) 38.42 (32.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11560000
[2025-04-07 14:09:11.865] [info] Core [0] : MatMul active cycle 3492 Vector active cycle 0 
[2025-04-07 14:09:11.865] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.865] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.865] [info] Core [0] : Systolic Array Utilization(%) 41.15 (34.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11570000
[2025-04-07 14:09:11.877] [info] DDR4-CH_0: BW utilization 23% (2180 reads, 196 writes)
[2025-04-07 14:09:11.890] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:11.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.890] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.890] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11580000
[2025-04-07 14:09:11.917] [info] Core [0] : MatMul active cycle 2976 Vector active cycle 0 
[2025-04-07 14:09:11.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.917] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.917] [info] Core [0] : Systolic Array Utilization(%) 35.39 (29.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11590000
[2025-04-07 14:09:11.941] [info] Core [0] : MatMul active cycle 4949 Vector active cycle 0 
[2025-04-07 14:09:11.941] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.941] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.941] [info] Core [0] : Systolic Array Utilization(%) 57.27 (49.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11600000
[2025-04-07 14:09:11.941] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:11.967] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:09:11.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.968] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11610000
[2025-04-07 14:09:11.991] [info] Core [0] : MatMul active cycle 1666 Vector active cycle 0 
[2025-04-07 14:09:11.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:11.991] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:11.991] [info] Core [0] : Systolic Array Utilization(%) 19.27 (16.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11620000
[2025-04-07 14:09:12.003] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:12.016] [info] Core [0] : MatMul active cycle 7476 Vector active cycle 0 
[2025-04-07 14:09:12.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.017] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.017] [info] Core [0] : Systolic Array Utilization(%) 87.77 (74.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11630000
[2025-04-07 14:09:12.041] [info] Core [0] : MatMul active cycle 3990 Vector active cycle 0 
[2025-04-07 14:09:12.041] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.041] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.041] [info] Core [0] : Systolic Array Utilization(%) 53.49 (39.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11640000
[2025-04-07 14:09:12.066] [info] Core [0] : MatMul active cycle 3332 Vector active cycle 0 
[2025-04-07 14:09:12.066] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.066] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.066] [info] Core [0] : Systolic Array Utilization(%) 39.47 (33.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11650000
[2025-04-07 14:09:12.066] [info] DDR4-CH_0: BW utilization 23% (2281 reads, 98 writes)
[2025-04-07 14:09:12.090] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:12.090] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.090] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.090] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11660000
[2025-04-07 14:09:12.114] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:09:12.114] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.114] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.114] [info] Core [0] : Systolic Array Utilization(%) 37.07 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11670000
[2025-04-07 14:09:12.127] [info] DDR4-CH_0: BW utilization 22% (1970 reads, 277 writes)
[2025-04-07 14:09:12.140] [info] Core [0] : MatMul active cycle 1225 Vector active cycle 0 
[2025-04-07 14:09:12.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.140] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.140] [info] Core [0] : Systolic Array Utilization(%) 14.42 (12.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11680000
[2025-04-07 14:09:12.165] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:12.165] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.165] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.165] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11690000
[2025-04-07 14:09:12.191] [info] Core [0] : MatMul active cycle 5243 Vector active cycle 0 
[2025-04-07 14:09:12.191] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.191] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.191] [info] Core [0] : Systolic Array Utilization(%) 62.12 (52.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11700000
[2025-04-07 14:09:12.191] [info] DDR4-CH_0: BW utilization 23% (2383 reads, 0 writes)
[2025-04-07 14:09:12.219] [info] Core [0] : MatMul active cycle 4080 Vector active cycle 0 
[2025-04-07 14:09:12.219] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.219] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.219] [info] Core [0] : Systolic Array Utilization(%) 46.87 (40.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11710000
[2025-04-07 14:09:12.243] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:09:12.243] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.243] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.243] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11720000
[2025-04-07 14:09:12.256] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:12.269] [info] Core [0] : MatMul active cycle 2508 Vector active cycle 0 
[2025-04-07 14:09:12.269] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.269] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.269] [info] Core [0] : Systolic Array Utilization(%) 29.67 (25.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11730000
[2025-04-07 14:09:12.295] [info] Core [0] : MatMul active cycle 5746 Vector active cycle 0 
[2025-04-07 14:09:12.295] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.295] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.295] [info] Core [0] : Systolic Array Utilization(%) 66.77 (57.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11740000
[2025-04-07 14:09:12.319] [info] Core [0] : MatMul active cycle 5720 Vector active cycle 0 
[2025-04-07 14:09:12.319] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.319] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.319] [info] Core [0] : Systolic Array Utilization(%) 74.49 (57.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11750000
[2025-04-07 14:09:12.319] [info] DDR4-CH_0: BW utilization 22% (2264 reads, 0 writes)
[2025-04-07 14:09:12.344] [info] Core [0] : MatMul active cycle 2366 Vector active cycle 0 
[2025-04-07 14:09:12.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.344] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.344] [info] Core [0] : Systolic Array Utilization(%) 26.85 (23.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11760000
[2025-04-07 14:09:12.368] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:09:12.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.368] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.368] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11770000
[2025-04-07 14:09:12.380] [info] DDR4-CH_0: BW utilization 23% (2160 reads, 213 writes)
[2025-04-07 14:09:12.391] [info] Core [0] : MatMul active cycle 4186 Vector active cycle 0 
[2025-04-07 14:09:12.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.391] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.391] [info] Core [0] : Systolic Array Utilization(%) 49.69 (41.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11780000
[2025-04-07 14:09:12.416] [info] Core [0] : MatMul active cycle 1093 Vector active cycle 0 
[2025-04-07 14:09:12.416] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.416] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.416] [info] Core [0] : Systolic Array Utilization(%) 13.00 (10.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11790000
[2025-04-07 14:09:12.440] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:09:12.440] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.440] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.440] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11800000
[2025-04-07 14:09:12.440] [info] DDR4-CH_0: BW utilization 22% (2051 reads, 196 writes)
[2025-04-07 14:09:12.464] [info] Core [0] : MatMul active cycle 5327 Vector active cycle 0 
[2025-04-07 14:09:12.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.464] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.464] [info] Core [0] : Systolic Array Utilization(%) 63.54 (53.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11810000
[2025-04-07 14:09:12.489] [info] Core [0] : MatMul active cycle 2450 Vector active cycle 0 
[2025-04-07 14:09:12.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.489] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.489] [info] Core [0] : Systolic Array Utilization(%) 27.75 (24.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11820000
[2025-04-07 14:09:12.501] [info] DDR4-CH_0: BW utilization 23% (2364 reads, 0 writes)
[2025-04-07 14:09:12.513] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:09:12.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.513] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.513] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11830000
[2025-04-07 14:09:12.537] [info] Core [0] : MatMul active cycle 4165 Vector active cycle 0 
[2025-04-07 14:09:12.538] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.538] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.538] [info] Core [0] : Systolic Array Utilization(%) 48.79 (41.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11840000
[2025-04-07 14:09:12.562] [info] Core [0] : MatMul active cycle 4116 Vector active cycle 0 
[2025-04-07 14:09:12.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.562] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.562] [info] Core [0] : Systolic Array Utilization(%) 47.65 (41.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11850000
[2025-04-07 14:09:12.562] [info] DDR4-CH_0: BW utilization 22% (2280 reads, 0 writes)
[2025-04-07 14:09:12.588] [info] Core [0] : MatMul active cycle 7350 Vector active cycle 0 
[2025-04-07 14:09:12.588] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.588] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.588] [info] Core [0] : Systolic Array Utilization(%) 93.61 (73.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11860000
[2025-04-07 14:09:12.612] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:12.612] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.612] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.612] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11870000
[2025-04-07 14:09:12.626] [info] DDR4-CH_0: BW utilization 22% (2166 reads, 98 writes)
[2025-04-07 14:09:12.638] [info] Core [0] : MatMul active cycle 8297 Vector active cycle 0 
[2025-04-07 14:09:12.638] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.638] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.638] [info] Core [0] : Systolic Array Utilization(%) 97.07 (82.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11880000
[2025-04-07 14:09:12.661] [info] Core [0] : MatMul active cycle 6697 Vector active cycle 0 
[2025-04-07 14:09:12.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.661] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.661] [info] Core [0] : Systolic Array Utilization(%) 79.47 (66.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11890000
[2025-04-07 14:09:12.687] [info] Core [0] : MatMul active cycle 160 Vector active cycle 0 
[2025-04-07 14:09:12.687] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.687] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.687] [info] Core [0] : Systolic Array Utilization(%) 2.05 (1.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11900000
[2025-04-07 14:09:12.687] [info] DDR4-CH_0: BW utilization 23% (2072 reads, 294 writes)
[2025-04-07 14:09:12.711] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:12.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.711] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.711] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11910000
[2025-04-07 14:09:12.738] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:09:12.738] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.738] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.738] [info] Core [0] : Systolic Array Utilization(%) 74.49 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11920000
[2025-04-07 14:09:12.752] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:12.765] [info] Core [0] : MatMul active cycle 1581 Vector active cycle 0 
[2025-04-07 14:09:12.765] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.765] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.765] [info] Core [0] : Systolic Array Utilization(%) 17.70 (15.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11930000
[2025-04-07 14:09:12.789] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:09:12.789] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.789] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.789] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11940000
[2025-04-07 14:09:12.816] [info] Core [0] : MatMul active cycle 5007 Vector active cycle 0 
[2025-04-07 14:09:12.816] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.816] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.816] [info] Core [0] : Systolic Array Utilization(%) 58.84 (50.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11950000
[2025-04-07 14:09:12.816] [info] DDR4-CH_0: BW utilization 23% (2348 reads, 0 writes)
[2025-04-07 14:09:12.844] [info] Core [0] : MatMul active cycle 3311 Vector active cycle 0 
[2025-04-07 14:09:12.844] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.844] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.844] [info] Core [0] : Systolic Array Utilization(%) 38.70 (33.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11960000
[2025-04-07 14:09:12.872] [info] Core [0] : MatMul active cycle 8022 Vector active cycle 0 
[2025-04-07 14:09:12.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.872] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11970000
[2025-04-07 14:09:12.890] [info] DDR4-CH_0: BW utilization 23% (2306 reads, 0 writes)
[2025-04-07 14:09:12.903] [info] Core [0] : MatMul active cycle 133 Vector active cycle 0 
[2025-04-07 14:09:12.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.903] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.903] [info] Core [0] : Systolic Array Utilization(%) 2.56 (1.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11980000
[2025-04-07 14:09:12.927] [info] Core [0] : MatMul active cycle 6579 Vector active cycle 0 
[2025-04-07 14:09:12.927] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.927] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.927] [info] Core [0] : Systolic Array Utilization(%) 76.27 (65.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11990000
[2025-04-07 14:09:12.951] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:09:12.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.951] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.951] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12000000
[2025-04-07 14:09:12.951] [info] DDR4-CH_0: BW utilization 22% (1960 reads, 294 writes)
[2025-04-07 14:09:12.977] [info] Core [0] : MatMul active cycle 9 Vector active cycle 0 
[2025-04-07 14:09:12.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:12.977] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:12.977] [info] Core [0] : Systolic Array Utilization(%) 0.27 (0.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12010000
[2025-04-07 14:09:13.004] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:13.004] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.004] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.004] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12020000
[2025-04-07 14:09:13.017] [info] DDR4-CH_0: BW utilization 23% (2282 reads, 98 writes)
[2025-04-07 14:09:13.029] [info] Core [0] : MatMul active cycle 6776 Vector active cycle 0 
[2025-04-07 14:09:13.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.029] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.029] [info] Core [0] : Systolic Array Utilization(%) 79.85 (67.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12030000
[2025-04-07 14:09:13.054] [info] Core [0] : MatMul active cycle 1309 Vector active cycle 0 
[2025-04-07 14:09:13.054] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.054] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.054] [info] Core [0] : Systolic Array Utilization(%) 14.94 (13.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12040000
[2025-04-07 14:09:13.077] [info] Core [0] : MatMul active cycle 6909 Vector active cycle 0 
[2025-04-07 14:09:13.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.078] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.078] [info] Core [0] : Systolic Array Utilization(%) 81.89 (69.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12050000
[2025-04-07 14:09:13.078] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:13.102] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:13.102] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.102] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.102] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12060000
[2025-04-07 14:09:13.127] [info] Core [0] : MatMul active cycle 2318 Vector active cycle 0 
[2025-04-07 14:09:13.127] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.127] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.127] [info] Core [0] : Systolic Array Utilization(%) 26.37 (23.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12070000
[2025-04-07 14:09:13.139] [info] DDR4-CH_0: BW utilization 23% (2327 reads, 0 writes)
[2025-04-07 14:09:13.151] [info] Core [0] : MatMul active cycle 7055 Vector active cycle 0 
[2025-04-07 14:09:13.151] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:13.151] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.151] [info] Core [0] : Systolic Array Utilization(%) 86.99 (70.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12080000
[2025-04-07 14:09:13.177] [info] Core [0] : MatMul active cycle 2093 Vector active cycle 0 
[2025-04-07 14:09:13.177] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:13.177] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.177] [info] Core [0] : Systolic Array Utilization(%) 28.04 (20.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12090000
[2025-04-07 14:09:13.194] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:13.194] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:13.194] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 7923 
[2025-04-07 14:09:13.194] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12100000
[2025-04-07 14:09:13.194] [info] DDR4-CH_0: BW utilization 17% (1474 reads, 306 writes)
[2025-04-07 14:09:13.197] [info] Layer Conv_26 finish at 12102166
[2025-04-07 14:09:13.197] [info] Total compute time 904437
[2025-04-07 14:09:13.197] [info] executable layer count 1
[2025-04-07 14:09:13.197] [info] Start layer Conv_30
[2025-04-07 14:09:13.216] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:13.216] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.216] [info] Core [0] : Memory unit idle cycle 9358 Systolic bubble cycle 0 Core idle cycle 2167 
[2025-04-07 14:09:13.216] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12110000
[2025-04-07 14:09:13.241] [info] Core [0] : MatMul active cycle 5831 Vector active cycle 0 
[2025-04-07 14:09:13.241] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.241] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.241] [info] Core [0] : Systolic Array Utilization(%) 69.32 (58.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12120000
[2025-04-07 14:09:13.255] [info] DDR4-CH_0: BW utilization 20% (1923 reads, 86 writes)
[2025-04-07 14:09:13.267] [info] Core [0] : MatMul active cycle 7020 Vector active cycle 0 
[2025-04-07 14:09:13.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.267] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.267] [info] Core [0] : Systolic Array Utilization(%) 81.69 (70.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12130000
[2025-04-07 14:09:13.292] [info] Core [0] : MatMul active cycle 6860 Vector active cycle 0 
[2025-04-07 14:09:13.292] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.292] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.292] [info] Core [0] : Systolic Array Utilization(%) 80.34 (68.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12140000
[2025-04-07 14:09:13.317] [info] Core [0] : MatMul active cycle 3725 Vector active cycle 0 
[2025-04-07 14:09:13.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.317] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.317] [info] Core [0] : Systolic Array Utilization(%) 44.96 (37.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12150000
[2025-04-07 14:09:13.317] [info] DDR4-CH_0: BW utilization 23% (2373 reads, 0 writes)
[2025-04-07 14:09:13.342] [info] Core [0] : MatMul active cycle 6552 Vector active cycle 0 
[2025-04-07 14:09:13.342] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.342] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.342] [info] Core [0] : Systolic Array Utilization(%) 77.05 (65.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12160000
[2025-04-07 14:09:13.367] [info] Core [0] : MatMul active cycle 5831 Vector active cycle 0 
[2025-04-07 14:09:13.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.368] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.368] [info] Core [0] : Systolic Array Utilization(%) 68.95 (58.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12170000
[2025-04-07 14:09:13.380] [info] DDR4-CH_0: BW utilization 22% (2261 reads, 0 writes)
[2025-04-07 14:09:13.394] [info] Core [0] : MatMul active cycle 4277 Vector active cycle 0 
[2025-04-07 14:09:13.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.394] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.394] [info] Core [0] : Systolic Array Utilization(%) 50.31 (42.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12180000
[2025-04-07 14:09:13.420] [info] Core [0] : MatMul active cycle 4886 Vector active cycle 0 
[2025-04-07 14:09:13.420] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.420] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.420] [info] Core [0] : Systolic Array Utilization(%) 57.42 (48.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12190000
[2025-04-07 14:09:13.445] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:13.445] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.445] [info] Core [0] : Memory unit idle cycle 9901 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.445] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12200000
[2025-04-07 14:09:13.445] [info] DDR4-CH_0: BW utilization 23% (2336 reads, 0 writes)
[2025-04-07 14:09:13.470] [info] Core [0] : MatMul active cycle 3969 Vector active cycle 0 
[2025-04-07 14:09:13.470] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.470] [info] Core [0] : Memory unit idle cycle 9358 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.470] [info] Core [0] : Systolic Array Utilization(%) 53.06 (39.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12210000
[2025-04-07 14:09:13.494] [info] Core [0] : MatMul active cycle 5550 Vector active cycle 0 
[2025-04-07 14:09:13.494] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.494] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.494] [info] Core [0] : Systolic Array Utilization(%) 64.65 (55.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12220000
[2025-04-07 14:09:13.507] [info] DDR4-CH_0: BW utilization 23% (2271 reads, 98 writes)
[2025-04-07 14:09:13.519] [info] Core [0] : MatMul active cycle 5831 Vector active cycle 0 
[2025-04-07 14:09:13.519] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.519] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.519] [info] Core [0] : Systolic Array Utilization(%) 68.89 (58.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12230000
[2025-04-07 14:09:13.544] [info] Core [0] : MatMul active cycle 3613 Vector active cycle 0 
[2025-04-07 14:09:13.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.545] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.545] [info] Core [0] : Systolic Array Utilization(%) 43.14 (36.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12240000
[2025-04-07 14:09:13.570] [info] Core [0] : MatMul active cycle 3724 Vector active cycle 0 
[2025-04-07 14:09:13.570] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.570] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.570] [info] Core [0] : Systolic Array Utilization(%) 43.87 (37.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12250000
[2025-04-07 14:09:13.570] [info] DDR4-CH_0: BW utilization 22% (1935 reads, 294 writes)
[2025-04-07 14:09:13.594] [info] Core [0] : MatMul active cycle 6223 Vector active cycle 0 
[2025-04-07 14:09:13.594] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.594] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.594] [info] Core [0] : Systolic Array Utilization(%) 72.09 (62.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12260000
[2025-04-07 14:09:13.619] [info] Core [0] : MatMul active cycle 5047 Vector active cycle 0 
[2025-04-07 14:09:13.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.619] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.619] [info] Core [0] : Systolic Array Utilization(%) 60.72 (50.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12270000
[2025-04-07 14:09:13.632] [info] DDR4-CH_0: BW utilization 23% (2342 reads, 0 writes)
[2025-04-07 14:09:13.645] [info] Core [0] : MatMul active cycle 4717 Vector active cycle 0 
[2025-04-07 14:09:13.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.645] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.645] [info] Core [0] : Systolic Array Utilization(%) 54.82 (47.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12280000
[2025-04-07 14:09:13.672] [info] Core [0] : MatMul active cycle 6420 Vector active cycle 0 
[2025-04-07 14:09:13.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.672] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.672] [info] Core [0] : Systolic Array Utilization(%) 76.22 (64.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12290000
[2025-04-07 14:09:13.698] [info] Core [0] : MatMul active cycle 3857 Vector active cycle 0 
[2025-04-07 14:09:13.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.698] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.698] [info] Core [0] : Systolic Array Utilization(%) 45.64 (38.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12300000
[2025-04-07 14:09:13.698] [info] DDR4-CH_0: BW utilization 22% (2232 reads, 0 writes)
[2025-04-07 14:09:13.725] [info] Core [0] : MatMul active cycle 6139 Vector active cycle 0 
[2025-04-07 14:09:13.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.725] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.725] [info] Core [0] : Systolic Array Utilization(%) 72.17 (61.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12310000
[2025-04-07 14:09:13.752] [info] Core [0] : MatMul active cycle 5327 Vector active cycle 0 
[2025-04-07 14:09:13.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.752] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.752] [info] Core [0] : Systolic Array Utilization(%) 69.23 (53.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12320000
[2025-04-07 14:09:13.765] [info] DDR4-CH_0: BW utilization 22% (2248 reads, 0 writes)
[2025-04-07 14:09:13.779] [info] Core [0] : MatMul active cycle 1657 Vector active cycle 0 
[2025-04-07 14:09:13.779] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.779] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.779] [info] Core [0] : Systolic Array Utilization(%) 19.55 (16.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12330000
[2025-04-07 14:09:13.803] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:09:13.803] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.803] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.803] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12340000
[2025-04-07 14:09:13.826] [info] Core [0] : MatMul active cycle 4838 Vector active cycle 0 
[2025-04-07 14:09:13.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.826] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.826] [info] Core [0] : Systolic Array Utilization(%) 56.99 (48.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12350000
[2025-04-07 14:09:13.826] [info] DDR4-CH_0: BW utilization 23% (2035 reads, 294 writes)
[2025-04-07 14:09:13.849] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:13.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.849] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.849] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12360000
[2025-04-07 14:09:13.872] [info] Core [0] : MatMul active cycle 8001 Vector active cycle 0 
[2025-04-07 14:09:13.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.872] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.872] [info] Core [0] : Systolic Array Utilization(%) 93.55 (80.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12370000
[2025-04-07 14:09:13.883] [info] DDR4-CH_0: BW utilization 22% (2132 reads, 98 writes)
[2025-04-07 14:09:13.894] [info] Core [0] : MatMul active cycle 6993 Vector active cycle 0 
[2025-04-07 14:09:13.895] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.895] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.895] [info] Core [0] : Systolic Array Utilization(%) 82.99 (69.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12380000
[2025-04-07 14:09:13.918] [info] Core [0] : MatMul active cycle 588 Vector active cycle 0 
[2025-04-07 14:09:13.919] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.919] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.919] [info] Core [0] : Systolic Array Utilization(%) 6.10 (5.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12390000
[2025-04-07 14:09:13.941] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:13.941] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.941] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.941] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12400000
[2025-04-07 14:09:13.941] [info] DDR4-CH_0: BW utilization 23% (2327 reads, 0 writes)
[2025-04-07 14:09:13.963] [info] Core [0] : MatMul active cycle 5880 Vector active cycle 0 
[2025-04-07 14:09:13.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.963] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.963] [info] Core [0] : Systolic Array Utilization(%) 70.44 (58.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12410000
[2025-04-07 14:09:13.988] [info] Core [0] : MatMul active cycle 2891 Vector active cycle 0 
[2025-04-07 14:09:13.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:13.988] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:13.988] [info] Core [0] : Systolic Array Utilization(%) 33.62 (28.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12420000
[2025-04-07 14:09:14.001] [info] DDR4-CH_0: BW utilization 22% (2227 reads, 0 writes)
[2025-04-07 14:09:14.013] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:09:14.013] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.013] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.013] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12430000
[2025-04-07 14:09:14.036] [info] Core [0] : MatMul active cycle 490 Vector active cycle 0 
[2025-04-07 14:09:14.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.036] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.036] [info] Core [0] : Systolic Array Utilization(%) 7.89 (4.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12440000
[2025-04-07 14:09:14.059] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:14.059] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.059] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.059] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12450000
[2025-04-07 14:09:14.059] [info] DDR4-CH_0: BW utilization 22% (2052 reads, 196 writes)
[2025-04-07 14:09:14.085] [info] Core [0] : MatMul active cycle 6468 Vector active cycle 0 
[2025-04-07 14:09:14.086] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.086] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.086] [info] Core [0] : Systolic Array Utilization(%) 76.29 (64.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12460000
[2025-04-07 14:09:14.110] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:14.110] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.110] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.110] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12470000
[2025-04-07 14:09:14.122] [info] DDR4-CH_0: BW utilization 23% (2178 reads, 196 writes)
[2025-04-07 14:09:14.133] [info] Core [0] : MatMul active cycle 6655 Vector active cycle 0 
[2025-04-07 14:09:14.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.134] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.134] [info] Core [0] : Systolic Array Utilization(%) 78.29 (66.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12480000
[2025-04-07 14:09:14.156] [info] Core [0] : MatMul active cycle 8339 Vector active cycle 0 
[2025-04-07 14:09:14.156] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.156] [info] Core [0] : Memory unit idle cycle 9510 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.156] [info] Core [0] : Systolic Array Utilization(%) 98.25 (83.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12490000
[2025-04-07 14:09:14.180] [info] Core [0] : MatMul active cycle 2450 Vector active cycle 0 
[2025-04-07 14:09:14.180] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.180] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.180] [info] Core [0] : Systolic Array Utilization(%) 28.17 (24.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12500000
[2025-04-07 14:09:14.180] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:14.203] [info] Core [0] : MatMul active cycle 8002 Vector active cycle 0 
[2025-04-07 14:09:14.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.203] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.203] [info] Core [0] : Systolic Array Utilization(%) 94.47 (80.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12510000
[2025-04-07 14:09:14.226] [info] Core [0] : MatMul active cycle 4542 Vector active cycle 0 
[2025-04-07 14:09:14.226] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.226] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.226] [info] Core [0] : Systolic Array Utilization(%) 54.04 (45.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12520000
[2025-04-07 14:09:14.237] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:14.248] [info] Core [0] : MatMul active cycle 5258 Vector active cycle 0 
[2025-04-07 14:09:14.248] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.248] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.248] [info] Core [0] : Systolic Array Utilization(%) 61.85 (52.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12530000
[2025-04-07 14:09:14.271] [info] Core [0] : MatMul active cycle 6208 Vector active cycle 0 
[2025-04-07 14:09:14.271] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.271] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.271] [info] Core [0] : Systolic Array Utilization(%) 79.55 (62.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12540000
[2025-04-07 14:09:14.294] [info] Core [0] : MatMul active cycle 833 Vector active cycle 0 
[2025-04-07 14:09:14.294] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.294] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.294] [info] Core [0] : Systolic Array Utilization(%) 10.22 (8.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12550000
[2025-04-07 14:09:14.294] [info] DDR4-CH_0: BW utilization 22% (2260 reads, 0 writes)
[2025-04-07 14:09:14.317] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:14.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.318] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.318] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12560000
[2025-04-07 14:09:14.340] [info] Core [0] : MatMul active cycle 5635 Vector active cycle 0 
[2025-04-07 14:09:14.340] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.340] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.340] [info] Core [0] : Systolic Array Utilization(%) 66.32 (56.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12570000
[2025-04-07 14:09:14.350] [info] DDR4-CH_0: BW utilization 22% (1964 reads, 294 writes)
[2025-04-07 14:09:14.361] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:14.361] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.361] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.361] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12580000
[2025-04-07 14:09:14.384] [info] Core [0] : MatMul active cycle 6664 Vector active cycle 0 
[2025-04-07 14:09:14.384] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.384] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.384] [info] Core [0] : Systolic Array Utilization(%) 78.65 (66.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12590000
[2025-04-07 14:09:14.405] [info] Core [0] : MatMul active cycle 8330 Vector active cycle 0 
[2025-04-07 14:09:14.405] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.405] [info] Core [0] : Memory unit idle cycle 9474 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.405] [info] Core [0] : Systolic Array Utilization(%) 97.89 (83.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12600000
[2025-04-07 14:09:14.405] [info] DDR4-CH_0: BW utilization 23% (2276 reads, 96 writes)
[2025-04-07 14:09:14.427] [info] Core [0] : MatMul active cycle 1533 Vector active cycle 0 
[2025-04-07 14:09:14.427] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.427] [info] Core [0] : Memory unit idle cycle 9883 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.427] [info] Core [0] : Systolic Array Utilization(%) 17.37 (15.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12610000
[2025-04-07 14:09:14.451] [info] Core [0] : MatMul active cycle 7790 Vector active cycle 0 
[2025-04-07 14:09:14.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.451] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.451] [info] Core [0] : Systolic Array Utilization(%) 92.52 (77.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12620000
[2025-04-07 14:09:14.461] [info] DDR4-CH_0: BW utilization 22% (2267 reads, 0 writes)
[2025-04-07 14:09:14.472] [info] Core [0] : MatMul active cycle 5671 Vector active cycle 0 
[2025-04-07 14:09:14.472] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.472] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.472] [info] Core [0] : Systolic Array Utilization(%) 66.79 (56.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12630000
[2025-04-07 14:09:14.494] [info] Core [0] : MatMul active cycle 4144 Vector active cycle 0 
[2025-04-07 14:09:14.494] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.494] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.494] [info] Core [0] : Systolic Array Utilization(%) 48.55 (41.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12640000
[2025-04-07 14:09:14.515] [info] Core [0] : MatMul active cycle 7077 Vector active cycle 0 
[2025-04-07 14:09:14.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.515] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.515] [info] Core [0] : Systolic Array Utilization(%) 88.96 (70.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12650000
[2025-04-07 14:09:14.515] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:14.539] [info] Core [0] : MatMul active cycle 245 Vector active cycle 0 
[2025-04-07 14:09:14.539] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.539] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.539] [info] Core [0] : Systolic Array Utilization(%) 3.89 (2.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12660000
[2025-04-07 14:09:14.562] [info] Core [0] : MatMul active cycle 8321 Vector active cycle 0 
[2025-04-07 14:09:14.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.562] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.562] [info] Core [0] : Systolic Array Utilization(%) 98.12 (83.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12670000
[2025-04-07 14:09:14.574] [info] DDR4-CH_0: BW utilization 22% (2063 reads, 198 writes)
[2025-04-07 14:09:14.585] [info] Core [0] : MatMul active cycle 6673 Vector active cycle 0 
[2025-04-07 14:09:14.585] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.585] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.585] [info] Core [0] : Systolic Array Utilization(%) 78.42 (66.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12680000
[2025-04-07 14:09:14.608] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:14.608] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.608] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.608] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12690000
[2025-04-07 14:09:14.633] [info] Core [0] : MatMul active cycle 4621 Vector active cycle 0 
[2025-04-07 14:09:14.633] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.633] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.633] [info] Core [0] : Systolic Array Utilization(%) 53.72 (46.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12700000
[2025-04-07 14:09:14.633] [info] DDR4-CH_0: BW utilization 22% (2058 reads, 196 writes)
[2025-04-07 14:09:14.657] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:14.657] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.657] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.657] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12710000
[2025-04-07 14:09:14.679] [info] Core [0] : MatMul active cycle 2007 Vector active cycle 0 
[2025-04-07 14:09:14.679] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.679] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.679] [info] Core [0] : Systolic Array Utilization(%) 24.64 (20.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12720000
[2025-04-07 14:09:14.691] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:14.704] [info] Core [0] : MatMul active cycle 7925 Vector active cycle 0 
[2025-04-07 14:09:14.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.704] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.704] [info] Core [0] : Systolic Array Utilization(%) 92.64 (79.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12730000
[2025-04-07 14:09:14.727] [info] Core [0] : MatMul active cycle 6909 Vector active cycle 0 
[2025-04-07 14:09:14.727] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.727] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.727] [info] Core [0] : Systolic Array Utilization(%) 82.22 (69.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12740000
[2025-04-07 14:09:14.749] [info] Core [0] : MatMul active cycle 1862 Vector active cycle 0 
[2025-04-07 14:09:14.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.749] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.749] [info] Core [0] : Systolic Array Utilization(%) 22.15 (18.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12750000
[2025-04-07 14:09:14.749] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:14.770] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:09:14.770] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.770] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.770] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12760000
[2025-04-07 14:09:14.792] [info] Core [0] : MatMul active cycle 1372 Vector active cycle 0 
[2025-04-07 14:09:14.792] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.792] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.792] [info] Core [0] : Systolic Array Utilization(%) 19.11 (13.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12770000
[2025-04-07 14:09:14.802] [info] DDR4-CH_0: BW utilization 23% (2282 reads, 98 writes)
[2025-04-07 14:09:14.813] [info] Core [0] : MatMul active cycle 7364 Vector active cycle 0 
[2025-04-07 14:09:14.813] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.813] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.813] [info] Core [0] : Systolic Array Utilization(%) 85.67 (73.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12780000
[2025-04-07 14:09:14.837] [info] Core [0] : MatMul active cycle 7630 Vector active cycle 0 
[2025-04-07 14:09:14.837] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.837] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.837] [info] Core [0] : Systolic Array Utilization(%) 90.87 (76.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12790000
[2025-04-07 14:09:14.858] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:14.858] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.858] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.858] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12800000
[2025-04-07 14:09:14.858] [info] DDR4-CH_0: BW utilization 22% (1963 reads, 292 writes)
[2025-04-07 14:09:14.881] [info] Core [0] : MatMul active cycle 4753 Vector active cycle 0 
[2025-04-07 14:09:14.881] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.881] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.881] [info] Core [0] : Systolic Array Utilization(%) 55.32 (47.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12810000
[2025-04-07 14:09:14.903] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:14.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.903] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.903] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12820000
[2025-04-07 14:09:14.914] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:14.925] [info] Core [0] : MatMul active cycle 1715 Vector active cycle 0 
[2025-04-07 14:09:14.925] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.925] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.925] [info] Core [0] : Systolic Array Utilization(%) 21.22 (17.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12830000
[2025-04-07 14:09:14.947] [info] Core [0] : MatMul active cycle 7889 Vector active cycle 0 
[2025-04-07 14:09:14.947] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.947] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.947] [info] Core [0] : Systolic Array Utilization(%) 92.35 (78.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12840000
[2025-04-07 14:09:14.970] [info] Core [0] : MatMul active cycle 7105 Vector active cycle 0 
[2025-04-07 14:09:14.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.970] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.970] [info] Core [0] : Systolic Array Utilization(%) 84.19 (71.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12850000
[2025-04-07 14:09:14.970] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:14.991] [info] Core [0] : MatMul active cycle 1029 Vector active cycle 0 
[2025-04-07 14:09:14.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:14.991] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:14.991] [info] Core [0] : Systolic Array Utilization(%) 12.05 (10.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12860000
[2025-04-07 14:09:15.013] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:09:15.013] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.013] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.013] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12870000
[2025-04-07 14:09:15.024] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:15.035] [info] Core [0] : MatMul active cycle 2205 Vector active cycle 0 
[2025-04-07 14:09:15.035] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.035] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.035] [info] Core [0] : Systolic Array Utilization(%) 29.21 (22.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12880000
[2025-04-07 14:09:15.057] [info] Core [0] : MatMul active cycle 6383 Vector active cycle 0 
[2025-04-07 14:09:15.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.057] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.057] [info] Core [0] : Systolic Array Utilization(%) 74.47 (63.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12890000
[2025-04-07 14:09:15.083] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:15.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.083] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12900000
[2025-04-07 14:09:15.083] [info] DDR4-CH_0: BW utilization 23% (2179 reads, 198 writes)
[2025-04-07 14:09:15.106] [info] Core [0] : MatMul active cycle 85 Vector active cycle 0 
[2025-04-07 14:09:15.106] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.106] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.106] [info] Core [0] : Systolic Array Utilization(%) 2.07 (0.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12910000
[2025-04-07 14:09:15.128] [info] Core [0] : MatMul active cycle 5454 Vector active cycle 0 
[2025-04-07 14:09:15.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.128] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.128] [info] Core [0] : Systolic Array Utilization(%) 63.95 (54.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12920000
[2025-04-07 14:09:15.139] [info] DDR4-CH_0: BW utilization 22% (2061 reads, 196 writes)
[2025-04-07 14:09:15.150] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:09:15.151] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.151] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.151] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12930000
[2025-04-07 14:09:15.173] [info] Core [0] : MatMul active cycle 966 Vector active cycle 0 
[2025-04-07 14:09:15.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.174] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.174] [info] Core [0] : Systolic Array Utilization(%) 12.59 (9.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12940000
[2025-04-07 14:09:15.196] [info] Core [0] : MatMul active cycle 6860 Vector active cycle 0 
[2025-04-07 14:09:15.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.196] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.196] [info] Core [0] : Systolic Array Utilization(%) 80.52 (68.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12950000
[2025-04-07 14:09:15.196] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:15.223] [info] Core [0] : MatMul active cycle 8134 Vector active cycle 0 
[2025-04-07 14:09:15.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.223] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.224] [info] Core [0] : Systolic Array Utilization(%) 96.02 (81.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12960000
[2025-04-07 14:09:15.246] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:15.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.246] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.246] [info] Core [0] : Systolic Array Utilization(%) 0.62 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12970000
[2025-04-07 14:09:15.257] [info] DDR4-CH_0: BW utilization 23% (2385 reads, 0 writes)
[2025-04-07 14:09:15.269] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:09:15.269] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:15.269] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.269] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12980000
[2025-04-07 14:09:15.292] [info] Core [0] : MatMul active cycle 3087 Vector active cycle 0 
[2025-04-07 14:09:15.292] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:15.292] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.292] [info] Core [0] : Systolic Array Utilization(%) 40.64 (30.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12990000
[2025-04-07 14:09:15.310] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:15.310] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:15.310] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 6578 
[2025-04-07 14:09:15.310] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13000000
[2025-04-07 14:09:15.310] [info] DDR4-CH_0: BW utilization 19% (1674 reads, 306 writes)
[2025-04-07 14:09:15.313] [info] Layer Conv_30 finish at 13002541
[2025-04-07 14:09:15.313] [info] Total compute time 900375
[2025-04-07 14:09:15.313] [info] executable layer count 1
[2025-04-07 14:09:15.313] [info] Start layer Conv_32
[2025-04-07 14:09:15.330] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:15.330] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.330] [info] Core [0] : Memory unit idle cycle 9358 Systolic bubble cycle 0 Core idle cycle 2542 
[2025-04-07 14:09:15.330] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13010000
[2025-04-07 14:09:15.353] [info] Core [0] : MatMul active cycle 5454 Vector active cycle 0 
[2025-04-07 14:09:15.353] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.353] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.353] [info] Core [0] : Systolic Array Utilization(%) 63.52 (54.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13020000
[2025-04-07 14:09:15.365] [info] DDR4-CH_0: BW utilization 20% (2013 reads, 83 writes)
[2025-04-07 14:09:15.376] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:09:15.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.376] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 79 Core idle cycle 0 
[2025-04-07 14:09:15.376] [info] Core [0] : Systolic Array Utilization(%) 94.67 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13030000
[2025-04-07 14:09:15.398] [info] Core [0] : MatMul active cycle 5522 Vector active cycle 0 
[2025-04-07 14:09:15.398] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.398] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.398] [info] Core [0] : Systolic Array Utilization(%) 64.36 (55.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13040000
[2025-04-07 14:09:15.420] [info] Core [0] : MatMul active cycle 3577 Vector active cycle 0 
[2025-04-07 14:09:15.420] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.420] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.420] [info] Core [0] : Systolic Array Utilization(%) 42.76 (35.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13050000
[2025-04-07 14:09:15.420] [info] DDR4-CH_0: BW utilization 22% (2206 reads, 0 writes)
[2025-04-07 14:09:15.441] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:15.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.441] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.441] [info] Core [0] : Systolic Array Utilization(%) 88.12 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13060000
[2025-04-07 14:09:15.464] [info] Core [0] : MatMul active cycle 4557 Vector active cycle 0 
[2025-04-07 14:09:15.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.464] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.464] [info] Core [0] : Systolic Array Utilization(%) 53.70 (45.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13070000
[2025-04-07 14:09:15.477] [info] DDR4-CH_0: BW utilization 22% (2231 reads, 0 writes)
[2025-04-07 14:09:15.490] [info] Core [0] : MatMul active cycle 4573 Vector active cycle 0 
[2025-04-07 14:09:15.490] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.490] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.490] [info] Core [0] : Systolic Array Utilization(%) 53.54 (45.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13080000
[2025-04-07 14:09:15.512] [info] Core [0] : MatMul active cycle 5864 Vector active cycle 0 
[2025-04-07 14:09:15.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.512] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.512] [info] Core [0] : Systolic Array Utilization(%) 69.44 (58.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13090000
[2025-04-07 14:09:15.535] [info] Core [0] : MatMul active cycle 6223 Vector active cycle 0 
[2025-04-07 14:09:15.535] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.535] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.535] [info] Core [0] : Systolic Array Utilization(%) 73.15 (62.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13100000
[2025-04-07 14:09:15.535] [info] DDR4-CH_0: BW utilization 23% (2386 reads, 0 writes)
[2025-04-07 14:09:15.557] [info] Core [0] : MatMul active cycle 4753 Vector active cycle 0 
[2025-04-07 14:09:15.557] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.557] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.557] [info] Core [0] : Systolic Array Utilization(%) 60.46 (47.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13110000
[2025-04-07 14:09:15.580] [info] Core [0] : MatMul active cycle 5403 Vector active cycle 0 
[2025-04-07 14:09:15.580] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.580] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.580] [info] Core [0] : Systolic Array Utilization(%) 64.61 (54.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13120000
[2025-04-07 14:09:15.591] [info] DDR4-CH_0: BW utilization 23% (2243 reads, 83 writes)
[2025-04-07 14:09:15.603] [info] Core [0] : MatMul active cycle 2584 Vector active cycle 0 
[2025-04-07 14:09:15.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.603] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.603] [info] Core [0] : Systolic Array Utilization(%) 31.52 (25.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13130000
[2025-04-07 14:09:15.629] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:15.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.629] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.629] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13140000
[2025-04-07 14:09:15.654] [info] Core [0] : MatMul active cycle 2955 Vector active cycle 0 
[2025-04-07 14:09:15.654] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.654] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.654] [info] Core [0] : Systolic Array Utilization(%) 34.12 (29.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13150000
[2025-04-07 14:09:15.654] [info] DDR4-CH_0: BW utilization 23% (2055 reads, 312 writes)
[2025-04-07 14:09:15.677] [info] Core [0] : MatMul active cycle 4542 Vector active cycle 0 
[2025-04-07 14:09:15.677] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.677] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.677] [info] Core [0] : Systolic Array Utilization(%) 54.22 (45.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13160000
[2025-04-07 14:09:15.700] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:15.700] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.700] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.700] [info] Core [0] : Systolic Array Utilization(%) 88.34 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13170000
[2025-04-07 14:09:15.712] [info] DDR4-CH_0: BW utilization 22% (2263 reads, 0 writes)
[2025-04-07 14:09:15.724] [info] Core [0] : MatMul active cycle 4325 Vector active cycle 0 
[2025-04-07 14:09:15.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.724] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.724] [info] Core [0] : Systolic Array Utilization(%) 50.77 (43.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13180000
[2025-04-07 14:09:15.747] [info] Core [0] : MatMul active cycle 4117 Vector active cycle 0 
[2025-04-07 14:09:15.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.747] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.747] [info] Core [0] : Systolic Array Utilization(%) 48.92 (41.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13190000
[2025-04-07 14:09:15.769] [info] Core [0] : MatMul active cycle 6552 Vector active cycle 0 
[2025-04-07 14:09:15.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.769] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.769] [info] Core [0] : Systolic Array Utilization(%) 76.99 (65.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13200000
[2025-04-07 14:09:15.769] [info] DDR4-CH_0: BW utilization 22% (2265 reads, 0 writes)
[2025-04-07 14:09:15.791] [info] Core [0] : MatMul active cycle 5831 Vector active cycle 0 
[2025-04-07 14:09:15.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.791] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.791] [info] Core [0] : Systolic Array Utilization(%) 69.32 (58.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13210000
[2025-04-07 14:09:15.816] [info] Core [0] : MatMul active cycle 4572 Vector active cycle 0 
[2025-04-07 14:09:15.816] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.816] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.816] [info] Core [0] : Systolic Array Utilization(%) 57.37 (45.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13220000
[2025-04-07 14:09:15.828] [info] DDR4-CH_0: BW utilization 23% (2379 reads, 0 writes)
[2025-04-07 14:09:15.839] [info] Core [0] : MatMul active cycle 4851 Vector active cycle 0 
[2025-04-07 14:09:15.839] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.839] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.839] [info] Core [0] : Systolic Array Utilization(%) 59.01 (48.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13230000
[2025-04-07 14:09:15.863] [info] Core [0] : MatMul active cycle 3709 Vector active cycle 0 
[2025-04-07 14:09:15.864] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.864] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.864] [info] Core [0] : Systolic Array Utilization(%) 44.04 (37.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13240000
[2025-04-07 14:09:15.887] [info] Core [0] : MatMul active cycle 7216 Vector active cycle 0 
[2025-04-07 14:09:15.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.887] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.887] [info] Core [0] : Systolic Array Utilization(%) 84.42 (72.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13250000
[2025-04-07 14:09:15.887] [info] DDR4-CH_0: BW utilization 22% (1944 reads, 313 writes)
[2025-04-07 14:09:15.909] [info] Core [0] : MatMul active cycle 2143 Vector active cycle 0 
[2025-04-07 14:09:15.909] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.909] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.909] [info] Core [0] : Systolic Array Utilization(%) 26.02 (21.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13260000
[2025-04-07 14:09:15.930] [info] Core [0] : MatMul active cycle 5635 Vector active cycle 0 
[2025-04-07 14:09:15.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.931] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.931] [info] Core [0] : Systolic Array Utilization(%) 66.24 (56.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13270000
[2025-04-07 14:09:15.942] [info] DDR4-CH_0: BW utilization 23% (2299 reads, 79 writes)
[2025-04-07 14:09:15.952] [info] Core [0] : MatMul active cycle 6824 Vector active cycle 0 
[2025-04-07 14:09:15.952] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.952] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.952] [info] Core [0] : Systolic Array Utilization(%) 80.35 (68.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13280000
[2025-04-07 14:09:15.974] [info] Core [0] : MatMul active cycle 3972 Vector active cycle 0 
[2025-04-07 14:09:15.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.974] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.974] [info] Core [0] : Systolic Array Utilization(%) 46.29 (39.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13290000
[2025-04-07 14:09:15.998] [info] Core [0] : MatMul active cycle 4198 Vector active cycle 0 
[2025-04-07 14:09:15.998] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:15.998] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:15.998] [info] Core [0] : Systolic Array Utilization(%) 50.19 (41.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13300000
[2025-04-07 14:09:15.998] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:16.020] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:16.020] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.020] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.020] [info] Core [0] : Systolic Array Utilization(%) 88.19 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13310000
[2025-04-07 14:09:16.042] [info] Core [0] : MatMul active cycle 4989 Vector active cycle 0 
[2025-04-07 14:09:16.042] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.042] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.042] [info] Core [0] : Systolic Array Utilization(%) 58.60 (49.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13320000
[2025-04-07 14:09:16.052] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:16.063] [info] Core [0] : MatMul active cycle 4664 Vector active cycle 0 
[2025-04-07 14:09:16.063] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.063] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.063] [info] Core [0] : Systolic Array Utilization(%) 57.39 (46.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13330000
[2025-04-07 14:09:16.085] [info] Core [0] : MatMul active cycle 4508 Vector active cycle 0 
[2025-04-07 14:09:16.085] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.085] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.085] [info] Core [0] : Systolic Array Utilization(%) 57.16 (45.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13340000
[2025-04-07 14:09:16.107] [info] Core [0] : MatMul active cycle 5991 Vector active cycle 0 
[2025-04-07 14:09:16.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.107] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.107] [info] Core [0] : Systolic Array Utilization(%) 70.31 (59.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13350000
[2025-04-07 14:09:16.107] [info] DDR4-CH_0: BW utilization 23% (2283 reads, 98 writes)
[2025-04-07 14:09:16.129] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:09:16.129] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.129] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.129] [info] Core [0] : Systolic Array Utilization(%) 74.62 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13360000
[2025-04-07 14:09:16.149] [info] Core [0] : MatMul active cycle 993 Vector active cycle 0 
[2025-04-07 14:09:16.149] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.149] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.149] [info] Core [0] : Systolic Array Utilization(%) 11.60 (9.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13370000
[2025-04-07 14:09:16.161] [info] DDR4-CH_0: BW utilization 22% (1964 reads, 294 writes)
[2025-04-07 14:09:16.172] [info] Core [0] : MatMul active cycle 6700 Vector active cycle 0 
[2025-04-07 14:09:16.172] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.172] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.172] [info] Core [0] : Systolic Array Utilization(%) 79.29 (67.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13380000
[2025-04-07 14:09:16.198] [info] Core [0] : MatMul active cycle 7301 Vector active cycle 0 
[2025-04-07 14:09:16.198] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.198] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.198] [info] Core [0] : Systolic Array Utilization(%) 85.79 (73.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13390000
[2025-04-07 14:09:16.220] [info] Core [0] : MatMul active cycle 2450 Vector active cycle 0 
[2025-04-07 14:09:16.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.220] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.220] [info] Core [0] : Systolic Array Utilization(%) 27.70 (24.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13400000
[2025-04-07 14:09:16.220] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:16.242] [info] Core [0] : MatMul active cycle 6777 Vector active cycle 0 
[2025-04-07 14:09:16.242] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.242] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.242] [info] Core [0] : Systolic Array Utilization(%) 81.09 (67.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13410000
[2025-04-07 14:09:16.266] [info] Core [0] : MatMul active cycle 5767 Vector active cycle 0 
[2025-04-07 14:09:16.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.266] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.266] [info] Core [0] : Systolic Array Utilization(%) 67.89 (57.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13420000
[2025-04-07 14:09:16.278] [info] DDR4-CH_0: BW utilization 22% (2268 reads, 0 writes)
[2025-04-07 14:09:16.289] [info] Core [0] : MatMul active cycle 4132 Vector active cycle 0 
[2025-04-07 14:09:16.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.289] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.289] [info] Core [0] : Systolic Array Utilization(%) 48.00 (41.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13430000
[2025-04-07 14:09:16.311] [info] Core [0] : MatMul active cycle 7005 Vector active cycle 0 
[2025-04-07 14:09:16.311] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.311] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.311] [info] Core [0] : Systolic Array Utilization(%) 88.99 (70.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13440000
[2025-04-07 14:09:16.333] [info] Core [0] : MatMul active cycle 1029 Vector active cycle 0 
[2025-04-07 14:09:16.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.333] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.333] [info] Core [0] : Systolic Array Utilization(%) 11.81 (10.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13450000
[2025-04-07 14:09:16.333] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:16.355] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:09:16.355] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.355] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.355] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13460000
[2025-04-07 14:09:16.379] [info] Core [0] : MatMul active cycle 5852 Vector active cycle 0 
[2025-04-07 14:09:16.379] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.379] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.379] [info] Core [0] : Systolic Array Utilization(%) 69.14 (58.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13470000
[2025-04-07 14:09:16.391] [info] DDR4-CH_0: BW utilization 23% (1978 reads, 392 writes)
[2025-04-07 14:09:16.402] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:16.402] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.402] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.402] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13480000
[2025-04-07 14:09:16.425] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:16.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.425] [info] Core [0] : Memory unit idle cycle 9949 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.425] [info] Core [0] : Systolic Array Utilization(%) 88.87 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13490000
[2025-04-07 14:09:16.447] [info] Core [0] : MatMul active cycle 7497 Vector active cycle 0 
[2025-04-07 14:09:16.447] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.447] [info] Core [0] : Memory unit idle cycle 9408 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.447] [info] Core [0] : Systolic Array Utilization(%) 87.67 (74.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13500000
[2025-04-07 14:09:16.447] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:16.469] [info] Core [0] : MatMul active cycle 1533 Vector active cycle 0 
[2025-04-07 14:09:16.469] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.469] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.469] [info] Core [0] : Systolic Array Utilization(%) 17.42 (15.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13510000
[2025-04-07 14:09:16.491] [info] Core [0] : MatMul active cycle 8454 Vector active cycle 0 
[2025-04-07 14:09:16.491] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.491] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.491] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13520000
[2025-04-07 14:09:16.502] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:16.514] [info] Core [0] : MatMul active cycle 5007 Vector active cycle 0 
[2025-04-07 14:09:16.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.514] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.514] [info] Core [0] : Systolic Array Utilization(%) 59.12 (50.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13530000
[2025-04-07 14:09:16.536] [info] Core [0] : MatMul active cycle 3283 Vector active cycle 0 
[2025-04-07 14:09:16.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.536] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.536] [info] Core [0] : Systolic Array Utilization(%) 37.62 (32.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13540000
[2025-04-07 14:09:16.557] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:09:16.557] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.557] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.557] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13550000
[2025-04-07 14:09:16.557] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:16.578] [info] Core [0] : MatMul active cycle 245 Vector active cycle 0 
[2025-04-07 14:09:16.578] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.578] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.578] [info] Core [0] : Systolic Array Utilization(%) 3.64 (2.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13560000
[2025-04-07 14:09:16.599] [info] Core [0] : MatMul active cycle 8330 Vector active cycle 0 
[2025-04-07 14:09:16.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.600] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.600] [info] Core [0] : Systolic Array Utilization(%) 98.62 (83.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13570000
[2025-04-07 14:09:16.610] [info] DDR4-CH_0: BW utilization 22% (2064 reads, 198 writes)
[2025-04-07 14:09:16.621] [info] Core [0] : MatMul active cycle 6664 Vector active cycle 0 
[2025-04-07 14:09:16.621] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.621] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.621] [info] Core [0] : Systolic Array Utilization(%) 77.92 (66.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13580000
[2025-04-07 14:09:16.642] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:16.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.642] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.642] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13590000
[2025-04-07 14:09:16.664] [info] Core [0] : MatMul active cycle 6615 Vector active cycle 0 
[2025-04-07 14:09:16.664] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.664] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.664] [info] Core [0] : Systolic Array Utilization(%) 77.02 (66.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13600000
[2025-04-07 14:09:16.664] [info] DDR4-CH_0: BW utilization 23% (2183 reads, 194 writes)
[2025-04-07 14:09:16.686] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:09:16.686] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.686] [info] Core [0] : Memory unit idle cycle 9637 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.686] [info] Core [0] : Systolic Array Utilization(%) 99.52 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13610000
[2025-04-07 14:09:16.707] [info] Core [0] : MatMul active cycle 3299 Vector active cycle 0 
[2025-04-07 14:09:16.707] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.707] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.707] [info] Core [0] : Systolic Array Utilization(%) 38.27 (32.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13620000
[2025-04-07 14:09:16.718] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:16.729] [info] Core [0] : MatMul active cycle 6857 Vector active cycle 0 
[2025-04-07 14:09:16.729] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.729] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.729] [info] Core [0] : Systolic Array Utilization(%) 81.29 (68.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13630000
[2025-04-07 14:09:16.754] [info] Core [0] : MatMul active cycle 4838 Vector active cycle 0 
[2025-04-07 14:09:16.754] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.754] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.754] [info] Core [0] : Systolic Array Utilization(%) 57.12 (48.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13640000
[2025-04-07 14:09:16.777] [info] Core [0] : MatMul active cycle 4965 Vector active cycle 0 
[2025-04-07 14:09:16.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.777] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.777] [info] Core [0] : Systolic Array Utilization(%) 57.77 (49.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13650000
[2025-04-07 14:09:16.777] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:16.803] [info] Core [0] : MatMul active cycle 6501 Vector active cycle 0 
[2025-04-07 14:09:16.803] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.803] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.803] [info] Core [0] : Systolic Array Utilization(%) 83.63 (65.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13660000
[2025-04-07 14:09:16.826] [info] Core [0] : MatMul active cycle 784 Vector active cycle 0 
[2025-04-07 14:09:16.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.826] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.827] [info] Core [0] : Systolic Array Utilization(%) 8.57 (7.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13670000
[2025-04-07 14:09:16.838] [info] DDR4-CH_0: BW utilization 22% (2166 reads, 99 writes)
[2025-04-07 14:09:16.850] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:09:16.850] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.850] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.850] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13680000
[2025-04-07 14:09:16.872] [info] Core [0] : MatMul active cycle 5831 Vector active cycle 0 
[2025-04-07 14:09:16.873] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.873] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.873] [info] Core [0] : Systolic Array Utilization(%) 67.97 (58.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13690000
[2025-04-07 14:09:16.895] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:16.895] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.895] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.895] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13700000
[2025-04-07 14:09:16.895] [info] DDR4-CH_0: BW utilization 22% (1965 reads, 293 writes)
[2025-04-07 14:09:16.920] [info] Core [0] : MatMul active cycle 5650 Vector active cycle 0 
[2025-04-07 14:09:16.920] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.920] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.920] [info] Core [0] : Systolic Array Utilization(%) 65.80 (56.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13710000
[2025-04-07 14:09:16.943] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:09:16.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.943] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.943] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13720000
[2025-04-07 14:09:16.954] [info] DDR4-CH_0: BW utilization 23% (2385 reads, 0 writes)
[2025-04-07 14:09:16.968] [info] Core [0] : MatMul active cycle 866 Vector active cycle 0 
[2025-04-07 14:09:16.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.968] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.968] [info] Core [0] : Systolic Array Utilization(%) 10.74 (8.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13730000
[2025-04-07 14:09:16.992] [info] Core [0] : MatMul active cycle 6972 Vector active cycle 0 
[2025-04-07 14:09:16.992] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:16.992] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:16.992] [info] Core [0] : Systolic Array Utilization(%) 82.00 (69.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13740000
[2025-04-07 14:09:17.016] [info] Core [0] : MatMul active cycle 8022 Vector active cycle 0 
[2025-04-07 14:09:17.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.017] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.017] [info] Core [0] : Systolic Array Utilization(%) 94.54 (80.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13750000
[2025-04-07 14:09:17.017] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:17.040] [info] Core [0] : MatMul active cycle 1189 Vector active cycle 0 
[2025-04-07 14:09:17.040] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.040] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.040] [info] Core [0] : Systolic Array Utilization(%) 13.55 (11.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13760000
[2025-04-07 14:09:17.062] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:09:17.062] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.062] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.062] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13770000
[2025-04-07 14:09:17.072] [info] DDR4-CH_0: BW utilization 23% (2367 reads, 0 writes)
[2025-04-07 14:09:17.083] [info] Core [0] : MatMul active cycle 2045 Vector active cycle 0 
[2025-04-07 14:09:17.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.084] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.084] [info] Core [0] : Systolic Array Utilization(%) 27.71 (20.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13780000
[2025-04-07 14:09:17.105] [info] Core [0] : MatMul active cycle 6419 Vector active cycle 0 
[2025-04-07 14:09:17.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.106] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.106] [info] Core [0] : Systolic Array Utilization(%) 75.25 (64.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13790000
[2025-04-07 14:09:17.126] [info] Core [0] : MatMul active cycle 7742 Vector active cycle 0 
[2025-04-07 14:09:17.126] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.126] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.126] [info] Core [0] : Systolic Array Utilization(%) 91.69 (77.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13800000
[2025-04-07 14:09:17.126] [info] DDR4-CH_0: BW utilization 22% (1975 reads, 295 writes)
[2025-04-07 14:09:17.147] [info] Core [0] : MatMul active cycle 833 Vector active cycle 0 
[2025-04-07 14:09:17.147] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.147] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.147] [info] Core [0] : Systolic Array Utilization(%) 9.74 (8.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13810000
[2025-04-07 14:09:17.169] [info] Core [0] : MatMul active cycle 4425 Vector active cycle 0 
[2025-04-07 14:09:17.169] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.169] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.169] [info] Core [0] : Systolic Array Utilization(%) 51.97 (44.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13820000
[2025-04-07 14:09:17.180] [info] DDR4-CH_0: BW utilization 22% (2162 reads, 97 writes)
[2025-04-07 14:09:17.191] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:09:17.191] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.191] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.191] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13830000
[2025-04-07 14:09:17.212] [info] Core [0] : MatMul active cycle 2203 Vector active cycle 0 
[2025-04-07 14:09:17.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.212] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.212] [info] Core [0] : Systolic Array Utilization(%) 26.67 (22.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13840000
[2025-04-07 14:09:17.234] [info] Core [0] : MatMul active cycle 7889 Vector active cycle 0 
[2025-04-07 14:09:17.234] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.234] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.234] [info] Core [0] : Systolic Array Utilization(%) 92.04 (78.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13850000
[2025-04-07 14:09:17.234] [info] DDR4-CH_0: BW utilization 23% (2384 reads, 0 writes)
[2025-04-07 14:09:17.255] [info] Core [0] : MatMul active cycle 6945 Vector active cycle 0 
[2025-04-07 14:09:17.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.255] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.255] [info] Core [0] : Systolic Array Utilization(%) 82.54 (69.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13860000
[2025-04-07 14:09:17.277] [info] Core [0] : MatMul active cycle 3003 Vector active cycle 0 
[2025-04-07 14:09:17.277] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.277] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.277] [info] Core [0] : Systolic Array Utilization(%) 34.95 (30.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13870000
[2025-04-07 14:09:17.288] [info] DDR4-CH_0: BW utilization 22% (2269 reads, 0 writes)
[2025-04-07 14:09:17.306] [info] Core [0] : MatMul active cycle 7119 Vector active cycle 0 
[2025-04-07 14:09:17.306] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:17.306] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.306] [info] Core [0] : Systolic Array Utilization(%) 88.19 (71.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13880000
[2025-04-07 14:09:17.334] [info] Core [0] : MatMul active cycle 1344 Vector active cycle 0 
[2025-04-07 14:09:17.334] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:17.334] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.334] [info] Core [0] : Systolic Array Utilization(%) 18.26 (13.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13890000
[2025-04-07 14:09:17.351] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:17.351] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:17.351] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 8726 
[2025-04-07 14:09:17.351] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13900000
[2025-04-07 14:09:17.351] [info] DDR4-CH_0: BW utilization 17% (1454 reads, 307 writes)
[2025-04-07 14:09:17.352] [info] Layer Conv_32 finish at 13900413
[2025-04-07 14:09:17.352] [info] Total compute time 897872
[2025-04-07 14:09:17.352] [info] executable layer count 2
[2025-04-07 14:09:17.352] [info] Start layer Conv_35
[2025-04-07 14:09:17.376] [info] Core [0] : MatMul active cycle 6860 Vector active cycle 0 
[2025-04-07 14:09:17.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.376] [info] Core [0] : Memory unit idle cycle 9673 Systolic bubble cycle 0 Core idle cycle 414 
[2025-04-07 14:09:17.376] [info] Core [0] : Systolic Array Utilization(%) 68.92 (68.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13910000
[2025-04-07 14:09:17.401] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.401] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.401] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13920000
[2025-04-07 14:09:17.411] [info] DDR4-CH_0: BW utilization 22% (2127 reads, 97 writes)
[2025-04-07 14:09:17.419] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.419] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13930000
[2025-04-07 14:09:17.439] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.439] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.439] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.439] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13940000
[2025-04-07 14:09:17.457] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.457] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.457] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.457] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13950000
[2025-04-07 14:09:17.457] [info] DDR4-CH_0: BW utilization 19% (1739 reads, 208 writes)
[2025-04-07 14:09:17.479] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.479] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.479] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.479] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13960000
[2025-04-07 14:09:17.499] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.499] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.499] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.499] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13970000
[2025-04-07 14:09:17.507] [info] DDR4-CH_0: BW utilization 22% (2207 reads, 86 writes)
[2025-04-07 14:09:17.515] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.515] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.515] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13980000
[2025-04-07 14:09:17.537] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:17.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.537] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.537] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13990000
[2025-04-07 14:09:17.562] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.562] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.562] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14000000
[2025-04-07 14:09:17.562] [info] DDR4-CH_0: BW utilization 20% (1765 reads, 282 writes)
[2025-04-07 14:09:17.585] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.585] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.585] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.585] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14010000
[2025-04-07 14:09:17.604] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.604] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.604] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.604] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14020000
[2025-04-07 14:09:17.613] [info] DDR4-CH_0: BW utilization 20% (2050 reads, 12 writes)
[2025-04-07 14:09:17.623] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.623] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.623] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14030000
[2025-04-07 14:09:17.644] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.645] [info] Core [0] : Memory unit idle cycle 9763 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.645] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14040000
[2025-04-07 14:09:17.666] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.666] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.666] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14050000
[2025-04-07 14:09:17.666] [info] DDR4-CH_0: BW utilization 22% (1967 reads, 282 writes)
[2025-04-07 14:09:17.686] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.686] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.686] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.686] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14060000
[2025-04-07 14:09:17.704] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.704] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.704] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14070000
[2025-04-07 14:09:17.713] [info] DDR4-CH_0: BW utilization 19% (1868 reads, 122 writes)
[2025-04-07 14:09:17.724] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.724] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.724] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14080000
[2025-04-07 14:09:17.746] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.746] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.746] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.746] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14090000
[2025-04-07 14:09:17.765] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.765] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.765] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.765] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14100000
[2025-04-07 14:09:17.765] [info] DDR4-CH_0: BW utilization 22% (2037 reads, 184 writes)
[2025-04-07 14:09:17.783] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:17.783] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:17.783] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.783] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14110000
[2025-04-07 14:09:17.800] [info] Core [0] : MatMul active cycle 4851 Vector active cycle 0 
[2025-04-07 14:09:17.800] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:17.800] [info] Core [0] : Memory unit idle cycle 9926 Systolic bubble cycle 0 Core idle cycle 4298 
[2025-04-07 14:09:17.800] [info] Core [0] : Systolic Array Utilization(%) 48.02 (48.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14120000
[2025-04-07 14:09:17.807] [info] DDR4-CH_0: BW utilization 16% (1364 reads, 294 writes)
[2025-04-07 14:09:17.815] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:17.815] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:17.815] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 10000 
[2025-04-07 14:09:17.815] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14130000
[2025-04-07 14:09:17.828] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:17.828] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:17.828] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 10000 
[2025-04-07 14:09:17.828] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14140000
[2025-04-07 14:09:17.841] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:17.842] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:17.842] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 10000 
[2025-04-07 14:09:17.842] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14150000
[2025-04-07 14:09:17.842] [info] DDR4-CH_0: BW utilization 7% (716 reads, 24 writes)
[2025-04-07 14:09:17.850] [info] Layer Conv_35 finish at 14157300
[2025-04-07 14:09:17.850] [info] Total compute time 256887
[2025-04-07 14:09:17.850] [info] executable layer count 1
[2025-04-07 14:09:17.850] [info] Start layer Conv_38
[2025-04-07 14:09:17.856] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:17.856] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.856] [info] Core [0] : Memory unit idle cycle 9483 Systolic bubble cycle 0 Core idle cycle 7301 
[2025-04-07 14:09:17.856] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14160000
[2025-04-07 14:09:17.879] [info] Core [0] : MatMul active cycle 3765 Vector active cycle 0 
[2025-04-07 14:09:17.879] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.879] [info] Core [0] : Memory unit idle cycle 9970 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.879] [info] Core [0] : Systolic Array Utilization(%) 39.34 (37.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14170000
[2025-04-07 14:09:17.890] [info] DDR4-CH_0: BW utilization 16% (1599 reads, 62 writes)
[2025-04-07 14:09:17.903] [info] Core [0] : MatMul active cycle 3765 Vector active cycle 0 
[2025-04-07 14:09:17.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.903] [info] Core [0] : Memory unit idle cycle 9764 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.903] [info] Core [0] : Systolic Array Utilization(%) 39.34 (37.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14180000
[2025-04-07 14:09:17.925] [info] Core [0] : MatMul active cycle 4070 Vector active cycle 0 
[2025-04-07 14:09:17.925] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.925] [info] Core [0] : Memory unit idle cycle 9567 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.925] [info] Core [0] : Systolic Array Utilization(%) 44.38 (40.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14190000
[2025-04-07 14:09:17.948] [info] Core [0] : MatMul active cycle 3765 Vector active cycle 0 
[2025-04-07 14:09:17.948] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.948] [info] Core [0] : Memory unit idle cycle 9764 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.948] [info] Core [0] : Systolic Array Utilization(%) 39.34 (37.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14200000
[2025-04-07 14:09:17.948] [info] DDR4-CH_0: BW utilization 22% (1858 reads, 368 writes)
[2025-04-07 14:09:17.969] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:17.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.969] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.969] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14210000
[2025-04-07 14:09:17.991] [info] Core [0] : MatMul active cycle 4070 Vector active cycle 0 
[2025-04-07 14:09:17.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:17.991] [info] Core [0] : Memory unit idle cycle 9567 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:17.991] [info] Core [0] : Systolic Array Utilization(%) 44.38 (40.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14220000
[2025-04-07 14:09:18.001] [info] DDR4-CH_0: BW utilization 23% (2024 reads, 346 writes)
[2025-04-07 14:09:18.012] [info] Core [0] : MatMul active cycle 3765 Vector active cycle 0 
[2025-04-07 14:09:18.012] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:18.012] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.012] [info] Core [0] : Systolic Array Utilization(%) 39.34 (37.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14230000
[2025-04-07 14:09:18.036] [info] Core [0] : MatMul active cycle 305 Vector active cycle 0 
[2025-04-07 14:09:18.036] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:18.036] [info] Core [0] : Memory unit idle cycle 9877 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.036] [info] Core [0] : Systolic Array Utilization(%) 5.04 (3.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14240000
[2025-04-07 14:09:18.058] [info] Core [0] : MatMul active cycle 0 Vector active cycle 0 
[2025-04-07 14:09:18.058] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:18.058] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 7948 
[2025-04-07 14:09:18.058] [info] Core [0] : Systolic Array Utilization(%) 0.00 (0.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14250000
[2025-04-07 14:09:18.058] [info] DDR4-CH_0: BW utilization 22% (1455 reads, 768 writes)
[2025-04-07 14:09:18.065] [info] Layer Conv_38 finish at 14255110
[2025-04-07 14:09:18.065] [info] Total compute time 97810
[2025-04-07 14:09:18.065] [info] executable layer count 1
[2025-04-07 14:09:18.065] [info] Start layer Conv_37
[2025-04-07 14:09:18.076] [info] Core [0] : MatMul active cycle 2107 Vector active cycle 0 
[2025-04-07 14:09:18.076] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.076] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 5111 
[2025-04-07 14:09:18.076] [info] Core [0] : Systolic Array Utilization(%) 21.27 (21.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14260000
[2025-04-07 14:09:18.100] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.100] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.100] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.100] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14270000
[2025-04-07 14:09:18.110] [info] DDR4-CH_0: BW utilization 17% (1732 reads, 58 writes)
[2025-04-07 14:09:18.121] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.121] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.121] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14280000
[2025-04-07 14:09:18.146] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.146] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.146] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.146] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14290000
[2025-04-07 14:09:18.166] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.166] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.166] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.166] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14300000
[2025-04-07 14:09:18.166] [info] DDR4-CH_0: BW utilization 22% (2222 reads, 40 writes)
[2025-04-07 14:09:18.185] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.185] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.185] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.185] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14310000
[2025-04-07 14:09:18.203] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.203] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.203] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14320000
[2025-04-07 14:09:18.214] [info] DDR4-CH_0: BW utilization 17% (1719 reads, 0 writes)
[2025-04-07 14:09:18.223] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.223] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.223] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14330000
[2025-04-07 14:09:18.241] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.242] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.242] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.242] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14340000
[2025-04-07 14:09:18.260] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.260] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.260] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14350000
[2025-04-07 14:09:18.260] [info] DDR4-CH_0: BW utilization 19% (1930 reads, 0 writes)
[2025-04-07 14:09:18.278] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.278] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.278] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.278] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14360000
[2025-04-07 14:09:18.294] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:18.294] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.294] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.294] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14370000
[2025-04-07 14:09:18.305] [info] DDR4-CH_0: BW utilization 17% (1559 reads, 184 writes)
[2025-04-07 14:09:18.316] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.316] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.316] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.316] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14380000
[2025-04-07 14:09:18.338] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.338] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.338] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.338] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14390000
[2025-04-07 14:09:18.358] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.358] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14400000
[2025-04-07 14:09:18.358] [info] DDR4-CH_0: BW utilization 21% (1965 reads, 208 writes)
[2025-04-07 14:09:18.377] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.377] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.377] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14410000
[2025-04-07 14:09:18.399] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.400] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.400] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.400] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14420000
[2025-04-07 14:09:18.408] [info] DDR4-CH_0: BW utilization 19% (1935 reads, 0 writes)
[2025-04-07 14:09:18.420] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.420] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.420] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.420] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14430000
[2025-04-07 14:09:18.437] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.437] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.437] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.437] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14440000
[2025-04-07 14:09:18.455] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.455] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.455] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.455] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14450000
[2025-04-07 14:09:18.455] [info] DDR4-CH_0: BW utilization 18% (1842 reads, 0 writes)
[2025-04-07 14:09:18.474] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.474] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.474] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14460000
[2025-04-07 14:09:18.493] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.493] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.493] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.493] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14470000
[2025-04-07 14:09:18.499] [info] DDR4-CH_0: BW utilization 17% (1784 reads, 0 writes)
[2025-04-07 14:09:18.507] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.507] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.507] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.507] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14480000
[2025-04-07 14:09:18.529] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.529] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.529] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.529] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14490000
[2025-04-07 14:09:18.550] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:18.550] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.550] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.550] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14500000
[2025-04-07 14:09:18.550] [info] DDR4-CH_0: BW utilization 20% (1689 reads, 380 writes)
[2025-04-07 14:09:18.571] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.571] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.571] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.571] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14510000
[2025-04-07 14:09:18.589] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.589] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.589] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14520000
[2025-04-07 14:09:18.600] [info] DDR4-CH_0: BW utilization 20% (2068 reads, 12 writes)
[2025-04-07 14:09:18.609] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.609] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14530000
[2025-04-07 14:09:18.626] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.626] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.626] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.626] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14540000
[2025-04-07 14:09:18.645] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.645] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.645] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14550000
[2025-04-07 14:09:18.645] [info] DDR4-CH_0: BW utilization 19% (1933 reads, 0 writes)
[2025-04-07 14:09:18.662] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.662] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.662] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.662] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14560000
[2025-04-07 14:09:18.680] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.680] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14570000
[2025-04-07 14:09:18.688] [info] DDR4-CH_0: BW utilization 18% (1810 reads, 0 writes)
[2025-04-07 14:09:18.696] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.696] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.696] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.696] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14580000
[2025-04-07 14:09:18.709] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.710] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.710] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.710] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14590000
[2025-04-07 14:09:18.733] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.733] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14600000
[2025-04-07 14:09:18.733] [info] DDR4-CH_0: BW utilization 18% (1667 reads, 184 writes)
[2025-04-07 14:09:18.755] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.755] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.755] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.755] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14610000
[2025-04-07 14:09:18.778] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:18.778] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.778] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.778] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14620000
[2025-04-07 14:09:18.787] [info] DDR4-CH_0: BW utilization 21% (1971 reads, 208 writes)
[2025-04-07 14:09:18.797] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.797] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.797] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14630000
[2025-04-07 14:09:18.815] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.815] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.815] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.815] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14640000
[2025-04-07 14:09:18.831] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.831] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.831] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.831] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14650000
[2025-04-07 14:09:18.831] [info] DDR4-CH_0: BW utilization 18% (1816 reads, 0 writes)
[2025-04-07 14:09:18.851] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.851] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.851] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.851] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14660000
[2025-04-07 14:09:18.871] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.871] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.871] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.871] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14670000
[2025-04-07 14:09:18.880] [info] DDR4-CH_0: BW utilization 19% (1922 reads, 0 writes)
[2025-04-07 14:09:18.889] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.889] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.889] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.889] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14680000
[2025-04-07 14:09:18.908] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.908] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.908] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14690000
[2025-04-07 14:09:18.924] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.924] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.924] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14700000
[2025-04-07 14:09:18.924] [info] DDR4-CH_0: BW utilization 17% (1788 reads, 0 writes)
[2025-04-07 14:09:18.935] [info] Core [0] : MatMul active cycle 9506 Vector active cycle 0 
[2025-04-07 14:09:18.935] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:18.935] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.935] [info] Core [0] : Systolic Array Utilization(%) 94.71 (95.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14710000
[2025-04-07 14:09:18.943] [info] Layer Conv_37 finish at 14713714
[2025-04-07 14:09:18.943] [info] Total compute time 458604
[2025-04-07 14:09:18.943] [info] executable layer count 1
[2025-04-07 14:09:18.943] [info] Start layer Conv_41
[2025-04-07 14:09:18.960] [info] Core [0] : MatMul active cycle 3871 Vector active cycle 0 
[2025-04-07 14:09:18.960] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.960] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 3593 
[2025-04-07 14:09:18.960] [info] Core [0] : Systolic Array Utilization(%) 39.22 (38.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14720000
[2025-04-07 14:09:18.974] [info] DDR4-CH_0: BW utilization 14% (1068 reads, 378 writes)
[2025-04-07 14:09:18.985] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:18.985] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:18.985] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:18.985] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14730000
[2025-04-07 14:09:19.008] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.008] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.008] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.008] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14740000
[2025-04-07 14:09:19.028] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.028] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.028] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.028] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14750000
[2025-04-07 14:09:19.028] [info] DDR4-CH_0: BW utilization 22% (2200 reads, 14 writes)
[2025-04-07 14:09:19.045] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:19.045] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.045] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.045] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14760000
[2025-04-07 14:09:19.062] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.062] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.062] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.062] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14770000
[2025-04-07 14:09:19.073] [info] DDR4-CH_0: BW utilization 17% (1771 reads, 0 writes)
[2025-04-07 14:09:19.081] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.082] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.082] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.082] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14780000
[2025-04-07 14:09:19.099] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.099] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.099] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.099] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14790000
[2025-04-07 14:09:19.123] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.123] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.123] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.123] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14800000
[2025-04-07 14:09:19.123] [info] DDR4-CH_0: BW utilization 19% (1936 reads, 0 writes)
[2025-04-07 14:09:19.140] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.140] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14810000
[2025-04-07 14:09:19.156] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.156] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.156] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.156] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14820000
[2025-04-07 14:09:19.163] [info] DDR4-CH_0: BW utilization 16% (1654 reads, 0 writes)
[2025-04-07 14:09:19.173] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.173] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.173] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14830000
[2025-04-07 14:09:19.193] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.193] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.193] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14840000
[2025-04-07 14:09:19.215] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.215] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.215] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14850000
[2025-04-07 14:09:19.215] [info] DDR4-CH_0: BW utilization 23% (1977 reads, 380 writes)
[2025-04-07 14:09:19.233] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.233] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.233] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.233] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14860000
[2025-04-07 14:09:19.250] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.250] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.250] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.250] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14870000
[2025-04-07 14:09:19.259] [info] DDR4-CH_0: BW utilization 18% (1830 reads, 12 writes)
[2025-04-07 14:09:19.268] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:19.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.268] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14880000
[2025-04-07 14:09:19.285] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.285] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.285] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.285] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14890000
[2025-04-07 14:09:19.301] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.301] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.301] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.301] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14900000
[2025-04-07 14:09:19.302] [info] DDR4-CH_0: BW utilization 18% (1815 reads, 0 writes)
[2025-04-07 14:09:19.321] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.322] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.322] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.322] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14910000
[2025-04-07 14:09:19.341] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.341] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.341] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.341] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14920000
[2025-04-07 14:09:19.350] [info] DDR4-CH_0: BW utilization 19% (1921 reads, 0 writes)
[2025-04-07 14:09:19.358] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.358] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14930000
[2025-04-07 14:09:19.377] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.377] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.377] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14940000
[2025-04-07 14:09:19.397] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.397] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.397] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.397] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14950000
[2025-04-07 14:09:19.397] [info] DDR4-CH_0: BW utilization 18% (1564 reads, 282 writes)
[2025-04-07 14:09:19.419] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.419] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14960000
[2025-04-07 14:09:19.440] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.440] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.440] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.440] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14970000
[2025-04-07 14:09:19.451] [info] DDR4-CH_0: BW utilization 22% (2181 reads, 110 writes)
[2025-04-07 14:09:19.458] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.458] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.458] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.458] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14980000
[2025-04-07 14:09:19.477] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.477] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.477] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.477] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14990000
[2025-04-07 14:09:19.500] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:19.500] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.500] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.500] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15000000
[2025-04-07 14:09:19.500] [info] DDR4-CH_0: BW utilization 18% (1825 reads, 0 writes)
[2025-04-07 14:09:19.519] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.519] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.519] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.519] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15010000
[2025-04-07 14:09:19.538] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.538] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.538] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.538] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15020000
[2025-04-07 14:09:19.548] [info] DDR4-CH_0: BW utilization 17% (1706 reads, 0 writes)
[2025-04-07 14:09:19.557] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.557] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.557] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.557] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15030000
[2025-04-07 14:09:19.575] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.576] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.576] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.576] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15040000
[2025-04-07 14:09:19.592] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.592] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.592] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15050000
[2025-04-07 14:09:19.592] [info] DDR4-CH_0: BW utilization 17% (1760 reads, 0 writes)
[2025-04-07 14:09:19.613] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.613] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.613] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.613] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15060000
[2025-04-07 14:09:19.636] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.636] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.636] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.636] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15070000
[2025-04-07 14:09:19.646] [info] DDR4-CH_0: BW utilization 22% (1872 reads, 380 writes)
[2025-04-07 14:09:19.657] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.657] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.657] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.657] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15080000
[2025-04-07 14:09:19.674] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.674] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.674] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.674] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15090000
[2025-04-07 14:09:19.690] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.690] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.690] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.690] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15100000
[2025-04-07 14:09:19.690] [info] DDR4-CH_0: BW utilization 19% (1932 reads, 12 writes)
[2025-04-07 14:09:19.708] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.708] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.708] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.708] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15110000
[2025-04-07 14:09:19.725] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:19.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.725] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.725] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15120000
[2025-04-07 14:09:19.734] [info] DDR4-CH_0: BW utilization 18% (1856 reads, 0 writes)
[2025-04-07 14:09:19.744] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.744] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.744] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.744] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15130000
[2025-04-07 14:09:19.762] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.762] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.762] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.762] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15140000
[2025-04-07 14:09:19.779] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.779] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.779] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.779] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15150000
[2025-04-07 14:09:19.779] [info] DDR4-CH_0: BW utilization 18% (1891 reads, 0 writes)
[2025-04-07 14:09:19.791] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.791] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.791] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15160000
[2025-04-07 14:09:19.804] [info] Core [0] : MatMul active cycle 7693 Vector active cycle 0 
[2025-04-07 14:09:19.804] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:19.804] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 1671 
[2025-04-07 14:09:19.804] [info] Core [0] : Systolic Array Utilization(%) 76.76 (76.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15170000
[2025-04-07 14:09:19.807] [info] Layer Conv_41 finish at 15171851
[2025-04-07 14:09:19.807] [info] Total compute time 458137
[2025-04-07 14:09:19.807] [info] executable layer count 1
[2025-04-07 14:09:19.807] [info] Start layer Conv_43
[2025-04-07 14:09:19.814] [info] DDR4-CH_0: BW utilization 11% (814 reads, 377 writes)
[2025-04-07 14:09:19.824] [info] Core [0] : MatMul active cycle 5586 Vector active cycle 0 
[2025-04-07 14:09:19.824] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.824] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 1852 
[2025-04-07 14:09:19.824] [info] Core [0] : Systolic Array Utilization(%) 56.10 (55.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15180000
[2025-04-07 14:09:19.846] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.846] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.846] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.846] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15190000
[2025-04-07 14:09:19.867] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.867] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15200000
[2025-04-07 14:09:19.867] [info] DDR4-CH_0: BW utilization 22% (2248 reads, 0 writes)
[2025-04-07 14:09:19.887] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.887] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.887] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15210000
[2025-04-07 14:09:19.908] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.908] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.908] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15220000
[2025-04-07 14:09:19.919] [info] DDR4-CH_0: BW utilization 20% (2063 reads, 15 writes)
[2025-04-07 14:09:19.926] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.926] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.926] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.926] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15230000
[2025-04-07 14:09:19.944] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.944] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.944] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.944] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15240000
[2025-04-07 14:09:19.964] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.964] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.964] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15250000
[2025-04-07 14:09:19.964] [info] DDR4-CH_0: BW utilization 18% (1816 reads, 0 writes)
[2025-04-07 14:09:19.981] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.981] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.981] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.981] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15260000
[2025-04-07 14:09:19.999] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:19.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:19.999] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:19.999] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15270000
[2025-04-07 14:09:20.007] [info] DDR4-CH_0: BW utilization 17% (1704 reads, 0 writes)
[2025-04-07 14:09:20.014] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:20.014] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.014] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.014] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15280000
[2025-04-07 14:09:20.036] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.037] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.037] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15290000
[2025-04-07 14:09:20.058] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.058] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.058] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.058] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15300000
[2025-04-07 14:09:20.058] [info] DDR4-CH_0: BW utilization 20% (1685 reads, 380 writes)
[2025-04-07 14:09:20.080] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.080] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.080] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.080] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15310000
[2025-04-07 14:09:20.101] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.101] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.101] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15320000
[2025-04-07 14:09:20.109] [info] DDR4-CH_0: BW utilization 20% (2077 reads, 12 writes)
[2025-04-07 14:09:20.118] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.118] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.118] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.118] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15330000
[2025-04-07 14:09:20.136] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.136] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.136] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.136] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15340000
[2025-04-07 14:09:20.154] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.154] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.154] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15350000
[2025-04-07 14:09:20.154] [info] DDR4-CH_0: BW utilization 18% (1827 reads, 0 writes)
[2025-04-07 14:09:20.173] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.173] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.173] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15360000
[2025-04-07 14:09:20.190] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.190] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.190] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.190] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15370000
[2025-04-07 14:09:20.198] [info] DDR4-CH_0: BW utilization 18% (1861 reads, 0 writes)
[2025-04-07 14:09:20.208] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.208] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.208] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.208] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15380000
[2025-04-07 14:09:20.224] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.224] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.224] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.224] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15390000
[2025-04-07 14:09:20.240] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.240] [info] Core [0] : Memory unit idle cycle 9770 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.240] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15400000
[2025-04-07 14:09:20.240] [info] DDR4-CH_0: BW utilization 17% (1701 reads, 0 writes)
[2025-04-07 14:09:20.260] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:20.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.260] [info] Core [0] : Memory unit idle cycle 9606 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.261] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15410000
[2025-04-07 14:09:20.283] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.283] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.283] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.283] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15420000
[2025-04-07 14:09:20.295] [info] DDR4-CH_0: BW utilization 23% (1950 reads, 380 writes)
[2025-04-07 14:09:20.303] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.303] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.303] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.303] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15430000
[2025-04-07 14:09:20.322] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.322] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.322] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.322] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15440000
[2025-04-07 14:09:20.340] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.340] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.340] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.340] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15450000
[2025-04-07 14:09:20.340] [info] DDR4-CH_0: BW utilization 19% (1900 reads, 12 writes)
[2025-04-07 14:09:20.357] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.357] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15460000
[2025-04-07 14:09:20.373] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.373] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.373] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.373] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15470000
[2025-04-07 14:09:20.383] [info] DDR4-CH_0: BW utilization 19% (1904 reads, 0 writes)
[2025-04-07 14:09:20.391] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.391] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.391] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15480000
[2025-04-07 14:09:20.410] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.410] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.410] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.410] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15490000
[2025-04-07 14:09:20.428] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.428] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15500000
[2025-04-07 14:09:20.428] [info] DDR4-CH_0: BW utilization 18% (1815 reads, 0 writes)
[2025-04-07 14:09:20.442] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.443] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.443] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.443] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15510000
[2025-04-07 14:09:20.466] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.466] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.466] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15520000
[2025-04-07 14:09:20.476] [info] DDR4-CH_0: BW utilization 18% (1473 reads, 380 writes)
[2025-04-07 14:09:20.487] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:09:20.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.487] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.487] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15530000
[2025-04-07 14:09:20.508] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.508] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.508] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15540000
[2025-04-07 14:09:20.527] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.527] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.527] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.527] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15550000
[2025-04-07 14:09:20.527] [info] DDR4-CH_0: BW utilization 21% (2182 reads, 12 writes)
[2025-04-07 14:09:20.545] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.546] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.546] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15560000
[2025-04-07 14:09:20.564] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.564] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.564] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.564] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15570000
[2025-04-07 14:09:20.573] [info] DDR4-CH_0: BW utilization 18% (1822 reads, 0 writes)
[2025-04-07 14:09:20.584] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.584] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.584] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15580000
[2025-04-07 14:09:20.601] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.601] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.601] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.601] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15590000
[2025-04-07 14:09:20.619] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.619] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.619] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15600000
[2025-04-07 14:09:20.619] [info] DDR4-CH_0: BW utilization 19% (1943 reads, 0 writes)
[2025-04-07 14:09:20.635] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.635] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.635] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15610000
[2025-04-07 14:09:20.648] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:09:20.648] [info] Core [0] : issued tile 1 
[2025-04-07 14:09:20.648] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.648] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15620000
[2025-04-07 14:09:20.654] [info] DDR4-CH_0: BW utilization 11% (1144 reads, 0 writes)
[2025-04-07 14:09:20.663] [info] Core [0] : MatMul active cycle 6027 Vector active cycle 0 
[2025-04-07 14:09:20.663] [info] Core [0] : issued tile 0 
[2025-04-07 14:09:20.663] [info] Core [0] : Memory unit idle cycle 9902 Systolic bubble cycle 0 Core idle cycle 3358 
[2025-04-07 14:09:20.663] [info] Core [0] : Systolic Array Utilization(%) 59.88 (60.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15630000
[2025-04-07 14:09:20.663] [info] Layer Conv_43 finish at 15630282
[2025-04-07 14:09:20.663] [info] Total compute time 458431
[2025-04-07 14:09:20.663] [info] executable layer count 1
[2025-04-07 14:09:20.663] [info] Start layer GlobalAveragePool_46
[2025-04-07 14:09:20.663] [info] Layer GlobalAveragePool_46 finish at 15630283
[2025-04-07 14:09:20.663] [info] Total compute time 1
[2025-04-07 14:09:20.663] [info] executable layer count 1
[2025-04-07 14:09:20.663] [info] Start layer Flatten_47
[2025-04-07 14:09:20.663] [info] Layer Flatten_47 finish at 15630284
[2025-04-07 14:09:20.663] [info] Total compute time 1
[2025-04-07 14:09:20.663] [info] executable layer count 1
[2025-04-07 14:09:20.663] [info] Start layer Gemm_48
[2025-04-07 14:09:20.685] [info] Core [0] : MatMul active cycle 123 Vector active cycle 0 
[2025-04-07 14:09:20.685] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.685] [info] Core [0] : Memory unit idle cycle 9452 Systolic bubble cycle 0 Core idle cycle 285 
[2025-04-07 14:09:20.685] [info] Core [0] : Systolic Array Utilization(%) 10.47 (1.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15640000
[2025-04-07 14:09:20.707] [info] Core [0] : MatMul active cycle 108 Vector active cycle 0 
[2025-04-07 14:09:20.708] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.708] [info] Core [0] : Memory unit idle cycle 9983 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.708] [info] Core [0] : Systolic Array Utilization(%) 9.01 (1.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15650000
[2025-04-07 14:09:20.708] [info] DDR4-CH_0: BW utilization 20% (1676 reads, 376 writes)
[2025-04-07 14:09:20.730] [info] Core [0] : MatMul active cycle 109 Vector active cycle 0 
[2025-04-07 14:09:20.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.730] [info] Core [0] : Memory unit idle cycle 9448 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.730] [info] Core [0] : Systolic Array Utilization(%) 9.67 (1.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15660000
[2025-04-07 14:09:20.754] [info] Core [0] : MatMul active cycle 84 Vector active cycle 0 
[2025-04-07 14:09:20.754] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.754] [info] Core [0] : Memory unit idle cycle 9983 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.754] [info] Core [0] : Systolic Array Utilization(%) 6.87 (0.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15670000
[2025-04-07 14:09:20.766] [info] DDR4-CH_0: BW utilization 23% (2361 reads, 0 writes)
[2025-04-07 14:09:20.788] [info] Core [0] : MatMul active cycle 88 Vector active cycle 0 
[2025-04-07 14:09:20.788] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.788] [info] Core [0] : Memory unit idle cycle 9630 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.788] [info] Core [0] : Systolic Array Utilization(%) 7.84 (0.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15680000
[2025-04-07 14:09:20.822] [info] Core [0] : MatMul active cycle 168 Vector active cycle 0 
[2025-04-07 14:09:20.822] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.822] [info] Core [0] : Memory unit idle cycle 9801 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.822] [info] Core [0] : Systolic Array Utilization(%) 14.04 (1.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15690000
[2025-04-07 14:09:20.849] [info] Core [0] : MatMul active cycle 63 Vector active cycle 0 
[2025-04-07 14:09:20.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.849] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.849] [info] Core [0] : Systolic Array Utilization(%) 5.34 (0.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15700000
[2025-04-07 14:09:20.849] [info] DDR4-CH_0: BW utilization 22% (2216 reads, 0 writes)
[2025-04-07 14:09:20.873] [info] Core [0] : MatMul active cycle 172 Vector active cycle 0 
[2025-04-07 14:09:20.873] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.873] [info] Core [0] : Memory unit idle cycle 9448 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.873] [info] Core [0] : Systolic Array Utilization(%) 14.56 (1.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15710000
[2025-04-07 14:09:20.896] [info] Core [0] : MatMul active cycle 21 Vector active cycle 0 
[2025-04-07 14:09:20.897] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.897] [info] Core [0] : Memory unit idle cycle 9983 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.897] [info] Core [0] : Systolic Array Utilization(%) 1.78 (0.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15720000
[2025-04-07 14:09:20.911] [info] DDR4-CH_0: BW utilization 23% (2337 reads, 0 writes)
[2025-04-07 14:09:20.923] [info] Core [0] : MatMul active cycle 88 Vector active cycle 0 
[2025-04-07 14:09:20.923] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.923] [info] Core [0] : Memory unit idle cycle 9632 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.923] [info] Core [0] : Systolic Array Utilization(%) 7.44 (0.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15730000
[2025-04-07 14:09:20.947] [info] Core [0] : MatMul active cycle 168 Vector active cycle 0 
[2025-04-07 14:09:20.947] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.947] [info] Core [0] : Memory unit idle cycle 9801 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.947] [info] Core [0] : Systolic Array Utilization(%) 14.14 (1.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15740000
[2025-04-07 14:09:20.970] [info] Core [0] : MatMul active cycle 65 Vector active cycle 0 
[2025-04-07 14:09:20.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.970] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:20.970] [info] Core [0] : Systolic Array Utilization(%) 5.66 (0.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15750000
[2025-04-07 14:09:20.970] [info] DDR4-CH_0: BW utilization 22% (2226 reads, 0 writes)
[2025-04-07 14:09:20.994] [info] Core [0] : MatMul active cycle 170 Vector active cycle 0 
[2025-04-07 14:09:20.994] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:20.994] [info] Core [0] : Memory unit idle cycle 9448 Systolic bubble cycle 23 Core idle cycle 0 
[2025-04-07 14:09:20.994] [info] Core [0] : Systolic Array Utilization(%) 14.31 (1.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15760000
[2025-04-07 14:09:21.019] [info] Core [0] : MatMul active cycle 21 Vector active cycle 0 
[2025-04-07 14:09:21.019] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:21.019] [info] Core [0] : Memory unit idle cycle 9983 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:21.019] [info] Core [0] : Systolic Array Utilization(%) 1.78 (0.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15770000
[2025-04-07 14:09:21.030] [info] DDR4-CH_0: BW utilization 22% (2207 reads, 40 writes)
[2025-04-07 14:09:21.043] [info] Core [0] : MatMul active cycle 88 Vector active cycle 0 
[2025-04-07 14:09:21.043] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:21.043] [info] Core [0] : Memory unit idle cycle 9631 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:21.043] [info] Core [0] : Systolic Array Utilization(%) 7.34 (0.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15780000
[2025-04-07 14:09:21.066] [info] Core [0] : MatMul active cycle 168 Vector active cycle 0 
[2025-04-07 14:09:21.066] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:21.066] [info] Core [0] : Memory unit idle cycle 9801 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:21.066] [info] Core [0] : Systolic Array Utilization(%) 14.04 (1.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15790000
[2025-04-07 14:09:21.090] [info] Core [0] : MatMul active cycle 83 Vector active cycle 0 
[2025-04-07 14:09:21.090] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:21.090] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:21.090] [info] Core [0] : Systolic Array Utilization(%) 7.11 (0.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15800000
[2025-04-07 14:09:21.090] [info] DDR4-CH_0: BW utilization 23% (2326 reads, 0 writes)
[2025-04-07 14:09:21.113] [info] Core [0] : MatMul active cycle 173 Vector active cycle 0 
[2025-04-07 14:09:21.113] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:21.113] [info] Core [0] : Memory unit idle cycle 9431 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:21.113] [info] Core [0] : Systolic Array Utilization(%) 14.47 (1.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15810000
[2025-04-07 14:09:21.136] [info] Core [0] : MatMul active cycle 21 Vector active cycle 0 
[2025-04-07 14:09:21.136] [info] Core [0] : issued tile 2 
[2025-04-07 14:09:21.136] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:09:21.136] [info] Core [0] : Systolic Array Utilization(%) 1.78 (0.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15820000
[2025-04-07 14:09:21.148] [info] DDR4-CH_0: BW utilization 22% (2265 reads, 0 writes)
[2025-04-07 14:09:21.149] [info] Layer Gemm_48 finish at 15825427
[2025-04-07 14:09:21.149] [info] Total compute time 195143
[2025-04-07 14:09:21.149] [info] Model[resnet18] Request: 0 us, Start: 0 us, finish:15825 us, Current Cycle:15825427
[2025-04-07 14:09:21.149] [info] No total_seq_len!
[2025-04-07 14:09:21.149] [info] Simulation Finished at 15825757 cycle 15825 us
[2025-04-07 14:09:21.149] [info] Core [0] : MatMul active cycle 7065409 Vector active cycle 0 
[2025-04-07 14:09:21.149] [info] Core [0] : Memory unit idle cycle 15472871 Systolic bubble cycle 124 Core idle cycle 149872 
[2025-04-07 14:09:21.149] [info] Core [0] : Systolic Array Utilization(%) 54.04 (44.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15825757
[2025-04-07 14:09:21.149] [info] Core [0] : Systolic Inst Issue Count : 199110
[2025-04-07 14:09:21.149] [info] Core [0] : Systolic PRELOAD Issue Count : 68950
[2025-04-07 14:09:21.149] [info] Core [1] : MatMul active cycle 7107745 Vector active cycle 0 
[2025-04-07 14:09:21.149] [info] Core [1] : Memory unit idle cycle 15471935 Systolic bubble cycle 48 Core idle cycle 76957 
[2025-04-07 14:09:21.149] [info] Core [1] : Systolic Array Utilization(%) 54.31 (44.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15825757
[2025-04-07 14:09:21.150] [info] Core [1] : Systolic Inst Issue Count : 199974
[2025-04-07 14:09:21.150] [info] Core [1] : Systolic PRELOAD Issue Count : 69814
[2025-04-07 14:09:21.150] [info] Core [2] : MatMul active cycle 7085789 Vector active cycle 0 
[2025-04-07 14:09:21.150] [info] Core [2] : Memory unit idle cycle 15471804 Systolic bubble cycle 19 Core idle cycle 60556 
[2025-04-07 14:09:21.150] [info] Core [2] : Systolic Array Utilization(%) 54.17 (44.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15825757
[2025-04-07 14:09:21.150] [info] Core [2] : Systolic Inst Issue Count : 199534
[2025-04-07 14:09:21.150] [info] Core [2] : Systolic PRELOAD Issue Count : 69374
[2025-04-07 14:09:21.150] [info] Core [3] : MatMul active cycle 7065217 Vector active cycle 0 
[2025-04-07 14:09:21.150] [info] Core [3] : Memory unit idle cycle 15473300 Systolic bubble cycle 59 Core idle cycle 40528 
[2025-04-07 14:09:21.150] [info] Core [3] : Systolic Array Utilization(%) 54.03 (44.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15825757
[2025-04-07 14:09:21.150] [info] Core [3] : Systolic Inst Issue Count : 198918
[2025-04-07 14:09:21.150] [info] Core [3] : Systolic PRELOAD Issue Count : 68758
Frontend:
  impl: GEM5

[2025-04-07 14:09:21.150] [info] Row hits: 1348942, Row misses: 34644, Row conflicts: 17818
MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 155294
  total_num_read_requests: 1245332
  memory_system_cycles: 6330303
  DRAM:
    impl: DDR4
  AddrMapper:
    impl: RoBaRaCoCh
  Controller:
    impl: Generic
    id: Channel 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank



[2025-04-07 14:09:21.150] [info] DDR4-CH_0: avg BW utilization 22% (1245332 reads, 155294 writes)
Frontend:
  impl: GEM5

[2025-04-07 14:09:21.150] [info] Row hits: 1348691, Row misses: 34498, Row conflicts: 17783
MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 155295
  total_num_read_requests: 1244899
  memory_system_cycles: 6330303
  DRAM:
    impl: DDR4
  AddrMapper:
    impl: RoBaRaCoCh
  Controller:
    impl: Generic
    id: Channel 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank



[2025-04-07 14:09:21.150] [info] Simulation time: 32.884367 seconds
[2025-04-07 14:09:21.150] [info] Total tile: 5675, simulated tile per seconds(TPS): 180.881795
