5 18 1fd81 3 6 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (static_afunc1.vcd) 2 -o (static_afunc1.cdd) 2 -v (static_afunc1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 static_afunc1.v 9 40 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 foo 1 13 1070015 1 0 5 0 6 17 0 3f 0 3f 0 0
1 FOO_SIZE 2 0 c0000 1 0 31 0 32 17 6 0 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 static_afunc1.v 15 19 1 
2 2 16 16 16 70009 1 0 61004 0 0 32 16 0 0
2 3 16 16 16 10003 0 1 1410 0 0 6 1 foo
2 4 16 16 16 10009 1 37 16 2 3
2 5 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 6 17 17 17 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 18 18 18 7000a 1 0 61008 0 0 32 16 ff 0
2 8 18 18 18 10003 0 1 1410 0 0 6 1 foo
2 9 18 18 18 1000a 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 static_afunc1.v 21 28 1 
3 25 main.div2 "main.div2" 0 static_afunc1.v 30 38 1 
2 10 32 32 32 20006 7 3d 5802 0 0 1 18 0 1 0 0 0 0 u$2
1 div2 3 30 109001a 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 a 4 31 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 10 11 0 0 10
3 7 main.div2.u$2 "main.div2.u$2" 0 static_afunc1.v 32 37 1 
2 11 33 33 33 c000c 0 0 1810 0 0 32 48 0 0
2 12 33 33 33 80008 7 1 180c 0 0 32 1 a
2 13 33 33 33 8000c 7 e 182c 11 12 1 18 0 1 1 1 0 0
2 14 33 33 33 4000e 7 39 82e 13 0
2 15 36 36 36 d000d 0 0 1810 0 0 32 48 0 0
2 16 36 36 36 60009 0 1 1c10 0 0 32 1 div2
2 17 36 36 36 6000d 1 37 836 15 16
2 18 34 34 34 1e001e 0 0 1810 0 0 32 48 1 0
2 19 34 34 34 180018 0 0 1810 0 0 32 48 1 0
2 20 34 34 34 130013 6 1 1808 0 0 32 1 a
2 21 34 34 34 130018 6 10 182c 19 20 32 18 0 ffffffff ffffffff 1f 0 0
2 22 34 34 34 130018 6 47 82c 21 0 div2.a
2 23 34 34 34 d001a 6 3a 581c 0 22 32 18 0 ffffffff ffffffff 7 0 0 div2
2 24 34 34 34 d001e 6 6 1838 18 23 32 18 0 ffffffff fffffffe 1 6 1
2 25 34 34 34 60009 0 1 1c10 0 0 32 1 div2
2 26 34 34 34 6001e 6 37 83a 24 25
4 14 11 26 17 14
4 26 0 0 0 14
4 17 0 0 0 14
