Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/test_isim_beh.exe" -prj "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/test_beh.prj" "work.test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/select_5bit.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/select_32bit.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/reg_file.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/pc_select.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/pc.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/npc_adder.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/ir.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/instruction_memory.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/extender.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/equal_judge.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/data_memory.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/data_late.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/control_unit.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/alu.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/cpu.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module pc
Compiling module npc_adder
Compiling module instruction_memory
Compiling module ir
Compiling module select_5bit
Compiling module extender
Compiling module reg_file
Compiling module data_late
Compiling module equal_judge
Compiling module select_32bit
Compiling module alu
Compiling module data_memory
Compiling module pc_select
Compiling module control_unit
Compiling module cpu
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/test_isim_beh.exe
Fuse Memory Usage: 31340 KB
Fuse CPU Usage: 546 ms
