;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	JMZ -1, 928
	JMZ -1, 928
	SUB #12, @200
	SUB @200, @2
	SLT 20, @12
	CMP -207, <-120
	ADD 270, 60
	SUB @121, 106
	SUB @0, @2
	SUB @0, @2
	SUB @-127, 100
	JMP -207, @-120
	MOV @-30, 5
	SUB @0, @2
	SUB @0, @2
	ADD #72, @260
	SUB #72, @260
	MOV -1, <-20
	ADD #72, @260
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	ADD 10, 20
	DJN -1, @-20
	MOV -7, <-20
	JMN -1, @-20
	SUB @-127, 100
	SUB #72, @260
	JMP -207, @-120
	JMP -207, @-120
	MOV -7, <-20
	SUB @121, 106
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMP @12, #200
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
