#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5716ab78e070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5716ab746ce0 .scope module, "mmu_test_tb" "mmu_test_tb" 3 8;
 .timescale -9 -12;
P_0x5716ab754970 .param/l "ADDR_WIDTH" 1 3 12, +C4<00000000000000000000000000100000>;
P_0x5716ab7549b0 .param/l "L1_TABLE_BASE" 1 3 67, C4<00000000000000010000000000000000>;
P_0x5716ab7549f0 .param/l "L2_TABLE_BASE" 1 3 68, C4<00000000000000010001000000000000>;
P_0x5716ab754a30 .param/l "TLB_ENTRIES" 1 3 11, +C4<00000000000000000000000000100000>;
v0x5716ab7b2b70_0 .net "asid_switches", 31 0, v0x5716ab7ace70_0;  1 drivers
v0x5716ab7b2c50_0 .var "cache_enable", 0 0;
v0x5716ab7b2cf0_0 .var "clk", 0 0;
v0x5716ab7b2df0_0 .net "cpu_abort", 0 0, L_0x5716ab76e360;  1 drivers
v0x5716ab7b2ec0_0 .net "cpu_rdata", 31 0, L_0x5716ab787c10;  1 drivers
v0x5716ab7b2fb0_0 .net "cpu_ready", 0 0, L_0x5716ab75ea20;  1 drivers
v0x5716ab7b3080_0 .var "cpu_req", 0 0;
v0x5716ab7b3150_0 .var "cpu_size", 1 0;
v0x5716ab7b3220_0 .var "cpu_vaddr", 31 0;
v0x5716ab7b32f0_0 .var "cpu_wdata", 31 0;
v0x5716ab7b33c0_0 .var "cpu_write", 0 0;
v0x5716ab7b3490_0 .var "current_asid", 7 0;
v0x5716ab7b3560_0 .var "domain_access", 3 0;
v0x5716ab7b3630_0 .var "mem_abort", 0 0;
v0x5716ab7b3700_0 .net "mem_paddr", 31 0, v0x5716ab7adef0_0;  1 drivers
v0x5716ab7b37d0_0 .var "mem_rdata", 31 0;
v0x5716ab7b38a0_0 .var "mem_ready", 0 0;
v0x5716ab7b3a80_0 .net "mem_req", 0 0, v0x5716ab7ae170_0;  1 drivers
v0x5716ab7b3b50_0 .net "mem_size", 1 0, v0x5716ab7ae230_0;  1 drivers
v0x5716ab7b3c20_0 .net "mem_wdata", 31 0, v0x5716ab7ae310_0;  1 drivers
v0x5716ab7b3cf0_0 .net "mem_write", 0 0, v0x5716ab7ae3f0_0;  1 drivers
v0x5716ab7b3dc0 .array "memory", 1048575 0, 31 0;
v0x5716ab7b3e60_0 .net "mmu_busy", 0 0, L_0x5716ab7383a0;  1 drivers
v0x5716ab7b3f30_0 .var "mmu_enable", 0 0;
v0x5716ab7b4000_0 .net "page_faults", 31 0, v0x5716ab7ae710_0;  1 drivers
v0x5716ab7b40d0_0 .var "rst_n", 0 0;
v0x5716ab7b41a0_0 .var/2s "test_count", 31 0;
v0x5716ab7b4240_0 .var/2s "test_passed", 31 0;
v0x5716ab7b42e0_0 .var "tlb_flush_addr", 31 0;
v0x5716ab7b43b0_0 .var "tlb_flush_all", 0 0;
v0x5716ab7b4480_0 .var "tlb_flush_asid", 0 0;
v0x5716ab7b4550_0 .var "tlb_flush_asid_val", 7 0;
v0x5716ab7b4620_0 .var "tlb_flush_entry", 0 0;
v0x5716ab7b46f0_0 .var "tlb_flush_global", 0 0;
v0x5716ab7b47c0_0 .net "tlb_hits", 31 0, v0x5716ab7b0210_0;  1 drivers
v0x5716ab7b4890_0 .net "tlb_misses", 31 0, v0x5716ab7b02f0_0;  1 drivers
v0x5716ab7b4960_0 .var "ttb_base", 31 0;
S_0x5716ab7495b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 73, 3 73 0, S_0x5716ab746ce0;
 .timescale -9 -12;
v0x5716ab787d70_0 .var/2s "i", 31 0;
S_0x5716ab7a9e90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 329, 3 329 0, S_0x5716ab746ce0;
 .timescale -9 -12;
v0x5716ab76e500_0 .var/2s "i", 31 0;
S_0x5716ab7aa090 .scope begin, "$unm_blk_14" "$unm_blk_14" 3 329, 3 329 0, S_0x5716ab7a9e90;
 .timescale -9 -12;
v0x5716ab78c8f0_0 .var "expected_data", 31 0;
v0x5716ab743910_0 .var "test_addr", 31 0;
v0x5716ab75eb40_0 .var/str "test_desc";
S_0x5716ab7aa370 .scope task, "test_memory_access" "test_memory_access" 3 167, 3 167 0, S_0x5716ab746ce0;
 .timescale -9 -12;
v0x5716ab73e420_0 .var "expect_abort", 0 0;
v0x5716ab73f800_0 .var "expected_rdata", 31 0;
v0x5716ab7aa620_0 .var/str "test_name";
v0x5716ab7aa6f0_0 .var "vaddr", 31 0;
v0x5716ab7aa7d0_0 .var "wdata", 31 0;
v0x5716ab7aa900_0 .var "write", 0 0;
E_0x5716ab6f2420 .event posedge, v0x5716ab7ad010_0;
TD_mmu_test_tb.test_memory_access ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7b41a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7b41a0_0, 0, 32;
    %vpi_call/w 3 176 "$display", "Test %d: %s", v0x5716ab7b41a0_0, v0x5716ab7aa620_0 {0 0 0};
    %vpi_call/w 3 177 "$display", "  Virtual Address: 0x%08x, Write: %b", v0x5716ab7aa6f0_0, v0x5716ab7aa900_0 {0 0 0};
    %load/vec4 v0x5716ab7aa6f0_0;
    %store/vec4 v0x5716ab7b3220_0, 0, 32;
    %load/vec4 v0x5716ab7aa900_0;
    %store/vec4 v0x5716ab7b33c0_0, 0, 1;
    %load/vec4 v0x5716ab7aa7d0_0;
    %store/vec4 v0x5716ab7b32f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5716ab7b3150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b3080_0, 0, 1;
    %vpi_call/w 3 186 "$display", "DEBUG: Starting request, mmu_enable=%b, cpu_req=%b, tlb_flush_all=%b", v0x5716ab7b3f30_0, v0x5716ab7b3080_0, v0x5716ab7b43b0_0 {0 0 0};
    %vpi_call/w 3 187 "$display", "DEBUG: MMU state before request: state=%d", v0x5716ab7aea50_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5716ab7b2fb0_0;
    %nor/r;
    %load/vec4 v0x5716ab7b2df0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5716ab6f2420;
    %vpi_call/w 3 190 "$display", "DEBUG: Waiting - state=%d, next_state=%d, cpu_ready=%b", v0x5716ab7aea50_0, v0x5716ab7ae630_0, v0x5716ab7b2fb0_0 {0 0 0};
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 192 "$display", "DEBUG: Request complete, cpu_ready=%b, cpu_abort=%b, mem_req=%b, mem_paddr=0x%x, state=%d", v0x5716ab7b2fb0_0, v0x5716ab7b2df0_0, v0x5716ab7b3a80_0, v0x5716ab7b3700_0, v0x5716ab7aea50_0 {0 0 0};
    %wait E_0x5716ab6f2420;
    %vpi_call/w 3 195 "$display", "DEBUG: After clock, state=%d, mem_req=%b, mem_paddr=0x%x", v0x5716ab7aea50_0, v0x5716ab7b3a80_0, v0x5716ab7b3700_0 {0 0 0};
    %vpi_call/w 3 197 "$display", "  Physical Address: 0x%08x", v0x5716ab7b3700_0 {0 0 0};
    %vpi_call/w 3 198 "$display", "  Expected Data: 0x%08x, Got: 0x%08x", v0x5716ab73f800_0, v0x5716ab7b2ec0_0 {0 0 0};
    %vpi_call/w 3 199 "$display", "  Abort: %b (expected: %b)", v0x5716ab7b2df0_0, v0x5716ab73e420_0 {0 0 0};
    %load/vec4 v0x5716ab7b2df0_0;
    %load/vec4 v0x5716ab73e420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5716ab7b2df0_0;
    %load/vec4 v0x5716ab7aa900_0;
    %nor/r;
    %load/vec4 v0x5716ab7b2ec0_0;
    %load/vec4 v0x5716ab73f800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7b4240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7b4240_0, 0, 32;
    %vpi_call/w 3 204 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 206 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b3080_0, 0, 1;
    %wait E_0x5716ab6f2420;
    %vpi_call/w 3 211 "$display", "\000" {0 0 0};
    %end;
S_0x5716ab7aa9c0 .scope module, "u_mmu" "arm7tdmi_mmu" 3 129, 4 6 0, S_0x5716ab746ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_vaddr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 2 "cpu_size";
    .port_info 6 /INPUT 32 "cpu_wdata";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_ready";
    .port_info 9 /OUTPUT 1 "cpu_abort";
    .port_info 10 /OUTPUT 32 "mem_paddr";
    .port_info 11 /OUTPUT 1 "mem_req";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 2 "mem_size";
    .port_info 14 /OUTPUT 32 "mem_wdata";
    .port_info 15 /INPUT 32 "mem_rdata";
    .port_info 16 /INPUT 1 "mem_ready";
    .port_info 17 /INPUT 1 "mem_abort";
    .port_info 18 /INPUT 32 "ttb_base";
    .port_info 19 /INPUT 1 "mmu_enable";
    .port_info 20 /INPUT 1 "cache_enable";
    .port_info 21 /INPUT 4 "domain_access";
    .port_info 22 /INPUT 8 "current_asid";
    .port_info 23 /INPUT 1 "tlb_flush_all";
    .port_info 24 /INPUT 1 "tlb_flush_entry";
    .port_info 25 /INPUT 32 "tlb_flush_addr";
    .port_info 26 /INPUT 1 "tlb_flush_asid";
    .port_info 27 /INPUT 8 "tlb_flush_asid_val";
    .port_info 28 /INPUT 1 "tlb_flush_global";
    .port_info 29 /OUTPUT 32 "tlb_hits";
    .port_info 30 /OUTPUT 32 "tlb_misses";
    .port_info 31 /OUTPUT 32 "page_faults";
    .port_info 32 /OUTPUT 32 "asid_switches";
    .port_info 33 /OUTPUT 1 "mmu_busy";
P_0x5716ab7aaba0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x5716ab7aabe0 .param/l "LARGE_PAGE_SIZE" 1 4 58, C4<00000000000000010000000000000000>;
P_0x5716ab7aac20 .param/l "SECTION_SIZE" 1 4 57, C4<00000000000100000000000000000000>;
P_0x5716ab7aac60 .param/l "SMALL_PAGE_SIZE" 1 4 59, C4<00000000000000000001000000000000>;
P_0x5716ab7aaca0 .param/l "TINY_PAGE_SIZE" 1 4 60, C4<00000000000000000000010000000000>;
P_0x5716ab7aace0 .param/l "TLB_ENTRIES" 0 4 7, +C4<00000000000000000000000000100000>;
enum0x5716ab6854e0 .enum4 (2)
   "PTE_FAULT" 2'b00,
   "PTE_COARSE" 2'b01,
   "PTE_SECTION" 2'b10,
   "PTE_FINE" 2'b11
 ;
enum0x5716ab6ba310 .enum4 (2)
   "PAGE_SIZE_1MB" 2'b00,
   "PAGE_SIZE_64KB" 2'b01,
   "PAGE_SIZE_4KB" 2'b10,
   "PAGE_SIZE_1KB" 2'b11
 ;
enum0x5716ab6bac00 .enum4 (2)
   "PERM_NONE" 2'b00,
   "PERM_SUPER" 2'b01,
   "PERM_USER_RO" 2'b10,
   "PERM_USER_RW" 2'b11
 ;
enum0x5716ab6bb4f0 .enum4 (3)
   "TRANS_IDLE" 3'b000,
   "TRANS_TLB_LOOKUP" 3'b001,
   "TRANS_L1_FETCH" 3'b010,
   "TRANS_L2_FETCH" 3'b011,
   "TRANS_COMPLETE" 3'b100,
   "TRANS_FAULT" 3'b101
 ;
L_0x5716ab787c10 .functor BUFZ 32, v0x5716ab7b37d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5716ab788020 .functor AND 1, L_0x5716ab7c5fb0, v0x5716ab7b38a0_0, C4<1>, C4<1>;
L_0x5716ab73f790 .functor AND 1, L_0x5716ab7c6140, L_0x5716ab7c5e70, C4<1>, C4<1>;
L_0x5716ab75ea20 .functor OR 1, L_0x5716ab788020, L_0x5716ab73f790, C4<0>, C4<0>;
L_0x5716ab76e360 .functor OR 1, L_0x5716ab7c6510, v0x5716ab7b3630_0, C4<0>, C4<0>;
L_0x5716ab7383a0 .functor AND 1, L_0x5716ab7c67b0, L_0x5716ab7c6850, C4<1>, C4<1>;
v0x5716ab7ab930_0 .net *"_ivl_11", 15 0, L_0x5716ab7b4e30;  1 drivers
L_0x74bd8d7b7060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5716ab7aba30_0 .net *"_ivl_15", 3 0, L_0x74bd8d7b7060;  1 drivers
v0x5716ab7abb10_0 .net *"_ivl_23", 21 0, L_0x5716ab7b52c0;  1 drivers
v0x5716ab7abc00_0 .net *"_ivl_3", 11 0, L_0x5716ab7b4b30;  1 drivers
L_0x74bd8d7b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5716ab7abce0_0 .net/2u *"_ivl_30", 1 0, L_0x74bd8d7b70a8;  1 drivers
v0x5716ab7abe10_0 .net *"_ivl_32", 21 0, L_0x5716ab7b5700;  1 drivers
v0x5716ab7abef0_0 .net *"_ivl_34", 31 0, L_0x5716ab7b58f0;  1 drivers
L_0x74bd8d7b70f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5716ab7abfd0_0 .net *"_ivl_37", 9 0, L_0x74bd8d7b70f0;  1 drivers
v0x5716ab7ac0b0_0 .net *"_ivl_41", 21 0, L_0x5716ab7c5bc0;  1 drivers
L_0x74bd8d7b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5716ab7ac190_0 .net/2u *"_ivl_42", 1 0, L_0x74bd8d7b7138;  1 drivers
L_0x74bd8d7b7180 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5716ab7ac270_0 .net/2u *"_ivl_48", 2 0, L_0x74bd8d7b7180;  1 drivers
v0x5716ab7ac350_0 .net *"_ivl_50", 0 0, L_0x5716ab7c5fb0;  1 drivers
v0x5716ab7ac410_0 .net *"_ivl_53", 0 0, L_0x5716ab788020;  1 drivers
L_0x74bd8d7b71c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5716ab7ac4d0_0 .net/2u *"_ivl_54", 2 0, L_0x74bd8d7b71c8;  1 drivers
v0x5716ab7ac5b0_0 .net *"_ivl_56", 0 0, L_0x5716ab7c6140;  1 drivers
v0x5716ab7ac670_0 .net *"_ivl_59", 0 0, L_0x5716ab7c5e70;  1 drivers
v0x5716ab7ac730_0 .net *"_ivl_61", 0 0, L_0x5716ab73f790;  1 drivers
L_0x74bd8d7b7210 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5716ab7ac7f0_0 .net/2u *"_ivl_64", 2 0, L_0x74bd8d7b7210;  1 drivers
v0x5716ab7ac8d0_0 .net *"_ivl_66", 0 0, L_0x5716ab7c6510;  1 drivers
L_0x74bd8d7b7018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5716ab7ac990_0 .net *"_ivl_7", 7 0, L_0x74bd8d7b7018;  1 drivers
L_0x74bd8d7b7258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5716ab7aca70_0 .net/2u *"_ivl_70", 2 0, L_0x74bd8d7b7258;  1 drivers
v0x5716ab7acb50_0 .net *"_ivl_72", 0 0, L_0x5716ab7c67b0;  1 drivers
L_0x74bd8d7b72a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5716ab7acc10_0 .net/2u *"_ivl_74", 2 0, L_0x74bd8d7b72a0;  1 drivers
v0x5716ab7accf0_0 .net *"_ivl_76", 0 0, L_0x5716ab7c6850;  1 drivers
v0x5716ab7acdb0_0 .net "asid_changed", 0 0, L_0x5716ab7b4a30;  1 drivers
v0x5716ab7ace70_0 .var "asid_switches", 31 0;
v0x5716ab7acf50_0 .net "cache_enable", 0 0, v0x5716ab7b2c50_0;  1 drivers
v0x5716ab7ad010_0 .net "clk", 0 0, v0x5716ab7b2cf0_0;  1 drivers
v0x5716ab7ad0d0_0 .net "cpu_abort", 0 0, L_0x5716ab76e360;  alias, 1 drivers
v0x5716ab7ad190_0 .net "cpu_rdata", 31 0, L_0x5716ab787c10;  alias, 1 drivers
v0x5716ab7ad270_0 .net "cpu_ready", 0 0, L_0x5716ab75ea20;  alias, 1 drivers
v0x5716ab7ad330_0 .net "cpu_req", 0 0, v0x5716ab7b3080_0;  1 drivers
v0x5716ab7ad3f0_0 .net "cpu_size", 1 0, v0x5716ab7b3150_0;  1 drivers
v0x5716ab7ad4d0_0 .net "cpu_vaddr", 31 0, v0x5716ab7b3220_0;  1 drivers
v0x5716ab7ad5b0_0 .net "cpu_wdata", 31 0, v0x5716ab7b32f0_0;  1 drivers
v0x5716ab7ad690_0 .net "cpu_write", 0 0, v0x5716ab7b33c0_0;  1 drivers
v0x5716ab7ad750_0 .net "current_asid", 7 0, v0x5716ab7b3490_0;  1 drivers
v0x5716ab7ad830_0 .net "domain_access", 3 0, v0x5716ab7b3560_0;  1 drivers
v0x5716ab7ad910_0 .var "domain_ok", 0 0;
v0x5716ab7ad9d0_0 .var "final_paddr", 31 0;
v0x5716ab7adab0_0 .net "l1_addr", 31 0, L_0x5716ab7c59f0;  1 drivers
v0x5716ab7adb90_0 .var "l1_pte", 31 0;
v0x5716ab7adc70_0 .net "l2_addr", 31 0, L_0x5716ab7c5cb0;  1 drivers
v0x5716ab7add50_0 .var "l2_pte", 31 0;
v0x5716ab7ade30_0 .net "mem_abort", 0 0, v0x5716ab7b3630_0;  1 drivers
v0x5716ab7adef0_0 .var "mem_paddr", 31 0;
v0x5716ab7adfd0_0 .net "mem_rdata", 31 0, v0x5716ab7b37d0_0;  1 drivers
v0x5716ab7ae0b0_0 .net "mem_ready", 0 0, v0x5716ab7b38a0_0;  1 drivers
v0x5716ab7ae170_0 .var "mem_req", 0 0;
v0x5716ab7ae230_0 .var "mem_size", 1 0;
v0x5716ab7ae310_0 .var "mem_wdata", 31 0;
v0x5716ab7ae3f0_0 .var "mem_write", 0 0;
v0x5716ab7ae4b0_0 .net "mmu_busy", 0 0, L_0x5716ab7383a0;  alias, 1 drivers
v0x5716ab7ae570_0 .net "mmu_enable", 0 0, v0x5716ab7b3f30_0;  1 drivers
v0x5716ab7ae630_0 .var "next_state", 2 0;
v0x5716ab7ae710_0 .var "page_faults", 31 0;
v0x5716ab7ae7f0_0 .var "permission_ok", 0 0;
v0x5716ab7ae8b0_0 .var "prev_asid", 7 0;
v0x5716ab7ae990_0 .net "rst_n", 0 0, v0x5716ab7b40d0_0;  1 drivers
v0x5716ab7aea50_0 .var "state", 2 0;
v0x5716ab7aeb30 .array "tlb_asid", 0 31, 7 0;
v0x5716ab7aeff0 .array "tlb_bufferable", 0 31, 0 0;
v0x5716ab7af090 .array "tlb_cacheable", 0 31, 0 0;
v0x5716ab7af130 .array "tlb_domain", 0 31, 3 0;
v0x5716ab7af1f0_0 .net "tlb_flush_addr", 31 0, v0x5716ab7b42e0_0;  1 drivers
v0x5716ab7af6e0_0 .net "tlb_flush_all", 0 0, v0x5716ab7b43b0_0;  1 drivers
v0x5716ab7af7a0_0 .net "tlb_flush_asid", 0 0, v0x5716ab7b4480_0;  1 drivers
v0x5716ab7af860_0 .net "tlb_flush_asid_val", 7 0, v0x5716ab7b4550_0;  1 drivers
v0x5716ab7af940_0 .net "tlb_flush_entry", 0 0, v0x5716ab7b4620_0;  1 drivers
v0x5716ab7afa00_0 .net "tlb_flush_global", 0 0, v0x5716ab7b46f0_0;  1 drivers
v0x5716ab7afac0 .array "tlb_global", 0 31, 0 0;
v0x5716ab7b0070_0 .var "tlb_hit", 0 0;
v0x5716ab7b0130_0 .var "tlb_hit_index", 4 0;
v0x5716ab7b0210_0 .var "tlb_hits", 31 0;
v0x5716ab7b02f0_0 .var "tlb_misses", 31 0;
v0x5716ab7b03d0_0 .var "tlb_next_replace", 4 0;
v0x5716ab7b04b0 .array "tlb_page_size", 0 31, 1 0;
v0x5716ab7b0a80 .array "tlb_perm", 0 31, 1 0;
v0x5716ab7b0b40 .array "tlb_ppn", 0 31, 19 0;
v0x5716ab7b1110 .array "tlb_valid", 0 31, 0 0;
v0x5716ab7b16c0 .array "tlb_vpn", 0 31, 19 0;
v0x5716ab7b1c90_0 .net "ttb_base", 31 0, v0x5716ab7b4960_0;  1 drivers
v0x5716ab7b1d70_0 .net "va_large_page_index", 19 0, L_0x5716ab7b4f00;  1 drivers
v0x5716ab7b1e50_0 .net "va_large_page_offset", 15 0, L_0x5716ab7b5060;  1 drivers
v0x5716ab7b1f30_0 .net "va_page_sub", 7 0, L_0x5716ab7b55d0;  1 drivers
v0x5716ab7b2010_0 .net "va_section_index", 19 0, L_0x5716ab7b4c20;  1 drivers
v0x5716ab7b20f0_0 .net "va_section_offset", 19 0, L_0x5716ab7b4d60;  1 drivers
v0x5716ab7b21d0_0 .net "va_small_page_index", 19 0, L_0x5716ab7b5100;  1 drivers
v0x5716ab7b22b0_0 .net "va_small_page_offset", 11 0, L_0x5716ab7b51f0;  1 drivers
v0x5716ab7b2390_0 .net "va_tiny_page_index", 19 0, L_0x5716ab7b53f0;  1 drivers
v0x5716ab7b2470_0 .net "va_tiny_page_offset", 9 0, L_0x5716ab7b54c0;  1 drivers
E_0x5716ab6f2e10/0 .event edge, v0x5716ab7ad9d0_0, v0x5716ab7ad690_0, v0x5716ab7ad3f0_0, v0x5716ab7ad5b0_0;
E_0x5716ab6f2e10/1 .event edge, v0x5716ab7ae570_0, v0x5716ab7ad330_0, v0x5716ab7ad4d0_0, v0x5716ab7aea50_0;
E_0x5716ab6f2e10/2 .event edge, v0x5716ab7adab0_0, v0x5716ab7adc70_0;
E_0x5716ab6f2e10 .event/or E_0x5716ab6f2e10/0, E_0x5716ab6f2e10/1, E_0x5716ab6f2e10/2;
E_0x5716ab6f3160/0 .event edge, v0x5716ab7aea50_0, v0x5716ab7ad330_0, v0x5716ab7ae570_0, v0x5716ab7b0070_0;
E_0x5716ab6f3160/1 .event edge, v0x5716ab7ad910_0, v0x5716ab7ae7f0_0, v0x5716ab7ae0b0_0, v0x5716ab7adb90_0;
E_0x5716ab6f3160/2 .event edge, v0x5716ab7add50_0, v0x5716ab7af6e0_0;
E_0x5716ab6f3160 .event/or E_0x5716ab6f3160/0, E_0x5716ab6f3160/1, E_0x5716ab6f3160/2;
E_0x5716ab6f34b0/0 .event negedge, v0x5716ab7ae990_0;
E_0x5716ab6f34b0/1 .event posedge, v0x5716ab7ad010_0;
E_0x5716ab6f34b0 .event/or E_0x5716ab6f34b0/0, E_0x5716ab6f34b0/1;
v0x5716ab7b04b0_0 .array/port v0x5716ab7b04b0, 0;
E_0x5716ab6f3800/0 .event edge, v0x5716ab7ae570_0, v0x5716ab7b0070_0, v0x5716ab7b0130_0, v0x5716ab7b04b0_0;
v0x5716ab7b0b40_0 .array/port v0x5716ab7b0b40, 0;
v0x5716ab7b04b0_1 .array/port v0x5716ab7b04b0, 1;
E_0x5716ab6f3800/1 .event edge, v0x5716ab7b0b40_0, v0x5716ab7b20f0_0, v0x5716ab7b22b0_0, v0x5716ab7b04b0_1;
v0x5716ab7b0b40_1 .array/port v0x5716ab7b0b40, 1;
v0x5716ab7b04b0_2 .array/port v0x5716ab7b04b0, 2;
v0x5716ab7b0b40_2 .array/port v0x5716ab7b0b40, 2;
v0x5716ab7b04b0_3 .array/port v0x5716ab7b04b0, 3;
E_0x5716ab6f3800/2 .event edge, v0x5716ab7b0b40_1, v0x5716ab7b04b0_2, v0x5716ab7b0b40_2, v0x5716ab7b04b0_3;
v0x5716ab7b0b40_3 .array/port v0x5716ab7b0b40, 3;
E_0x5716ab6f3800/3 .event edge, v0x5716ab7b0b40_3, v0x5716ab7ad4d0_0;
E_0x5716ab6f3800 .event/or E_0x5716ab6f3800/0, E_0x5716ab6f3800/1, E_0x5716ab6f3800/2, E_0x5716ab6f3800/3;
E_0x5716ab6a8090 .event edge, v0x5716ab7ae570_0, v0x5716ab7b0070_0;
v0x5716ab7b1110_0 .array/port v0x5716ab7b1110, 0;
v0x5716ab7afac0_0 .array/port v0x5716ab7afac0, 0;
v0x5716ab7aeb30_0 .array/port v0x5716ab7aeb30, 0;
E_0x5716ab7ab510/0 .event edge, v0x5716ab7b1110_0, v0x5716ab7afac0_0, v0x5716ab7aeb30_0, v0x5716ab7ad750_0;
v0x5716ab7b16c0_0 .array/port v0x5716ab7b16c0, 0;
E_0x5716ab7ab510/1 .event edge, v0x5716ab7b04b0_0, v0x5716ab7b16c0_0, v0x5716ab7b2010_0, v0x5716ab7b21d0_0;
v0x5716ab7b1110_1 .array/port v0x5716ab7b1110, 1;
v0x5716ab7afac0_1 .array/port v0x5716ab7afac0, 1;
v0x5716ab7aeb30_1 .array/port v0x5716ab7aeb30, 1;
E_0x5716ab7ab510/2 .event edge, v0x5716ab7b1110_1, v0x5716ab7afac0_1, v0x5716ab7aeb30_1, v0x5716ab7b04b0_1;
v0x5716ab7b16c0_1 .array/port v0x5716ab7b16c0, 1;
v0x5716ab7b1110_2 .array/port v0x5716ab7b1110, 2;
v0x5716ab7afac0_2 .array/port v0x5716ab7afac0, 2;
v0x5716ab7aeb30_2 .array/port v0x5716ab7aeb30, 2;
E_0x5716ab7ab510/3 .event edge, v0x5716ab7b16c0_1, v0x5716ab7b1110_2, v0x5716ab7afac0_2, v0x5716ab7aeb30_2;
v0x5716ab7b16c0_2 .array/port v0x5716ab7b16c0, 2;
v0x5716ab7b1110_3 .array/port v0x5716ab7b1110, 3;
v0x5716ab7afac0_3 .array/port v0x5716ab7afac0, 3;
E_0x5716ab7ab510/4 .event edge, v0x5716ab7b04b0_2, v0x5716ab7b16c0_2, v0x5716ab7b1110_3, v0x5716ab7afac0_3;
v0x5716ab7aeb30_3 .array/port v0x5716ab7aeb30, 3;
v0x5716ab7b16c0_3 .array/port v0x5716ab7b16c0, 3;
E_0x5716ab7ab510/5 .event edge, v0x5716ab7aeb30_3, v0x5716ab7b04b0_3, v0x5716ab7b16c0_3;
E_0x5716ab7ab510 .event/or E_0x5716ab7ab510/0, E_0x5716ab7ab510/1, E_0x5716ab7ab510/2, E_0x5716ab7ab510/3, E_0x5716ab7ab510/4, E_0x5716ab7ab510/5;
L_0x5716ab7b4a30 .cmp/ne 8, v0x5716ab7ae8b0_0, v0x5716ab7b3490_0;
L_0x5716ab7b4b30 .part v0x5716ab7b3220_0, 20, 12;
L_0x5716ab7b4c20 .concat [ 12 8 0 0], L_0x5716ab7b4b30, L_0x74bd8d7b7018;
L_0x5716ab7b4d60 .part v0x5716ab7b3220_0, 0, 20;
L_0x5716ab7b4e30 .part v0x5716ab7b3220_0, 16, 16;
L_0x5716ab7b4f00 .concat [ 16 4 0 0], L_0x5716ab7b4e30, L_0x74bd8d7b7060;
L_0x5716ab7b5060 .part v0x5716ab7b3220_0, 0, 16;
L_0x5716ab7b5100 .part v0x5716ab7b3220_0, 12, 20;
L_0x5716ab7b51f0 .part v0x5716ab7b3220_0, 0, 12;
L_0x5716ab7b52c0 .part v0x5716ab7b3220_0, 10, 22;
L_0x5716ab7b53f0 .part L_0x5716ab7b52c0, 0, 20;
L_0x5716ab7b54c0 .part v0x5716ab7b3220_0, 0, 10;
L_0x5716ab7b55d0 .part v0x5716ab7b3220_0, 12, 8;
L_0x5716ab7b5700 .concat [ 2 20 0 0], L_0x74bd8d7b70a8, L_0x5716ab7b4c20;
L_0x5716ab7b58f0 .concat [ 22 10 0 0], L_0x5716ab7b5700, L_0x74bd8d7b70f0;
L_0x5716ab7c59f0 .arith/sum 32, v0x5716ab7b4960_0, L_0x5716ab7b58f0;
L_0x5716ab7c5bc0 .part v0x5716ab7adb90_0, 10, 22;
L_0x5716ab7c5cb0 .concat [ 2 8 22 0], L_0x74bd8d7b7138, L_0x5716ab7b55d0, L_0x5716ab7c5bc0;
L_0x5716ab7c5fb0 .cmp/eq 3, v0x5716ab7aea50_0, L_0x74bd8d7b7180;
L_0x5716ab7c6140 .cmp/eq 3, v0x5716ab7aea50_0, L_0x74bd8d7b71c8;
L_0x5716ab7c5e70 .reduce/nor v0x5716ab7b3080_0;
L_0x5716ab7c6510 .cmp/eq 3, v0x5716ab7aea50_0, L_0x74bd8d7b7210;
L_0x5716ab7c67b0 .cmp/ne 3, v0x5716ab7aea50_0, L_0x74bd8d7b7258;
L_0x5716ab7c6850 .cmp/ne 3, v0x5716ab7aea50_0, L_0x74bd8d7b72a0;
S_0x5716ab7ab670 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 245, 4 245 0, S_0x5716ab7aa9c0;
 .timescale -9 -12;
v0x5716ab7ab850_0 .var/2s "i", 31 0;
S_0x5716ab7b2990 .scope task, "wait_mmu_ready" "wait_mmu_ready" 3 214, 3 214 0, S_0x5716ab746ce0;
 .timescale -9 -12;
TD_mmu_test_tb.wait_mmu_ready ;
T_1.4 ;
    %load/vec4 v0x5716ab7b3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x5716ab6f2420;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x5716ab7aa9c0;
T_2 ;
Ewait_0 .event/or E_0x5716ab7ab510, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b0070_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5716ab7b0130_0, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b1110, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7afac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7aeb30, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b21d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b0070_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5716ab7b0130_0, 0, 5;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b1110, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7afac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7aeb30, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5716ab7b0070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b21d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.6, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b0070_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5716ab7b0130_0, 0, 5;
T_2.6 ;
    %jmp T_2.5;
T_2.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b1110, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7afac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7aeb30, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5716ab7b0070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b21d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b0070_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5716ab7b0130_0, 0, 5;
T_2.10 ;
    %jmp T_2.9;
T_2.8 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b1110, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7afac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7aeb30, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5716ab7b0070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b16c0, 4;
    %load/vec4 v0x5716ab7b21d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.14, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b0070_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5716ab7b0130_0, 0, 5;
T_2.14 ;
T_2.12 ;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5716ab7aa9c0;
T_3 ;
Ewait_1 .event/or E_0x5716ab6a8090, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ae7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ad910_0, 0, 1;
    %load/vec4 v0x5716ab7ae570_0;
    %load/vec4 v0x5716ab7b0070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ad910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ae7f0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5716ab7aa9c0;
T_4 ;
Ewait_2 .event/or E_0x5716ab6f3800, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5716ab7ae570_0;
    %load/vec4 v0x5716ab7b0070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5716ab7b0130_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b20f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b22b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5716ab7b0130_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.8, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b20f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b22b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5716ab7b0130_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_4.10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.12, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b20f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b22b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5716ab7b0130_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_4.14, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b04b0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.16, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b20f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5716ab7b0b40, 4;
    %load/vec4 v0x5716ab7b22b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
T_4.17 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x5716ab7ad4d0_0;
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
T_4.15 ;
T_4.11 ;
T_4.7 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5716ab7ad4d0_0;
    %store/vec4 v0x5716ab7ad9d0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5716ab7aa9c0;
T_5 ;
    %wait E_0x5716ab6f34b0;
    %load/vec4 v0x5716ab7ae990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5716ab7aea50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5716ab7b03d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5716ab7b0210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5716ab7b02f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5716ab7ae710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5716ab7ace70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5716ab7ae8b0_0, 0;
    %fork t_1, S_0x5716ab7ab670;
    %jmp t_0;
    .scope S_0x5716ab7ab670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7ab850_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5716ab7ab850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeb30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x5716ab7ab850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7ab850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7ab850_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5716ab7aa9c0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5716ab7ae630_0;
    %assign/vec4 v0x5716ab7aea50_0, 0;
    %load/vec4 v0x5716ab7ad750_0;
    %assign/vec4 v0x5716ab7ae8b0_0, 0;
    %load/vec4 v0x5716ab7acdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5716ab7ace70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5716ab7ace70_0, 0;
T_5.4 ;
    %load/vec4 v0x5716ab7aea50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x5716ab7b0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x5716ab7b0210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5716ab7b0210_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x5716ab7b02f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5716ab7b02f0_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x5716ab7ae710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5716ab7ae710_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5716ab7aa9c0;
T_6 ;
Ewait_3 .event/or E_0x5716ab6f3160, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5716ab7aea50_0;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %load/vec4 v0x5716ab7aea50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5716ab7ad330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5716ab7ae570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
T_6.10 ;
T_6.7 ;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5716ab7b0070_0;
    %load/vec4 v0x5716ab7ad910_0;
    %and;
    %load/vec4 v0x5716ab7ae7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x5716ab7b0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
T_6.14 ;
T_6.12 ;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5716ab7ae0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.21;
T_6.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
T_6.15 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5716ab7ae0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
T_6.25 ;
T_6.22 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5716ab7ad330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
T_6.26 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x5716ab7ad330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
T_6.28 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5716ab7af6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5716ab7ae630_0, 0, 3;
T_6.30 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5716ab7aa9c0;
T_7 ;
    %wait E_0x5716ab6f2420;
    %load/vec4 v0x5716ab7aea50_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5716ab7ae0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5716ab7adfd0_0;
    %assign/vec4 v0x5716ab7adb90_0, 0;
T_7.0 ;
    %load/vec4 v0x5716ab7aea50_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5716ab7ae0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5716ab7adfd0_0;
    %assign/vec4 v0x5716ab7add50_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5716ab7aa9c0;
T_8 ;
    %wait E_0x5716ab6f2420;
    %load/vec4 v0x5716ab7af6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5716ab7aea50_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5716ab7aea50_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5716ab7ae0b0_0;
    %and;
    %load/vec4 v0x5716ab7ae630_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5716ab7b03d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeb30, 0, 4;
    %load/vec4 v0x5716ab7aea50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x5716ab7b21d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
T_8.10 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeb30, 0, 4;
    %load/vec4 v0x5716ab7aea50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x5716ab7b21d0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
T_8.12 ;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeb30, 0, 4;
    %load/vec4 v0x5716ab7aea50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.13, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x5716ab7b21d0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
T_8.14 ;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b1110, 0, 4;
    %load/vec4 v0x5716ab7ad750_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeb30, 0, 4;
    %load/vec4 v0x5716ab7aea50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.15, 4;
    %load/vec4 v0x5716ab7b2010_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x5716ab7b21d0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b16c0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0b40, 0, 4;
    %load/vec4 v0x5716ab7adb90_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af130, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b0a80, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7af090, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7aeff0, 0, 4;
    %load/vec4 v0x5716ab7add50_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7afac0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b04b0, 0, 4;
T_8.16 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5716ab7b03d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5716ab7b03d0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5716ab7aa9c0;
T_9 ;
Ewait_4 .event/or E_0x5716ab6f2e10, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7ae170_0, 0, 1;
    %load/vec4 v0x5716ab7ad9d0_0;
    %store/vec4 v0x5716ab7adef0_0, 0, 32;
    %load/vec4 v0x5716ab7ad690_0;
    %store/vec4 v0x5716ab7ae3f0_0, 0, 1;
    %load/vec4 v0x5716ab7ad3f0_0;
    %store/vec4 v0x5716ab7ae230_0, 0, 2;
    %load/vec4 v0x5716ab7ad5b0_0;
    %store/vec4 v0x5716ab7ae310_0, 0, 32;
    %load/vec4 v0x5716ab7ae570_0;
    %nor/r;
    %load/vec4 v0x5716ab7ad330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ae170_0, 0, 1;
    %load/vec4 v0x5716ab7ad4d0_0;
    %store/vec4 v0x5716ab7adef0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5716ab7aea50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ae170_0, 0, 1;
    %load/vec4 v0x5716ab7adab0_0;
    %store/vec4 v0x5716ab7adef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7ae3f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5716ab7ae230_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7ae310_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7ae170_0, 0, 1;
    %load/vec4 v0x5716ab7adc70_0;
    %store/vec4 v0x5716ab7adef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7ae3f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5716ab7ae230_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7ae310_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5716ab7ad330_0;
    %store/vec4 v0x5716ab7ae170_0, 0, 1;
    %load/vec4 v0x5716ab7ad9d0_0;
    %store/vec4 v0x5716ab7adef0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5716ab746ce0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b2cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b40d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7b41a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7b4240_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x5716ab746ce0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5716ab7b2cf0_0;
    %inv;
    %store/vec4 v0x5716ab7b2cf0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5716ab746ce0;
T_12 ;
    %fork t_3, S_0x5716ab7495b0;
    %jmp t_2;
    .scope S_0x5716ab7495b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab787d70_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5716ab787d70_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5716ab787d70_0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab787d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab787d70_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x5716ab746ce0;
t_2 %join;
    %pushi/vec4 2100254, 0, 32;
    %ix/load 4, 16640, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %pushi/vec4 69633, 0, 32;
    %ix/load 4, 16384, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %pushi/vec4 3149886, 0, 32;
    %ix/load 4, 17409, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %pushi/vec4 3153982, 0, 32;
    %ix/load 4, 17410, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 524288, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 787456, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 788480, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5716ab7b3dc0, 4, 0;
    %vpi_call/w 3 97 "$display", "DEBUG: Test data stored at indices:" {0 0 0};
    %vpi_call/w 3 98 "$display", "  0x200000 >> 2 = %d (0x%x) -> 0x%x", 32'b00000000000010000000000000000000, 32'b00000000000010000000000000000000, &A<v0x5716ab7b3dc0, 524288> {0 0 0};
    %vpi_call/w 3 99 "$display", "  0x301000 >> 2 = %d (0x%x) -> 0x%x", 32'b00000000000011000000010000000000, 32'b00000000000011000000010000000000, &A<v0x5716ab7b3dc0, 787456> {0 0 0};
    %vpi_call/w 3 100 "$display", "  0x302000 >> 2 = %d (0x%x) -> 0x%x", 32'b00000000000011000000100000000000, 32'b00000000000011000000100000000000, &A<v0x5716ab7b3dc0, 788480> {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5716ab746ce0;
T_13 ;
    %wait E_0x5716ab6f34b0;
    %load/vec4 v0x5716ab7b40d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5716ab7b38a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5716ab7b3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5716ab7b37d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5716ab7b38a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5716ab7b3630_0, 0;
    %load/vec4 v0x5716ab7b3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5716ab7b3cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5716ab7b3c20_0;
    %load/vec4 v0x5716ab7b3700_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5716ab7b3dc0, 0, 4;
    %load/vec4 v0x5716ab7b3700_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 3 116 "$display", "DEBUG: Memory write to 0x%x (index %d) = 0x%x", v0x5716ab7b3700_0, S<0,vec4,u32>, v0x5716ab7b3c20_0 {1 0 0};
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5716ab7b3700_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5716ab7b3dc0, 4;
    %assign/vec4 v0x5716ab7b37d0_0, 0;
    %load/vec4 v0x5716ab7b3700_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5716ab7b3700_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5716ab7b3dc0, 4;
    %vpi_call/w 3 119 "$display", "DEBUG: Memory read from 0x%x (index %d) = 0x%x", v0x5716ab7b3700_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5716ab746ce0;
T_14 ;
    %vpi_call/w 3 222 "$dumpfile", "mmu_test_tb.vcd" {0 0 0};
    %vpi_call/w 3 223 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5716ab746ce0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7b3220_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b33c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5716ab7b3150_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7b32f0_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5716ab7b4960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b3f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b2c50_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5716ab7b3560_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5716ab7b3490_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b43b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b4620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7b42e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b4480_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5716ab7b4550_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b46f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b40d0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5716ab6f2420;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b40d0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_14.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.3, 5;
    %jmp/1 T_14.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5716ab6f2420;
    %jmp T_14.2;
T_14.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 249 "$display", "=== ARM7TDMI MMU Test ===" {0 0 0};
    %vpi_call/w 3 250 "$display", "TLB Entries: %d", P_0x5716ab754a30 {0 0 0};
    %vpi_call/w 3 251 "$display", "L1 Table Base: 0x%08x", P_0x5716ab7549b0 {0 0 0};
    %vpi_call/w 3 252 "$display", "L2 Table Base: 0x%08x\012", P_0x5716ab7549f0 {0 0 0};
    %vpi_call/w 3 255 "$display", "=== MMU Disabled Tests ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b3f30_0, 0, 1;
    %pushi/vec4 2097152, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Direct access - MMU disabled";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b3f30_0, 0, 1;
    %vpi_call/w 3 261 "$display", "=== Section Mapping Tests ===" {0 0 0};
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Section mapping - VA 0x100000 -> PA 0x200000";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Section mapping - TLB hit";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %vpi_call/w 3 269 "$display", "=== Page Mapping Tests ===" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Page mapping - VA 0x1000 -> PA 0x301000";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Page mapping - TLB hit";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Page mapping - different page, same L2";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Page mapping - write access";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Page mapping - read back written data";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Unmapped address - should fault";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %vpi_call/w 3 292 "$display", "=== TLB Management Tests ===" {0 0 0};
    %load/vec4 v0x5716ab7b41a0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 293 "$display", "Test %d: TLB flush all", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7b41a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7b41a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b43b0_0, 0, 1;
    %wait E_0x5716ab6f2420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b43b0_0, 0, 1;
    %wait E_0x5716ab6f2420;
    %vpi_call/w 3 299 "$display", "  TLB flushed - all entries invalidated" {0 0 0};
    %vpi_call/w 3 300 "$display", "  \342\234\205 PASS\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7b4240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7b4240_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Page access after TLB flush - should miss";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %load/vec4 v0x5716ab7b41a0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 308 "$display", "Test %d: TLB flush single entry", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7b41a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7b41a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab7b4620_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7b42e0_0, 0, 32;
    %wait E_0x5716ab6f2420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7b4620_0, 0, 1;
    %wait E_0x5716ab6f2420;
    %vpi_call/w 3 315 "$display", "  Single TLB entry flushed for address 0x00001000" {0 0 0};
    %vpi_call/w 3 316 "$display", "  \342\234\205 PASS\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab7b4240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab7b4240_0, 0, 32;
    %vpi_call/w 3 320 "$display", "=== Domain Access Control Tests ===" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5716ab7b3560_0, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %pushi/str "Domain access denied - should fault";
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5716ab7b3560_0, 0, 4;
    %vpi_call/w 3 328 "$display", "=== TLB Stress Test ===" {0 0 0};
    %fork t_5, S_0x5716ab7a9e90;
    %jmp t_4;
    .scope S_0x5716ab7a9e90;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab76e500_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x5716ab76e500_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_14.5, 5;
    %fork t_7, S_0x5716ab7aa090;
    %jmp t_6;
    .scope S_0x5716ab7aa090;
t_7 ;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5716ab76e500_0;
    %muli 4096, 0, 32;
    %add;
    %store/vec4 v0x5716ab743910_0, 0, 32;
    %vpi_func/s 3 335 "$sformatf", "Multiple TLB entries - address %d", v0x5716ab76e500_0 {0 0 0};
    %store/str v0x5716ab75eb40_0;
    %load/vec4 v0x5716ab76e500_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x5716ab76e500_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 2882400000, 0, 32;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 305419896, 0, 32;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5716ab78c8f0_0, 0, 32;
    %load/vec4 v0x5716ab743910_0;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %load/vec4 v0x5716ab78c8f0_0;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %load/str v0x5716ab75eb40_0;
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5716ab743910_0;
    %store/vec4 v0x5716ab7aa6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5716ab7aa900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab7aa7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5716ab73f800_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5716ab73e420_0, 0, 1;
    %load/str v0x5716ab75eb40_0;
    %store/str v0x5716ab7aa620_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5716ab7aa370;
    %join;
T_14.7 ;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5716ab7b2990;
    %join;
    %end;
    .scope S_0x5716ab7a9e90;
t_6 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5716ab76e500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5716ab76e500_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0x5716ab746ce0;
t_4 %join;
    %wait E_0x5716ab6f2420;
    %vpi_call/w 3 350 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call/w 3 351 "$display", "Tests Run: %d", v0x5716ab7b41a0_0 {0 0 0};
    %vpi_call/w 3 352 "$display", "Tests Passed: %d", v0x5716ab7b4240_0 {0 0 0};
    %load/vec4 v0x5716ab7b4240_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5716ab7b41a0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 353 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 3 355 "$display", "\012=== MMU Statistics ===" {0 0 0};
    %vpi_call/w 3 356 "$display", "TLB Hits: %d", v0x5716ab7b47c0_0 {0 0 0};
    %vpi_call/w 3 357 "$display", "TLB Misses: %d", v0x5716ab7b4890_0 {0 0 0};
    %vpi_call/w 3 358 "$display", "Page Faults: %d", v0x5716ab7b4000_0 {0 0 0};
    %load/vec4 v0x5716ab7b47c0_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5716ab7b47c0_0;
    %load/vec4 v0x5716ab7b4890_0;
    %add;
    %cvt/rv;
    %div/wr;
    %vpi_call/w 3 359 "$display", "TLB Hit Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5716ab7b4240_0;
    %load/vec4 v0x5716ab7b41a0_0;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %vpi_call/w 3 362 "$display", "\012\342\234\205 ALL MMU TESTS PASSED!" {0 0 0};
    %jmp T_14.11;
T_14.10 ;
    %vpi_call/w 3 364 "$display", "\012\342\235\214 SOME MMU TESTS FAILED" {0 0 0};
T_14.11 ;
    %vpi_call/w 3 367 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5716ab746ce0;
T_15 ;
    %delay 100000000, 0;
    %vpi_call/w 3 373 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 374 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mmu_test_tb.sv";
    "../rtl/arm7tdmi_mmu.sv";
