	component uart_nios is
		port (
			clk_clk                          : in  std_logic                     := 'X';             -- clk
			pio_0_external_connection_export : out std_logic_vector(7 downto 0);                     -- export
			pll_0_locked_export              : out std_logic;                                        -- export
			reset_reset_n                    : in  std_logic                     := 'X';             -- reset_n
			mm_bridge_0_m0_waitrequest       : in  std_logic                     := 'X';             -- waitrequest
			mm_bridge_0_m0_readdata          : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			mm_bridge_0_m0_readdatavalid     : in  std_logic                     := 'X';             -- readdatavalid
			mm_bridge_0_m0_burstcount        : out std_logic_vector(0 downto 0);                     -- burstcount
			mm_bridge_0_m0_writedata         : out std_logic_vector(31 downto 0);                    -- writedata
			mm_bridge_0_m0_address           : out std_logic_vector(9 downto 0);                     -- address
			mm_bridge_0_m0_write             : out std_logic;                                        -- write
			mm_bridge_0_m0_read              : out std_logic;                                        -- read
			mm_bridge_0_m0_byteenable        : out std_logic_vector(3 downto 0);                     -- byteenable
			mm_bridge_0_m0_debugaccess       : out std_logic;                                        -- debugaccess
			clock_bridge_0_out_clk_clk       : out std_logic                                         -- clk
		);
	end component uart_nios;

