{
  "module_name": "sta2x11-mfd.h",
  "hash_id": "461e075730345e70f5e824b5f39d45ae7634b4daeabeff4e6a7c0922fd15a136",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/sta2x11-mfd.h",
  "human_readable_source": " \n \n\n#ifndef __STA2X11_MFD_H\n#define __STA2X11_MFD_H\n#include <linux/types.h>\n#include <linux/pci.h>\n\nenum sta2x11_mfd_plat_dev {\n\tsta2x11_sctl = 0,\n\tsta2x11_gpio,\n\tsta2x11_scr,\n\tsta2x11_time,\n\tsta2x11_apbreg,\n\tsta2x11_apb_soc_regs,\n\tsta2x11_vic,\n\tsta2x11_n_mfd_plat_devs,\n};\n\n#define STA2X11_MFD_SCTL_NAME\t       \"sta2x11-sctl\"\n#define STA2X11_MFD_GPIO_NAME\t       \"sta2x11-gpio\"\n#define STA2X11_MFD_SCR_NAME\t       \"sta2x11-scr\"\n#define STA2X11_MFD_TIME_NAME\t       \"sta2x11-time\"\n#define STA2X11_MFD_APBREG_NAME\t       \"sta2x11-apbreg\"\n#define STA2X11_MFD_APB_SOC_REGS_NAME  \"sta2x11-apb-soc-regs\"\n#define STA2X11_MFD_VIC_NAME\t       \"sta2x11-vic\"\n\nextern u32\n__sta2x11_mfd_mask(struct pci_dev *, u32, u32, u32, enum sta2x11_mfd_plat_dev);\n\n \n#define GSTA_GPIO_PER_BLOCK\t32\n#define GSTA_NR_BLOCKS\t\t4\n#define GSTA_NR_GPIO\t\t(GSTA_GPIO_PER_BLOCK * GSTA_NR_BLOCKS)\n\n \nstruct sta2x11_gpio_pdata {\n\tunsigned pinconfig[GSTA_NR_GPIO];\n};\n\n \n#define PINMUX_TYPE_NONE\t\t0\n#define PINMUX_TYPE_FUNCTION\t\t1\n#define PINMUX_TYPE_OUTPUT_LOW\t\t2\n#define PINMUX_TYPE_OUTPUT_HIGH\t\t3\n#define PINMUX_TYPE_INPUT\t\t4\n#define PINMUX_TYPE_INPUT_PULLUP\t5\n#define PINMUX_TYPE_INPUT_PULLDOWN\t6\n\n \n#define STA2X11_GPIO0\t\t\t0\n#define STA2X11_GPIO1\t\t\t1\n#define STA2X11_GPIO2\t\t\t2\n#define STA2X11_GPIO3\t\t\t3\n#define STA2X11_GPIO4\t\t\t4\n#define STA2X11_GPIO5\t\t\t5\n#define STA2X11_GPIO6\t\t\t6\n#define STA2X11_GPIO7\t\t\t7\n#define STA2X11_GPIO8_RGBOUT_RED7\t8\n#define STA2X11_GPIO9_RGBOUT_RED6\t9\n#define STA2X11_GPIO10_RGBOUT_RED5\t10\n#define STA2X11_GPIO11_RGBOUT_RED4\t11\n#define STA2X11_GPIO12_RGBOUT_RED3\t12\n#define STA2X11_GPIO13_RGBOUT_RED2\t13\n#define STA2X11_GPIO14_RGBOUT_RED1\t14\n#define STA2X11_GPIO15_RGBOUT_RED0\t15\n#define STA2X11_GPIO16_RGBOUT_GREEN7\t16\n#define STA2X11_GPIO17_RGBOUT_GREEN6\t17\n#define STA2X11_GPIO18_RGBOUT_GREEN5\t18\n#define STA2X11_GPIO19_RGBOUT_GREEN4\t19\n#define STA2X11_GPIO20_RGBOUT_GREEN3\t20\n#define STA2X11_GPIO21_RGBOUT_GREEN2\t21\n#define STA2X11_GPIO22_RGBOUT_GREEN1\t22\n#define STA2X11_GPIO23_RGBOUT_GREEN0\t23\n#define STA2X11_GPIO24_RGBOUT_BLUE7\t24\n#define STA2X11_GPIO25_RGBOUT_BLUE6\t25\n#define STA2X11_GPIO26_RGBOUT_BLUE5\t26\n#define STA2X11_GPIO27_RGBOUT_BLUE4\t27\n#define STA2X11_GPIO28_RGBOUT_BLUE3\t28\n#define STA2X11_GPIO29_RGBOUT_BLUE2\t29\n#define STA2X11_GPIO30_RGBOUT_BLUE1\t30\n#define STA2X11_GPIO31_RGBOUT_BLUE0\t31\n#define STA2X11_GPIO32_RGBOUT_VSYNCH\t32\n#define STA2X11_GPIO33_RGBOUT_HSYNCH\t33\n#define STA2X11_GPIO34_RGBOUT_DEN\t34\n#define STA2X11_GPIO35_ETH_CRS_DV\t35\n#define STA2X11_GPIO36_ETH_TXD1\t\t36\n#define STA2X11_GPIO37_ETH_TXD0\t\t37\n#define STA2X11_GPIO38_ETH_TX_EN\t38\n#define STA2X11_GPIO39_MDIO\t\t39\n#define STA2X11_GPIO40_ETH_REF_CLK\t40\n#define STA2X11_GPIO41_ETH_RXD1\t\t41\n#define STA2X11_GPIO42_ETH_RXD0\t\t42\n#define STA2X11_GPIO43_MDC\t\t43\n#define STA2X11_GPIO44_CAN_TX\t\t44\n#define STA2X11_GPIO45_CAN_RX\t\t45\n#define STA2X11_GPIO46_MLB_DAT\t\t46\n#define STA2X11_GPIO47_MLB_SIG\t\t47\n#define STA2X11_GPIO48_SPI0_CLK\t\t48\n#define STA2X11_GPIO49_SPI0_TXD\t\t49\n#define STA2X11_GPIO50_SPI0_RXD\t\t50\n#define STA2X11_GPIO51_SPI0_FRM\t\t51\n#define STA2X11_GPIO52_SPI1_CLK\t\t52\n#define STA2X11_GPIO53_SPI1_TXD\t\t53\n#define STA2X11_GPIO54_SPI1_RXD\t\t54\n#define STA2X11_GPIO55_SPI1_FRM\t\t55\n#define STA2X11_GPIO56_SPI2_CLK\t\t56\n#define STA2X11_GPIO57_SPI2_TXD\t\t57\n#define STA2X11_GPIO58_SPI2_RXD\t\t58\n#define STA2X11_GPIO59_SPI2_FRM\t\t59\n#define STA2X11_GPIO60_I2C0_SCL\t\t60\n#define STA2X11_GPIO61_I2C0_SDA\t\t61\n#define STA2X11_GPIO62_I2C1_SCL\t\t62\n#define STA2X11_GPIO63_I2C1_SDA\t\t63\n#define STA2X11_GPIO64_I2C2_SCL\t\t64\n#define STA2X11_GPIO65_I2C2_SDA\t\t65\n#define STA2X11_GPIO66_I2C3_SCL\t\t66\n#define STA2X11_GPIO67_I2C3_SDA\t\t67\n#define STA2X11_GPIO68_MSP0_RCK\t\t68\n#define STA2X11_GPIO69_MSP0_RXD\t\t69\n#define STA2X11_GPIO70_MSP0_RFS\t\t70\n#define STA2X11_GPIO71_MSP0_TCK\t\t71\n#define STA2X11_GPIO72_MSP0_TXD\t\t72\n#define STA2X11_GPIO73_MSP0_TFS\t\t73\n#define STA2X11_GPIO74_MSP0_SCK\t\t74\n#define STA2X11_GPIO75_MSP1_CK\t\t75\n#define STA2X11_GPIO76_MSP1_RXD\t\t76\n#define STA2X11_GPIO77_MSP1_FS\t\t77\n#define STA2X11_GPIO78_MSP1_TXD\t\t78\n#define STA2X11_GPIO79_MSP2_CK\t\t79\n#define STA2X11_GPIO80_MSP2_RXD\t\t80\n#define STA2X11_GPIO81_MSP2_FS\t\t81\n#define STA2X11_GPIO82_MSP2_TXD\t\t82\n#define STA2X11_GPIO83_MSP3_CK\t\t83\n#define STA2X11_GPIO84_MSP3_RXD\t\t84\n#define STA2X11_GPIO85_MSP3_FS\t\t85\n#define STA2X11_GPIO86_MSP3_TXD\t\t86\n#define STA2X11_GPIO87_MSP4_CK\t\t87\n#define STA2X11_GPIO88_MSP4_RXD\t\t88\n#define STA2X11_GPIO89_MSP4_FS\t\t89\n#define STA2X11_GPIO90_MSP4_TXD\t\t90\n#define STA2X11_GPIO91_MSP5_CK\t\t91\n#define STA2X11_GPIO92_MSP5_RXD\t\t92\n#define STA2X11_GPIO93_MSP5_FS\t\t93\n#define STA2X11_GPIO94_MSP5_TXD\t\t94\n#define STA2X11_GPIO95_SDIO3_DAT3\t95\n#define STA2X11_GPIO96_SDIO3_DAT2\t96\n#define STA2X11_GPIO97_SDIO3_DAT1\t97\n#define STA2X11_GPIO98_SDIO3_DAT0\t98\n#define STA2X11_GPIO99_SDIO3_CLK\t99\n#define STA2X11_GPIO100_SDIO3_CMD\t100\n#define STA2X11_GPIO101\t\t\t101\n#define STA2X11_GPIO102\t\t\t102\n#define STA2X11_GPIO103\t\t\t103\n#define STA2X11_GPIO104\t\t\t104\n#define STA2X11_GPIO105_SDIO2_DAT3\t105\n#define STA2X11_GPIO106_SDIO2_DAT2\t106\n#define STA2X11_GPIO107_SDIO2_DAT1\t107\n#define STA2X11_GPIO108_SDIO2_DAT0\t108\n#define STA2X11_GPIO109_SDIO2_CLK\t109\n#define STA2X11_GPIO110_SDIO2_CMD\t110\n#define STA2X11_GPIO111\t\t\t111\n#define STA2X11_GPIO112\t\t\t112\n#define STA2X11_GPIO113\t\t\t113\n#define STA2X11_GPIO114\t\t\t114\n#define STA2X11_GPIO115_SDIO1_DAT3\t115\n#define STA2X11_GPIO116_SDIO1_DAT2\t116\n#define STA2X11_GPIO117_SDIO1_DAT1\t117\n#define STA2X11_GPIO118_SDIO1_DAT0\t118\n#define STA2X11_GPIO119_SDIO1_CLK\t119\n#define STA2X11_GPIO120_SDIO1_CMD\t120\n#define STA2X11_GPIO121\t\t\t121\n#define STA2X11_GPIO122\t\t\t122\n#define STA2X11_GPIO123\t\t\t123\n#define STA2X11_GPIO124\t\t\t124\n#define STA2X11_GPIO125_UART2_TXD\t125\n#define STA2X11_GPIO126_UART2_RXD\t126\n#define STA2X11_GPIO127_UART3_TXD\t127\n\n \nstatic inline u32\nsta2x11_apbreg_mask(struct pci_dev *pdev, u32 reg, u32 mask, u32 val)\n{\n\treturn __sta2x11_mfd_mask(pdev, reg, mask, val, sta2x11_apbreg);\n}\n\n \n#define APBREG_BSR\t0x00\t \n#define APBREG_PAER\t0x08\t \n#define APBREG_PWAC\t0x20\t \n#define APBREG_PRAC\t0x40\t \n#define APBREG_PCG\t0x60\t \n#define APBREG_PUR\t0x80\t \n#define APBREG_EMU_PCG\t0xA0\t \n\n#define APBREG_CAN\t(1 << 1)\n#define APBREG_MLB\t(1 << 3)\n\n \n#define APBREG_BSR_SARAC     0x100  \n#define APBREG_PAER_SARAC    0x108  \n#define APBREG_PWAC_SARAC    0x120  \n#define APBREG_PRAC_SARAC    0x140  \n#define APBREG_PCG_SARAC     0x160  \n#define APBREG_PUR_SARAC     0x180  \n#define APBREG_EMU_PCG_SARAC 0x1A0  \n\n#define APBREG_SARAC\t(1 << 2)\n\n \nstatic inline\nu32 sta2x11_sctl_mask(struct pci_dev *pdev, u32 reg, u32 mask, u32 val)\n{\n\treturn __sta2x11_mfd_mask(pdev, reg, mask, val, sta2x11_sctl);\n}\n\n#define SCTL_SCCTL\t\t0x00\t \n#define SCTL_ARMCFG\t\t0x04\t \n#define SCTL_SCPLLCTL\t\t0x08\t \n\n#define SCTL_SCPLLCTL_AUDIO_PLL_PD\t     BIT(1)\n#define SCTL_SCPLLCTL_FRAC_CONTROL\t     BIT(3)\n#define SCTL_SCPLLCTL_STRB_BYPASS\t     BIT(6)\n#define SCTL_SCPLLCTL_STRB_INPUT\t     BIT(8)\n\n#define SCTL_SCPLLFCTRL\t\t0x0c\t \n\n#define SCTL_SCPLLFCTRL_AUDIO_PLL_NDIV_MASK\t0xff\n#define SCTL_SCPLLFCTRL_AUDIO_PLL_NDIV_SHIFT\t  10\n#define SCTL_SCPLLFCTRL_AUDIO_PLL_IDF_MASK\t   7\n#define SCTL_SCPLLFCTRL_AUDIO_PLL_IDF_SHIFT\t  21\n#define SCTL_SCPLLFCTRL_AUDIO_PLL_ODF_MASK\t   7\n#define SCTL_SCPLLFCTRL_AUDIO_PLL_ODF_SHIFT\t  18\n#define SCTL_SCPLLFCTRL_DITHER_DISABLE_MASK     0x03\n#define SCTL_SCPLLFCTRL_DITHER_DISABLE_SHIFT       4\n\n\n#define SCTL_SCRESFRACT\t\t0x10\t \n\n#define SCTL_SCRESFRACT_MASK\t0x0000ffff\n\n\n#define SCTL_SCRESCTRL1\t\t0x14\t \n#define SCTL_SCRESXTRL2\t\t0x18\t \n#define SCTL_SCPEREN0\t\t0x1c\t \n#define SCTL_SCPEREN1\t\t0x20\t \n#define SCTL_SCPEREN2\t\t0x24\t \n#define SCTL_SCGRST\t\t0x28\t \n#define SCTL_SCPCIECSBRST       0x2c     \n#define SCTL_SCPCIPMCR1\t\t0x30\t \n#define SCTL_SCPCIPMCR2\t\t0x34\t \n#define SCTL_SCPCIPMSR1\t\t0x38\t \n#define SCTL_SCPCIPMSR2\t\t0x3c\t \n#define SCTL_SCPCIPMSR3\t\t0x40\t \n#define SCTL_SCINTREN\t\t0x44\t \n#define SCTL_SCRISR\t\t0x48\t \n#define SCTL_SCCLKSTAT0\t\t0x4c\t \n#define SCTL_SCCLKSTAT1\t\t0x50\t \n#define SCTL_SCCLKSTAT2\t\t0x54\t \n#define SCTL_SCRSTSTA\t\t0x58\t \n\n#define SCTL_SCRESCTRL1_USB_PHY_POR\t(1 << 0)\n#define SCTL_SCRESCTRL1_USB_OTG\t(1 << 1)\n#define SCTL_SCRESCTRL1_USB_HRST\t(1 << 2)\n#define SCTL_SCRESCTRL1_USB_PHY_HOST\t(1 << 3)\n#define SCTL_SCRESCTRL1_SATAII\t(1 << 4)\n#define SCTL_SCRESCTRL1_VIP\t\t(1 << 5)\n#define SCTL_SCRESCTRL1_PER_MMC0\t(1 << 6)\n#define SCTL_SCRESCTRL1_PER_MMC1\t(1 << 7)\n#define SCTL_SCRESCTRL1_PER_GPIO0\t(1 << 8)\n#define SCTL_SCRESCTRL1_PER_GPIO1\t(1 << 9)\n#define SCTL_SCRESCTRL1_PER_GPIO2\t(1 << 10)\n#define SCTL_SCRESCTRL1_PER_GPIO3\t(1 << 11)\n#define SCTL_SCRESCTRL1_PER_MTU0\t(1 << 12)\n#define SCTL_SCRESCTRL1_KER_SPI0\t(1 << 13)\n#define SCTL_SCRESCTRL1_KER_SPI1\t(1 << 14)\n#define SCTL_SCRESCTRL1_KER_SPI2\t(1 << 15)\n#define SCTL_SCRESCTRL1_KER_MCI0\t(1 << 16)\n#define SCTL_SCRESCTRL1_KER_MCI1\t(1 << 17)\n#define SCTL_SCRESCTRL1_PRE_HSI2C0\t(1 << 18)\n#define SCTL_SCRESCTRL1_PER_HSI2C1\t(1 << 19)\n#define SCTL_SCRESCTRL1_PER_HSI2C2\t(1 << 20)\n#define SCTL_SCRESCTRL1_PER_HSI2C3\t(1 << 21)\n#define SCTL_SCRESCTRL1_PER_MSP0\t(1 << 22)\n#define SCTL_SCRESCTRL1_PER_MSP1\t(1 << 23)\n#define SCTL_SCRESCTRL1_PER_MSP2\t(1 << 24)\n#define SCTL_SCRESCTRL1_PER_MSP3\t(1 << 25)\n#define SCTL_SCRESCTRL1_PER_MSP4\t(1 << 26)\n#define SCTL_SCRESCTRL1_PER_MSP5\t(1 << 27)\n#define SCTL_SCRESCTRL1_PER_MMC\t(1 << 28)\n#define SCTL_SCRESCTRL1_KER_MSP0\t(1 << 29)\n#define SCTL_SCRESCTRL1_KER_MSP1\t(1 << 30)\n#define SCTL_SCRESCTRL1_KER_MSP2\t(1 << 31)\n\n#define SCTL_SCPEREN0_UART0\t\t(1 << 0)\n#define SCTL_SCPEREN0_UART1\t\t(1 << 1)\n#define SCTL_SCPEREN0_UART2\t\t(1 << 2)\n#define SCTL_SCPEREN0_UART3\t\t(1 << 3)\n#define SCTL_SCPEREN0_MSP0\t\t(1 << 4)\n#define SCTL_SCPEREN0_MSP1\t\t(1 << 5)\n#define SCTL_SCPEREN0_MSP2\t\t(1 << 6)\n#define SCTL_SCPEREN0_MSP3\t\t(1 << 7)\n#define SCTL_SCPEREN0_MSP4\t\t(1 << 8)\n#define SCTL_SCPEREN0_MSP5\t\t(1 << 9)\n#define SCTL_SCPEREN0_SPI0\t\t(1 << 10)\n#define SCTL_SCPEREN0_SPI1\t\t(1 << 11)\n#define SCTL_SCPEREN0_SPI2\t\t(1 << 12)\n#define SCTL_SCPEREN0_I2C0\t\t(1 << 13)\n#define SCTL_SCPEREN0_I2C1\t\t(1 << 14)\n#define SCTL_SCPEREN0_I2C2\t\t(1 << 15)\n#define SCTL_SCPEREN0_I2C3\t\t(1 << 16)\n#define SCTL_SCPEREN0_SVDO_LVDS\t\t(1 << 17)\n#define SCTL_SCPEREN0_USB_HOST\t\t(1 << 18)\n#define SCTL_SCPEREN0_USB_OTG\t\t(1 << 19)\n#define SCTL_SCPEREN0_MCI0\t\t(1 << 20)\n#define SCTL_SCPEREN0_MCI1\t\t(1 << 21)\n#define SCTL_SCPEREN0_MCI2\t\t(1 << 22)\n#define SCTL_SCPEREN0_MCI3\t\t(1 << 23)\n#define SCTL_SCPEREN0_SATA\t\t(1 << 24)\n#define SCTL_SCPEREN0_ETHERNET\t\t(1 << 25)\n#define SCTL_SCPEREN0_VIC\t\t(1 << 26)\n#define SCTL_SCPEREN0_DMA_AUDIO\t\t(1 << 27)\n#define SCTL_SCPEREN0_DMA_SOC\t\t(1 << 28)\n#define SCTL_SCPEREN0_RAM\t\t(1 << 29)\n#define SCTL_SCPEREN0_VIP\t\t(1 << 30)\n#define SCTL_SCPEREN0_ARM\t\t(1 << 31)\n\n#define SCTL_SCPEREN1_UART0\t\t(1 << 0)\n#define SCTL_SCPEREN1_UART1\t\t(1 << 1)\n#define SCTL_SCPEREN1_UART2\t\t(1 << 2)\n#define SCTL_SCPEREN1_UART3\t\t(1 << 3)\n#define SCTL_SCPEREN1_MSP0\t\t(1 << 4)\n#define SCTL_SCPEREN1_MSP1\t\t(1 << 5)\n#define SCTL_SCPEREN1_MSP2\t\t(1 << 6)\n#define SCTL_SCPEREN1_MSP3\t\t(1 << 7)\n#define SCTL_SCPEREN1_MSP4\t\t(1 << 8)\n#define SCTL_SCPEREN1_MSP5\t\t(1 << 9)\n#define SCTL_SCPEREN1_SPI0\t\t(1 << 10)\n#define SCTL_SCPEREN1_SPI1\t\t(1 << 11)\n#define SCTL_SCPEREN1_SPI2\t\t(1 << 12)\n#define SCTL_SCPEREN1_I2C0\t\t(1 << 13)\n#define SCTL_SCPEREN1_I2C1\t\t(1 << 14)\n#define SCTL_SCPEREN1_I2C2\t\t(1 << 15)\n#define SCTL_SCPEREN1_I2C3\t\t(1 << 16)\n#define SCTL_SCPEREN1_USB_PHY\t\t(1 << 17)\n\n \nstatic inline\nu32 sta2x11_apb_soc_regs_mask(struct pci_dev *pdev, u32 reg, u32 mask, u32 val)\n{\n\treturn __sta2x11_mfd_mask(pdev, reg, mask, val, sta2x11_apb_soc_regs);\n}\n\n#define PCIE_EP1_FUNC3_0_INTR_REG\t0x000\n#define PCIE_EP1_FUNC7_4_INTR_REG\t0x004\n#define PCIE_EP2_FUNC3_0_INTR_REG\t0x008\n#define PCIE_EP2_FUNC7_4_INTR_REG\t0x00c\n#define PCIE_EP3_FUNC3_0_INTR_REG\t0x010\n#define PCIE_EP3_FUNC7_4_INTR_REG\t0x014\n#define PCIE_EP4_FUNC3_0_INTR_REG\t0x018\n#define PCIE_EP4_FUNC7_4_INTR_REG\t0x01c\n#define PCIE_INTR_ENABLE0_REG\t\t0x020\n#define PCIE_INTR_ENABLE1_REG\t\t0x024\n#define PCIE_EP1_FUNC_TC_REG\t\t0x028\n#define PCIE_EP2_FUNC_TC_REG\t\t0x02c\n#define PCIE_EP3_FUNC_TC_REG\t\t0x030\n#define PCIE_EP4_FUNC_TC_REG\t\t0x034\n#define PCIE_EP1_FUNC_F_REG\t\t0x038\n#define PCIE_EP2_FUNC_F_REG\t\t0x03c\n#define PCIE_EP3_FUNC_F_REG\t\t0x040\n#define PCIE_EP4_FUNC_F_REG\t\t0x044\n#define PCIE_PAB_AMBA_SW_RST_REG\t0x048\n#define PCIE_PM_STATUS_0_PORT_0_4\t0x04c\n#define PCIE_PM_STATUS_7_0_EP1\t\t0x050\n#define PCIE_PM_STATUS_7_0_EP2\t\t0x054\n#define PCIE_PM_STATUS_7_0_EP3\t\t0x058\n#define PCIE_PM_STATUS_7_0_EP4\t\t0x05c\n#define PCIE_DEV_ID_0_EP1_REG\t\t0x060\n#define PCIE_CC_REV_ID_0_EP1_REG\t0x064\n#define PCIE_DEV_ID_1_EP1_REG\t\t0x068\n#define PCIE_CC_REV_ID_1_EP1_REG\t0x06c\n#define PCIE_DEV_ID_2_EP1_REG\t\t0x070\n#define PCIE_CC_REV_ID_2_EP1_REG\t0x074\n#define PCIE_DEV_ID_3_EP1_REG\t\t0x078\n#define PCIE_CC_REV_ID_3_EP1_REG\t0x07c\n#define PCIE_DEV_ID_4_EP1_REG\t\t0x080\n#define PCIE_CC_REV_ID_4_EP1_REG\t0x084\n#define PCIE_DEV_ID_5_EP1_REG\t\t0x088\n#define PCIE_CC_REV_ID_5_EP1_REG\t0x08c\n#define PCIE_DEV_ID_6_EP1_REG\t\t0x090\n#define PCIE_CC_REV_ID_6_EP1_REG\t0x094\n#define PCIE_DEV_ID_7_EP1_REG\t\t0x098\n#define PCIE_CC_REV_ID_7_EP1_REG\t0x09c\n#define PCIE_DEV_ID_0_EP2_REG\t\t0x0a0\n#define PCIE_CC_REV_ID_0_EP2_REG\t0x0a4\n#define PCIE_DEV_ID_1_EP2_REG\t\t0x0a8\n#define PCIE_CC_REV_ID_1_EP2_REG\t0x0ac\n#define PCIE_DEV_ID_2_EP2_REG\t\t0x0b0\n#define PCIE_CC_REV_ID_2_EP2_REG\t0x0b4\n#define PCIE_DEV_ID_3_EP2_REG\t\t0x0b8\n#define PCIE_CC_REV_ID_3_EP2_REG\t0x0bc\n#define PCIE_DEV_ID_4_EP2_REG\t\t0x0c0\n#define PCIE_CC_REV_ID_4_EP2_REG\t0x0c4\n#define PCIE_DEV_ID_5_EP2_REG\t\t0x0c8\n#define PCIE_CC_REV_ID_5_EP2_REG\t0x0cc\n#define PCIE_DEV_ID_6_EP2_REG\t\t0x0d0\n#define PCIE_CC_REV_ID_6_EP2_REG\t0x0d4\n#define PCIE_DEV_ID_7_EP2_REG\t\t0x0d8\n#define PCIE_CC_REV_ID_7_EP2_REG\t0x0dC\n#define PCIE_DEV_ID_0_EP3_REG\t\t0x0e0\n#define PCIE_CC_REV_ID_0_EP3_REG\t0x0e4\n#define PCIE_DEV_ID_1_EP3_REG\t\t0x0e8\n#define PCIE_CC_REV_ID_1_EP3_REG\t0x0ec\n#define PCIE_DEV_ID_2_EP3_REG\t\t0x0f0\n#define PCIE_CC_REV_ID_2_EP3_REG\t0x0f4\n#define PCIE_DEV_ID_3_EP3_REG\t\t0x0f8\n#define PCIE_CC_REV_ID_3_EP3_REG\t0x0fc\n#define PCIE_DEV_ID_4_EP3_REG\t\t0x100\n#define PCIE_CC_REV_ID_4_EP3_REG\t0x104\n#define PCIE_DEV_ID_5_EP3_REG\t\t0x108\n#define PCIE_CC_REV_ID_5_EP3_REG\t0x10c\n#define PCIE_DEV_ID_6_EP3_REG\t\t0x110\n#define PCIE_CC_REV_ID_6_EP3_REG\t0x114\n#define PCIE_DEV_ID_7_EP3_REG\t\t0x118\n#define PCIE_CC_REV_ID_7_EP3_REG\t0x11c\n#define PCIE_DEV_ID_0_EP4_REG\t\t0x120\n#define PCIE_CC_REV_ID_0_EP4_REG\t0x124\n#define PCIE_DEV_ID_1_EP4_REG\t\t0x128\n#define PCIE_CC_REV_ID_1_EP4_REG\t0x12c\n#define PCIE_DEV_ID_2_EP4_REG\t\t0x130\n#define PCIE_CC_REV_ID_2_EP4_REG\t0x134\n#define PCIE_DEV_ID_3_EP4_REG\t\t0x138\n#define PCIE_CC_REV_ID_3_EP4_REG\t0x13c\n#define PCIE_DEV_ID_4_EP4_REG\t\t0x140\n#define PCIE_CC_REV_ID_4_EP4_REG\t0x144\n#define PCIE_DEV_ID_5_EP4_REG\t\t0x148\n#define PCIE_CC_REV_ID_5_EP4_REG\t0x14c\n#define PCIE_DEV_ID_6_EP4_REG\t\t0x150\n#define PCIE_CC_REV_ID_6_EP4_REG\t0x154\n#define PCIE_DEV_ID_7_EP4_REG\t\t0x158\n#define PCIE_CC_REV_ID_7_EP4_REG\t0x15c\n#define PCIE_SUBSYS_VEN_ID_REG\t\t0x160\n#define PCIE_COMMON_CLOCK_CONFIG_0_4_0\t0x164\n#define PCIE_MIPHYP_SSC_EN_REG\t\t0x168\n#define PCIE_MIPHYP_ADDR_REG\t\t0x16c\n#define PCIE_L1_ASPM_READY_REG\t\t0x170\n#define PCIE_EXT_CFG_RDY_REG\t\t0x174\n#define PCIE_SoC_INT_ROUTER_STATUS0_REG 0x178\n#define PCIE_SoC_INT_ROUTER_STATUS1_REG 0x17c\n#define PCIE_SoC_INT_ROUTER_STATUS2_REG 0x180\n#define PCIE_SoC_INT_ROUTER_STATUS3_REG 0x184\n#define DMA_IP_CTRL_REG\t\t\t0x324\n#define DISP_BRIDGE_PU_PD_CTRL_REG\t0x328\n#define VIP_PU_PD_CTRL_REG\t\t0x32c\n#define USB_MLB_PU_PD_CTRL_REG\t\t0x330\n#define SDIO_PU_PD_MISCFUNC_CTRL_REG1\t0x334\n#define SDIO_PU_PD_MISCFUNC_CTRL_REG2\t0x338\n#define UART_PU_PD_CTRL_REG\t\t0x33c\n#define ARM_Lock\t\t\t0x340\n#define SYS_IO_CHAR_REG1\t\t0x344\n#define SYS_IO_CHAR_REG2\t\t0x348\n#define SATA_CORE_ID_REG\t\t0x34c\n#define SATA_CTRL_REG\t\t\t0x350\n#define I2C_HSFIX_MISC_REG\t\t0x354\n#define SPARE2_RESERVED\t\t\t0x358\n#define SPARE3_RESERVED\t\t\t0x35c\n#define MASTER_LOCK_REG\t\t\t0x368\n#define SYSTEM_CONFIG_STATUS_REG\t0x36c\n#define MSP_CLK_CTRL_REG\t\t0x39c\n#define COMPENSATION_REG1\t\t0x3c4\n#define COMPENSATION_REG2\t\t0x3c8\n#define COMPENSATION_REG3\t\t0x3cc\n#define TEST_CTL_REG\t\t\t0x3d0\n\n \n#define STA2X11_SECR_CR\t\t\t0x00\n#define STA2X11_SECR_FVR0\t\t0x10\n#define STA2X11_SECR_FVR1\t\t0x14\n\nextern int sta2x11_mfd_get_regs_data(struct platform_device *pdev,\n\t\t\t\t     enum sta2x11_mfd_plat_dev index,\n\t\t\t\t     void __iomem **regs,\n\t\t\t\t     spinlock_t **lock);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}