Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu May 24 17:56:09 2018
| Host             : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
| Command          : report_power -file SingleCycleCPUDesign_power_routed.rpt -pb SingleCycleCPUDesign_power_summary_routed.pb -rpx SingleCycleCPUDesign_power_routed.rpx
| Design           : SingleCycleCPUDesign
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 78.836 (Junction temp exceeded!) |
| Dynamic (W)              | 78.350                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    25.979 |     3246 |       --- |             --- |
|   LUT as Logic           |    24.779 |     1703 |     20800 |            8.19 |
|   LUT as Distributed RAM |     0.671 |       48 |      9600 |            0.50 |
|   F7/F8 Muxes            |     0.381 |      132 |     32600 |            0.40 |
|   CARRY4                 |     0.124 |       32 |      8150 |            0.39 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Register               |     0.012 |     1141 |     41600 |            2.74 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |    32.033 |     2607 |       --- |             --- |
| I/O                      |    20.338 |       16 |       106 |           15.09 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    78.836 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    58.368 |      58.028 |      0.341 |
| Vccaux    |       1.800 |     0.798 |       0.745 |      0.053 |
| Vcco33    |       3.300 |     5.753 |       5.752 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| SingleCycleCPUDesign              |    78.350 |
|   SelectAndShow_0                 |     0.191 |
|     inst                          |     0.191 |
|   SingleCycleCPU_0                |    57.184 |
|     inst                          |    57.184 |
|       alu                         |     0.268 |
|       datamem                     |    13.228 |
|       pc                          |    35.876 |
|       rf                          |     7.813 |
|         regFile_reg_r1_0_31_0_5   |     0.653 |
|         regFile_reg_r1_0_31_12_17 |     0.296 |
|         regFile_reg_r1_0_31_18_23 |     0.346 |
|         regFile_reg_r1_0_31_24_29 |     2.163 |
|         regFile_reg_r1_0_31_30_31 |     0.709 |
|         regFile_reg_r1_0_31_6_11  |     0.447 |
|         regFile_reg_r2_0_31_0_5   |     0.119 |
|         regFile_reg_r2_0_31_12_17 |     0.150 |
|         regFile_reg_r2_0_31_18_23 |     0.160 |
|         regFile_reg_r2_0_31_24_29 |     0.144 |
|         regFile_reg_r2_0_31_30_31 |     0.049 |
|         regFile_reg_r2_0_31_6_11  |     0.162 |
|   bcdToseg7_0                     |     0.188 |
|     inst                          |     0.188 |
|   clk_div_0                       |     0.033 |
|     inst                          |     0.033 |
|   clk_div_1                       |     0.017 |
|     inst                          |     0.017 |
|   four_2_input_and_gate_0         |     0.015 |
|   generSingal_0                   |     0.338 |
|     inst                          |     0.338 |
+-----------------------------------+-----------+


