-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Sun Apr  6 02:42:06 2025
-- Host        : xuelihao running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/xuelihao/Desktop/hw/hw/hw.srcs/sources_1/bd/hdmi/ip/hdmi_light_strip_output_0_4/hdmi_light_strip_output_0_4_sim_netlist.vhdl
-- Design      : hdmi_light_strip_output_0_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_RZ_Code is
  port (
    light_rgb_data : out STD_LOGIC;
    rst_n : out STD_LOGIC;
    fifo_read_en0 : out STD_LOGIC;
    pclk : in STD_LOGIC;
    \fifo_r_begin_reg__0\ : in STD_LOGIC;
    fifo_r_begin : in STD_LOGIC;
    empty : in STD_LOGIC;
    reset : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_RZ_Code : entity is "RZ_Code";
end hdmi_light_strip_output_0_4_RZ_Code;

architecture STRUCTURE of hdmi_light_strip_output_0_4_RZ_Code is
  signal \bit_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \bit_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \bit_index[3]_i_1_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_1_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_3_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_4_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_5_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_6_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_7_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_8_n_0\ : STD_LOGIC;
  signal \bit_index[4]_i_9_n_0\ : STD_LOGIC;
  signal bit_index_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal current_bit_i_10_n_0 : STD_LOGIC;
  signal current_bit_i_11_n_0 : STD_LOGIC;
  signal current_bit_i_12_n_0 : STD_LOGIC;
  signal current_bit_i_13_n_0 : STD_LOGIC;
  signal current_bit_i_14_n_0 : STD_LOGIC;
  signal current_bit_i_15_n_0 : STD_LOGIC;
  signal current_bit_i_16_n_0 : STD_LOGIC;
  signal current_bit_i_17_n_0 : STD_LOGIC;
  signal current_bit_i_18_n_0 : STD_LOGIC;
  signal current_bit_i_19_n_0 : STD_LOGIC;
  signal current_bit_i_1_n_0 : STD_LOGIC;
  signal current_bit_i_20_n_0 : STD_LOGIC;
  signal current_bit_i_21_n_0 : STD_LOGIC;
  signal current_bit_i_22_n_0 : STD_LOGIC;
  signal current_bit_i_23_n_0 : STD_LOGIC;
  signal current_bit_i_2_n_0 : STD_LOGIC;
  signal current_bit_i_3_n_0 : STD_LOGIC;
  signal current_bit_i_4_n_0 : STD_LOGIC;
  signal current_bit_i_5_n_0 : STD_LOGIC;
  signal current_bit_i_6_n_0 : STD_LOGIC;
  signal current_bit_i_7_n_0 : STD_LOGIC;
  signal current_bit_i_8_n_0 : STD_LOGIC;
  signal current_bit_i_9_n_0 : STD_LOGIC;
  signal current_bit_reg_n_0 : STD_LOGIC;
  signal \cycle_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \cycle_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \cycle_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \cycle_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \cycle_count[31]_i_7_n_0\ : STD_LOGIC;
  signal \cycle_count[31]_i_8_n_0\ : STD_LOGIC;
  signal \cycle_count[31]_i_9_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_read_en_i_2_n_0 : STD_LOGIC;
  signal fifo_read_en_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pwm_reg0 : STD_LOGIC;
  signal pwm_reg_i_3_n_0 : STD_LOGIC;
  signal pwm_reg_i_4_n_0 : STD_LOGIC;
  signal pwm_reg_i_5_n_0 : STD_LOGIC;
  signal pwm_reg_i_6_n_0 : STD_LOGIC;
  signal \^rst_n\ : STD_LOGIC;
  signal \NLW_cycle_count_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycle_count_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bit_index[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bit_index[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bit_index[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bit_index[4]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bit_index[4]_i_8\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of current_bit_i_10 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of current_bit_i_13 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of current_bit_i_16 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of current_bit_i_18 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of current_bit_i_19 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of current_bit_i_20 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of current_bit_i_21 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of current_bit_i_22 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of current_bit_i_4 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of current_bit_i_6 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of current_bit_i_7 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of current_bit_i_8 : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cycle_count_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_count_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of pwm_reg_i_6 : label is "soft_lutpair14";
begin
  rst_n <= \^rst_n\;
\bit_index[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => bit_index_reg(3),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(4),
      O => \bit_index[0]_i_1_n_0\
    );
\bit_index[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"143C"
    )
        port map (
      I0 => bit_index_reg(3),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => bit_index_reg(4),
      O => p_0_in(1)
    );
\bit_index[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15403FC0"
    )
        port map (
      I0 => bit_index_reg(3),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => bit_index_reg(2),
      I4 => bit_index_reg(4),
      O => \bit_index[2]_i_1_n_0\
    );
\bit_index[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => bit_index_reg(4),
      I1 => bit_index_reg(2),
      I2 => bit_index_reg(1),
      I3 => bit_index_reg(0),
      I4 => bit_index_reg(3),
      O => \bit_index[3]_i_1_n_0\
    );
\bit_index[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \bit_index[4]_i_3_n_0\,
      I1 => \bit_index[4]_i_4_n_0\,
      I2 => \bit_index[4]_i_5_n_0\,
      I3 => \bit_index[4]_i_6_n_0\,
      I4 => \cycle_count[31]_i_4_n_0\,
      O => \bit_index[4]_i_1_n_0\
    );
\bit_index[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40002AAA"
    )
        port map (
      I0 => bit_index_reg(4),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => bit_index_reg(2),
      I4 => bit_index_reg(3),
      O => p_0_in(4)
    );
\bit_index[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bit_index[4]_i_7_n_0\,
      I1 => \cycle_count_reg_n_0_[25]\,
      I2 => \cycle_count_reg_n_0_[24]\,
      I3 => \cycle_count_reg_n_0_[26]\,
      O => \bit_index[4]_i_3_n_0\
    );
\bit_index[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[29]\,
      I1 => \cycle_count_reg_n_0_[2]\,
      I2 => \cycle_count_reg_n_0_[20]\,
      I3 => \cycle_count_reg_n_0_[1]\,
      I4 => \cycle_count_reg_n_0_[21]\,
      I5 => \bit_index[4]_i_8_n_0\,
      O => \bit_index[4]_i_4_n_0\
    );
\bit_index[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[0]\,
      I1 => \cycle_count_reg_n_0_[4]\,
      I2 => \cycle_count_reg_n_0_[10]\,
      I3 => \cycle_count_reg_n_0_[15]\,
      I4 => \cycle_count_reg_n_0_[3]\,
      I5 => \cycle_count_reg_n_0_[6]\,
      O => \bit_index[4]_i_5_n_0\
    );
\bit_index[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[5]\,
      I1 => \cycle_count_reg_n_0_[7]\,
      I2 => \cycle_count_reg_n_0_[27]\,
      I3 => \cycle_count_reg_n_0_[28]\,
      I4 => \cycle_count[31]_i_7_n_0\,
      I5 => \bit_index[4]_i_9_n_0\,
      O => \bit_index[4]_i_6_n_0\
    );
\bit_index[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[22]\,
      I1 => \cycle_count_reg_n_0_[23]\,
      I2 => \cycle_count_reg_n_0_[18]\,
      I3 => \cycle_count_reg_n_0_[19]\,
      O => \bit_index[4]_i_7_n_0\
    );
\bit_index[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[17]\,
      I1 => \cycle_count_reg_n_0_[16]\,
      O => \bit_index[4]_i_8_n_0\
    );
\bit_index[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[11]\,
      I1 => \cycle_count_reg_n_0_[14]\,
      O => \bit_index[4]_i_9_n_0\
    );
\bit_index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \bit_index[4]_i_1_n_0\,
      CLR => \^rst_n\,
      D => \bit_index[0]_i_1_n_0\,
      Q => bit_index_reg(0)
    );
\bit_index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \bit_index[4]_i_1_n_0\,
      CLR => \^rst_n\,
      D => p_0_in(1),
      Q => bit_index_reg(1)
    );
\bit_index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \bit_index[4]_i_1_n_0\,
      CLR => \^rst_n\,
      D => \bit_index[2]_i_1_n_0\,
      Q => bit_index_reg(2)
    );
\bit_index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \bit_index[4]_i_1_n_0\,
      CLR => \^rst_n\,
      D => \bit_index[3]_i_1_n_0\,
      Q => bit_index_reg(3)
    );
\bit_index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \bit_index[4]_i_1_n_0\,
      CLR => \^rst_n\,
      D => p_0_in(4),
      Q => bit_index_reg(4)
    );
current_bit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFAF8F8000A080"
    )
        port map (
      I0 => current_bit_i_2_n_0,
      I1 => current_bit_i_3_n_0,
      I2 => \bit_index[4]_i_1_n_0\,
      I3 => current_bit_i_4_n_0,
      I4 => bit_index_reg(4),
      I5 => current_bit_reg_n_0,
      O => current_bit_i_1_n_0
    );
current_bit_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFBABA"
    )
        port map (
      I0 => current_bit_i_20_n_0,
      I1 => dout(8),
      I2 => bit_index_reg(0),
      I3 => dout(7),
      I4 => bit_index_reg(1),
      O => current_bit_i_10_n_0
    );
current_bit_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => reset,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      I5 => current_bit_i_17_n_0,
      O => current_bit_i_11_n_0
    );
current_bit_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D59595D7D59795"
    )
        port map (
      I0 => bit_index_reg(2),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => dout(5),
      I4 => dout(6),
      I5 => current_bit_i_16_n_0,
      O => current_bit_i_12_n_0
    );
current_bit_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => bit_index_reg(3),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => bit_index_reg(2),
      O => current_bit_i_13_n_0
    );
current_bit_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000000000"
    )
        port map (
      I0 => current_bit_i_16_n_0,
      I1 => current_bit_i_17_n_0,
      I2 => dout(11),
      I3 => current_bit_i_21_n_0,
      I4 => bit_index_reg(2),
      I5 => reset,
      O => current_bit_i_14_n_0
    );
current_bit_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2FFF0000"
    )
        port map (
      I0 => current_bit_i_16_n_0,
      I1 => current_bit_i_17_n_0,
      I2 => dout(12),
      I3 => bit_index_reg(1),
      I4 => current_bit_i_22_n_0,
      I5 => current_bit_i_23_n_0,
      O => current_bit_i_15_n_0
    );
current_bit_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(7),
      I1 => dout(10),
      I2 => dout(8),
      I3 => dout(9),
      O => current_bit_i_16_n_0
    );
current_bit_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dout(14),
      I1 => dout(3),
      I2 => dout(4),
      I3 => dout(15),
      I4 => dout(2),
      I5 => dout(13),
      O => current_bit_i_17_n_0
    );
current_bit_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9BFF"
    )
        port map (
      I0 => bit_index_reg(0),
      I1 => bit_index_reg(1),
      I2 => dout(2),
      I3 => reset,
      O => current_bit_i_18_n_0
    );
current_bit_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => bit_index_reg(0),
      I1 => bit_index_reg(1),
      I2 => bit_index_reg(2),
      I3 => reset,
      O => current_bit_i_19_n_0
    );
current_bit_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5550000"
    )
        port map (
      I0 => current_bit_i_5_n_0,
      I1 => reset,
      I2 => current_bit_i_6_n_0,
      I3 => current_bit_i_7_n_0,
      I4 => current_bit_i_8_n_0,
      I5 => current_bit_i_9_n_0,
      O => current_bit_i_2_n_0
    );
current_bit_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22000005"
    )
        port map (
      I0 => bit_index_reg(2),
      I1 => dout(10),
      I2 => dout(9),
      I3 => bit_index_reg(1),
      I4 => bit_index_reg(0),
      O => current_bit_i_20_n_0
    );
current_bit_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bit_index_reg(0),
      I1 => bit_index_reg(1),
      O => current_bit_i_21_n_0
    );
current_bit_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => bit_index_reg(0),
      I1 => bit_index_reg(1),
      I2 => dout(14),
      O => current_bit_i_22_n_0
    );
current_bit_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFFFFFFFF557755"
    )
        port map (
      I0 => reset,
      I1 => dout(13),
      I2 => dout(15),
      I3 => bit_index_reg(0),
      I4 => bit_index_reg(1),
      I5 => bit_index_reg(2),
      O => current_bit_i_23_n_0
    );
current_bit_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF100010FF10FF"
    )
        port map (
      I0 => current_bit_i_10_n_0,
      I1 => current_bit_i_11_n_0,
      I2 => current_bit_i_12_n_0,
      I3 => current_bit_i_13_n_0,
      I4 => current_bit_i_14_n_0,
      I5 => current_bit_i_15_n_0,
      O => current_bit_i_3_n_0
    );
current_bit_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => bit_index_reg(3),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => bit_index_reg(2),
      O => current_bit_i_4_n_0
    );
current_bit_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF005D"
    )
        port map (
      I0 => dout(1),
      I1 => current_bit_i_16_n_0,
      I2 => current_bit_i_17_n_0,
      I3 => bit_index_reg(0),
      I4 => current_bit_i_18_n_0,
      O => current_bit_i_5_n_0
    );
current_bit_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => current_bit_i_17_n_0,
      I1 => dout(9),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(7),
      O => current_bit_i_6_n_0
    );
current_bit_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => dout(4),
      I1 => bit_index_reg(0),
      I2 => bit_index_reg(1),
      I3 => dout(3),
      O => current_bit_i_7_n_0
    );
current_bit_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => bit_index_reg(2),
      I1 => bit_index_reg(1),
      I2 => bit_index_reg(0),
      O => current_bit_i_8_n_0
    );
current_bit_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9999999F999F99"
    )
        port map (
      I0 => current_bit_i_4_n_0,
      I1 => bit_index_reg(4),
      I2 => current_bit_i_19_n_0,
      I3 => dout(0),
      I4 => current_bit_i_17_n_0,
      I5 => current_bit_i_16_n_0,
      O => current_bit_i_9_n_0
    );
current_bit_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => current_bit_i_1_n_0,
      Q => current_bit_reg_n_0
    );
\cycle_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[0]\,
      I1 => fifo_r_begin,
      I2 => empty,
      O => p_1_in(0)
    );
\cycle_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[12]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(10)
    );
\cycle_count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[12]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(11)
    );
\cycle_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[12]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(12)
    );
\cycle_count[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[16]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(13)
    );
\cycle_count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[16]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(14)
    );
\cycle_count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[16]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(15)
    );
\cycle_count[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[16]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(16)
    );
\cycle_count[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[20]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(17)
    );
\cycle_count[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[20]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(18)
    );
\cycle_count[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[20]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(19)
    );
\cycle_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[4]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(1)
    );
\cycle_count[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[20]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(20)
    );
\cycle_count[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[24]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(21)
    );
\cycle_count[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[24]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(22)
    );
\cycle_count[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[24]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(23)
    );
\cycle_count[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[24]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(24)
    );
\cycle_count[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[28]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(25)
    );
\cycle_count[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[28]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(26)
    );
\cycle_count[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[28]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(27)
    );
\cycle_count[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[28]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(28)
    );
\cycle_count[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[31]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(29)
    );
\cycle_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[4]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(2)
    );
\cycle_count[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[31]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(30)
    );
\cycle_count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[31]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(31)
    );
\cycle_count[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bit_index[4]_i_3_n_0\,
      I1 => \cycle_count_reg_n_0_[27]\,
      I2 => \cycle_count_reg_n_0_[21]\,
      I3 => \cycle_count_reg_n_0_[20]\,
      I4 => \cycle_count_reg_n_0_[17]\,
      I5 => \cycle_count_reg_n_0_[16]\,
      O => \cycle_count[31]_i_3_n_0\
    );
\cycle_count[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[9]\,
      I1 => \cycle_count_reg_n_0_[13]\,
      I2 => \cycle_count_reg_n_0_[8]\,
      I3 => \cycle_count_reg_n_0_[12]\,
      I4 => \cycle_count[31]_i_8_n_0\,
      O => \cycle_count[31]_i_4_n_0\
    );
\cycle_count[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[15]\,
      I1 => \cycle_count_reg_n_0_[10]\,
      I2 => \cycle_count_reg_n_0_[14]\,
      I3 => \cycle_count_reg_n_0_[11]\,
      O => \cycle_count[31]_i_5_n_0\
    );
\cycle_count[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[3]\,
      I1 => \cycle_count_reg_n_0_[6]\,
      I2 => \cycle_count_reg_n_0_[4]\,
      I3 => \cycle_count_reg_n_0_[0]\,
      I4 => \cycle_count[31]_i_9_n_0\,
      O => \cycle_count[31]_i_6_n_0\
    );
\cycle_count[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => empty,
      I1 => fifo_r_begin,
      O => \cycle_count[31]_i_7_n_0\
    );
\cycle_count[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[28]\,
      I1 => \cycle_count_reg_n_0_[29]\,
      I2 => \cycle_count_reg_n_0_[30]\,
      I3 => \cycle_count_reg_n_0_[31]\,
      O => \cycle_count[31]_i_8_n_0\
    );
\cycle_count[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[7]\,
      I1 => \cycle_count_reg_n_0_[5]\,
      I2 => \cycle_count_reg_n_0_[2]\,
      I3 => \cycle_count_reg_n_0_[1]\,
      O => \cycle_count[31]_i_9_n_0\
    );
\cycle_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[4]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(3)
    );
\cycle_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[4]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(4)
    );
\cycle_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[8]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(5)
    );
\cycle_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[8]_i_2_n_6\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(6)
    );
\cycle_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[8]_i_2_n_5\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(7)
    );
\cycle_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[8]_i_2_n_4\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(8)
    );
\cycle_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \cycle_count_reg[12]_i_2_n_7\,
      I1 => \cycle_count[31]_i_3_n_0\,
      I2 => \cycle_count[31]_i_4_n_0\,
      I3 => \cycle_count[31]_i_5_n_0\,
      I4 => \cycle_count[31]_i_6_n_0\,
      I5 => \cycle_count[31]_i_7_n_0\,
      O => p_1_in(9)
    );
\cycle_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(0),
      Q => \cycle_count_reg_n_0_[0]\
    );
\cycle_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(10),
      Q => \cycle_count_reg_n_0_[10]\
    );
\cycle_count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(11),
      Q => \cycle_count_reg_n_0_[11]\
    );
\cycle_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(12),
      Q => \cycle_count_reg_n_0_[12]\
    );
\cycle_count_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[8]_i_2_n_0\,
      CO(3) => \cycle_count_reg[12]_i_2_n_0\,
      CO(2) => \cycle_count_reg[12]_i_2_n_1\,
      CO(1) => \cycle_count_reg[12]_i_2_n_2\,
      CO(0) => \cycle_count_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[12]_i_2_n_4\,
      O(2) => \cycle_count_reg[12]_i_2_n_5\,
      O(1) => \cycle_count_reg[12]_i_2_n_6\,
      O(0) => \cycle_count_reg[12]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[12]\,
      S(2) => \cycle_count_reg_n_0_[11]\,
      S(1) => \cycle_count_reg_n_0_[10]\,
      S(0) => \cycle_count_reg_n_0_[9]\
    );
\cycle_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(13),
      Q => \cycle_count_reg_n_0_[13]\
    );
\cycle_count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(14),
      Q => \cycle_count_reg_n_0_[14]\
    );
\cycle_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(15),
      Q => \cycle_count_reg_n_0_[15]\
    );
\cycle_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(16),
      Q => \cycle_count_reg_n_0_[16]\
    );
\cycle_count_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[12]_i_2_n_0\,
      CO(3) => \cycle_count_reg[16]_i_2_n_0\,
      CO(2) => \cycle_count_reg[16]_i_2_n_1\,
      CO(1) => \cycle_count_reg[16]_i_2_n_2\,
      CO(0) => \cycle_count_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[16]_i_2_n_4\,
      O(2) => \cycle_count_reg[16]_i_2_n_5\,
      O(1) => \cycle_count_reg[16]_i_2_n_6\,
      O(0) => \cycle_count_reg[16]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[16]\,
      S(2) => \cycle_count_reg_n_0_[15]\,
      S(1) => \cycle_count_reg_n_0_[14]\,
      S(0) => \cycle_count_reg_n_0_[13]\
    );
\cycle_count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(17),
      Q => \cycle_count_reg_n_0_[17]\
    );
\cycle_count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(18),
      Q => \cycle_count_reg_n_0_[18]\
    );
\cycle_count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(19),
      Q => \cycle_count_reg_n_0_[19]\
    );
\cycle_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(1),
      Q => \cycle_count_reg_n_0_[1]\
    );
\cycle_count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(20),
      Q => \cycle_count_reg_n_0_[20]\
    );
\cycle_count_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[16]_i_2_n_0\,
      CO(3) => \cycle_count_reg[20]_i_2_n_0\,
      CO(2) => \cycle_count_reg[20]_i_2_n_1\,
      CO(1) => \cycle_count_reg[20]_i_2_n_2\,
      CO(0) => \cycle_count_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[20]_i_2_n_4\,
      O(2) => \cycle_count_reg[20]_i_2_n_5\,
      O(1) => \cycle_count_reg[20]_i_2_n_6\,
      O(0) => \cycle_count_reg[20]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[20]\,
      S(2) => \cycle_count_reg_n_0_[19]\,
      S(1) => \cycle_count_reg_n_0_[18]\,
      S(0) => \cycle_count_reg_n_0_[17]\
    );
\cycle_count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(21),
      Q => \cycle_count_reg_n_0_[21]\
    );
\cycle_count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(22),
      Q => \cycle_count_reg_n_0_[22]\
    );
\cycle_count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(23),
      Q => \cycle_count_reg_n_0_[23]\
    );
\cycle_count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(24),
      Q => \cycle_count_reg_n_0_[24]\
    );
\cycle_count_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[20]_i_2_n_0\,
      CO(3) => \cycle_count_reg[24]_i_2_n_0\,
      CO(2) => \cycle_count_reg[24]_i_2_n_1\,
      CO(1) => \cycle_count_reg[24]_i_2_n_2\,
      CO(0) => \cycle_count_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[24]_i_2_n_4\,
      O(2) => \cycle_count_reg[24]_i_2_n_5\,
      O(1) => \cycle_count_reg[24]_i_2_n_6\,
      O(0) => \cycle_count_reg[24]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[24]\,
      S(2) => \cycle_count_reg_n_0_[23]\,
      S(1) => \cycle_count_reg_n_0_[22]\,
      S(0) => \cycle_count_reg_n_0_[21]\
    );
\cycle_count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(25),
      Q => \cycle_count_reg_n_0_[25]\
    );
\cycle_count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(26),
      Q => \cycle_count_reg_n_0_[26]\
    );
\cycle_count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(27),
      Q => \cycle_count_reg_n_0_[27]\
    );
\cycle_count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(28),
      Q => \cycle_count_reg_n_0_[28]\
    );
\cycle_count_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[24]_i_2_n_0\,
      CO(3) => \cycle_count_reg[28]_i_2_n_0\,
      CO(2) => \cycle_count_reg[28]_i_2_n_1\,
      CO(1) => \cycle_count_reg[28]_i_2_n_2\,
      CO(0) => \cycle_count_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[28]_i_2_n_4\,
      O(2) => \cycle_count_reg[28]_i_2_n_5\,
      O(1) => \cycle_count_reg[28]_i_2_n_6\,
      O(0) => \cycle_count_reg[28]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[28]\,
      S(2) => \cycle_count_reg_n_0_[27]\,
      S(1) => \cycle_count_reg_n_0_[26]\,
      S(0) => \cycle_count_reg_n_0_[25]\
    );
\cycle_count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(29),
      Q => \cycle_count_reg_n_0_[29]\
    );
\cycle_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(2),
      Q => \cycle_count_reg_n_0_[2]\
    );
\cycle_count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(30),
      Q => \cycle_count_reg_n_0_[30]\
    );
\cycle_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(31),
      Q => \cycle_count_reg_n_0_[31]\
    );
\cycle_count_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycle_count_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycle_count_reg[31]_i_2_n_2\,
      CO(0) => \cycle_count_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cycle_count_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \cycle_count_reg[31]_i_2_n_5\,
      O(1) => \cycle_count_reg[31]_i_2_n_6\,
      O(0) => \cycle_count_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \cycle_count_reg_n_0_[31]\,
      S(1) => \cycle_count_reg_n_0_[30]\,
      S(0) => \cycle_count_reg_n_0_[29]\
    );
\cycle_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(3),
      Q => \cycle_count_reg_n_0_[3]\
    );
\cycle_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(4),
      Q => \cycle_count_reg_n_0_[4]\
    );
\cycle_count_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycle_count_reg[4]_i_2_n_0\,
      CO(2) => \cycle_count_reg[4]_i_2_n_1\,
      CO(1) => \cycle_count_reg[4]_i_2_n_2\,
      CO(0) => \cycle_count_reg[4]_i_2_n_3\,
      CYINIT => \cycle_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[4]_i_2_n_4\,
      O(2) => \cycle_count_reg[4]_i_2_n_5\,
      O(1) => \cycle_count_reg[4]_i_2_n_6\,
      O(0) => \cycle_count_reg[4]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[4]\,
      S(2) => \cycle_count_reg_n_0_[3]\,
      S(1) => \cycle_count_reg_n_0_[2]\,
      S(0) => \cycle_count_reg_n_0_[1]\
    );
\cycle_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(5),
      Q => \cycle_count_reg_n_0_[5]\
    );
\cycle_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(6),
      Q => \cycle_count_reg_n_0_[6]\
    );
\cycle_count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(7),
      Q => \cycle_count_reg_n_0_[7]\
    );
\cycle_count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(8),
      Q => \cycle_count_reg_n_0_[8]\
    );
\cycle_count_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[4]_i_2_n_0\,
      CO(3) => \cycle_count_reg[8]_i_2_n_0\,
      CO(2) => \cycle_count_reg[8]_i_2_n_1\,
      CO(1) => \cycle_count_reg[8]_i_2_n_2\,
      CO(0) => \cycle_count_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[8]_i_2_n_4\,
      O(2) => \cycle_count_reg[8]_i_2_n_5\,
      O(1) => \cycle_count_reg[8]_i_2_n_6\,
      O(0) => \cycle_count_reg[8]_i_2_n_7\,
      S(3) => \cycle_count_reg_n_0_[8]\,
      S(2) => \cycle_count_reg_n_0_[7]\,
      S(1) => \cycle_count_reg_n_0_[6]\,
      S(0) => \cycle_count_reg_n_0_[5]\
    );
\cycle_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => p_1_in(9),
      Q => \cycle_count_reg_n_0_[9]\
    );
fifo_read_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \fifo_r_begin_reg__0\,
      I1 => fifo_r_begin,
      I2 => \cycle_count[31]_i_6_n_0\,
      I3 => fifo_read_en_i_2_n_0,
      I4 => fifo_read_en_i_3_n_0,
      I5 => pwm_reg_i_3_n_0,
      O => fifo_read_en0
    );
fifo_read_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => bit_index_reg(0),
      I1 => bit_index_reg(1),
      I2 => bit_index_reg(2),
      I3 => bit_index_reg(3),
      I4 => bit_index_reg(4),
      I5 => \cycle_count[31]_i_7_n_0\,
      O => fifo_read_en_i_2_n_0
    );
fifo_read_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[9]\,
      I1 => \cycle_count_reg_n_0_[13]\,
      I2 => \cycle_count_reg_n_0_[8]\,
      I3 => \cycle_count_reg_n_0_[12]\,
      I4 => \cycle_count[31]_i_5_n_0\,
      O => fifo_read_en_i_3_n_0
    );
pwm_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022202022222"
    )
        port map (
      I0 => pwm_reg_i_3_n_0,
      I1 => pwm_reg_i_4_n_0,
      I2 => pwm_reg_i_5_n_0,
      I3 => \cycle_count_reg_n_0_[0]\,
      I4 => \cycle_count_reg_n_0_[2]\,
      I5 => \cycle_count_reg_n_0_[1]\,
      O => pwm_reg0
    );
pwm_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^rst_n\
    );
pwm_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[31]\,
      I1 => \cycle_count_reg_n_0_[30]\,
      I2 => \cycle_count_reg_n_0_[29]\,
      I3 => \cycle_count_reg_n_0_[28]\,
      I4 => pwm_reg_i_6_n_0,
      I5 => \bit_index[4]_i_3_n_0\,
      O => pwm_reg_i_3_n_0
    );
pwm_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => fifo_read_en_i_3_n_0,
      I1 => \cycle_count[31]_i_7_n_0\,
      I2 => \cycle_count_reg_n_0_[6]\,
      I3 => \cycle_count_reg_n_0_[7]\,
      I4 => \cycle_count_reg_n_0_[5]\,
      I5 => current_bit_reg_n_0,
      O => pwm_reg_i_4_n_0
    );
pwm_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[3]\,
      I1 => \cycle_count_reg_n_0_[4]\,
      I2 => \cycle_count_reg_n_0_[5]\,
      I3 => current_bit_reg_n_0,
      O => pwm_reg_i_5_n_0
    );
pwm_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[16]\,
      I1 => \cycle_count_reg_n_0_[17]\,
      I2 => \cycle_count_reg_n_0_[20]\,
      I3 => \cycle_count_reg_n_0_[21]\,
      I4 => \cycle_count_reg_n_0_[27]\,
      O => pwm_reg_i_6_n_0
    );
pwm_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^rst_n\,
      D => pwm_reg0,
      Q => light_rgb_data
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of hdmi_light_strip_output_0_4_xpm_cdc_gray : entity is "GRAY";
end hdmi_light_strip_output_0_4_xpm_cdc_gray;

architecture STRUCTURE of hdmi_light_strip_output_0_4_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair7";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ : entity is "GRAY";
end \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13 is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13 : entity is "blk_mem_gen_prim_wrapper";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13 is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24 is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24 : entity is "blk_mem_gen_prim_wrapper";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24 is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35 is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35 : entity is "blk_mem_gen_prim_wrapper";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35 is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => dina(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => dina(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => dina(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => dina(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => din(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(15 downto 12) => B"0000",
      DIBDI(11 downto 8) => din(15 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => din(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => D(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => D(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => D(15 downto 12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => D(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ram_rd_en_i,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_compare is
  port (
    fifo_wr_en_reg : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_compare : entity is "compare";
end hdmi_light_strip_output_0_4_compare;

architecture STRUCTURE of hdmi_light_strip_output_0_4_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp1,
      I1 => wr_en,
      I2 => \out\,
      I3 => comp2,
      O => fifo_wr_en_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_compare_0 is
  port (
    comp2 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_compare_0 : entity is "compare";
end hdmi_light_strip_output_0_4_compare_0;

architecture STRUCTURE of hdmi_light_strip_output_0_4_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_compare_1 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_compare_1 : entity is "compare";
end hdmi_light_strip_output_0_4_compare_1;

architecture STRUCTURE of hdmi_light_strip_output_0_4_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg_0(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_1(1),
      I4 => ram_empty_fb_i_reg_1(0),
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_compare_2 : entity is "compare";
end hdmi_light_strip_output_0_4_compare_2;

architecture STRUCTURE of hdmi_light_strip_output_0_4_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_rd_bin_cntr : entity is "rd_bin_cntr";
end hdmi_light_strip_output_0_4_rd_bin_cntr;

architecture STRUCTURE of hdmi_light_strip_output_0_4_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair9";
begin
  Q(0) <= \^q\(0);
  \gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gc0.count_d1_reg[8]_0\(8 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[8]_0\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[8]_0\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gc0.count_d1_reg[8]_0\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[8]_0\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[8]_0\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[8]_0\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^gc0.count_d1_reg[8]_0\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^gc0.count_d1_reg[8]_0\(7),
      R => '0'
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[8]_0\(8),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => '0'
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^q\(0),
      R => '0'
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => WR_PNTR_RD(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_rd_fwft is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_rd_fwft : entity is "rd_fwft";
end hdmi_light_strip_output_0_4_rd_fwft;

architecture STRUCTURE of hdmi_light_strip_output_0_4_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i_reg0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i_reg0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      O => ram_rd_en_i
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i_reg0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i_reg0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_bm.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_reset_blk_ramfifo is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end hdmi_light_strip_output_0_4_reset_blk_ramfifo;

architecture STRUCTURE of hdmi_light_strip_output_0_4_reset_blk_ramfifo is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
begin
rstblki_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_wr_bin_cntr : entity is "wr_bin_cntr";
end hdmi_light_strip_output_0_4_wr_bin_cntr;

architecture STRUCTURE of hdmi_light_strip_output_0_4_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair12";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d1_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(0),
      R => '0'
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(1),
      R => '0'
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(2),
      R => '0'
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(3),
      R => '0'
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(4),
      R => '0'
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(5),
      R => '0'
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(6),
      R => '0'
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(7),
      R => '0'
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => wr_pntr_plus1(8),
      R => '0'
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(0),
      Q => \gic0.gc0.count_d2_reg[8]_0\(0),
      R => '0'
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(1),
      Q => \gic0.gc0.count_d2_reg[8]_0\(1),
      R => '0'
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(2),
      Q => \gic0.gc0.count_d2_reg[8]_0\(2),
      R => '0'
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(3),
      Q => \gic0.gc0.count_d2_reg[8]_0\(3),
      R => '0'
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(4),
      Q => \gic0.gc0.count_d2_reg[8]_0\(4),
      R => '0'
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(5),
      Q => \gic0.gc0.count_d2_reg[8]_0\(5),
      R => '0'
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(6),
      Q => \gic0.gc0.count_d2_reg[8]_0\(6),
      R => '0'
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(7),
      Q => \gic0.gc0.count_d2_reg[8]_0\(7),
      R => '0'
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus1(8),
      Q => \gic0.gc0.count_d2_reg[8]_0\(8),
      R => '0'
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => '0'
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => '0'
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => '0'
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => '0'
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => '0'
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => '0'
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => '0'
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => '0'
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8),
      R => '0'
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(8),
      I1 => RD_PNTR_WR(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(0),
      O => v1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_width;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17 is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17 : entity is "blk_mem_gen_prim_width";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17 is
begin
\prim_noinit.ram\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28 is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28 : entity is "blk_mem_gen_prim_width";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28 is
begin
\prim_noinit.ram\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6 is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6 : entity is "blk_mem_gen_prim_width";
end hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6 is
begin
\prim_noinit.ram\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(4 downto 0),
      douta(4 downto 0) => douta(4 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(4 downto 0),
      douta(4 downto 0) => douta(4 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(4 downto 0),
      douta(4 downto 0) => douta(4 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(4 downto 0),
      douta(4 downto 0) => douta(4 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      din(15 downto 0) => din(15 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_clk_x_pntrs is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_clk_x_pntrs : entity is "clk_x_pntrs";
end hdmi_light_strip_output_0_4_clk_x_pntrs;

architecture STRUCTURE of hdmi_light_strip_output_0_4_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 9;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
rd_pntr_cdc_inst: entity work.hdmi_light_strip_output_0_4_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8) => RD_PNTR_WR(0),
      dest_out_bin(7 downto 0) => \^rd_pntr_wr\(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => Q(8 downto 0)
    );
wr_pntr_cdc_inst: entity work.\hdmi_light_strip_output_0_4_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8) => \^wr_pntr_rd\(8),
      dest_out_bin(7 downto 0) => WR_PNTR_RD(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => \src_gray_ff_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_rd_status_flags_as : entity is "rd_status_flags_as";
end hdmi_light_strip_output_0_4_rd_status_flags_as;

architecture STRUCTURE of hdmi_light_strip_output_0_4_rd_status_flags_as is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.hdmi_light_strip_output_0_4_compare_1
     port map (
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_1(1 downto 0) => ram_empty_fb_i_reg_2(1 downto 0),
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.hdmi_light_strip_output_0_4_compare_2
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_wr_status_flags_as : entity is "wr_status_flags_as";
end hdmi_light_strip_output_0_4_wr_status_flags_as;

architecture STRUCTURE of hdmi_light_strip_output_0_4_wr_status_flags_as is
  signal c1_n_0 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.hdmi_light_strip_output_0_4_compare
     port map (
      comp2 => comp2,
      fifo_wr_en_reg => c1_n_0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \out\ => ram_full_fb_i,
      v1_reg(0) => v1_reg(0),
      wr_en => wr_en
    );
c2: entity work.hdmi_light_strip_output_0_4_compare_0
     port map (
      comp2 => comp2,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(26 downto 18),
      douta(8 downto 0) => douta(26 downto 18),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(31 downto 27),
      douta(4 downto 0) => douta(31 downto 27),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16 : entity is "blk_mem_gen_generic_cstr";
end hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16 is
begin
\ramloop[0].ram.r\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(26 downto 18),
      douta(8 downto 0) => douta(26 downto 18),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(31 downto 27),
      douta(4 downto 0) => douta(31 downto 27),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27 : entity is "blk_mem_gen_generic_cstr";
end hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27 is
begin
\ramloop[0].ram.r\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(26 downto 18),
      douta(8 downto 0) => douta(26 downto 18),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(31 downto 27),
      douta(4 downto 0) => douta(31 downto 27),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5 : entity is "blk_mem_gen_generic_cstr";
end hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5 is
begin
\ramloop[0].ram.r\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(26 downto 18),
      douta(8 downto 0) => douta(26 downto 18),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(31 downto 27),
      douta(4 downto 0) => douta(31 downto 27),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3\
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      din(15 downto 0) => din(15 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_rd_logic is
  port (
    empty : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_rd_logic : entity is "rd_logic";
end hdmi_light_strip_output_0_4_rd_logic;

architecture STRUCTURE of hdmi_light_strip_output_0_4_rd_logic is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.hdmi_light_strip_output_0_4_rd_fwft
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => empty_fb_i,
      E(0) => E(0),
      empty => empty,
      \out\(1) => \gr1.gr1_int.rfwft_n_0\,
      \out\(0) => p_0_in(0),
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.hdmi_light_strip_output_0_4_rd_status_flags_as
     port map (
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2(1) => \gr1.gr1_int.rfwft_n_0\,
      ram_empty_fb_i_reg_2(0) => p_0_in(0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
rpntr: entity work.hdmi_light_strip_output_0_4_rd_bin_cntr
     port map (
      E(0) => ram_rd_en,
      Q(0) => Q(0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_wr_logic is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_wr_logic : entity is "wr_logic";
end hdmi_light_strip_output_0_4_wr_logic;

architecture STRUCTURE of hdmi_light_strip_output_0_4_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.hdmi_light_strip_output_0_4_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.hdmi_light_strip_output_0_4_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => Q(7 downto 0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) => \gic0.gc0.count_d1_reg[7]\(7 downto 0),
      \gic0.gc0.count_d2_reg[8]_0\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end hdmi_light_strip_output_0_4_blk_mem_gen_top;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_top_15 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_top_15 : entity is "blk_mem_gen_top";
end hdmi_light_strip_output_0_4_blk_mem_gen_top_15;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_top_15 is
begin
\valid.cstr\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_top_26 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_top_26 : entity is "blk_mem_gen_top";
end hdmi_light_strip_output_0_4_blk_mem_gen_top_26;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_top_26 is
begin
\valid.cstr\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_top_4 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_top_4 : entity is "blk_mem_gen_top";
end hdmi_light_strip_output_0_4_blk_mem_gen_top_4;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_top_4 is
begin
\valid.cstr\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      din(15 downto 0) => din(15 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14 : entity is "blk_mem_gen_v8_4_4_synth";
end hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_top_15
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25 : entity is "blk_mem_gen_v8_4_4_synth";
end hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_top_26
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3 is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3 : entity is "blk_mem_gen_v8_4_4_synth";
end hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_top_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_4_synth";
end \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0\
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      din(15 downto 0) => din(15 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
end hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ : entity is "blk_mem_gen_v8_4_4";
end \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ : entity is "blk_mem_gen_v8_4_4";
end \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ : entity is "blk_mem_gen_v8_4_4";
end \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1\ : entity is "blk_mem_gen_v8_4_4";
end \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0\
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      din(15 downto 0) => din(15 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_rbg_ram is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hdmi_light_strip_output_0_4_rbg_ram : entity is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_light_strip_output_0_4_rbg_ram : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_rbg_ram : entity is "rbg_ram";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hdmi_light_strip_output_0_4_rbg_ram : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end hdmi_light_strip_output_0_4_rbg_ram;

architecture STRUCTURE of hdmi_light_strip_output_0_4_rbg_ram is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_rbg_ram__1\ is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \hdmi_light_strip_output_0_4_rbg_ram__1\ : entity is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \hdmi_light_strip_output_0_4_rbg_ram__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_rbg_ram__1\ : entity is "rbg_ram";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \hdmi_light_strip_output_0_4_rbg_ram__1\ : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end \hdmi_light_strip_output_0_4_rbg_ram__1\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_rbg_ram__1\ is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_rbg_ram__2\ is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \hdmi_light_strip_output_0_4_rbg_ram__2\ : entity is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \hdmi_light_strip_output_0_4_rbg_ram__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_rbg_ram__2\ : entity is "rbg_ram";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \hdmi_light_strip_output_0_4_rbg_ram__2\ : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end \hdmi_light_strip_output_0_4_rbg_ram__2\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_rbg_ram__2\ is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hdmi_light_strip_output_0_4_rbg_ram__3\ is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \hdmi_light_strip_output_0_4_rbg_ram__3\ : entity is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \hdmi_light_strip_output_0_4_rbg_ram__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hdmi_light_strip_output_0_4_rbg_ram__3\ : entity is "rbg_ram";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \hdmi_light_strip_output_0_4_rbg_ram__3\ : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end \hdmi_light_strip_output_0_4_rbg_ram__3\;

architecture STRUCTURE of \hdmi_light_strip_output_0_4_rbg_ram__3\ is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.833401 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rbg_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \goreg_bm.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_memory : entity is "memory";
end hdmi_light_strip_output_0_4_memory;

architecture STRUCTURE of hdmi_light_strip_output_0_4_memory is
  signal doutb : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1\
     port map (
      D(15 downto 0) => doutb(15 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      E(0) => E(0),
      din(15 downto 0) => din(15 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(0),
      Q => dout(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(10),
      Q => dout(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(11),
      Q => dout(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(12),
      Q => dout(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(13),
      Q => dout(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(14),
      Q => dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(15),
      Q => dout(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(1),
      Q => dout(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(2),
      Q => dout(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(3),
      Q => dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(4),
      Q => dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(5),
      Q => dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(6),
      Q => dout(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(7),
      Q => dout(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(8),
      Q => dout(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \goreg_bm.dout_i_reg[0]_0\(0),
      D => doutb(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end hdmi_light_strip_output_0_4_fifo_generator_ramfifo;

architecture STRUCTURE of hdmi_light_strip_output_0_4_fifo_generator_ramfifo is
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.hdmi_light_strip_output_0_4_clk_x_pntrs
     port map (
      Q(8 downto 0) => rd_pntr(8 downto 0),
      RD_PNTR_WR(0) => rd_pntr_wr(8),
      WR_PNTR_RD(7 downto 0) => wr_pntr_rd(7 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => rd_pntr_plus1(8),
      rd_clk => rd_clk,
      \src_gray_ff_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      v1_reg(0) => \gras.rsts/c0/v1_reg\(4),
      v1_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      v1_reg_1(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.hdmi_light_strip_output_0_4_rd_logic
     port map (
      E(0) => ram_regout_en,
      Q(0) => rd_pntr_plus1(8),
      WR_PNTR_RD(7 downto 0) => wr_pntr_rd(7 downto 0),
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 0) => rd_pntr(8 downto 0),
      ram_empty_fb_i_reg(0) => \gras.rsts/c0/v1_reg\(4),
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.hdmi_light_strip_output_0_4_wr_logic
     port map (
      E(0) => ram_wr_en,
      Q(7 downto 0) => wr_pntr_plus2(7 downto 0),
      RD_PNTR_WR(0) => rd_pntr_wr(8),
      full => full,
      \gic0.gc0.count_d1_reg[7]\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.hdmi_light_strip_output_0_4_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => rd_pntr(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => wr_pntr(8 downto 0),
      E(0) => ram_wr_en,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \goreg_bm.dout_i_reg[0]_0\(0) => ram_regout_en,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_fifo_generator_top : entity is "fifo_generator_top";
end hdmi_light_strip_output_0_4_fifo_generator_top;

architecture STRUCTURE of hdmi_light_strip_output_0_4_fifo_generator_top is
begin
\grf.rf\: entity work.hdmi_light_strip_output_0_4_fifo_generator_ramfifo
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth : entity is "fifo_generator_v13_2_5_synth";
end hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.hdmi_light_strip_output_0_4_fifo_generator_top
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
end hdmi_light_strip_output_0_4_fifo_generator_v13_2_5;

architecture STRUCTURE of hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_fifo_fuck_asy is
  port (
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hdmi_light_strip_output_0_4_fifo_fuck_asy : entity is "fifo_fuck_asy,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_light_strip_output_0_4_fifo_fuck_asy : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_fifo_fuck_asy : entity is "fifo_fuck_asy";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hdmi_light_strip_output_0_4_fifo_fuck_asy : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end hdmi_light_strip_output_0_4_fifo_fuck_asy;

architecture STRUCTURE of hdmi_light_strip_output_0_4_fifo_fuck_asy is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.hdmi_light_strip_output_0_4_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4_light_strip_output is
  port (
    pclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    hs : in STD_LOGIC;
    vs : in STD_LOGIC;
    de : in STD_LOGIC;
    data888 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    light_rgb_data : out STD_LOGIC;
    uart_data_en : out STD_LOGIC
  );
  attribute IDLE : string;
  attribute IDLE of hdmi_light_strip_output_0_4_light_strip_output : entity is "3'b000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_light_strip_output_0_4_light_strip_output : entity is "light_strip_output";
  attribute R0 : string;
  attribute R0 of hdmi_light_strip_output_0_4_light_strip_output : entity is "3'b001";
  attribute R1 : string;
  attribute R1 of hdmi_light_strip_output_0_4_light_strip_output : entity is "3'b010";
  attribute R2 : string;
  attribute R2 of hdmi_light_strip_output_0_4_light_strip_output : entity is "3'b011";
  attribute R3 : string;
  attribute R3 of hdmi_light_strip_output_0_4_light_strip_output : entity is "3'b100";
  attribute green_fix : integer;
  attribute green_fix of hdmi_light_strip_output_0_4_light_strip_output : entity is 0;
end hdmi_light_strip_output_0_4_light_strip_output;

architecture STRUCTURE of hdmi_light_strip_output_0_4_light_strip_output is
  signal \FSM_sequential_cur_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \accum_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \accum_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \accum_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \accum_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \accum_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \accum_data[3]_i_9_n_0\ : STD_LOGIC;
  signal \accum_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_10_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_11_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \accum_data[7]_i_9_n_0\ : STD_LOGIC;
  signal \accum_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \accum_data_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \accum_data_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \accum_data_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \accum_data_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \accum_data_reg_n_0_[9]\ : STD_LOGIC;
  signal btn_addr_rd : STD_LOGIC;
  signal \btn_addr_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[11]_i_2_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[7]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd[9]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_rd_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \btn_addr_rd_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \btn_addr_rd_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \btn_addr_rd_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \btn_addr_rd_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \btn_addr_rd_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \btn_addr_rd_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[10]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[11]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \btn_addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \btn_addr_wr[0]_i_2_n_0\ : STD_LOGIC;
  signal btn_addr_wr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \btn_addr_wr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \btn_addr_wr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \btn_addr_wr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \btn_addr_wr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal btn_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal btn_data_reg : STD_LOGIC;
  signal \btn_data_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \btn_data_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \btn_data_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal btn_region_i_10_n_0 : STD_LOGIC;
  signal btn_region_i_11_n_0 : STD_LOGIC;
  signal btn_region_i_12_n_0 : STD_LOGIC;
  signal btn_region_i_1_n_0 : STD_LOGIC;
  signal btn_region_i_2_n_0 : STD_LOGIC;
  signal btn_region_i_3_n_0 : STD_LOGIC;
  signal btn_region_i_4_n_0 : STD_LOGIC;
  signal btn_region_i_5_n_0 : STD_LOGIC;
  signal btn_region_i_6_n_0 : STD_LOGIC;
  signal btn_region_i_7_n_0 : STD_LOGIC;
  signal btn_region_i_8_n_0 : STD_LOGIC;
  signal btn_region_i_9_n_0 : STD_LOGIC;
  signal btn_sum : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal btn_sum0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \btn_sum[13]_i_2_n_0\ : STD_LOGIC;
  signal \btn_sum[13]_i_3_n_0\ : STD_LOGIC;
  signal \btn_sum[13]_i_4_n_0\ : STD_LOGIC;
  signal \btn_sum[13]_i_5_n_0\ : STD_LOGIC;
  signal \btn_sum[17]_i_2_n_0\ : STD_LOGIC;
  signal \btn_sum[17]_i_3_n_0\ : STD_LOGIC;
  signal \btn_sum[24]_i_2_n_0\ : STD_LOGIC;
  signal \btn_sum[24]_i_3_n_0\ : STD_LOGIC;
  signal \btn_sum[24]_i_4_n_0\ : STD_LOGIC;
  signal \btn_sum[24]_i_5_n_0\ : STD_LOGIC;
  signal \btn_sum[28]_i_2_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_10_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_11_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_12_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_17_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_18_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_19_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_20_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_21_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_22_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_23_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_24_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_25_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_26_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_28_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_29_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_30_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_31_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_32_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_33_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_34_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_35_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_36_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_37_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_38_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_41_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_42_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_43_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_44_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_45_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_46_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_47_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_49_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_50_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_51_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_52_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_53_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_54_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_55_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_57_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_58_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_59_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_5_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_60_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_61_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_62_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_63_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_6_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_7_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_8_n_0\ : STD_LOGIC;
  signal \btn_sum[31]_i_9_n_0\ : STD_LOGIC;
  signal \btn_sum[3]_i_2_n_0\ : STD_LOGIC;
  signal \btn_sum[3]_i_3_n_0\ : STD_LOGIC;
  signal \btn_sum[3]_i_4_n_0\ : STD_LOGIC;
  signal \btn_sum[3]_i_5_n_0\ : STD_LOGIC;
  signal \btn_sum[7]_i_2_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_15_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_15_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_15_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_15_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_16_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_16_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_27_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_27_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_27_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_39_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_39_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_39_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_39_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_39_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_40_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_48_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_56_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_56_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_56_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_56_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[31]_i_56_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \btn_sum_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \btn_sum_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \btn_sum_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal btn_wr_en : STD_LOGIC;
  signal btn_wr_en0 : STD_LOGIC;
  signal btn_wr_en_i_1_n_0 : STD_LOGIC;
  signal cur_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal de_reg : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_r_begin : STD_LOGIC;
  signal fifo_r_begin0 : STD_LOGIC;
  signal \fifo_r_begin_reg__0\ : STD_LOGIC;
  signal fifo_read_en : STD_LOGIC;
  signal fifo_read_en0 : STD_LOGIC;
  signal fifo_rgb_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fifo_rgb_out0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \fifo_rgb_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \fifo_rgb_out_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal fifo_wr_en_reg_n_0 : STD_LOGIC;
  signal frame_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \frame_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal frame_valid : STD_LOGIC;
  signal frame_valid_i_1_n_0 : STD_LOGIC;
  signal \frame_valid_reg_rep__0_n_0\ : STD_LOGIC;
  signal frame_valid_reg_rep_n_0 : STD_LOGIC;
  signal \frame_valid_rep_i_1__0_n_0\ : STD_LOGIC;
  signal frame_valid_rep_i_1_n_0 : STD_LOGIC;
  signal \h_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \h_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \h_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \h_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \h_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \h_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \h_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \h_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \h_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \h_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \h_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \h_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \h_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal h_cnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \h_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \h_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \h_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \h_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \h_pixel_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \h_pixel_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \h_pixel_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal in16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in17 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal in19 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal led_counter : STD_LOGIC;
  signal \led_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_5_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_6_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_7_n_0\ : STD_LOGIC;
  signal \led_counter[3]_i_8_n_0\ : STD_LOGIC;
  signal \led_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \led_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \led_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \led_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \led_counter[7]_i_6_n_0\ : STD_LOGIC;
  signal \led_counter[7]_i_7_n_0\ : STD_LOGIC;
  signal \led_counter[7]_i_8_n_0\ : STD_LOGIC;
  signal \led_counter_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \led_counter_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \led_counter_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \led_counter_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \led_counter_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \led_counter_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \led_counter_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \led_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal left_addr_rd : STD_LOGIC;
  signal \left_addr_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[11]_i_2_n_0\ : STD_LOGIC;
  signal \left_addr_rd[11]_i_4_n_0\ : STD_LOGIC;
  signal \left_addr_rd[11]_i_5_n_0\ : STD_LOGIC;
  signal \left_addr_rd[11]_i_6_n_0\ : STD_LOGIC;
  signal \left_addr_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \left_addr_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \left_addr_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \left_addr_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \left_addr_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[7]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd[8]_i_3_n_0\ : STD_LOGIC;
  signal \left_addr_rd[8]_i_4_n_0\ : STD_LOGIC;
  signal \left_addr_rd[8]_i_5_n_0\ : STD_LOGIC;
  signal \left_addr_rd[8]_i_6_n_0\ : STD_LOGIC;
  signal \left_addr_rd[9]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_rd_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \left_addr_rd_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \left_addr_rd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \left_addr_rd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \left_addr_rd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \left_addr_rd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \left_addr_rd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \left_addr_rd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \left_addr_rd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \left_addr_rd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[10]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[11]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \left_addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \left_addr_wr[0]_i_2_n_0\ : STD_LOGIC;
  signal \left_addr_wr[0]_i_3_n_0\ : STD_LOGIC;
  signal \left_addr_wr[0]_i_4_n_0\ : STD_LOGIC;
  signal \left_addr_wr[0]_i_5_n_0\ : STD_LOGIC;
  signal \left_addr_wr[4]_i_2_n_0\ : STD_LOGIC;
  signal \left_addr_wr[4]_i_3_n_0\ : STD_LOGIC;
  signal \left_addr_wr[4]_i_4_n_0\ : STD_LOGIC;
  signal \left_addr_wr[4]_i_5_n_0\ : STD_LOGIC;
  signal \left_addr_wr[8]_i_2_n_0\ : STD_LOGIC;
  signal \left_addr_wr[8]_i_3_n_0\ : STD_LOGIC;
  signal \left_addr_wr[8]_i_4_n_0\ : STD_LOGIC;
  signal \left_addr_wr[8]_i_5_n_0\ : STD_LOGIC;
  signal left_addr_wr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \left_addr_wr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \left_addr_wr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \left_addr_wr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \left_addr_wr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal left_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal left_data_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \left_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \left_data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \left_data_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal left_dev : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal left_dev0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \left_dev[10]_i_2_n_0\ : STD_LOGIC;
  signal \left_dev[12]_i_1_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_10_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_11_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_12_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_13_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_15_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_16_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_17_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_18_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_19_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_21_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_22_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_23_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_24_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_25_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_26_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_27_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_28_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_2_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_30_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_31_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_32_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_33_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_34_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_35_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_36_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_37_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_40_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_41_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_42_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_43_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_44_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_45_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_46_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_47_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_49_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_50_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_51_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_52_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_53_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_54_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_55_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_57_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_58_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_59_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_60_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_61_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_62_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_63_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_64_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_65_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_66_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_67_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_68_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_6_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_71_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_72_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_73_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_74_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_75_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_76_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_77_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_78_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_79_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_7_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_80_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_81_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_82_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_83_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_84_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_8_n_0\ : STD_LOGIC;
  signal \left_dev[13]_i_9_n_0\ : STD_LOGIC;
  signal \left_dev[15]_i_1_n_0\ : STD_LOGIC;
  signal \left_dev[15]_i_3_n_0\ : STD_LOGIC;
  signal \left_dev[1]_i_1_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_10_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_11_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_12_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_13_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_15_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_16_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_17_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_18_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_19_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_21_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_22_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_23_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_24_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_25_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_26_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_27_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_28_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_2_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_30_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_31_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_32_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_33_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_34_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_35_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_36_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_37_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_40_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_41_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_42_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_43_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_44_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_45_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_46_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_47_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_49_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_50_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_51_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_52_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_53_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_54_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_55_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_57_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_58_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_59_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_60_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_61_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_62_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_63_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_64_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_65_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_66_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_67_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_68_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_6_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_71_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_72_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_73_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_74_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_75_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_76_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_77_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_78_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_79_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_7_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_80_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_81_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_82_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_83_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_84_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_8_n_0\ : STD_LOGIC;
  signal \left_dev[2]_i_9_n_0\ : STD_LOGIC;
  signal \left_dev[4]_i_2_n_0\ : STD_LOGIC;
  signal \left_dev[6]_i_1_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_100_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_101_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_102_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_103_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_104_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_105_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_106_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_107_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_11_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_12_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_13_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_14_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_15_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_16_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_17_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_18_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_20_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_21_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_22_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_23_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_24_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_25_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_26_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_28_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_29_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_30_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_31_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_33_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_34_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_35_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_36_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_37_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_38_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_39_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_40_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_42_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_43_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_44_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_45_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_46_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_47_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_48_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_49_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_4_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_53_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_54_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_55_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_56_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_58_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_59_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_60_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_61_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_62_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_63_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_64_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_65_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_66_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_67_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_69_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_6_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_70_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_71_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_72_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_73_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_74_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_75_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_76_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_77_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_78_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_79_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_7_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_80_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_82_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_83_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_84_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_85_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_86_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_87_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_88_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_89_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_90_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_91_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_92_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_93_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_94_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_95_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_97_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_98_n_0\ : STD_LOGIC;
  signal \left_dev[7]_i_99_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_4\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_14_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_20_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_20_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_20_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_20_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_4\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_29_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_38_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_38_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_38_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_38_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_39_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_39_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_39_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_39_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_4\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_48_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_4_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_4_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_4\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_56_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_5_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_5_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_5_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_4\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_6\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_69_n_7\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_0\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_1\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_2\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_3\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_4\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_5\ : STD_LOGIC;
  signal \left_dev_reg[13]_i_70_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_4\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_14_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_4\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_29_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_38_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_38_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_38_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_38_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_39_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_39_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_39_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_4\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_48_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_4\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_56_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_4\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_6\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_69_n_7\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_0\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_1\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_2\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_3\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_4\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_5\ : STD_LOGIC;
  signal \left_dev_reg[2]_i_70_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_19_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_27_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_41_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_50_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_50_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_50_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_50_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_51_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_52_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_57_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_57_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_57_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_57_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_68_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_81_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_0\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_2\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_4\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_5\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_96_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \left_dev_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal left_region_i_10_n_0 : STD_LOGIC;
  signal left_region_i_11_n_0 : STD_LOGIC;
  signal left_region_i_12_n_0 : STD_LOGIC;
  signal left_region_i_1_n_0 : STD_LOGIC;
  signal left_region_i_2_n_0 : STD_LOGIC;
  signal left_region_i_3_n_0 : STD_LOGIC;
  signal left_region_i_4_n_0 : STD_LOGIC;
  signal left_region_i_5_n_0 : STD_LOGIC;
  signal left_region_i_6_n_0 : STD_LOGIC;
  signal left_region_i_7_n_0 : STD_LOGIC;
  signal left_region_i_8_n_0 : STD_LOGIC;
  signal left_region_i_9_n_0 : STD_LOGIC;
  signal left_sum0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \left_sum[0]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[10]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[11]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[12]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[13]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[14]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[15]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[16]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[17]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[18]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[19]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[1]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[20]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[20]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[20]_i_4_n_0\ : STD_LOGIC;
  signal \left_sum[20]_i_5_n_0\ : STD_LOGIC;
  signal \left_sum[20]_i_6_n_0\ : STD_LOGIC;
  signal \left_sum[21]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[22]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[23]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[24]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[24]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[24]_i_4_n_0\ : STD_LOGIC;
  signal \left_sum[25]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[26]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[27]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[28]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[29]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[2]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[30]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[31]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[32]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[33]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[34]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[35]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[36]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[37]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[38]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[38]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[38]_i_4_n_0\ : STD_LOGIC;
  signal \left_sum[38]_i_5_n_0\ : STD_LOGIC;
  signal \left_sum[38]_i_6_n_0\ : STD_LOGIC;
  signal \left_sum[39]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[3]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[3]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[3]_i_4_n_0\ : STD_LOGIC;
  signal \left_sum[3]_i_5_n_0\ : STD_LOGIC;
  signal \left_sum[3]_i_6_n_0\ : STD_LOGIC;
  signal \left_sum[40]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[41]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[42]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[42]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[43]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[44]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[45]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[46]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[47]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[48]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[49]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[4]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[50]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[51]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[51]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum[51]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[51]_i_4_n_0\ : STD_LOGIC;
  signal \left_sum[51]_i_6_n_0\ : STD_LOGIC;
  signal \left_sum[51]_i_7_n_0\ : STD_LOGIC;
  signal \left_sum[5]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[6]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[7]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[7]_i_3_n_0\ : STD_LOGIC;
  signal \left_sum[8]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum[9]_i_1_n_0\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[38]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[38]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[38]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[42]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[42]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[42]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[46]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[46]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[46]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[46]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[50]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[50]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[50]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \left_sum_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \left_sum_reg_n_0_[9]\ : STD_LOGIC;
  signal left_wr_en : STD_LOGIC;
  signal left_wr_en_i_10_n_0 : STD_LOGIC;
  signal left_wr_en_i_11_n_0 : STD_LOGIC;
  signal left_wr_en_i_12_n_0 : STD_LOGIC;
  signal left_wr_en_i_13_n_0 : STD_LOGIC;
  signal left_wr_en_i_18_n_0 : STD_LOGIC;
  signal left_wr_en_i_19_n_0 : STD_LOGIC;
  signal left_wr_en_i_1_n_0 : STD_LOGIC;
  signal left_wr_en_i_20_n_0 : STD_LOGIC;
  signal left_wr_en_i_22_n_0 : STD_LOGIC;
  signal left_wr_en_i_23_n_0 : STD_LOGIC;
  signal left_wr_en_i_24_n_0 : STD_LOGIC;
  signal left_wr_en_i_25_n_0 : STD_LOGIC;
  signal left_wr_en_i_26_n_0 : STD_LOGIC;
  signal left_wr_en_i_27_n_0 : STD_LOGIC;
  signal left_wr_en_i_28_n_0 : STD_LOGIC;
  signal left_wr_en_i_29_n_0 : STD_LOGIC;
  signal left_wr_en_i_2_n_0 : STD_LOGIC;
  signal left_wr_en_i_30_n_0 : STD_LOGIC;
  signal left_wr_en_i_31_n_0 : STD_LOGIC;
  signal left_wr_en_i_32_n_0 : STD_LOGIC;
  signal left_wr_en_i_33_n_0 : STD_LOGIC;
  signal left_wr_en_i_34_n_0 : STD_LOGIC;
  signal left_wr_en_i_35_n_0 : STD_LOGIC;
  signal left_wr_en_i_36_n_0 : STD_LOGIC;
  signal left_wr_en_i_37_n_0 : STD_LOGIC;
  signal left_wr_en_i_38_n_0 : STD_LOGIC;
  signal left_wr_en_i_39_n_0 : STD_LOGIC;
  signal left_wr_en_i_3_n_0 : STD_LOGIC;
  signal left_wr_en_i_40_n_0 : STD_LOGIC;
  signal left_wr_en_i_41_n_0 : STD_LOGIC;
  signal left_wr_en_i_42_n_0 : STD_LOGIC;
  signal left_wr_en_i_43_n_0 : STD_LOGIC;
  signal left_wr_en_i_44_n_0 : STD_LOGIC;
  signal left_wr_en_i_45_n_0 : STD_LOGIC;
  signal left_wr_en_i_47_n_0 : STD_LOGIC;
  signal left_wr_en_i_4_n_0 : STD_LOGIC;
  signal left_wr_en_i_7_n_0 : STD_LOGIC;
  signal left_wr_en_i_8_n_0 : STD_LOGIC;
  signal left_wr_en_i_9_n_0 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_0 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_1 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_2 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_3 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_4 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_5 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_6 : STD_LOGIC;
  signal left_wr_en_reg_i_14_n_7 : STD_LOGIC;
  signal left_wr_en_reg_i_15_n_0 : STD_LOGIC;
  signal left_wr_en_reg_i_15_n_1 : STD_LOGIC;
  signal left_wr_en_reg_i_15_n_2 : STD_LOGIC;
  signal left_wr_en_reg_i_15_n_3 : STD_LOGIC;
  signal left_wr_en_reg_i_15_n_4 : STD_LOGIC;
  signal left_wr_en_reg_i_16_n_7 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_0 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_1 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_2 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_3 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_4 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_5 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_6 : STD_LOGIC;
  signal left_wr_en_reg_i_17_n_7 : STD_LOGIC;
  signal left_wr_en_reg_i_21_n_0 : STD_LOGIC;
  signal left_wr_en_reg_i_21_n_1 : STD_LOGIC;
  signal left_wr_en_reg_i_21_n_2 : STD_LOGIC;
  signal left_wr_en_reg_i_21_n_3 : STD_LOGIC;
  signal left_wr_en_reg_i_46_n_7 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_0 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_1 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_2 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_3 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_4 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_5 : STD_LOGIC;
  signal left_wr_en_reg_i_5_n_6 : STD_LOGIC;
  signal left_wr_en_reg_i_6_n_2 : STD_LOGIC;
  signal left_wr_en_reg_i_6_n_3 : STD_LOGIC;
  signal left_wr_en_reg_i_6_n_5 : STD_LOGIC;
  signal left_wr_en_reg_i_6_n_6 : STD_LOGIC;
  signal left_wr_en_reg_i_6_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \pixel_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal pixel_cnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pixel_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pixel_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal read_start0 : STD_LOGIC;
  signal \read_start_reg__0\ : STD_LOGIC;
  signal read_start_reg_n_0 : STD_LOGIC;
  signal right_addr_rd : STD_LOGIC;
  signal \right_addr_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[11]_i_2_n_0\ : STD_LOGIC;
  signal \right_addr_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[7]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd[9]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_rd_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \right_addr_rd_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \right_addr_rd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_addr_rd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \right_addr_rd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \right_addr_rd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \right_addr_rd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \right_addr_rd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \right_addr_rd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \right_addr_rd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[10]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[11]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \right_addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \right_addr_wr[0]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_wr[0]_i_3_n_0\ : STD_LOGIC;
  signal \right_addr_wr[0]_i_4_n_0\ : STD_LOGIC;
  signal \right_addr_wr[0]_i_5_n_0\ : STD_LOGIC;
  signal \right_addr_wr[0]_i_6_n_0\ : STD_LOGIC;
  signal \right_addr_wr[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_addr_wr[4]_i_3_n_0\ : STD_LOGIC;
  signal \right_addr_wr[4]_i_4_n_0\ : STD_LOGIC;
  signal \right_addr_wr[4]_i_5_n_0\ : STD_LOGIC;
  signal \right_addr_wr[8]_i_2_n_0\ : STD_LOGIC;
  signal \right_addr_wr[8]_i_3_n_0\ : STD_LOGIC;
  signal \right_addr_wr[8]_i_4_n_0\ : STD_LOGIC;
  signal \right_addr_wr[8]_i_5_n_0\ : STD_LOGIC;
  signal right_addr_wr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \right_addr_wr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \right_addr_wr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \right_addr_wr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \right_addr_wr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal right_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal right_data_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \right_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \right_data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \right_data_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal right_dev : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal right_dev0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \right_dev[10]_i_10_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_11_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_12_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_13_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_16_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_17_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_18_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_19_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_1_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_20_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_2_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_5_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_6_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_7_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_8_n_0\ : STD_LOGIC;
  signal \right_dev[10]_i_9_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_10_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_11_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_12_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_14_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_15_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_16_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_17_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_18_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_19_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_21_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_22_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_23_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_24_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_25_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_26_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_27_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_28_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_31_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_32_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_33_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_34_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_35_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_36_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_38_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_39_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_40_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_41_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_42_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_43_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_44_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_45_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_47_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_48_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_49_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_50_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_52_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_53_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_54_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_55_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_56_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_57_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_58_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_59_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_5_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_61_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_62_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_63_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_64_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_65_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_66_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_67_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_69_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_6_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_70_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_71_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_72_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_73_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_74_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_75_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_76_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_77_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_78_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_79_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_7_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_82_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_83_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_84_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_85_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_86_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_87_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_88_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_89_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_8_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_90_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_91_n_0\ : STD_LOGIC;
  signal \right_dev[12]_i_9_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_12_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_13_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_14_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_15_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_1_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_2_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_3_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_5_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_6_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_7_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_8_n_0\ : STD_LOGIC;
  signal \right_dev[15]_i_9_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_10_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_11_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_12_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_14_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_15_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_16_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_17_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_18_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_19_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_21_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_22_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_23_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_24_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_25_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_26_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_27_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_28_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_31_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_32_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_33_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_34_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_35_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_36_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_38_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_39_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_40_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_41_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_42_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_43_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_44_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_45_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_47_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_48_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_49_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_50_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_52_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_53_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_54_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_55_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_56_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_57_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_58_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_59_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_5_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_61_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_62_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_63_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_64_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_65_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_66_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_67_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_69_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_6_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_70_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_71_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_72_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_73_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_74_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_75_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_76_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_77_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_78_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_79_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_7_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_82_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_83_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_84_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_85_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_86_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_87_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_88_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_89_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_8_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_90_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_91_n_0\ : STD_LOGIC;
  signal \right_dev[1]_i_9_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_11_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_12_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_13_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_14_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_1_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_4_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_5_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_6_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_7_n_0\ : STD_LOGIC;
  signal \right_dev[4]_i_8_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_10_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_11_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_12_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_14_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_15_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_16_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_17_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_18_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_19_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_20_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_21_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_23_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_24_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_25_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_26_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_27_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_28_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_29_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_30_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_33_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_34_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_35_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_36_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_37_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_38_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_39_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_41_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_42_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_43_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_44_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_45_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_46_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_47_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_48_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_50_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_51_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_52_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_53_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_55_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_56_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_57_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_58_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_59_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_5_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_60_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_61_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_62_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_64_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_65_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_66_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_67_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_68_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_69_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_6_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_70_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_72_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_73_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_74_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_75_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_76_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_77_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_78_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_79_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_7_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_80_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_81_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_82_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_84_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_86_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_87_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_88_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_89_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_8_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_90_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_91_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_92_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_93_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_94_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_95_n_0\ : STD_LOGIC;
  signal \right_dev[6]_i_9_n_0\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_14_n_7\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_1\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_2\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_3\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_4\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_5\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_6\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_15_n_7\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \right_dev_reg[10]_i_4_n_7\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_13_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_13_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_13_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_20_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_20_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_20_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_20_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_4\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_5\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_6\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_29_n_7\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_30_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_30_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_30_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_30_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_37_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_37_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_37_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_37_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_4\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_5\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_6\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_46_n_7\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_51_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_51_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_51_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_51_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_60_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_60_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_60_n_6\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_60_n_7\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_4\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_5\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_6\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_68_n_7\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_4\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_5\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_6\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_80_n_7\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_81_n_0\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_81_n_1\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_81_n_2\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_81_n_3\ : STD_LOGIC;
  signal \right_dev_reg[12]_i_81_n_4\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \right_dev_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_20_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_20_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_4\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_5\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_6\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_29_n_7\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_37_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_37_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_37_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_4\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_5\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_6\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_46_n_7\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_51_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_51_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_51_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_60_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_60_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_60_n_6\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_60_n_7\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_4\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_5\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_6\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_68_n_7\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_4\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_5\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_6\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_80_n_7\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_81_n_0\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_81_n_1\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_81_n_2\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_81_n_3\ : STD_LOGIC;
  signal \right_dev_reg[1]_i_81_n_4\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_1\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_2\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_3\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_4\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_5\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_6\ : STD_LOGIC;
  signal \right_dev_reg[4]_i_9_n_7\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_13_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_13_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_22_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_22_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_22_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_4\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_5\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_6\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_31_n_7\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_32_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_32_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_32_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_32_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_40_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_40_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_40_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_40_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_4\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_5\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_6\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_49_n_7\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_54_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_54_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_54_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_54_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_63_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_63_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_63_n_5\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_63_n_6\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_63_n_7\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_4\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_5\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_6\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_71_n_7\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_4\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_5\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_6\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_83_n_7\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_85_n_0\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_85_n_1\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_85_n_2\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_85_n_3\ : STD_LOGIC;
  signal \right_dev_reg[6]_i_85_n_4\ : STD_LOGIC;
  signal right_region_i_10_n_0 : STD_LOGIC;
  signal right_region_i_11_n_0 : STD_LOGIC;
  signal right_region_i_12_n_0 : STD_LOGIC;
  signal right_region_i_1_n_0 : STD_LOGIC;
  signal right_region_i_2_n_0 : STD_LOGIC;
  signal right_region_i_3_n_0 : STD_LOGIC;
  signal right_region_i_4_n_0 : STD_LOGIC;
  signal right_region_i_5_n_0 : STD_LOGIC;
  signal right_region_i_6_n_0 : STD_LOGIC;
  signal right_region_i_7_n_0 : STD_LOGIC;
  signal right_region_i_8_n_0 : STD_LOGIC;
  signal right_region_i_9_n_0 : STD_LOGIC;
  signal right_sum0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal right_sum3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \right_sum[0]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[10]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[11]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[12]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[13]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[14]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[15]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[16]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[17]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[18]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[19]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[1]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[20]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[20]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[20]_i_4_n_0\ : STD_LOGIC;
  signal \right_sum[20]_i_5_n_0\ : STD_LOGIC;
  signal \right_sum[20]_i_6_n_0\ : STD_LOGIC;
  signal \right_sum[21]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[22]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[23]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[24]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[24]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[24]_i_4_n_0\ : STD_LOGIC;
  signal \right_sum[25]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[26]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[27]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[28]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[29]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[2]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[30]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[31]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[32]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[33]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[34]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[35]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[36]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[37]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[38]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[38]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[38]_i_4_n_0\ : STD_LOGIC;
  signal \right_sum[38]_i_5_n_0\ : STD_LOGIC;
  signal \right_sum[38]_i_6_n_0\ : STD_LOGIC;
  signal \right_sum[39]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[3]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[3]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[3]_i_4_n_0\ : STD_LOGIC;
  signal \right_sum[3]_i_5_n_0\ : STD_LOGIC;
  signal \right_sum[3]_i_6_n_0\ : STD_LOGIC;
  signal \right_sum[40]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[41]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[42]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[42]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[43]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[44]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[45]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[46]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[47]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[48]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[49]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[4]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[50]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[51]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[51]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum[51]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[51]_i_4_n_0\ : STD_LOGIC;
  signal \right_sum[51]_i_6_n_0\ : STD_LOGIC;
  signal \right_sum[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[6]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[7]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[7]_i_3_n_0\ : STD_LOGIC;
  signal \right_sum[8]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum[9]_i_1_n_0\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[38]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[38]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[38]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[42]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[42]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[42]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[46]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[46]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[46]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[46]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[50]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[50]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[50]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \right_sum_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \right_sum_reg_n_0_[9]\ : STD_LOGIC;
  signal right_wr_en : STD_LOGIC;
  signal right_wr_en0 : STD_LOGIC;
  signal right_wr_en_i_2_n_0 : STD_LOGIC;
  signal right_wr_en_i_3_n_0 : STD_LOGIC;
  signal right_wr_en_i_4_n_0 : STD_LOGIC;
  signal rst_n : STD_LOGIC;
  signal top_addr_rd : STD_LOGIC;
  signal \top_addr_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[11]_i_2_n_0\ : STD_LOGIC;
  signal \top_addr_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \top_addr_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \top_addr_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \top_addr_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \top_addr_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[7]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd[9]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_rd_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \top_addr_rd_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \top_addr_rd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \top_addr_rd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \top_addr_rd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \top_addr_rd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \top_addr_rd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \top_addr_rd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \top_addr_rd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \top_addr_rd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[10]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[11]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \top_addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \top_addr_wr[0]_i_2_n_0\ : STD_LOGIC;
  signal top_addr_wr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \top_addr_wr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \top_addr_wr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \top_addr_wr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \top_addr_wr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal top_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal top_data_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \top_data_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \top_data_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal top_region_i_10_n_0 : STD_LOGIC;
  signal top_region_i_11_n_0 : STD_LOGIC;
  signal top_region_i_12_n_0 : STD_LOGIC;
  signal top_region_i_1_n_0 : STD_LOGIC;
  signal top_region_i_2_n_0 : STD_LOGIC;
  signal top_region_i_3_n_0 : STD_LOGIC;
  signal top_region_i_4_n_0 : STD_LOGIC;
  signal top_region_i_5_n_0 : STD_LOGIC;
  signal top_region_i_6_n_0 : STD_LOGIC;
  signal top_region_i_7_n_0 : STD_LOGIC;
  signal top_region_i_8_n_0 : STD_LOGIC;
  signal top_region_i_9_n_0 : STD_LOGIC;
  signal top_sum : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal top_sum0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \top_sum[13]_i_2_n_0\ : STD_LOGIC;
  signal \top_sum[13]_i_3_n_0\ : STD_LOGIC;
  signal \top_sum[13]_i_4_n_0\ : STD_LOGIC;
  signal \top_sum[13]_i_5_n_0\ : STD_LOGIC;
  signal \top_sum[17]_i_2_n_0\ : STD_LOGIC;
  signal \top_sum[17]_i_3_n_0\ : STD_LOGIC;
  signal \top_sum[24]_i_2_n_0\ : STD_LOGIC;
  signal \top_sum[24]_i_3_n_0\ : STD_LOGIC;
  signal \top_sum[24]_i_4_n_0\ : STD_LOGIC;
  signal \top_sum[24]_i_5_n_0\ : STD_LOGIC;
  signal \top_sum[28]_i_2_n_0\ : STD_LOGIC;
  signal \top_sum[31]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum[3]_i_2_n_0\ : STD_LOGIC;
  signal \top_sum[3]_i_3_n_0\ : STD_LOGIC;
  signal \top_sum[3]_i_4_n_0\ : STD_LOGIC;
  signal \top_sum[3]_i_5_n_0\ : STD_LOGIC;
  signal \top_sum[7]_i_2_n_0\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \top_sum_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \top_sum_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \top_sum_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \top_sum_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \top_sum_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \top_sum_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \top_sum_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \top_sum_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \top_sum_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \top_sum_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \top_sum_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \top_sum_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \top_sum_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \top_sum_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal top_wr_en : STD_LOGIC;
  signal top_wr_en0 : STD_LOGIC;
  signal top_wr_en_i_1_n_0 : STD_LOGIC;
  signal vs_reg : STD_LOGIC;
  signal \NLW_accum_data_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accum_data_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_addr_rd_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_btn_addr_rd_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_addr_wr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_sum_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_btn_sum_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_sum_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_btn_sum_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_sum_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_btn_sum_reg[31]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_btn_sum_reg[31]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_btn_sum_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_btn_sum_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_sum_reg[31]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_btn_sum_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_btn_sum_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_sum_reg[31]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_btn_sum_reg[31]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_btn_sum_reg[31]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_btn_sum_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_btn_sum_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_h_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_led_counter_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_addr_rd_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_addr_rd_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_addr_wr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_dev_reg[13]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[13]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_dev_reg[13]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[13]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_dev_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[13]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_dev_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[2]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_dev_reg[2]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[2]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_dev_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[2]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_dev_reg[7]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_dev_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_dev_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[7]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[7]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_dev_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[7]_i_50_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_dev_reg[7]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[7]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_dev_reg[7]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_dev_reg[7]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_dev_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_dev_reg[7]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_left_region_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_left_sum_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_sum_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_sum_reg[34]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_sum_reg[34]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_sum_reg[51]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_sum_reg[51]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_left_wr_en_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_left_wr_en_reg_i_16_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_left_wr_en_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_left_wr_en_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_left_wr_en_reg_i_46_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_left_wr_en_reg_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_left_wr_en_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_left_wr_en_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_rgb_out_data_full_UNCONNECTED : STD_LOGIC;
  signal \NLW_right_addr_rd_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_addr_rd_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_addr_wr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_dev_reg[10]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[10]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_dev_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_dev_reg[12]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_right_dev_reg[12]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_dev_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[12]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_dev_reg[12]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_dev_reg[12]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_right_dev_reg[15]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_dev_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_dev_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_dev_reg[1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_right_dev_reg[1]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_dev_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[1]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_dev_reg[1]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_dev_reg[1]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_right_dev_reg[4]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_dev_reg[4]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[4]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_dev_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_dev_reg[6]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_right_dev_reg[6]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_dev_reg[6]_i_63_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_right_dev_reg[6]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_dev_reg[6]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_right_region_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_right_sum_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_sum_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_sum_reg[34]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_sum_reg[34]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_sum_reg[51]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_sum_reg[51]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_top_addr_rd_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_top_addr_rd_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_top_addr_wr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_top_sum_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_top_sum_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_top_sum_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_top_sum_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_top_sum_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_top_sum_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_5\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "R0:001,R1:010,R2:011,R3:100,IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "R0:001,R1:010,R2:011,R3:100,IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "R0:001,R1:010,R2:011,R3:100,IDLE:000";
  attribute SOFT_HLUTNM of \accum_data[15]_i_1\ : label is "soft_lutpair35";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \accum_data_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \btn_addr_rd[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \btn_addr_rd[11]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \btn_addr_rd[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \btn_addr_rd[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \btn_addr_rd[9]_i_1\ : label is "soft_lutpair53";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \btn_addr_rd_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_addr_rd_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_addr_rd_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_addr_rd_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_addr_rd_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_addr_rd_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_addr_wr_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \btn_addr_wr_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_addr_wr_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \btn_addr_wr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_addr_wr_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \btn_addr_wr_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of btn_region : label is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of btn_region : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of btn_region : label is "blk_mem_gen_v8_4_4,Vivado 2020.1";
  attribute HLUTNM : string;
  attribute HLUTNM of \btn_sum[31]_i_19\ : label is "lutpair74";
  attribute HLUTNM of \btn_sum[31]_i_20\ : label is "lutpair73";
  attribute HLUTNM of \btn_sum[31]_i_21\ : label is "lutpair72";
  attribute HLUTNM of \btn_sum[31]_i_22\ : label is "lutpair71";
  attribute HLUTNM of \btn_sum[31]_i_24\ : label is "lutpair74";
  attribute HLUTNM of \btn_sum[31]_i_25\ : label is "lutpair73";
  attribute HLUTNM of \btn_sum[31]_i_26\ : label is "lutpair72";
  attribute HLUTNM of \btn_sum[31]_i_28\ : label is "lutpair70";
  attribute HLUTNM of \btn_sum[31]_i_29\ : label is "lutpair69";
  attribute HLUTNM of \btn_sum[31]_i_30\ : label is "lutpair68";
  attribute HLUTNM of \btn_sum[31]_i_31\ : label is "lutpair67";
  attribute HLUTNM of \btn_sum[31]_i_32\ : label is "lutpair71";
  attribute HLUTNM of \btn_sum[31]_i_33\ : label is "lutpair70";
  attribute HLUTNM of \btn_sum[31]_i_34\ : label is "lutpair69";
  attribute HLUTNM of \btn_sum[31]_i_35\ : label is "lutpair68";
  attribute HLUTNM of \btn_sum[31]_i_41\ : label is "lutpair66";
  attribute HLUTNM of \btn_sum[31]_i_44\ : label is "lutpair67";
  attribute HLUTNM of \btn_sum[31]_i_45\ : label is "lutpair66";
  attribute ADDER_THRESHOLD of \btn_sum_reg[13]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[17]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[20]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[24]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[28]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_14\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_15\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_16\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_16\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_27\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_39\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_40\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_48\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[31]_i_56\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \btn_sum_reg[9]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \btn_sum_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of fifo_wr_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \frame_cnt[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \frame_cnt[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of frame_valid_i_1 : label is "soft_lutpair34";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of frame_valid_reg : label is "frame_valid_reg";
  attribute ORIG_CELL_NAME of frame_valid_reg_rep : label is "frame_valid_reg";
  attribute ORIG_CELL_NAME of \frame_valid_reg_rep__0\ : label is "frame_valid_reg";
  attribute ADDER_THRESHOLD of \h_cnt_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \h_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \h_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \h_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \h_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \h_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \h_pixel_counter[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \h_pixel_counter[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \h_pixel_counter[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \h_pixel_counter[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \h_pixel_counter[5]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \h_pixel_counter[7]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \h_pixel_counter[7]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \led_counter[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \led_counter[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \led_counter[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \led_counter[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \led_counter[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \led_counter[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \led_counter[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \led_counter[7]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \led_counter[7]_i_3\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \led_counter_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \led_counter_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \led_counter_reg[7]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \led_counter_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \left_addr_rd[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \left_addr_rd[10]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \left_addr_rd[11]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \left_addr_rd[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \left_addr_rd[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \left_addr_rd[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \left_addr_rd[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \left_addr_rd[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \left_addr_rd[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \left_addr_rd[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \left_addr_rd[9]_i_1\ : label is "soft_lutpair65";
  attribute ADDER_THRESHOLD of \left_addr_rd_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_addr_rd_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_addr_rd_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_addr_rd_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_addr_rd_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_addr_rd_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_addr_wr_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \left_addr_wr_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_addr_wr_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \left_addr_wr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_addr_wr_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \left_addr_wr_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \left_data_reg[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \left_data_reg[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \left_data_reg[11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \left_data_reg[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \left_data_reg[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \left_data_reg[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \left_data_reg[15]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \left_data_reg[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \left_data_reg[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \left_data_reg[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \left_data_reg[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \left_data_reg[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \left_data_reg[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \left_data_reg[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \left_data_reg[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \left_data_reg[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \left_dev[10]_i_1\ : label is "soft_lutpair30";
  attribute HLUTNM of \left_dev[13]_i_16\ : label is "lutpair23";
  attribute HLUTNM of \left_dev[13]_i_2\ : label is "lutpair17";
  attribute HLUTNM of \left_dev[13]_i_30\ : label is "lutpair22";
  attribute HLUTNM of \left_dev[13]_i_31\ : label is "lutpair21";
  attribute HLUTNM of \left_dev[13]_i_32\ : label is "lutpair20";
  attribute HLUTNM of \left_dev[13]_i_33\ : label is "lutpair19";
  attribute HLUTNM of \left_dev[13]_i_34\ : label is "lutpair23";
  attribute HLUTNM of \left_dev[13]_i_35\ : label is "lutpair22";
  attribute HLUTNM of \left_dev[13]_i_36\ : label is "lutpair21";
  attribute HLUTNM of \left_dev[13]_i_37\ : label is "lutpair20";
  attribute HLUTNM of \left_dev[13]_i_49\ : label is "lutpair1";
  attribute HLUTNM of \left_dev[13]_i_52\ : label is "lutpair19";
  attribute HLUTNM of \left_dev[13]_i_53\ : label is "lutpair1";
  attribute HLUTNM of \left_dev[13]_i_58\ : label is "lutpair18";
  attribute HLUTNM of \left_dev[13]_i_73\ : label is "lutpair18";
  attribute HLUTNM of \left_dev[13]_i_80\ : label is "lutpair17";
  attribute SOFT_HLUTNM of \left_dev[14]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \left_dev[15]_i_2\ : label is "soft_lutpair41";
  attribute HLUTNM of \left_dev[2]_i_16\ : label is "lutpair12";
  attribute HLUTNM of \left_dev[2]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \left_dev[2]_i_30\ : label is "lutpair11";
  attribute HLUTNM of \left_dev[2]_i_31\ : label is "lutpair10";
  attribute HLUTNM of \left_dev[2]_i_32\ : label is "lutpair9";
  attribute HLUTNM of \left_dev[2]_i_33\ : label is "lutpair8";
  attribute HLUTNM of \left_dev[2]_i_34\ : label is "lutpair12";
  attribute HLUTNM of \left_dev[2]_i_35\ : label is "lutpair11";
  attribute HLUTNM of \left_dev[2]_i_36\ : label is "lutpair10";
  attribute HLUTNM of \left_dev[2]_i_37\ : label is "lutpair9";
  attribute HLUTNM of \left_dev[2]_i_49\ : label is "lutpair0";
  attribute HLUTNM of \left_dev[2]_i_52\ : label is "lutpair8";
  attribute HLUTNM of \left_dev[2]_i_53\ : label is "lutpair0";
  attribute HLUTNM of \left_dev[2]_i_58\ : label is "lutpair7";
  attribute HLUTNM of \left_dev[2]_i_73\ : label is "lutpair7";
  attribute HLUTNM of \left_dev[2]_i_80\ : label is "lutpair6";
  attribute SOFT_HLUTNM of \left_dev[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \left_dev[4]_i_1\ : label is "soft_lutpair40";
  attribute HLUTNM of \left_dev[7]_i_101\ : label is "lutpair13";
  attribute HLUTNM of \left_dev[7]_i_29\ : label is "lutpair16";
  attribute HLUTNM of \left_dev[7]_i_53\ : label is "lutpair16";
  attribute HLUTNM of \left_dev[7]_i_74\ : label is "lutpair14";
  attribute HLUTNM of \left_dev[7]_i_77\ : label is "lutpair14";
  attribute HLUTNM of \left_dev[7]_i_82\ : label is "lutpair15";
  attribute HLUTNM of \left_dev[7]_i_86\ : label is "lutpair15";
  attribute HLUTNM of \left_dev[7]_i_97\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \left_dev[9]_i_1\ : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_14\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_20\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_29\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_38\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_39\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_39\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_48\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_48\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[13]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_56\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_69\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[13]_i_70\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_14\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_20\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_29\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_38\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_39\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_39\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_48\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_48\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[2]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_56\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_69\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[2]_i_70\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_19\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_19\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_32\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_32\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_41\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_41\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_50\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_51\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_52\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_57\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_57\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_68\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_dev_reg[7]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_81\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \left_dev_reg[7]_i_96\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE of left_region : label is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of left_region : label is "yes";
  attribute x_core_info of left_region : label is "blk_mem_gen_v8_4_4,Vivado 2020.1";
  attribute ADDER_THRESHOLD of \left_sum_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[34]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[38]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[38]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[42]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[42]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[46]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[46]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[50]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[50]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[51]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[51]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \left_sum_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \left_sum_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of left_wr_en_i_2 : label is "soft_lutpair29";
  attribute HLUTNM of left_wr_en_i_23 : label is "lutpair5";
  attribute HLUTNM of left_wr_en_i_24 : label is "lutpair4";
  attribute HLUTNM of left_wr_en_i_25 : label is "lutpair3";
  attribute HLUTNM of left_wr_en_i_28 : label is "lutpair5";
  attribute HLUTNM of left_wr_en_i_29 : label is "lutpair4";
  attribute HLUTNM of left_wr_en_i_39 : label is "lutpair2";
  attribute HLUTNM of left_wr_en_i_42 : label is "lutpair3";
  attribute HLUTNM of left_wr_en_i_43 : label is "lutpair2";
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_17 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_21 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_46 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of left_wr_en_reg_i_5 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of left_wr_en_reg_i_6 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of left_wr_en_reg_i_6 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_cnt_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \pixel_cnt_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_cnt_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \pixel_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \pixel_cnt_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \pixel_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of read_start_i_1 : label is "soft_lutpair34";
  attribute CHECK_LICENSE_TYPE of rgb_out_data : label is "fifo_fuck_asy,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings of rgb_out_data : label is "yes";
  attribute x_core_info of rgb_out_data : label is "fifo_generator_v13_2_5,Vivado 2020.1";
  attribute SOFT_HLUTNM of \right_addr_rd[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \right_addr_rd[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \right_addr_rd[11]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \right_addr_rd[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \right_addr_rd[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \right_addr_rd[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \right_addr_rd[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \right_addr_rd[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \right_addr_rd[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \right_addr_rd[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \right_addr_rd[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \right_addr_rd[9]_i_1\ : label is "soft_lutpair48";
  attribute ADDER_THRESHOLD of \right_addr_rd_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_addr_rd_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_addr_rd_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_addr_rd_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_addr_rd_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_addr_rd_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_addr_wr_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \right_addr_wr_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_addr_wr_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \right_addr_wr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_addr_wr_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \right_addr_wr_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \right_data_reg[15]_i_2\ : label is "soft_lutpair39";
  attribute HLUTNM of \right_dev[10]_i_12\ : label is "lutpair51";
  attribute HLUTNM of \right_dev[10]_i_7\ : label is "lutpair51";
  attribute HLUTNM of \right_dev[10]_i_8\ : label is "lutpair50";
  attribute HLUTNM of \right_dev[12]_i_10\ : label is "lutpair64";
  attribute HLUTNM of \right_dev[12]_i_11\ : label is "lutpair63";
  attribute HLUTNM of \right_dev[12]_i_12\ : label is "lutpair62";
  attribute HLUTNM of \right_dev[12]_i_21\ : label is "lutpair60";
  attribute HLUTNM of \right_dev[12]_i_22\ : label is "lutpair59";
  attribute HLUTNM of \right_dev[12]_i_23\ : label is "lutpair58";
  attribute HLUTNM of \right_dev[12]_i_24\ : label is "lutpair57";
  attribute HLUTNM of \right_dev[12]_i_25\ : label is "lutpair61";
  attribute HLUTNM of \right_dev[12]_i_26\ : label is "lutpair60";
  attribute HLUTNM of \right_dev[12]_i_27\ : label is "lutpair59";
  attribute HLUTNM of \right_dev[12]_i_28\ : label is "lutpair58";
  attribute HLUTNM of \right_dev[12]_i_38\ : label is "lutpair56";
  attribute HLUTNM of \right_dev[12]_i_39\ : label is "lutpair55";
  attribute HLUTNM of \right_dev[12]_i_40\ : label is "lutpair54";
  attribute HLUTNM of \right_dev[12]_i_41\ : label is "lutpair53";
  attribute HLUTNM of \right_dev[12]_i_42\ : label is "lutpair57";
  attribute HLUTNM of \right_dev[12]_i_43\ : label is "lutpair56";
  attribute HLUTNM of \right_dev[12]_i_44\ : label is "lutpair55";
  attribute HLUTNM of \right_dev[12]_i_45\ : label is "lutpair54";
  attribute HLUTNM of \right_dev[12]_i_5\ : label is "lutpair64";
  attribute HLUTNM of \right_dev[12]_i_6\ : label is "lutpair63";
  attribute HLUTNM of \right_dev[12]_i_61\ : label is "lutpair52";
  attribute HLUTNM of \right_dev[12]_i_64\ : label is "lutpair53";
  attribute HLUTNM of \right_dev[12]_i_65\ : label is "lutpair52";
  attribute HLUTNM of \right_dev[12]_i_7\ : label is "lutpair62";
  attribute HLUTNM of \right_dev[12]_i_8\ : label is "lutpair61";
  attribute HLUTNM of \right_dev[12]_i_9\ : label is "lutpair65";
  attribute SOFT_HLUTNM of \right_dev[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \right_dev[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \right_dev[15]_i_2\ : label is "soft_lutpair32";
  attribute HLUTNM of \right_dev[15]_i_6\ : label is "lutpair65";
  attribute HLUTNM of \right_dev[1]_i_10\ : label is "lutpair36";
  attribute HLUTNM of \right_dev[1]_i_11\ : label is "lutpair35";
  attribute HLUTNM of \right_dev[1]_i_12\ : label is "lutpair34";
  attribute HLUTNM of \right_dev[1]_i_21\ : label is "lutpair32";
  attribute HLUTNM of \right_dev[1]_i_22\ : label is "lutpair31";
  attribute HLUTNM of \right_dev[1]_i_23\ : label is "lutpair30";
  attribute HLUTNM of \right_dev[1]_i_24\ : label is "lutpair29";
  attribute HLUTNM of \right_dev[1]_i_25\ : label is "lutpair33";
  attribute HLUTNM of \right_dev[1]_i_26\ : label is "lutpair32";
  attribute HLUTNM of \right_dev[1]_i_27\ : label is "lutpair31";
  attribute HLUTNM of \right_dev[1]_i_28\ : label is "lutpair30";
  attribute HLUTNM of \right_dev[1]_i_38\ : label is "lutpair28";
  attribute HLUTNM of \right_dev[1]_i_39\ : label is "lutpair27";
  attribute HLUTNM of \right_dev[1]_i_40\ : label is "lutpair26";
  attribute HLUTNM of \right_dev[1]_i_41\ : label is "lutpair25";
  attribute HLUTNM of \right_dev[1]_i_42\ : label is "lutpair29";
  attribute HLUTNM of \right_dev[1]_i_43\ : label is "lutpair28";
  attribute HLUTNM of \right_dev[1]_i_44\ : label is "lutpair27";
  attribute HLUTNM of \right_dev[1]_i_45\ : label is "lutpair26";
  attribute HLUTNM of \right_dev[1]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \right_dev[1]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \right_dev[1]_i_61\ : label is "lutpair24";
  attribute HLUTNM of \right_dev[1]_i_64\ : label is "lutpair25";
  attribute HLUTNM of \right_dev[1]_i_65\ : label is "lutpair24";
  attribute HLUTNM of \right_dev[1]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \right_dev[1]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \right_dev[1]_i_9\ : label is "lutpair37";
  attribute SOFT_HLUTNM of \right_dev[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \right_dev[4]_i_1\ : label is "soft_lutpair33";
  attribute HLUTNM of \right_dev[4]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \right_dev[6]_i_10\ : label is "lutpair49";
  attribute HLUTNM of \right_dev[6]_i_11\ : label is "lutpair48";
  attribute HLUTNM of \right_dev[6]_i_12\ : label is "lutpair47";
  attribute HLUTNM of \right_dev[6]_i_23\ : label is "lutpair45";
  attribute HLUTNM of \right_dev[6]_i_24\ : label is "lutpair44";
  attribute HLUTNM of \right_dev[6]_i_25\ : label is "lutpair43";
  attribute HLUTNM of \right_dev[6]_i_26\ : label is "lutpair42";
  attribute HLUTNM of \right_dev[6]_i_27\ : label is "lutpair46";
  attribute HLUTNM of \right_dev[6]_i_28\ : label is "lutpair45";
  attribute HLUTNM of \right_dev[6]_i_29\ : label is "lutpair44";
  attribute HLUTNM of \right_dev[6]_i_30\ : label is "lutpair43";
  attribute HLUTNM of \right_dev[6]_i_41\ : label is "lutpair41";
  attribute HLUTNM of \right_dev[6]_i_42\ : label is "lutpair40";
  attribute HLUTNM of \right_dev[6]_i_43\ : label is "lutpair39";
  attribute HLUTNM of \right_dev[6]_i_44\ : label is "lutpair38";
  attribute HLUTNM of \right_dev[6]_i_45\ : label is "lutpair42";
  attribute HLUTNM of \right_dev[6]_i_46\ : label is "lutpair41";
  attribute HLUTNM of \right_dev[6]_i_47\ : label is "lutpair40";
  attribute HLUTNM of \right_dev[6]_i_48\ : label is "lutpair39";
  attribute HLUTNM of \right_dev[6]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \right_dev[6]_i_6\ : label is "lutpair48";
  attribute HLUTNM of \right_dev[6]_i_67\ : label is "lutpair38";
  attribute HLUTNM of \right_dev[6]_i_7\ : label is "lutpair47";
  attribute HLUTNM of \right_dev[6]_i_8\ : label is "lutpair46";
  attribute HLUTNM of \right_dev[6]_i_9\ : label is "lutpair50";
  attribute SOFT_HLUTNM of \right_dev[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \right_dev[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \right_dev[9]_i_1\ : label is "soft_lutpair31";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[10]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[10]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[10]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[10]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[10]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_13\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_20\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_30\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_30\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_37\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_37\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_46\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[12]_i_51\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_51\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_60\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_68\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_80\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[12]_i_81\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[15]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[15]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[15]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_13\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_20\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_30\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_30\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_37\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_37\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_46\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[1]_i_51\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_51\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_60\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_68\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_80\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[1]_i_81\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[4]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[4]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[4]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_13\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_22\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_31\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_32\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_32\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_40\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_40\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_49\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_dev_reg[6]_i_54\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_54\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_63\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_71\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_83\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \right_dev_reg[6]_i_85\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE of right_region : label is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of right_region : label is "yes";
  attribute x_core_info of right_region : label is "blk_mem_gen_v8_4_4,Vivado 2020.1";
  attribute ADDER_THRESHOLD of \right_sum_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[34]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[38]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[38]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[42]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[42]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[46]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[46]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[50]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[50]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[51]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[51]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \right_sum_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \right_sum_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of right_wr_en_i_3 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of right_wr_en_i_4 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \top_addr_rd[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \top_addr_rd[11]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \top_addr_rd[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \top_addr_rd[9]_i_1\ : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD of \top_addr_rd_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_addr_rd_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_addr_rd_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_addr_rd_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_addr_rd_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_addr_rd_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_addr_wr_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \top_addr_wr_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_addr_wr_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \top_addr_wr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_addr_wr_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \top_addr_wr_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE of top_region : label is "rbg_ram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings of top_region : label is "yes";
  attribute x_core_info of top_region : label is "blk_mem_gen_v8_4_4,Vivado 2020.1";
  attribute ADDER_THRESHOLD of \top_sum_reg[13]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[17]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[20]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[24]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[28]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \top_sum_reg[9]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \top_sum_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\FSM_sequential_cur_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404000444044404"
    )
        port map (
      I0 => cur_state(2),
      I1 => reset,
      I2 => \FSM_sequential_cur_state[0]_i_2_n_0\,
      I3 => cur_state(0),
      I4 => \FSM_sequential_cur_state[0]_i_3_n_0\,
      I5 => \FSM_sequential_cur_state[0]_i_4_n_0\,
      O => \FSM_sequential_cur_state[0]_i_1_n_0\
    );
\FSM_sequential_cur_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE00FEFFFEFF"
    )
        port map (
      I0 => \FSM_sequential_cur_state[0]_i_5_n_0\,
      I1 => \FSM_sequential_cur_state[0]_i_6_n_0\,
      I2 => \FSM_sequential_cur_state[0]_i_7_n_0\,
      I3 => cur_state(1),
      I4 => \read_start_reg__0\,
      I5 => read_start_reg_n_0,
      O => \FSM_sequential_cur_state[0]_i_2_n_0\
    );
\FSM_sequential_cur_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFEFEFE"
    )
        port map (
      I0 => \led_counter_reg_n_0_[6]\,
      I1 => \led_counter_reg_n_0_[7]\,
      I2 => \led_counter_reg_n_0_[5]\,
      I3 => \led_counter_reg_n_0_[2]\,
      I4 => \led_counter_reg_n_0_[0]\,
      I5 => \led_counter_reg_n_0_[1]\,
      O => \FSM_sequential_cur_state[0]_i_3_n_0\
    );
\FSM_sequential_cur_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F00000310000"
    )
        port map (
      I0 => \led_counter_reg_n_0_[0]\,
      I1 => \led_counter_reg_n_0_[2]\,
      I2 => \led_counter_reg_n_0_[1]\,
      I3 => \led_counter_reg_n_0_[4]\,
      I4 => cur_state(1),
      I5 => \led_counter_reg_n_0_[3]\,
      O => \FSM_sequential_cur_state[0]_i_4_n_0\
    );
\FSM_sequential_cur_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[5]\,
      I1 => \left_addr_rd_reg_n_0_[4]\,
      I2 => \left_addr_rd_reg_n_0_[7]\,
      I3 => \left_addr_rd_reg_n_0_[6]\,
      O => \FSM_sequential_cur_state[0]_i_5_n_0\
    );
\FSM_sequential_cur_state[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[0]\,
      I1 => \left_addr_rd_reg_n_0_[1]\,
      I2 => \left_addr_rd_reg_n_0_[3]\,
      I3 => \left_addr_rd_reg_n_0_[2]\,
      O => \FSM_sequential_cur_state[0]_i_6_n_0\
    );
\FSM_sequential_cur_state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[10]\,
      I1 => \left_addr_rd_reg_n_0_[11]\,
      I2 => \left_addr_rd_reg_n_0_[9]\,
      I3 => \left_addr_rd_reg_n_0_[8]\,
      O => \FSM_sequential_cur_state[0]_i_7_n_0\
    );
\FSM_sequential_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888888AAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_2_n_0\,
      I1 => cur_state(1),
      I2 => \led_counter_reg_n_0_[4]\,
      I3 => cur_state(0),
      I4 => \FSM_sequential_cur_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_cur_state[1]_i_3_n_0\,
      O => \FSM_sequential_cur_state[1]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cur_state(2),
      O => \FSM_sequential_cur_state[1]_i_2_n_0\
    );
\FSM_sequential_cur_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \FSM_sequential_cur_state[2]_i_7_n_0\,
      I1 => \led_counter_reg_n_0_[0]\,
      I2 => \led_counter_reg_n_0_[2]\,
      I3 => cur_state(0),
      I4 => \FSM_sequential_cur_state[1]_i_4_n_0\,
      O => \FSM_sequential_cur_state[1]_i_3_n_0\
    );
\FSM_sequential_cur_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \led_counter_reg_n_0_[4]\,
      I1 => \led_counter_reg_n_0_[1]\,
      I2 => \led_counter_reg_n_0_[3]\,
      O => \FSM_sequential_cur_state[1]_i_4_n_0\
    );
\FSM_sequential_cur_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => \FSM_sequential_cur_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_cur_state[2]_i_3_n_0\,
      I2 => \FSM_sequential_cur_state[2]_i_4_n_0\,
      I3 => \FSM_sequential_cur_state[2]_i_5_n_0\,
      I4 => reset,
      I5 => \FSM_sequential_cur_state[2]_i_6_n_0\,
      O => \FSM_sequential_cur_state[2]_i_1_n_0\
    );
\FSM_sequential_cur_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_sequential_cur_state[2]_i_7_n_0\,
      I1 => \led_counter_reg_n_0_[2]\,
      I2 => \led_counter_reg_n_0_[0]\,
      I3 => \led_counter_reg_n_0_[1]\,
      I4 => \led_counter_reg_n_0_[3]\,
      O => \FSM_sequential_cur_state[2]_i_2_n_0\
    );
\FSM_sequential_cur_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_state(1),
      I1 => \led_counter_reg_n_0_[4]\,
      O => \FSM_sequential_cur_state[2]_i_3_n_0\
    );
\FSM_sequential_cur_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_state(0),
      I1 => cur_state(2),
      O => \FSM_sequential_cur_state[2]_i_4_n_0\
    );
\FSM_sequential_cur_state[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => cur_state(0),
      I1 => cur_state(1),
      I2 => cur_state(2),
      O => \FSM_sequential_cur_state[2]_i_5_n_0\
    );
\FSM_sequential_cur_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_sequential_cur_state[2]_i_8_n_0\,
      I1 => \right_addr_rd_reg_n_0_[1]\,
      I2 => cur_state(0),
      I3 => \right_addr_rd_reg_n_0_[3]\,
      I4 => \right_addr_rd_reg_n_0_[2]\,
      I5 => \FSM_sequential_cur_state[2]_i_9_n_0\,
      O => \FSM_sequential_cur_state[2]_i_6_n_0\
    );
\FSM_sequential_cur_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \led_counter_reg_n_0_[5]\,
      I1 => \led_counter_reg_n_0_[7]\,
      I2 => \led_counter_reg_n_0_[6]\,
      O => \FSM_sequential_cur_state[2]_i_7_n_0\
    );
\FSM_sequential_cur_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[5]\,
      I1 => \right_addr_rd_reg_n_0_[10]\,
      I2 => \right_addr_rd_reg_n_0_[7]\,
      I3 => \right_addr_rd_reg_n_0_[6]\,
      O => \FSM_sequential_cur_state[2]_i_8_n_0\
    );
\FSM_sequential_cur_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[4]\,
      I1 => \right_addr_rd_reg_n_0_[8]\,
      I2 => \right_addr_rd_reg_n_0_[9]\,
      I3 => \right_addr_rd_reg_n_0_[11]\,
      I4 => \right_addr_rd_reg_n_0_[0]\,
      O => \FSM_sequential_cur_state[2]_i_9_n_0\
    );
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \FSM_sequential_cur_state[0]_i_1_n_0\,
      Q => cur_state(0)
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \FSM_sequential_cur_state[1]_i_1_n_0\,
      Q => cur_state(1)
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \FSM_sequential_cur_state[2]_i_1_n_0\,
      Q => cur_state(2)
    );
\accum_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[3]_i_2_n_7\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[3]_i_3_n_7\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[0]_i_1_n_0\
    );
\accum_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[11]_i_2_n_5\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[11]_i_3_n_5\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[10]_i_1_n_0\
    );
\accum_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[11]_i_2_n_4\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[11]_i_3_n_4\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[11]_i_1_n_0\
    );
\accum_data[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[9]\,
      I1 => btn_data(9),
      O => \accum_data[11]_i_4_n_0\
    );
\accum_data[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[8]\,
      I1 => btn_data(8),
      O => \accum_data[11]_i_5_n_0\
    );
\accum_data[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[9]\,
      I1 => top_data(9),
      O => \accum_data[11]_i_6_n_0\
    );
\accum_data[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[8]\,
      I1 => top_data(8),
      O => \accum_data[11]_i_7_n_0\
    );
\accum_data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[15]_i_2_n_7\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[15]_i_3_n_7\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[12]_i_1_n_0\
    );
\accum_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[15]_i_2_n_6\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[15]_i_3_n_6\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[13]_i_1_n_0\
    );
\accum_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[15]_i_2_n_5\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[15]_i_3_n_5\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[14]_i_1_n_0\
    );
\accum_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[15]_i_2_n_4\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[15]_i_3_n_4\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[15]_i_1_n_0\
    );
\accum_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[3]_i_2_n_6\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[3]_i_3_n_6\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[1]_i_1_n_0\
    );
\accum_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[3]_i_2_n_5\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[3]_i_3_n_5\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[2]_i_1_n_0\
    );
\accum_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[3]_i_2_n_4\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[3]_i_3_n_4\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[3]_i_1_n_0\
    );
\accum_data[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[1]\,
      I1 => top_data(1),
      O => \accum_data[3]_i_10_n_0\
    );
\accum_data[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[0]\,
      I1 => top_data(0),
      O => \accum_data[3]_i_11_n_0\
    );
\accum_data[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[3]\,
      I1 => btn_data(3),
      O => \accum_data[3]_i_4_n_0\
    );
\accum_data[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[2]\,
      I1 => btn_data(2),
      O => \accum_data[3]_i_5_n_0\
    );
\accum_data[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[1]\,
      I1 => btn_data(1),
      O => \accum_data[3]_i_6_n_0\
    );
\accum_data[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[0]\,
      I1 => btn_data(0),
      O => \accum_data[3]_i_7_n_0\
    );
\accum_data[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[3]\,
      I1 => top_data(3),
      O => \accum_data[3]_i_8_n_0\
    );
\accum_data[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[2]\,
      I1 => top_data(2),
      O => \accum_data[3]_i_9_n_0\
    );
\accum_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[7]_i_2_n_7\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[7]_i_3_n_7\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[4]_i_1_n_0\
    );
\accum_data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[7]_i_2_n_6\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[7]_i_3_n_6\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[5]_i_1_n_0\
    );
\accum_data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[7]_i_2_n_5\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[7]_i_3_n_5\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[6]_i_1_n_0\
    );
\accum_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[7]_i_2_n_4\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[7]_i_3_n_4\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[7]_i_1_n_0\
    );
\accum_data[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[5]\,
      I1 => top_data(5),
      O => \accum_data[7]_i_10_n_0\
    );
\accum_data[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[4]\,
      I1 => top_data(4),
      O => \accum_data[7]_i_11_n_0\
    );
\accum_data[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[7]\,
      I1 => btn_data(7),
      O => \accum_data[7]_i_4_n_0\
    );
\accum_data[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[6]\,
      I1 => btn_data(6),
      O => \accum_data[7]_i_5_n_0\
    );
\accum_data[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[5]\,
      I1 => btn_data(5),
      O => \accum_data[7]_i_6_n_0\
    );
\accum_data[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[4]\,
      I1 => btn_data(4),
      O => \accum_data[7]_i_7_n_0\
    );
\accum_data[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[7]\,
      I1 => top_data(7),
      O => \accum_data[7]_i_8_n_0\
    );
\accum_data[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accum_data_reg_n_0_[6]\,
      I1 => top_data(6),
      O => \accum_data[7]_i_9_n_0\
    );
\accum_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[11]_i_2_n_7\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[11]_i_3_n_7\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[8]_i_1_n_0\
    );
\accum_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \accum_data_reg[11]_i_2_n_6\,
      I1 => cur_state(1),
      I2 => \accum_data_reg[11]_i_3_n_6\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \accum_data[9]_i_1_n_0\
    );
\accum_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[0]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[0]\
    );
\accum_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[10]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[10]\
    );
\accum_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[11]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[11]\
    );
\accum_data_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_data_reg[7]_i_2_n_0\,
      CO(3) => \accum_data_reg[11]_i_2_n_0\,
      CO(2) => \accum_data_reg[11]_i_2_n_1\,
      CO(1) => \accum_data_reg[11]_i_2_n_2\,
      CO(0) => \accum_data_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accum_data_reg_n_0_[9]\,
      DI(0) => \accum_data_reg_n_0_[8]\,
      O(3) => \accum_data_reg[11]_i_2_n_4\,
      O(2) => \accum_data_reg[11]_i_2_n_5\,
      O(1) => \accum_data_reg[11]_i_2_n_6\,
      O(0) => \accum_data_reg[11]_i_2_n_7\,
      S(3) => \accum_data_reg_n_0_[11]\,
      S(2) => \accum_data_reg_n_0_[10]\,
      S(1) => \accum_data[11]_i_4_n_0\,
      S(0) => \accum_data[11]_i_5_n_0\
    );
\accum_data_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_data_reg[7]_i_3_n_0\,
      CO(3) => \accum_data_reg[11]_i_3_n_0\,
      CO(2) => \accum_data_reg[11]_i_3_n_1\,
      CO(1) => \accum_data_reg[11]_i_3_n_2\,
      CO(0) => \accum_data_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accum_data_reg_n_0_[9]\,
      DI(0) => \accum_data_reg_n_0_[8]\,
      O(3) => \accum_data_reg[11]_i_3_n_4\,
      O(2) => \accum_data_reg[11]_i_3_n_5\,
      O(1) => \accum_data_reg[11]_i_3_n_6\,
      O(0) => \accum_data_reg[11]_i_3_n_7\,
      S(3) => \accum_data_reg_n_0_[11]\,
      S(2) => \accum_data_reg_n_0_[10]\,
      S(1) => \accum_data[11]_i_6_n_0\,
      S(0) => \accum_data[11]_i_7_n_0\
    );
\accum_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[12]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[12]\
    );
\accum_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[13]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[13]\
    );
\accum_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[14]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[14]\
    );
\accum_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[15]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[15]\
    );
\accum_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_data_reg[11]_i_2_n_0\,
      CO(3) => \NLW_accum_data_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \accum_data_reg[15]_i_2_n_1\,
      CO(1) => \accum_data_reg[15]_i_2_n_2\,
      CO(0) => \accum_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accum_data_reg[15]_i_2_n_4\,
      O(2) => \accum_data_reg[15]_i_2_n_5\,
      O(1) => \accum_data_reg[15]_i_2_n_6\,
      O(0) => \accum_data_reg[15]_i_2_n_7\,
      S(3) => \accum_data_reg_n_0_[15]\,
      S(2) => \accum_data_reg_n_0_[14]\,
      S(1) => \accum_data_reg_n_0_[13]\,
      S(0) => \accum_data_reg_n_0_[12]\
    );
\accum_data_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_data_reg[11]_i_3_n_0\,
      CO(3) => \NLW_accum_data_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \accum_data_reg[15]_i_3_n_1\,
      CO(1) => \accum_data_reg[15]_i_3_n_2\,
      CO(0) => \accum_data_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accum_data_reg[15]_i_3_n_4\,
      O(2) => \accum_data_reg[15]_i_3_n_5\,
      O(1) => \accum_data_reg[15]_i_3_n_6\,
      O(0) => \accum_data_reg[15]_i_3_n_7\,
      S(3) => \accum_data_reg_n_0_[15]\,
      S(2) => \accum_data_reg_n_0_[14]\,
      S(1) => \accum_data_reg_n_0_[13]\,
      S(0) => \accum_data_reg_n_0_[12]\
    );
\accum_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[1]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[1]\
    );
\accum_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[2]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[2]\
    );
\accum_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[3]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[3]\
    );
\accum_data_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_data_reg[3]_i_2_n_0\,
      CO(2) => \accum_data_reg[3]_i_2_n_1\,
      CO(1) => \accum_data_reg[3]_i_2_n_2\,
      CO(0) => \accum_data_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \accum_data_reg_n_0_[3]\,
      DI(2) => \accum_data_reg_n_0_[2]\,
      DI(1) => \accum_data_reg_n_0_[1]\,
      DI(0) => \accum_data_reg_n_0_[0]\,
      O(3) => \accum_data_reg[3]_i_2_n_4\,
      O(2) => \accum_data_reg[3]_i_2_n_5\,
      O(1) => \accum_data_reg[3]_i_2_n_6\,
      O(0) => \accum_data_reg[3]_i_2_n_7\,
      S(3) => \accum_data[3]_i_4_n_0\,
      S(2) => \accum_data[3]_i_5_n_0\,
      S(1) => \accum_data[3]_i_6_n_0\,
      S(0) => \accum_data[3]_i_7_n_0\
    );
\accum_data_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_data_reg[3]_i_3_n_0\,
      CO(2) => \accum_data_reg[3]_i_3_n_1\,
      CO(1) => \accum_data_reg[3]_i_3_n_2\,
      CO(0) => \accum_data_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \accum_data_reg_n_0_[3]\,
      DI(2) => \accum_data_reg_n_0_[2]\,
      DI(1) => \accum_data_reg_n_0_[1]\,
      DI(0) => \accum_data_reg_n_0_[0]\,
      O(3) => \accum_data_reg[3]_i_3_n_4\,
      O(2) => \accum_data_reg[3]_i_3_n_5\,
      O(1) => \accum_data_reg[3]_i_3_n_6\,
      O(0) => \accum_data_reg[3]_i_3_n_7\,
      S(3) => \accum_data[3]_i_8_n_0\,
      S(2) => \accum_data[3]_i_9_n_0\,
      S(1) => \accum_data[3]_i_10_n_0\,
      S(0) => \accum_data[3]_i_11_n_0\
    );
\accum_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[4]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[4]\
    );
\accum_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[5]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[5]\
    );
\accum_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[6]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[6]\
    );
\accum_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[7]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[7]\
    );
\accum_data_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_data_reg[3]_i_2_n_0\,
      CO(3) => \accum_data_reg[7]_i_2_n_0\,
      CO(2) => \accum_data_reg[7]_i_2_n_1\,
      CO(1) => \accum_data_reg[7]_i_2_n_2\,
      CO(0) => \accum_data_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \accum_data_reg_n_0_[7]\,
      DI(2) => \accum_data_reg_n_0_[6]\,
      DI(1) => \accum_data_reg_n_0_[5]\,
      DI(0) => \accum_data_reg_n_0_[4]\,
      O(3) => \accum_data_reg[7]_i_2_n_4\,
      O(2) => \accum_data_reg[7]_i_2_n_5\,
      O(1) => \accum_data_reg[7]_i_2_n_6\,
      O(0) => \accum_data_reg[7]_i_2_n_7\,
      S(3) => \accum_data[7]_i_4_n_0\,
      S(2) => \accum_data[7]_i_5_n_0\,
      S(1) => \accum_data[7]_i_6_n_0\,
      S(0) => \accum_data[7]_i_7_n_0\
    );
\accum_data_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_data_reg[3]_i_3_n_0\,
      CO(3) => \accum_data_reg[7]_i_3_n_0\,
      CO(2) => \accum_data_reg[7]_i_3_n_1\,
      CO(1) => \accum_data_reg[7]_i_3_n_2\,
      CO(0) => \accum_data_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \accum_data_reg_n_0_[7]\,
      DI(2) => \accum_data_reg_n_0_[6]\,
      DI(1) => \accum_data_reg_n_0_[5]\,
      DI(0) => \accum_data_reg_n_0_[4]\,
      O(3) => \accum_data_reg[7]_i_3_n_4\,
      O(2) => \accum_data_reg[7]_i_3_n_5\,
      O(1) => \accum_data_reg[7]_i_3_n_6\,
      O(0) => \accum_data_reg[7]_i_3_n_7\,
      S(3) => \accum_data[7]_i_8_n_0\,
      S(2) => \accum_data[7]_i_9_n_0\,
      S(1) => \accum_data[7]_i_10_n_0\,
      S(0) => \accum_data[7]_i_11_n_0\
    );
\accum_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[8]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[8]\
    );
\accum_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \accum_data[9]_i_1_n_0\,
      Q => \accum_data_reg_n_0_[9]\
    );
\btn_addr_rd[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040004"
    )
        port map (
      I0 => cur_state(2),
      I1 => cur_state(0),
      I2 => \btn_addr_rd_reg_n_0_[0]\,
      I3 => \led_counter[7]_i_3_n_0\,
      I4 => \led_counter_reg_n_0_[0]\,
      O => \btn_addr_rd[0]_i_1_n_0\
    );
\btn_addr_rd[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \btn_addr_rd_reg[11]_i_3_n_6\,
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \btn_addr_rd[10]_i_1_n_0\
    );
\btn_addr_rd[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0705"
    )
        port map (
      I0 => cur_state(0),
      I1 => cur_state(2),
      I2 => cur_state(1),
      I3 => \h_pixel_counter[7]_i_3_n_0\,
      O => btn_addr_rd
    );
\btn_addr_rd[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \btn_addr_rd_reg[11]_i_3_n_5\,
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \btn_addr_rd[11]_i_2_n_0\
    );
\btn_addr_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \btn_addr_rd_reg[4]_i_2_n_7\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => \led_counter_reg_n_0_[1]\,
      I3 => cur_state(2),
      I4 => cur_state(0),
      O => \btn_addr_rd[1]_i_1_n_0\
    );
\btn_addr_rd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \btn_addr_rd_reg[4]_i_2_n_6\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => \led_counter_reg_n_0_[2]\,
      I3 => cur_state(2),
      I4 => cur_state(0),
      O => \btn_addr_rd[2]_i_1_n_0\
    );
\btn_addr_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \btn_addr_rd_reg[4]_i_2_n_5\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => \led_counter_reg_n_0_[3]\,
      I3 => cur_state(2),
      I4 => cur_state(0),
      O => \btn_addr_rd[3]_i_1_n_0\
    );
\btn_addr_rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \btn_addr_rd_reg[4]_i_2_n_4\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => \led_counter_reg_n_0_[4]\,
      I3 => cur_state(2),
      I4 => cur_state(0),
      O => \btn_addr_rd[4]_i_1_n_0\
    );
\btn_addr_rd[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[4]\,
      O => \btn_addr_rd[4]_i_3_n_0\
    );
\btn_addr_rd[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[3]\,
      O => \btn_addr_rd[4]_i_4_n_0\
    );
\btn_addr_rd[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[2]\,
      O => \btn_addr_rd[4]_i_5_n_0\
    );
\btn_addr_rd[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[1]\,
      O => \btn_addr_rd[4]_i_6_n_0\
    );
\btn_addr_rd[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \led_counter_reg_n_0_[5]\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(0),
      I4 => \btn_addr_rd_reg[8]_i_2_n_7\,
      O => \btn_addr_rd[5]_i_1_n_0\
    );
\btn_addr_rd[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \led_counter_reg_n_0_[6]\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(0),
      I4 => \btn_addr_rd_reg[8]_i_2_n_6\,
      O => \btn_addr_rd[6]_i_1_n_0\
    );
\btn_addr_rd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \led_counter_reg_n_0_[7]\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(0),
      I4 => \btn_addr_rd_reg[8]_i_2_n_5\,
      O => \btn_addr_rd[7]_i_1_n_0\
    );
\btn_addr_rd[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \btn_addr_rd_reg[8]_i_2_n_4\,
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \btn_addr_rd[8]_i_1_n_0\
    );
\btn_addr_rd[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \btn_addr_rd_reg[11]_i_3_n_7\,
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \btn_addr_rd[9]_i_1_n_0\
    );
\btn_addr_rd_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[0]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[0]\
    );
\btn_addr_rd_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[10]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[10]\
    );
\btn_addr_rd_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[11]_i_2_n_0\,
      Q => \btn_addr_rd_reg_n_0_[11]\
    );
\btn_addr_rd_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_addr_rd_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_btn_addr_rd_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \btn_addr_rd_reg[11]_i_3_n_2\,
      CO(0) => \btn_addr_rd_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_btn_addr_rd_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2) => \btn_addr_rd_reg[11]_i_3_n_5\,
      O(1) => \btn_addr_rd_reg[11]_i_3_n_6\,
      O(0) => \btn_addr_rd_reg[11]_i_3_n_7\,
      S(3) => '0',
      S(2) => \btn_addr_rd_reg_n_0_[11]\,
      S(1) => \btn_addr_rd_reg_n_0_[10]\,
      S(0) => \btn_addr_rd_reg_n_0_[9]\
    );
\btn_addr_rd_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[1]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[1]\
    );
\btn_addr_rd_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[2]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[2]\
    );
\btn_addr_rd_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[3]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[3]\
    );
\btn_addr_rd_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[4]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[4]\
    );
\btn_addr_rd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_addr_rd_reg[4]_i_2_n_0\,
      CO(2) => \btn_addr_rd_reg[4]_i_2_n_1\,
      CO(1) => \btn_addr_rd_reg[4]_i_2_n_2\,
      CO(0) => \btn_addr_rd_reg[4]_i_2_n_3\,
      CYINIT => \btn_addr_rd_reg_n_0_[0]\,
      DI(3) => \btn_addr_rd_reg_n_0_[4]\,
      DI(2) => \btn_addr_rd_reg_n_0_[3]\,
      DI(1) => \btn_addr_rd_reg_n_0_[2]\,
      DI(0) => \btn_addr_rd_reg_n_0_[1]\,
      O(3) => \btn_addr_rd_reg[4]_i_2_n_4\,
      O(2) => \btn_addr_rd_reg[4]_i_2_n_5\,
      O(1) => \btn_addr_rd_reg[4]_i_2_n_6\,
      O(0) => \btn_addr_rd_reg[4]_i_2_n_7\,
      S(3) => \btn_addr_rd[4]_i_3_n_0\,
      S(2) => \btn_addr_rd[4]_i_4_n_0\,
      S(1) => \btn_addr_rd[4]_i_5_n_0\,
      S(0) => \btn_addr_rd[4]_i_6_n_0\
    );
\btn_addr_rd_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[5]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[5]\
    );
\btn_addr_rd_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[6]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[6]\
    );
\btn_addr_rd_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[7]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[7]\
    );
\btn_addr_rd_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[8]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[8]\
    );
\btn_addr_rd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_addr_rd_reg[4]_i_2_n_0\,
      CO(3) => \btn_addr_rd_reg[8]_i_2_n_0\,
      CO(2) => \btn_addr_rd_reg[8]_i_2_n_1\,
      CO(1) => \btn_addr_rd_reg[8]_i_2_n_2\,
      CO(0) => \btn_addr_rd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \btn_addr_rd_reg[8]_i_2_n_4\,
      O(2) => \btn_addr_rd_reg[8]_i_2_n_5\,
      O(1) => \btn_addr_rd_reg[8]_i_2_n_6\,
      O(0) => \btn_addr_rd_reg[8]_i_2_n_7\,
      S(3) => \btn_addr_rd_reg_n_0_[8]\,
      S(2) => \btn_addr_rd_reg_n_0_[7]\,
      S(1) => \btn_addr_rd_reg_n_0_[6]\,
      S(0) => \btn_addr_rd_reg_n_0_[5]\
    );
\btn_addr_rd_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_addr_rd,
      CLR => rst_n,
      D => \btn_addr_rd[9]_i_1_n_0\,
      Q => \btn_addr_rd_reg_n_0_[9]\
    );
\btn_addr_wr[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => btn_addr_wr_reg(0),
      O => \btn_addr_wr[0]_i_2_n_0\
    );
\btn_addr_wr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[0]_i_1_n_7\,
      Q => btn_addr_wr_reg(0)
    );
\btn_addr_wr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_addr_wr_reg[0]_i_1_n_0\,
      CO(2) => \btn_addr_wr_reg[0]_i_1_n_1\,
      CO(1) => \btn_addr_wr_reg[0]_i_1_n_2\,
      CO(0) => \btn_addr_wr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \btn_addr_wr_reg[0]_i_1_n_4\,
      O(2) => \btn_addr_wr_reg[0]_i_1_n_5\,
      O(1) => \btn_addr_wr_reg[0]_i_1_n_6\,
      O(0) => \btn_addr_wr_reg[0]_i_1_n_7\,
      S(3 downto 1) => btn_addr_wr_reg(3 downto 1),
      S(0) => \btn_addr_wr[0]_i_2_n_0\
    );
\btn_addr_wr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[8]_i_1_n_5\,
      Q => btn_addr_wr_reg(10)
    );
\btn_addr_wr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[8]_i_1_n_4\,
      Q => btn_addr_wr_reg(11)
    );
\btn_addr_wr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[0]_i_1_n_6\,
      Q => btn_addr_wr_reg(1)
    );
\btn_addr_wr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[0]_i_1_n_5\,
      Q => btn_addr_wr_reg(2)
    );
\btn_addr_wr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[0]_i_1_n_4\,
      Q => btn_addr_wr_reg(3)
    );
\btn_addr_wr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[4]_i_1_n_7\,
      Q => btn_addr_wr_reg(4)
    );
\btn_addr_wr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_addr_wr_reg[0]_i_1_n_0\,
      CO(3) => \btn_addr_wr_reg[4]_i_1_n_0\,
      CO(2) => \btn_addr_wr_reg[4]_i_1_n_1\,
      CO(1) => \btn_addr_wr_reg[4]_i_1_n_2\,
      CO(0) => \btn_addr_wr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \btn_addr_wr_reg[4]_i_1_n_4\,
      O(2) => \btn_addr_wr_reg[4]_i_1_n_5\,
      O(1) => \btn_addr_wr_reg[4]_i_1_n_6\,
      O(0) => \btn_addr_wr_reg[4]_i_1_n_7\,
      S(3 downto 0) => btn_addr_wr_reg(7 downto 4)
    );
\btn_addr_wr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[4]_i_1_n_6\,
      Q => btn_addr_wr_reg(5)
    );
\btn_addr_wr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[4]_i_1_n_5\,
      Q => btn_addr_wr_reg(6)
    );
\btn_addr_wr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[4]_i_1_n_4\,
      Q => btn_addr_wr_reg(7)
    );
\btn_addr_wr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[8]_i_1_n_7\,
      Q => btn_addr_wr_reg(8)
    );
\btn_addr_wr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_addr_wr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_btn_addr_wr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \btn_addr_wr_reg[8]_i_1_n_1\,
      CO(1) => \btn_addr_wr_reg[8]_i_1_n_2\,
      CO(0) => \btn_addr_wr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \btn_addr_wr_reg[8]_i_1_n_4\,
      O(2) => \btn_addr_wr_reg[8]_i_1_n_5\,
      O(1) => \btn_addr_wr_reg[8]_i_1_n_6\,
      O(0) => \btn_addr_wr_reg[8]_i_1_n_7\,
      S(3 downto 0) => btn_addr_wr_reg(11 downto 8)
    );
\btn_addr_wr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => \btn_addr_wr_reg[8]_i_1_n_6\,
      Q => btn_addr_wr_reg(9)
    );
\btn_data_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \btn_sum_reg[31]_i_3_n_6\,
      I1 => \btn_sum_reg[31]_i_3_n_5\,
      I2 => \btn_sum_reg[31]_i_4_n_7\,
      I3 => \btn_sum[31]_i_5_n_0\,
      O => btn_data_reg
    );
\btn_data_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777777FF7F"
    )
        port map (
      I0 => reset,
      I1 => frame_valid,
      I2 => \btn_data_reg[31]_i_3_n_0\,
      I3 => \btn_data_reg[31]_i_4_n_0\,
      I4 => h_cnt_reg(11),
      I5 => h_cnt_reg(10),
      O => btn_wr_en0
    );
\btn_data_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(2),
      I2 => h_cnt_reg(4),
      I3 => h_cnt_reg(6),
      I4 => h_cnt_reg(5),
      I5 => h_cnt_reg(8),
      O => \btn_data_reg[31]_i_3_n_0\
    );
\btn_data_reg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => h_cnt_reg(8),
      I2 => h_cnt_reg(9),
      O => \btn_data_reg[31]_i_4_n_0\
    );
\btn_data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(0),
      Q => \btn_data_reg_reg_n_0_[0]\
    );
\btn_data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(10),
      Q => \btn_data_reg_reg_n_0_[10]\
    );
\btn_data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(11),
      Q => \btn_data_reg_reg_n_0_[11]\
    );
\btn_data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(12),
      Q => \btn_data_reg_reg_n_0_[12]\
    );
\btn_data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(13),
      Q => \btn_data_reg_reg_n_0_[13]\
    );
\btn_data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(14),
      Q => \btn_data_reg_reg_n_0_[14]\
    );
\btn_data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(15),
      Q => \btn_data_reg_reg_n_0_[15]\
    );
\btn_data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(16),
      Q => \btn_data_reg_reg_n_0_[16]\
    );
\btn_data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(17),
      Q => \btn_data_reg_reg_n_0_[17]\
    );
\btn_data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(18),
      Q => \btn_data_reg_reg_n_0_[18]\
    );
\btn_data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(19),
      Q => \btn_data_reg_reg_n_0_[19]\
    );
\btn_data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(1),
      Q => \btn_data_reg_reg_n_0_[1]\
    );
\btn_data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(20),
      Q => \btn_data_reg_reg_n_0_[20]\
    );
\btn_data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(21),
      Q => \btn_data_reg_reg_n_0_[21]\
    );
\btn_data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(22),
      Q => \btn_data_reg_reg_n_0_[22]\
    );
\btn_data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(23),
      Q => \btn_data_reg_reg_n_0_[23]\
    );
\btn_data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(24),
      Q => \btn_data_reg_reg_n_0_[24]\
    );
\btn_data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(25),
      Q => \btn_data_reg_reg_n_0_[25]\
    );
\btn_data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(26),
      Q => \btn_data_reg_reg_n_0_[26]\
    );
\btn_data_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(27),
      Q => \btn_data_reg_reg_n_0_[27]\
    );
\btn_data_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(28),
      Q => \btn_data_reg_reg_n_0_[28]\
    );
\btn_data_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(29),
      Q => \btn_data_reg_reg_n_0_[29]\
    );
\btn_data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(2),
      Q => \btn_data_reg_reg_n_0_[2]\
    );
\btn_data_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(30),
      Q => \btn_data_reg_reg_n_0_[30]\
    );
\btn_data_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(31),
      Q => \btn_data_reg_reg_n_0_[31]\
    );
\btn_data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(3),
      Q => \btn_data_reg_reg_n_0_[3]\
    );
\btn_data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(4),
      Q => \btn_data_reg_reg_n_0_[4]\
    );
\btn_data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(5),
      Q => \btn_data_reg_reg_n_0_[5]\
    );
\btn_data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(6),
      Q => \btn_data_reg_reg_n_0_[6]\
    );
\btn_data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(7),
      Q => \btn_data_reg_reg_n_0_[7]\
    );
\btn_data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(8),
      Q => \btn_data_reg_reg_n_0_[8]\
    );
\btn_data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => btn_wr_en0,
      D => btn_sum(9),
      Q => \btn_data_reg_reg_n_0_[9]\
    );
btn_region: entity work.\hdmi_light_strip_output_0_4_rbg_ram__2\
     port map (
      addra(11) => btn_region_i_1_n_0,
      addra(10) => btn_region_i_2_n_0,
      addra(9) => btn_region_i_3_n_0,
      addra(8) => btn_region_i_4_n_0,
      addra(7) => btn_region_i_5_n_0,
      addra(6) => btn_region_i_6_n_0,
      addra(5) => btn_region_i_7_n_0,
      addra(4) => btn_region_i_8_n_0,
      addra(3) => btn_region_i_9_n_0,
      addra(2) => btn_region_i_10_n_0,
      addra(1) => btn_region_i_11_n_0,
      addra(0) => btn_region_i_12_n_0,
      clka => pclk,
      dina(31) => \btn_data_reg_reg_n_0_[31]\,
      dina(30) => \btn_data_reg_reg_n_0_[30]\,
      dina(29) => \btn_data_reg_reg_n_0_[29]\,
      dina(28) => \btn_data_reg_reg_n_0_[28]\,
      dina(27) => \btn_data_reg_reg_n_0_[27]\,
      dina(26) => \btn_data_reg_reg_n_0_[26]\,
      dina(25) => \btn_data_reg_reg_n_0_[25]\,
      dina(24) => \btn_data_reg_reg_n_0_[24]\,
      dina(23) => \btn_data_reg_reg_n_0_[23]\,
      dina(22) => \btn_data_reg_reg_n_0_[22]\,
      dina(21) => \btn_data_reg_reg_n_0_[21]\,
      dina(20) => \btn_data_reg_reg_n_0_[20]\,
      dina(19) => \btn_data_reg_reg_n_0_[19]\,
      dina(18) => \btn_data_reg_reg_n_0_[18]\,
      dina(17) => \btn_data_reg_reg_n_0_[17]\,
      dina(16) => \btn_data_reg_reg_n_0_[16]\,
      dina(15) => \btn_data_reg_reg_n_0_[15]\,
      dina(14) => \btn_data_reg_reg_n_0_[14]\,
      dina(13) => \btn_data_reg_reg_n_0_[13]\,
      dina(12) => \btn_data_reg_reg_n_0_[12]\,
      dina(11) => \btn_data_reg_reg_n_0_[11]\,
      dina(10) => \btn_data_reg_reg_n_0_[10]\,
      dina(9) => \btn_data_reg_reg_n_0_[9]\,
      dina(8) => \btn_data_reg_reg_n_0_[8]\,
      dina(7) => \btn_data_reg_reg_n_0_[7]\,
      dina(6) => \btn_data_reg_reg_n_0_[6]\,
      dina(5) => \btn_data_reg_reg_n_0_[5]\,
      dina(4) => \btn_data_reg_reg_n_0_[4]\,
      dina(3) => \btn_data_reg_reg_n_0_[3]\,
      dina(2) => \btn_data_reg_reg_n_0_[2]\,
      dina(1) => \btn_data_reg_reg_n_0_[1]\,
      dina(0) => \btn_data_reg_reg_n_0_[0]\,
      douta(31 downto 0) => btn_data(31 downto 0),
      wea(0) => btn_wr_en
    );
btn_region_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[11]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(11),
      I3 => reset,
      O => btn_region_i_1_n_0
    );
btn_region_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[2]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(2),
      I3 => reset,
      O => btn_region_i_10_n_0
    );
btn_region_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[1]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(1),
      I3 => reset,
      O => btn_region_i_11_n_0
    );
btn_region_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[0]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(0),
      I3 => reset,
      O => btn_region_i_12_n_0
    );
btn_region_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[10]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(10),
      I3 => reset,
      O => btn_region_i_2_n_0
    );
btn_region_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[9]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(9),
      I3 => reset,
      O => btn_region_i_3_n_0
    );
btn_region_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[8]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(8),
      I3 => reset,
      O => btn_region_i_4_n_0
    );
btn_region_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[7]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(7),
      I3 => reset,
      O => btn_region_i_5_n_0
    );
btn_region_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[6]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(6),
      I3 => reset,
      O => btn_region_i_6_n_0
    );
btn_region_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[5]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(5),
      I3 => reset,
      O => btn_region_i_7_n_0
    );
btn_region_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[4]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(4),
      I3 => reset,
      O => btn_region_i_8_n_0
    );
btn_region_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \btn_addr_rd_reg_n_0_[3]\,
      I1 => frame_valid,
      I2 => btn_addr_wr_reg(3),
      I3 => reset,
      O => btn_region_i_9_n_0
    );
\btn_sum[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(13),
      I1 => data888(13),
      O => \btn_sum[13]_i_2_n_0\
    );
\btn_sum[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(12),
      I1 => data888(12),
      O => \btn_sum[13]_i_3_n_0\
    );
\btn_sum[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(11),
      I1 => data888(11),
      O => \btn_sum[13]_i_4_n_0\
    );
\btn_sum[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(10),
      I1 => data888(10),
      O => \btn_sum[13]_i_5_n_0\
    );
\btn_sum[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(15),
      I1 => data888(15),
      O => \btn_sum[17]_i_2_n_0\
    );
\btn_sum[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(14),
      I1 => data888(14),
      O => \btn_sum[17]_i_3_n_0\
    );
\btn_sum[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(24),
      I1 => data888(22),
      O => \btn_sum[24]_i_2_n_0\
    );
\btn_sum[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(23),
      I1 => data888(21),
      O => \btn_sum[24]_i_3_n_0\
    );
\btn_sum[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(22),
      I1 => data888(20),
      O => \btn_sum[24]_i_4_n_0\
    );
\btn_sum[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(21),
      I1 => data888(19),
      O => \btn_sum[24]_i_5_n_0\
    );
\btn_sum[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(25),
      I1 => data888(23),
      O => \btn_sum[28]_i_2_n_0\
    );
\btn_sum[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFFFFBBBF"
    )
        port map (
      I0 => btn_wr_en0,
      I1 => de,
      I2 => \btn_sum_reg[31]_i_3_n_6\,
      I3 => \btn_sum_reg[31]_i_3_n_5\,
      I4 => \btn_sum_reg[31]_i_4_n_7\,
      I5 => \btn_sum[31]_i_5_n_0\,
      O => \btn_sum[31]_i_1_n_0\
    );
\btn_sum[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(2),
      I1 => \btn_sum_reg[31]_i_14_n_6\,
      O => \btn_sum[31]_i_10_n_0\
    );
\btn_sum[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(1),
      I1 => \btn_sum_reg[31]_i_14_n_7\,
      O => \btn_sum[31]_i_11_n_0\
    );
\btn_sum[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(0),
      I1 => \btn_sum_reg[31]_i_15_n_4\,
      O => \btn_sum[31]_i_12_n_0\
    );
\btn_sum[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \btn_sum_reg[31]_i_14_n_7\,
      I1 => \btn_sum_reg[31]_i_16_n_6\,
      O => \btn_sum[31]_i_17_n_0\
    );
\btn_sum[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \btn_sum_reg[31]_i_16_n_7\,
      I1 => \btn_sum_reg[31]_i_15_n_4\,
      O => \btn_sum[31]_i_18_n_0\
    );
\btn_sum[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(10),
      I1 => \btn_sum_reg[31]_i_39_n_6\,
      I2 => pixel_cnt_reg(8),
      O => \btn_sum[31]_i_19_n_0\
    );
\btn_sum[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(9),
      I1 => \btn_sum_reg[31]_i_39_n_7\,
      I2 => pixel_cnt_reg(7),
      O => \btn_sum[31]_i_20_n_0\
    );
\btn_sum[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(8),
      I1 => \btn_sum_reg[31]_i_40_n_4\,
      I2 => pixel_cnt_reg(6),
      O => \btn_sum[31]_i_21_n_0\
    );
\btn_sum[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(7),
      I1 => \btn_sum_reg[31]_i_40_n_5\,
      I2 => pixel_cnt_reg(5),
      O => \btn_sum[31]_i_22_n_0\
    );
\btn_sum[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \btn_sum[31]_i_19_n_0\,
      I1 => pixel_cnt_reg(11),
      I2 => \btn_sum_reg[31]_i_39_n_5\,
      I3 => pixel_cnt_reg(9),
      O => \btn_sum[31]_i_23_n_0\
    );
\btn_sum[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(10),
      I1 => \btn_sum_reg[31]_i_39_n_6\,
      I2 => pixel_cnt_reg(8),
      I3 => \btn_sum[31]_i_20_n_0\,
      O => \btn_sum[31]_i_24_n_0\
    );
\btn_sum[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(9),
      I1 => \btn_sum_reg[31]_i_39_n_7\,
      I2 => pixel_cnt_reg(7),
      I3 => \btn_sum[31]_i_21_n_0\,
      O => \btn_sum[31]_i_25_n_0\
    );
\btn_sum[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(8),
      I1 => \btn_sum_reg[31]_i_40_n_4\,
      I2 => pixel_cnt_reg(6),
      I3 => \btn_sum[31]_i_22_n_0\,
      O => \btn_sum[31]_i_26_n_0\
    );
\btn_sum[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(6),
      I1 => \btn_sum_reg[31]_i_40_n_6\,
      I2 => pixel_cnt_reg(4),
      O => \btn_sum[31]_i_28_n_0\
    );
\btn_sum[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(5),
      I1 => \btn_sum_reg[31]_i_40_n_7\,
      I2 => pixel_cnt_reg(3),
      O => \btn_sum[31]_i_29_n_0\
    );
\btn_sum[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(4),
      I1 => \btn_sum_reg[31]_i_48_n_4\,
      I2 => pixel_cnt_reg(2),
      O => \btn_sum[31]_i_30_n_0\
    );
\btn_sum[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(3),
      I1 => \btn_sum_reg[31]_i_48_n_5\,
      I2 => pixel_cnt_reg(1),
      O => \btn_sum[31]_i_31_n_0\
    );
\btn_sum[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(7),
      I1 => \btn_sum_reg[31]_i_40_n_5\,
      I2 => pixel_cnt_reg(5),
      I3 => \btn_sum[31]_i_28_n_0\,
      O => \btn_sum[31]_i_32_n_0\
    );
\btn_sum[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(6),
      I1 => \btn_sum_reg[31]_i_40_n_6\,
      I2 => pixel_cnt_reg(4),
      I3 => \btn_sum[31]_i_29_n_0\,
      O => \btn_sum[31]_i_33_n_0\
    );
\btn_sum[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(5),
      I1 => \btn_sum_reg[31]_i_40_n_7\,
      I2 => pixel_cnt_reg(3),
      I3 => \btn_sum[31]_i_30_n_0\,
      O => \btn_sum[31]_i_34_n_0\
    );
\btn_sum[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(4),
      I1 => \btn_sum_reg[31]_i_48_n_4\,
      I2 => pixel_cnt_reg(2),
      I3 => \btn_sum[31]_i_31_n_0\,
      O => \btn_sum[31]_i_35_n_0\
    );
\btn_sum[31]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(11),
      I1 => \btn_sum_reg[31]_i_39_n_5\,
      I2 => pixel_cnt_reg(9),
      O => \btn_sum[31]_i_36_n_0\
    );
\btn_sum[31]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => pixel_cnt_reg(10),
      I1 => \btn_sum_reg[31]_i_39_n_0\,
      I2 => pixel_cnt_reg(11),
      O => \btn_sum[31]_i_37_n_0\
    );
\btn_sum[31]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => pixel_cnt_reg(9),
      I1 => \btn_sum_reg[31]_i_39_n_5\,
      I2 => pixel_cnt_reg(11),
      I3 => \btn_sum_reg[31]_i_39_n_0\,
      I4 => pixel_cnt_reg(10),
      O => \btn_sum[31]_i_38_n_0\
    );
\btn_sum[31]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => pixel_cnt_reg(2),
      I1 => \btn_sum_reg[31]_i_48_n_6\,
      I2 => pixel_cnt_reg(0),
      O => \btn_sum[31]_i_41_n_0\
    );
\btn_sum[31]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => pixel_cnt_reg(0),
      I1 => \btn_sum_reg[31]_i_48_n_6\,
      I2 => pixel_cnt_reg(2),
      O => \btn_sum[31]_i_42_n_0\
    );
\btn_sum[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \btn_sum_reg[31]_i_56_n_4\,
      I1 => pixel_cnt_reg(0),
      O => \btn_sum[31]_i_43_n_0\
    );
\btn_sum[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pixel_cnt_reg(3),
      I1 => \btn_sum_reg[31]_i_48_n_5\,
      I2 => pixel_cnt_reg(1),
      I3 => \btn_sum[31]_i_41_n_0\,
      O => \btn_sum[31]_i_44_n_0\
    );
\btn_sum[31]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => pixel_cnt_reg(2),
      I1 => \btn_sum_reg[31]_i_48_n_6\,
      I2 => pixel_cnt_reg(0),
      I3 => pixel_cnt_reg(1),
      I4 => \btn_sum_reg[31]_i_48_n_7\,
      O => \btn_sum[31]_i_45_n_0\
    );
\btn_sum[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => pixel_cnt_reg(0),
      I1 => \btn_sum_reg[31]_i_56_n_4\,
      I2 => \btn_sum_reg[31]_i_48_n_7\,
      I3 => pixel_cnt_reg(1),
      O => \btn_sum[31]_i_46_n_0\
    );
\btn_sum[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixel_cnt_reg(0),
      I1 => \btn_sum_reg[31]_i_56_n_4\,
      O => \btn_sum[31]_i_47_n_0\
    );
\btn_sum[31]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_cnt_reg(11),
      O => \btn_sum[31]_i_49_n_0\
    );
\btn_sum[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \btn_sum_reg[31]_i_3_n_6\,
      I1 => \btn_sum_reg[31]_i_4_n_7\,
      I2 => \btn_sum_reg[31]_i_4_n_6\,
      I3 => \btn_sum_reg[31]_i_3_n_7\,
      I4 => \btn_sum_reg[31]_i_4_n_5\,
      I5 => \btn_sum_reg[31]_i_4_n_4\,
      O => \btn_sum[31]_i_5_n_0\
    );
\btn_sum[31]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_cnt_reg(10),
      O => \btn_sum[31]_i_50_n_0\
    );
\btn_sum[31]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_cnt_reg(9),
      O => \btn_sum[31]_i_51_n_0\
    );
\btn_sum[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(8),
      I1 => pixel_cnt_reg(11),
      O => \btn_sum[31]_i_52_n_0\
    );
\btn_sum[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(7),
      I1 => pixel_cnt_reg(10),
      O => \btn_sum[31]_i_53_n_0\
    );
\btn_sum[31]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(6),
      I1 => pixel_cnt_reg(9),
      O => \btn_sum[31]_i_54_n_0\
    );
\btn_sum[31]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(5),
      I1 => pixel_cnt_reg(8),
      O => \btn_sum[31]_i_55_n_0\
    );
\btn_sum[31]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(4),
      I1 => pixel_cnt_reg(7),
      O => \btn_sum[31]_i_57_n_0\
    );
\btn_sum[31]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(3),
      I1 => pixel_cnt_reg(6),
      O => \btn_sum[31]_i_58_n_0\
    );
\btn_sum[31]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(2),
      I1 => pixel_cnt_reg(5),
      O => \btn_sum[31]_i_59_n_0\
    );
\btn_sum[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(6),
      I1 => \btn_sum_reg[31]_i_13_n_5\,
      O => \btn_sum[31]_i_6_n_0\
    );
\btn_sum[31]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(1),
      I1 => pixel_cnt_reg(4),
      O => \btn_sum[31]_i_60_n_0\
    );
\btn_sum[31]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(0),
      I1 => pixel_cnt_reg(3),
      O => \btn_sum[31]_i_61_n_0\
    );
\btn_sum[31]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_cnt_reg(2),
      O => \btn_sum[31]_i_62_n_0\
    );
\btn_sum[31]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_cnt_reg(1),
      O => \btn_sum[31]_i_63_n_0\
    );
\btn_sum[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(5),
      I1 => \btn_sum_reg[31]_i_13_n_6\,
      O => \btn_sum[31]_i_7_n_0\
    );
\btn_sum[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(4),
      I1 => \btn_sum_reg[31]_i_13_n_7\,
      O => \btn_sum[31]_i_8_n_0\
    );
\btn_sum[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_cnt_reg(3),
      I1 => \btn_sum_reg[31]_i_14_n_5\,
      O => \btn_sum[31]_i_9_n_0\
    );
\btn_sum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(3),
      I1 => data888(6),
      O => \btn_sum[3]_i_2_n_0\
    );
\btn_sum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(2),
      I1 => data888(5),
      O => \btn_sum[3]_i_3_n_0\
    );
\btn_sum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(1),
      I1 => data888(4),
      O => \btn_sum[3]_i_4_n_0\
    );
\btn_sum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(0),
      I1 => data888(3),
      O => \btn_sum[3]_i_5_n_0\
    );
\btn_sum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => btn_sum(4),
      I1 => data888(7),
      O => \btn_sum[7]_i_2_n_0\
    );
\btn_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[3]_i_1_n_7\,
      Q => btn_sum(0),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[13]_i_1_n_7\,
      Q => btn_sum(10),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[13]_i_1_n_6\,
      Q => btn_sum(11),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[13]_i_1_n_5\,
      Q => btn_sum(12),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[13]_i_1_n_4\,
      Q => btn_sum(13),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_sum_reg[13]_i_1_n_0\,
      CO(2) => \btn_sum_reg[13]_i_1_n_1\,
      CO(1) => \btn_sum_reg[13]_i_1_n_2\,
      CO(0) => \btn_sum_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => btn_sum(13 downto 10),
      O(3) => \btn_sum_reg[13]_i_1_n_4\,
      O(2) => \btn_sum_reg[13]_i_1_n_5\,
      O(1) => \btn_sum_reg[13]_i_1_n_6\,
      O(0) => \btn_sum_reg[13]_i_1_n_7\,
      S(3) => \btn_sum[13]_i_2_n_0\,
      S(2) => \btn_sum[13]_i_3_n_0\,
      S(1) => \btn_sum[13]_i_4_n_0\,
      S(0) => \btn_sum[13]_i_5_n_0\
    );
\btn_sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[17]_i_1_n_7\,
      Q => btn_sum(14),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[17]_i_1_n_6\,
      Q => btn_sum(15),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[17]_i_1_n_5\,
      Q => btn_sum(16),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[17]_i_1_n_4\,
      Q => btn_sum(17),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[13]_i_1_n_0\,
      CO(3) => \btn_sum_reg[17]_i_1_n_0\,
      CO(2) => \btn_sum_reg[17]_i_1_n_1\,
      CO(1) => \btn_sum_reg[17]_i_1_n_2\,
      CO(0) => \btn_sum_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => btn_sum(15 downto 14),
      O(3) => \btn_sum_reg[17]_i_1_n_4\,
      O(2) => \btn_sum_reg[17]_i_1_n_5\,
      O(1) => \btn_sum_reg[17]_i_1_n_6\,
      O(0) => \btn_sum_reg[17]_i_1_n_7\,
      S(3 downto 2) => btn_sum(17 downto 16),
      S(1) => \btn_sum[17]_i_2_n_0\,
      S(0) => \btn_sum[17]_i_3_n_0\
    );
\btn_sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[20]_i_1_n_7\,
      Q => btn_sum(18),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[20]_i_1_n_6\,
      Q => btn_sum(19),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[3]_i_1_n_6\,
      Q => btn_sum(1),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[20]_i_1_n_5\,
      Q => btn_sum(20),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[17]_i_1_n_0\,
      CO(3 downto 2) => \NLW_btn_sum_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \btn_sum_reg[20]_i_1_n_2\,
      CO(0) => \btn_sum_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_btn_sum_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \btn_sum_reg[20]_i_1_n_5\,
      O(1) => \btn_sum_reg[20]_i_1_n_6\,
      O(0) => \btn_sum_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => btn_sum(20 downto 18)
    );
\btn_sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(0),
      Q => btn_sum(21),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(1),
      Q => btn_sum(22),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(2),
      Q => btn_sum(23),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(3),
      Q => btn_sum(24),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_sum_reg[24]_i_1_n_0\,
      CO(2) => \btn_sum_reg[24]_i_1_n_1\,
      CO(1) => \btn_sum_reg[24]_i_1_n_2\,
      CO(0) => \btn_sum_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => btn_sum(24 downto 21),
      O(3 downto 0) => btn_sum0(3 downto 0),
      S(3) => \btn_sum[24]_i_2_n_0\,
      S(2) => \btn_sum[24]_i_3_n_0\,
      S(1) => \btn_sum[24]_i_4_n_0\,
      S(0) => \btn_sum[24]_i_5_n_0\
    );
\btn_sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(4),
      Q => btn_sum(25),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(5),
      Q => btn_sum(26),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(6),
      Q => btn_sum(27),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(7),
      Q => btn_sum(28),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[24]_i_1_n_0\,
      CO(3) => \btn_sum_reg[28]_i_1_n_0\,
      CO(2) => \btn_sum_reg[28]_i_1_n_1\,
      CO(1) => \btn_sum_reg[28]_i_1_n_2\,
      CO(0) => \btn_sum_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => btn_sum(25),
      O(3 downto 0) => btn_sum0(7 downto 4),
      S(3 downto 1) => btn_sum(28 downto 26),
      S(0) => \btn_sum[28]_i_2_n_0\
    );
\btn_sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(8),
      Q => btn_sum(29),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[3]_i_1_n_5\,
      Q => btn_sum(2),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(9),
      Q => btn_sum(30),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_sum0(10),
      Q => btn_sum(31),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_btn_sum_reg[31]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \btn_sum_reg[31]_i_13_n_2\,
      CO(0) => \btn_sum_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \btn_sum_reg[31]_i_16_n_7\,
      DI(0) => '0',
      O(3) => \NLW_btn_sum_reg[31]_i_13_O_UNCONNECTED\(3),
      O(2) => \btn_sum_reg[31]_i_13_n_5\,
      O(1) => \btn_sum_reg[31]_i_13_n_6\,
      O(0) => \btn_sum_reg[31]_i_13_n_7\,
      S(3) => '0',
      S(2) => \btn_sum[31]_i_17_n_0\,
      S(1) => \btn_sum[31]_i_18_n_0\,
      S(0) => \btn_sum_reg[31]_i_14_n_4\
    );
\btn_sum_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_15_n_0\,
      CO(3) => \btn_sum_reg[31]_i_14_n_0\,
      CO(2) => \btn_sum_reg[31]_i_14_n_1\,
      CO(1) => \btn_sum_reg[31]_i_14_n_2\,
      CO(0) => \btn_sum_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \btn_sum[31]_i_19_n_0\,
      DI(2) => \btn_sum[31]_i_20_n_0\,
      DI(1) => \btn_sum[31]_i_21_n_0\,
      DI(0) => \btn_sum[31]_i_22_n_0\,
      O(3) => \btn_sum_reg[31]_i_14_n_4\,
      O(2) => \btn_sum_reg[31]_i_14_n_5\,
      O(1) => \btn_sum_reg[31]_i_14_n_6\,
      O(0) => \btn_sum_reg[31]_i_14_n_7\,
      S(3) => \btn_sum[31]_i_23_n_0\,
      S(2) => \btn_sum[31]_i_24_n_0\,
      S(1) => \btn_sum[31]_i_25_n_0\,
      S(0) => \btn_sum[31]_i_26_n_0\
    );
\btn_sum_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_27_n_0\,
      CO(3) => \btn_sum_reg[31]_i_15_n_0\,
      CO(2) => \btn_sum_reg[31]_i_15_n_1\,
      CO(1) => \btn_sum_reg[31]_i_15_n_2\,
      CO(0) => \btn_sum_reg[31]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \btn_sum[31]_i_28_n_0\,
      DI(2) => \btn_sum[31]_i_29_n_0\,
      DI(1) => \btn_sum[31]_i_30_n_0\,
      DI(0) => \btn_sum[31]_i_31_n_0\,
      O(3) => \btn_sum_reg[31]_i_15_n_4\,
      O(2 downto 0) => \NLW_btn_sum_reg[31]_i_15_O_UNCONNECTED\(2 downto 0),
      S(3) => \btn_sum[31]_i_32_n_0\,
      S(2) => \btn_sum[31]_i_33_n_0\,
      S(1) => \btn_sum[31]_i_34_n_0\,
      S(0) => \btn_sum[31]_i_35_n_0\
    );
\btn_sum_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_14_n_0\,
      CO(3 downto 1) => \NLW_btn_sum_reg[31]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \btn_sum_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \btn_sum[31]_i_36_n_0\,
      O(3 downto 2) => \NLW_btn_sum_reg[31]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1) => \btn_sum_reg[31]_i_16_n_6\,
      O(0) => \btn_sum_reg[31]_i_16_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \btn_sum[31]_i_37_n_0\,
      S(0) => \btn_sum[31]_i_38_n_0\
    );
\btn_sum_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_btn_sum_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \btn_sum_reg[31]_i_2_n_2\,
      CO(0) => \btn_sum_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_btn_sum_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => btn_sum0(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => btn_sum(31 downto 29)
    );
\btn_sum_reg[31]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_sum_reg[31]_i_27_n_0\,
      CO(2) => \btn_sum_reg[31]_i_27_n_1\,
      CO(1) => \btn_sum_reg[31]_i_27_n_2\,
      CO(0) => \btn_sum_reg[31]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \btn_sum[31]_i_41_n_0\,
      DI(2) => \btn_sum[31]_i_42_n_0\,
      DI(1) => \btn_sum[31]_i_43_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_btn_sum_reg[31]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \btn_sum[31]_i_44_n_0\,
      S(2) => \btn_sum[31]_i_45_n_0\,
      S(1) => \btn_sum[31]_i_46_n_0\,
      S(0) => \btn_sum[31]_i_47_n_0\
    );
\btn_sum_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_4_n_0\,
      CO(3 downto 2) => \NLW_btn_sum_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \btn_sum_reg[31]_i_3_n_2\,
      CO(0) => \btn_sum_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => pixel_cnt_reg(5 downto 4),
      O(3) => \NLW_btn_sum_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2) => \btn_sum_reg[31]_i_3_n_5\,
      O(1) => \btn_sum_reg[31]_i_3_n_6\,
      O(0) => \btn_sum_reg[31]_i_3_n_7\,
      S(3) => '0',
      S(2) => \btn_sum[31]_i_6_n_0\,
      S(1) => \btn_sum[31]_i_7_n_0\,
      S(0) => \btn_sum[31]_i_8_n_0\
    );
\btn_sum_reg[31]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_40_n_0\,
      CO(3) => \btn_sum_reg[31]_i_39_n_0\,
      CO(2) => \NLW_btn_sum_reg[31]_i_39_CO_UNCONNECTED\(2),
      CO(1) => \btn_sum_reg[31]_i_39_n_2\,
      CO(0) => \btn_sum_reg[31]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => pixel_cnt_reg(11 downto 9),
      O(3) => \NLW_btn_sum_reg[31]_i_39_O_UNCONNECTED\(3),
      O(2) => \btn_sum_reg[31]_i_39_n_5\,
      O(1) => \btn_sum_reg[31]_i_39_n_6\,
      O(0) => \btn_sum_reg[31]_i_39_n_7\,
      S(3) => '1',
      S(2) => \btn_sum[31]_i_49_n_0\,
      S(1) => \btn_sum[31]_i_50_n_0\,
      S(0) => \btn_sum[31]_i_51_n_0\
    );
\btn_sum_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_sum_reg[31]_i_4_n_0\,
      CO(2) => \btn_sum_reg[31]_i_4_n_1\,
      CO(1) => \btn_sum_reg[31]_i_4_n_2\,
      CO(0) => \btn_sum_reg[31]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => pixel_cnt_reg(3 downto 0),
      O(3) => \btn_sum_reg[31]_i_4_n_4\,
      O(2) => \btn_sum_reg[31]_i_4_n_5\,
      O(1) => \btn_sum_reg[31]_i_4_n_6\,
      O(0) => \btn_sum_reg[31]_i_4_n_7\,
      S(3) => \btn_sum[31]_i_9_n_0\,
      S(2) => \btn_sum[31]_i_10_n_0\,
      S(1) => \btn_sum[31]_i_11_n_0\,
      S(0) => \btn_sum[31]_i_12_n_0\
    );
\btn_sum_reg[31]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_48_n_0\,
      CO(3) => \btn_sum_reg[31]_i_40_n_0\,
      CO(2) => \btn_sum_reg[31]_i_40_n_1\,
      CO(1) => \btn_sum_reg[31]_i_40_n_2\,
      CO(0) => \btn_sum_reg[31]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => pixel_cnt_reg(8 downto 5),
      O(3) => \btn_sum_reg[31]_i_40_n_4\,
      O(2) => \btn_sum_reg[31]_i_40_n_5\,
      O(1) => \btn_sum_reg[31]_i_40_n_6\,
      O(0) => \btn_sum_reg[31]_i_40_n_7\,
      S(3) => \btn_sum[31]_i_52_n_0\,
      S(2) => \btn_sum[31]_i_53_n_0\,
      S(1) => \btn_sum[31]_i_54_n_0\,
      S(0) => \btn_sum[31]_i_55_n_0\
    );
\btn_sum_reg[31]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[31]_i_56_n_0\,
      CO(3) => \btn_sum_reg[31]_i_48_n_0\,
      CO(2) => \btn_sum_reg[31]_i_48_n_1\,
      CO(1) => \btn_sum_reg[31]_i_48_n_2\,
      CO(0) => \btn_sum_reg[31]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => pixel_cnt_reg(4 downto 1),
      O(3) => \btn_sum_reg[31]_i_48_n_4\,
      O(2) => \btn_sum_reg[31]_i_48_n_5\,
      O(1) => \btn_sum_reg[31]_i_48_n_6\,
      O(0) => \btn_sum_reg[31]_i_48_n_7\,
      S(3) => \btn_sum[31]_i_57_n_0\,
      S(2) => \btn_sum[31]_i_58_n_0\,
      S(1) => \btn_sum[31]_i_59_n_0\,
      S(0) => \btn_sum[31]_i_60_n_0\
    );
\btn_sum_reg[31]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_sum_reg[31]_i_56_n_0\,
      CO(2) => \btn_sum_reg[31]_i_56_n_1\,
      CO(1) => \btn_sum_reg[31]_i_56_n_2\,
      CO(0) => \btn_sum_reg[31]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => pixel_cnt_reg(0),
      DI(2 downto 0) => B"001",
      O(3) => \btn_sum_reg[31]_i_56_n_4\,
      O(2 downto 0) => \NLW_btn_sum_reg[31]_i_56_O_UNCONNECTED\(2 downto 0),
      S(3) => \btn_sum[31]_i_61_n_0\,
      S(2) => \btn_sum[31]_i_62_n_0\,
      S(1) => \btn_sum[31]_i_63_n_0\,
      S(0) => pixel_cnt_reg(0)
    );
\btn_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[3]_i_1_n_4\,
      Q => btn_sum(3),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \btn_sum_reg[3]_i_1_n_0\,
      CO(2) => \btn_sum_reg[3]_i_1_n_1\,
      CO(1) => \btn_sum_reg[3]_i_1_n_2\,
      CO(0) => \btn_sum_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => btn_sum(3 downto 0),
      O(3) => \btn_sum_reg[3]_i_1_n_4\,
      O(2) => \btn_sum_reg[3]_i_1_n_5\,
      O(1) => \btn_sum_reg[3]_i_1_n_6\,
      O(0) => \btn_sum_reg[3]_i_1_n_7\,
      S(3) => \btn_sum[3]_i_2_n_0\,
      S(2) => \btn_sum[3]_i_3_n_0\,
      S(1) => \btn_sum[3]_i_4_n_0\,
      S(0) => \btn_sum[3]_i_5_n_0\
    );
\btn_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[7]_i_1_n_7\,
      Q => btn_sum(4),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[7]_i_1_n_6\,
      Q => btn_sum(5),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[7]_i_1_n_5\,
      Q => btn_sum(6),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[7]_i_1_n_4\,
      Q => btn_sum(7),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[3]_i_1_n_0\,
      CO(3) => \btn_sum_reg[7]_i_1_n_0\,
      CO(2) => \btn_sum_reg[7]_i_1_n_1\,
      CO(1) => \btn_sum_reg[7]_i_1_n_2\,
      CO(0) => \btn_sum_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => btn_sum(4),
      O(3) => \btn_sum_reg[7]_i_1_n_4\,
      O(2) => \btn_sum_reg[7]_i_1_n_5\,
      O(1) => \btn_sum_reg[7]_i_1_n_6\,
      O(0) => \btn_sum_reg[7]_i_1_n_7\,
      S(3 downto 1) => btn_sum(7 downto 5),
      S(0) => \btn_sum[7]_i_2_n_0\
    );
\btn_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[9]_i_1_n_7\,
      Q => btn_sum(8),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \btn_sum_reg[9]_i_1_n_6\,
      Q => btn_sum(9),
      R => \btn_sum[31]_i_1_n_0\
    );
\btn_sum_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \btn_sum_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_btn_sum_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \btn_sum_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_btn_sum_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \btn_sum_reg[9]_i_1_n_6\,
      O(0) => \btn_sum_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => btn_sum(9 downto 8)
    );
btn_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004445"
    )
        port map (
      I0 => \btn_sum[31]_i_5_n_0\,
      I1 => \btn_sum_reg[31]_i_4_n_7\,
      I2 => \btn_sum_reg[31]_i_3_n_5\,
      I3 => \btn_sum_reg[31]_i_3_n_6\,
      I4 => btn_wr_en0,
      O => btn_wr_en_i_1_n_0
    );
btn_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => btn_wr_en_i_1_n_0,
      Q => btn_wr_en,
      R => '0'
    );
de_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => de,
      Q => de_reg
    );
fifo_r_begin_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => frame_cnt(1),
      I1 => frame_cnt(2),
      O => fifo_r_begin0
    );
fifo_r_begin_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => fifo_r_begin0,
      Q => fifo_r_begin
    );
fifo_r_begin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => fifo_r_begin,
      Q => \fifo_r_begin_reg__0\
    );
fifo_read_en_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => fifo_read_en0,
      Q => fifo_read_en
    );
\fifo_rgb_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFAFE0A0E"
    )
        port map (
      I0 => left_data(0),
      I1 => right_data(0),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => \accum_data_reg_n_0_[0]\,
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(0)
    );
\fifo_rgb_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAFAFA0AC"
    )
        port map (
      I0 => \accum_data_reg_n_0_[10]\,
      I1 => right_data(10),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => left_data(10),
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(10)
    );
\fifo_rgb_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFF4004400F4"
    )
        port map (
      I0 => cur_state(1),
      I1 => right_data(11),
      I2 => left_data(11),
      I3 => cur_state(0),
      I4 => cur_state(2),
      I5 => \accum_data_reg_n_0_[11]\,
      O => fifo_rgb_out0_in(11)
    );
\fifo_rgb_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFAFE0A0E"
    )
        port map (
      I0 => left_data(12),
      I1 => right_data(12),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => \accum_data_reg_n_0_[12]\,
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(12)
    );
\fifo_rgb_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFF4004400F4"
    )
        port map (
      I0 => cur_state(1),
      I1 => right_data(13),
      I2 => left_data(13),
      I3 => cur_state(0),
      I4 => cur_state(2),
      I5 => \accum_data_reg_n_0_[13]\,
      O => fifo_rgb_out0_in(13)
    );
\fifo_rgb_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFAFE0A0E"
    )
        port map (
      I0 => left_data(14),
      I1 => right_data(14),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => \accum_data_reg_n_0_[14]\,
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(14)
    );
\fifo_rgb_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111FF100000000"
    )
        port map (
      I0 => \h_pixel_counter[7]_i_3_n_0\,
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(1),
      I4 => cur_state(0),
      I5 => reset,
      O => \fifo_rgb_out[15]_i_1_n_0\
    );
\fifo_rgb_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFF4004400F4"
    )
        port map (
      I0 => cur_state(1),
      I1 => right_data(15),
      I2 => left_data(15),
      I3 => cur_state(0),
      I4 => cur_state(2),
      I5 => \accum_data_reg_n_0_[15]\,
      O => fifo_rgb_out0_in(15)
    );
\fifo_rgb_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFF4004400F4"
    )
        port map (
      I0 => cur_state(1),
      I1 => right_data(1),
      I2 => left_data(1),
      I3 => cur_state(0),
      I4 => cur_state(2),
      I5 => \accum_data_reg_n_0_[1]\,
      O => fifo_rgb_out0_in(1)
    );
\fifo_rgb_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAFAFA0AC"
    )
        port map (
      I0 => \accum_data_reg_n_0_[2]\,
      I1 => right_data(2),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => left_data(2),
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(2)
    );
\fifo_rgb_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFAFE0A0E"
    )
        port map (
      I0 => left_data(3),
      I1 => right_data(3),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => \accum_data_reg_n_0_[3]\,
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(3)
    );
\fifo_rgb_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFAFE0A0E"
    )
        port map (
      I0 => left_data(4),
      I1 => right_data(4),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => \accum_data_reg_n_0_[4]\,
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(4)
    );
\fifo_rgb_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAFAFA0AC"
    )
        port map (
      I0 => \accum_data_reg_n_0_[5]\,
      I1 => right_data(5),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => left_data(5),
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(5)
    );
\fifo_rgb_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAFAFA0AC"
    )
        port map (
      I0 => \accum_data_reg_n_0_[6]\,
      I1 => right_data(6),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => left_data(6),
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(6)
    );
\fifo_rgb_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAFAFA0AC"
    )
        port map (
      I0 => \accum_data_reg_n_0_[7]\,
      I1 => right_data(7),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => left_data(7),
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(7)
    );
\fifo_rgb_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAFAFA0AC"
    )
        port map (
      I0 => \accum_data_reg_n_0_[8]\,
      I1 => right_data(8),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => left_data(8),
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(8)
    );
\fifo_rgb_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFAFE0A0E"
    )
        port map (
      I0 => left_data(9),
      I1 => right_data(9),
      I2 => cur_state(0),
      I3 => cur_state(1),
      I4 => \accum_data_reg_n_0_[9]\,
      I5 => cur_state(2),
      O => fifo_rgb_out0_in(9)
    );
\fifo_rgb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(0),
      Q => \fifo_rgb_out_reg_n_0_[0]\,
      R => '0'
    );
\fifo_rgb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(10),
      Q => \fifo_rgb_out_reg_n_0_[10]\,
      R => '0'
    );
\fifo_rgb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(11),
      Q => \fifo_rgb_out_reg_n_0_[11]\,
      R => '0'
    );
\fifo_rgb_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(12),
      Q => \fifo_rgb_out_reg_n_0_[12]\,
      R => '0'
    );
\fifo_rgb_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(13),
      Q => \fifo_rgb_out_reg_n_0_[13]\,
      R => '0'
    );
\fifo_rgb_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(14),
      Q => \fifo_rgb_out_reg_n_0_[14]\,
      R => '0'
    );
\fifo_rgb_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(15),
      Q => \fifo_rgb_out_reg_n_0_[15]\,
      R => '0'
    );
\fifo_rgb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(1),
      Q => \fifo_rgb_out_reg_n_0_[1]\,
      R => '0'
    );
\fifo_rgb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(2),
      Q => \fifo_rgb_out_reg_n_0_[2]\,
      R => '0'
    );
\fifo_rgb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(3),
      Q => \fifo_rgb_out_reg_n_0_[3]\,
      R => '0'
    );
\fifo_rgb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(4),
      Q => \fifo_rgb_out_reg_n_0_[4]\,
      R => '0'
    );
\fifo_rgb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(5),
      Q => \fifo_rgb_out_reg_n_0_[5]\,
      R => '0'
    );
\fifo_rgb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(6),
      Q => \fifo_rgb_out_reg_n_0_[6]\,
      R => '0'
    );
\fifo_rgb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(7),
      Q => \fifo_rgb_out_reg_n_0_[7]\,
      R => '0'
    );
\fifo_rgb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(8),
      Q => \fifo_rgb_out_reg_n_0_[8]\,
      R => '0'
    );
\fifo_rgb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \fifo_rgb_out[15]_i_1_n_0\,
      D => fifo_rgb_out0_in(9),
      Q => \fifo_rgb_out_reg_n_0_[9]\,
      R => '0'
    );
fifo_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"141414FF"
    )
        port map (
      I0 => cur_state(0),
      I1 => cur_state(1),
      I2 => cur_state(2),
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      I4 => \h_pixel_counter[7]_i_3_n_0\,
      O => fifo_wr_en
    );
fifo_wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => fifo_wr_en,
      Q => fifo_wr_en_reg_n_0
    );
\frame_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => vs_reg,
      I1 => vs,
      I2 => frame_cnt(0),
      O => \frame_cnt[0]_i_1_n_0\
    );
\frame_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => frame_cnt(0),
      I1 => vs,
      I2 => vs_reg,
      I3 => frame_cnt(1),
      O => \frame_cnt[1]_i_1_n_0\
    );
\frame_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => frame_cnt(1),
      I1 => frame_cnt(0),
      I2 => vs,
      I3 => vs_reg,
      I4 => frame_cnt(2),
      O => \frame_cnt[2]_i_1_n_0\
    );
\frame_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \frame_cnt[0]_i_1_n_0\,
      Q => frame_cnt(0)
    );
\frame_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \frame_cnt[1]_i_1_n_0\,
      Q => frame_cnt(1)
    );
\frame_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \frame_cnt[2]_i_1_n_0\,
      Q => frame_cnt(2)
    );
frame_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => frame_cnt(1),
      I1 => frame_cnt(2),
      I2 => frame_cnt(0),
      O => frame_valid_i_1_n_0
    );
frame_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => frame_valid_i_1_n_0,
      Q => frame_valid
    );
frame_valid_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => frame_valid_rep_i_1_n_0,
      Q => frame_valid_reg_rep_n_0
    );
\frame_valid_reg_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \frame_valid_rep_i_1__0_n_0\,
      Q => \frame_valid_reg_rep__0_n_0\
    );
frame_valid_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => frame_cnt(1),
      I1 => frame_cnt(2),
      I2 => frame_cnt(0),
      O => frame_valid_rep_i_1_n_0
    );
\frame_valid_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => frame_cnt(1),
      I1 => frame_cnt(2),
      I2 => frame_cnt(0),
      O => \frame_valid_rep_i_1__0_n_0\
    );
\h_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => vs_reg,
      I1 => vs,
      I2 => de_reg,
      I3 => de,
      O => \h_cnt[0]_i_1_n_0\
    );
\h_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[0]_i_3_n_0\
    );
\h_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[0]_i_4_n_0\
    );
\h_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[0]_i_5_n_0\
    );
\h_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(1),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[0]_i_6_n_0\
    );
\h_cnt[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[0]_i_7_n_0\
    );
\h_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[4]_i_2_n_0\
    );
\h_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[4]_i_3_n_0\
    );
\h_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[4]_i_4_n_0\
    );
\h_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[4]_i_5_n_0\
    );
\h_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(11),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[8]_i_2_n_0\
    );
\h_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(10),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[8]_i_3_n_0\
    );
\h_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(9),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[8]_i_4_n_0\
    );
\h_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => h_cnt_reg(8),
      I1 => vs_reg,
      I2 => vs,
      O => \h_cnt[8]_i_5_n_0\
    );
\h_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      D => \h_cnt_reg[0]_i_2_n_7\,
      PRE => rst_n,
      Q => h_cnt_reg(0)
    );
\h_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \h_cnt_reg[0]_i_2_n_0\,
      CO(2) => \h_cnt_reg[0]_i_2_n_1\,
      CO(1) => \h_cnt_reg[0]_i_2_n_2\,
      CO(0) => \h_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \h_cnt[0]_i_3_n_0\,
      O(3) => \h_cnt_reg[0]_i_2_n_4\,
      O(2) => \h_cnt_reg[0]_i_2_n_5\,
      O(1) => \h_cnt_reg[0]_i_2_n_6\,
      O(0) => \h_cnt_reg[0]_i_2_n_7\,
      S(3) => \h_cnt[0]_i_4_n_0\,
      S(2) => \h_cnt[0]_i_5_n_0\,
      S(1) => \h_cnt[0]_i_6_n_0\,
      S(0) => \h_cnt[0]_i_7_n_0\
    );
\h_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[8]_i_1_n_5\,
      Q => h_cnt_reg(10)
    );
\h_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[8]_i_1_n_4\,
      Q => h_cnt_reg(11)
    );
\h_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[0]_i_2_n_6\,
      Q => h_cnt_reg(1)
    );
\h_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[0]_i_2_n_5\,
      Q => h_cnt_reg(2)
    );
\h_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[0]_i_2_n_4\,
      Q => h_cnt_reg(3)
    );
\h_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[4]_i_1_n_7\,
      Q => h_cnt_reg(4)
    );
\h_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_cnt_reg[0]_i_2_n_0\,
      CO(3) => \h_cnt_reg[4]_i_1_n_0\,
      CO(2) => \h_cnt_reg[4]_i_1_n_1\,
      CO(1) => \h_cnt_reg[4]_i_1_n_2\,
      CO(0) => \h_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \h_cnt_reg[4]_i_1_n_4\,
      O(2) => \h_cnt_reg[4]_i_1_n_5\,
      O(1) => \h_cnt_reg[4]_i_1_n_6\,
      O(0) => \h_cnt_reg[4]_i_1_n_7\,
      S(3) => \h_cnt[4]_i_2_n_0\,
      S(2) => \h_cnt[4]_i_3_n_0\,
      S(1) => \h_cnt[4]_i_4_n_0\,
      S(0) => \h_cnt[4]_i_5_n_0\
    );
\h_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[4]_i_1_n_6\,
      Q => h_cnt_reg(5)
    );
\h_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[4]_i_1_n_5\,
      Q => h_cnt_reg(6)
    );
\h_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[4]_i_1_n_4\,
      Q => h_cnt_reg(7)
    );
\h_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[8]_i_1_n_7\,
      Q => h_cnt_reg(8)
    );
\h_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_cnt_reg[4]_i_1_n_0\,
      CO(3) => \NLW_h_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \h_cnt_reg[8]_i_1_n_1\,
      CO(1) => \h_cnt_reg[8]_i_1_n_2\,
      CO(0) => \h_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \h_cnt_reg[8]_i_1_n_4\,
      O(2) => \h_cnt_reg[8]_i_1_n_5\,
      O(1) => \h_cnt_reg[8]_i_1_n_6\,
      O(0) => \h_cnt_reg[8]_i_1_n_7\,
      S(3) => \h_cnt[8]_i_2_n_0\,
      S(2) => \h_cnt[8]_i_3_n_0\,
      S(1) => \h_cnt[8]_i_4_n_0\,
      S(0) => \h_cnt[8]_i_5_n_0\
    );
\h_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_cnt[0]_i_1_n_0\,
      CLR => rst_n,
      D => \h_cnt_reg[8]_i_1_n_6\,
      Q => h_cnt_reg(9)
    );
\h_pixel_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_state(0),
      I1 => \h_pixel_counter_reg_n_0_[0]\,
      O => \h_pixel_counter[0]_i_1_n_0\
    );
\h_pixel_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => cur_state(0),
      I1 => \h_pixel_counter_reg_n_0_[0]\,
      I2 => \h_pixel_counter_reg_n_0_[1]\,
      O => \h_pixel_counter[1]_i_1_n_0\
    );
\h_pixel_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[0]\,
      I1 => \h_pixel_counter_reg_n_0_[1]\,
      I2 => \h_pixel_counter_reg_n_0_[2]\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \h_pixel_counter[2]_i_1_n_0\
    );
\h_pixel_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[1]\,
      I1 => \h_pixel_counter_reg_n_0_[0]\,
      I2 => \h_pixel_counter_reg_n_0_[2]\,
      I3 => \h_pixel_counter_reg_n_0_[3]\,
      I4 => \h_pixel_counter[6]_i_2_n_0\,
      O => \h_pixel_counter[3]_i_1_n_0\
    );
\h_pixel_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88288888"
    )
        port map (
      I0 => cur_state(0),
      I1 => \h_pixel_counter_reg_n_0_[4]\,
      I2 => \h_pixel_counter_reg_n_0_[3]\,
      I3 => \h_pixel_counter[5]_i_2_n_0\,
      I4 => \h_pixel_counter_reg_n_0_[2]\,
      O => \h_pixel_counter[4]_i_1_n_0\
    );
\h_pixel_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AAAAAA"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[5]\,
      I1 => \h_pixel_counter_reg_n_0_[2]\,
      I2 => \h_pixel_counter[5]_i_2_n_0\,
      I3 => \h_pixel_counter_reg_n_0_[3]\,
      I4 => \h_pixel_counter_reg_n_0_[4]\,
      I5 => \h_pixel_counter[6]_i_2_n_0\,
      O => \h_pixel_counter[5]_i_1_n_0\
    );
\h_pixel_counter[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[0]\,
      I1 => \h_pixel_counter_reg_n_0_[1]\,
      O => \h_pixel_counter[5]_i_2_n_0\
    );
\h_pixel_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006C"
    )
        port map (
      I0 => \h_pixel_counter[7]_i_4_n_0\,
      I1 => \h_pixel_counter_reg_n_0_[6]\,
      I2 => \h_pixel_counter_reg_n_0_[5]\,
      I3 => \h_pixel_counter[6]_i_2_n_0\,
      O => \h_pixel_counter[6]_i_1_n_0\
    );
\h_pixel_counter[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \led_counter[7]_i_3_n_0\,
      I1 => cur_state(2),
      I2 => cur_state(0),
      O => \h_pixel_counter[6]_i_2_n_0\
    );
\h_pixel_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cur_state(2),
      I1 => \h_pixel_counter[7]_i_3_n_0\,
      I2 => cur_state(0),
      O => \h_pixel_counter[7]_i_1_n_0\
    );
\h_pixel_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[7]\,
      I1 => \h_pixel_counter_reg_n_0_[5]\,
      I2 => \h_pixel_counter_reg_n_0_[6]\,
      I3 => \h_pixel_counter[7]_i_4_n_0\,
      I4 => cur_state(0),
      O => \h_pixel_counter[7]_i_2_n_0\
    );
\h_pixel_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \h_pixel_counter[7]_i_5_n_0\,
      I1 => \h_pixel_counter_reg_n_0_[5]\,
      I2 => \h_pixel_counter_reg_n_0_[6]\,
      I3 => \h_pixel_counter_reg_n_0_[0]\,
      I4 => \h_pixel_counter_reg_n_0_[1]\,
      O => \h_pixel_counter[7]_i_3_n_0\
    );
\h_pixel_counter[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[4]\,
      I1 => \h_pixel_counter_reg_n_0_[3]\,
      I2 => \h_pixel_counter_reg_n_0_[1]\,
      I3 => \h_pixel_counter_reg_n_0_[0]\,
      I4 => \h_pixel_counter_reg_n_0_[2]\,
      O => \h_pixel_counter[7]_i_4_n_0\
    );
\h_pixel_counter[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \h_pixel_counter_reg_n_0_[2]\,
      I1 => \h_pixel_counter_reg_n_0_[3]\,
      I2 => \h_pixel_counter_reg_n_0_[4]\,
      I3 => \h_pixel_counter_reg_n_0_[7]\,
      O => \h_pixel_counter[7]_i_5_n_0\
    );
\h_pixel_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[0]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[0]\
    );
\h_pixel_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[1]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[1]\
    );
\h_pixel_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[2]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[2]\
    );
\h_pixel_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[3]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[3]\
    );
\h_pixel_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[4]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[4]\
    );
\h_pixel_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[5]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[5]\
    );
\h_pixel_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[6]_i_1_n_0\,
      Q => \h_pixel_counter_reg_n_0_[6]\
    );
\h_pixel_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \h_pixel_counter[7]_i_1_n_0\,
      CLR => rst_n,
      D => \h_pixel_counter[7]_i_2_n_0\,
      Q => \h_pixel_counter_reg_n_0_[7]\
    );
\led_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => in16(0),
      I1 => cur_state(0),
      I2 => cur_state(2),
      I3 => cur_state(1),
      O => \led_counter[0]_i_1_n_0\
    );
\led_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => in16(1),
      I1 => cur_state(0),
      I2 => cur_state(2),
      I3 => cur_state(1),
      O => \led_counter[1]_i_1_n_0\
    );
\led_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => in16(2),
      I1 => cur_state(0),
      I2 => cur_state(2),
      I3 => cur_state(1),
      O => \led_counter[2]_i_1_n_0\
    );
\led_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => in16(3),
      I1 => cur_state(0),
      I2 => cur_state(2),
      I3 => cur_state(1),
      O => \led_counter[3]_i_1_n_0\
    );
\led_counter[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \led_counter_reg_n_0_[1]\,
      O => \led_counter[3]_i_3_n_0\
    );
\led_counter[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_state(2),
      O => \led_counter[3]_i_4_n_0\
    );
\led_counter[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \led_counter_reg_n_0_[2]\,
      I1 => \led_counter_reg_n_0_[3]\,
      O => \led_counter[3]_i_5_n_0\
    );
\led_counter[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \led_counter_reg_n_0_[1]\,
      I1 => \led_counter_reg_n_0_[2]\,
      O => \led_counter[3]_i_6_n_0\
    );
\led_counter[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \led_counter_reg_n_0_[1]\,
      I1 => cur_state(2),
      I2 => cur_state(1),
      O => \led_counter[3]_i_7_n_0\
    );
\led_counter[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cur_state(2),
      I1 => \led_counter_reg_n_0_[0]\,
      O => \led_counter[3]_i_8_n_0\
    );
\led_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => in16(4),
      I1 => cur_state(0),
      I2 => cur_state(2),
      I3 => cur_state(1),
      O => \led_counter[4]_i_1_n_0\
    );
\led_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => in16(5),
      I1 => cur_state(2),
      I2 => cur_state(0),
      O => \led_counter[5]_i_1_n_0\
    );
\led_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => in16(6),
      I1 => cur_state(2),
      I2 => cur_state(0),
      O => \led_counter[6]_i_1_n_0\
    );
\led_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5077"
    )
        port map (
      I0 => cur_state(2),
      I1 => cur_state(1),
      I2 => \led_counter[7]_i_3_n_0\,
      I3 => cur_state(0),
      O => led_counter
    );
\led_counter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => in16(7),
      I1 => cur_state(2),
      I2 => cur_state(0),
      O => \led_counter[7]_i_2_n_0\
    );
\led_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \h_pixel_counter[7]_i_5_n_0\,
      I1 => \h_pixel_counter_reg_n_0_[5]\,
      I2 => \h_pixel_counter_reg_n_0_[6]\,
      I3 => \h_pixel_counter_reg_n_0_[0]\,
      I4 => \h_pixel_counter_reg_n_0_[1]\,
      O => \led_counter[7]_i_3_n_0\
    );
\led_counter[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \led_counter_reg_n_0_[6]\,
      I1 => \led_counter_reg_n_0_[7]\,
      O => \led_counter[7]_i_5_n_0\
    );
\led_counter[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \led_counter_reg_n_0_[5]\,
      I1 => \led_counter_reg_n_0_[6]\,
      O => \led_counter[7]_i_6_n_0\
    );
\led_counter[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \led_counter_reg_n_0_[4]\,
      I1 => \led_counter_reg_n_0_[5]\,
      O => \led_counter[7]_i_7_n_0\
    );
\led_counter[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \led_counter_reg_n_0_[3]\,
      I1 => \led_counter_reg_n_0_[4]\,
      O => \led_counter[7]_i_8_n_0\
    );
\led_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[0]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[0]\
    );
\led_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[1]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[1]\
    );
\led_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[2]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[2]\
    );
\led_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[3]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[3]\
    );
\led_counter_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \led_counter_reg[3]_i_2_n_0\,
      CO(2) => \led_counter_reg[3]_i_2_n_1\,
      CO(1) => \led_counter_reg[3]_i_2_n_2\,
      CO(0) => \led_counter_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \led_counter_reg_n_0_[2]\,
      DI(2) => \led_counter_reg_n_0_[1]\,
      DI(1) => \led_counter[3]_i_3_n_0\,
      DI(0) => \led_counter[3]_i_4_n_0\,
      O(3 downto 0) => in16(3 downto 0),
      S(3) => \led_counter[3]_i_5_n_0\,
      S(2) => \led_counter[3]_i_6_n_0\,
      S(1) => \led_counter[3]_i_7_n_0\,
      S(0) => \led_counter[3]_i_8_n_0\
    );
\led_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[4]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[4]\
    );
\led_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[5]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[5]\
    );
\led_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[6]_i_1_n_0\,
      Q => \led_counter_reg_n_0_[6]\
    );
\led_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => led_counter,
      CLR => rst_n,
      D => \led_counter[7]_i_2_n_0\,
      Q => \led_counter_reg_n_0_[7]\
    );
\led_counter_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \led_counter_reg[3]_i_2_n_0\,
      CO(3) => \NLW_led_counter_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \led_counter_reg[7]_i_4_n_1\,
      CO(1) => \led_counter_reg[7]_i_4_n_2\,
      CO(0) => \led_counter_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \led_counter_reg_n_0_[5]\,
      DI(1) => \led_counter_reg_n_0_[4]\,
      DI(0) => \led_counter_reg_n_0_[3]\,
      O(3 downto 0) => in16(7 downto 4),
      S(3) => \led_counter[7]_i_5_n_0\,
      S(2) => \led_counter[7]_i_6_n_0\,
      S(1) => \led_counter[7]_i_7_n_0\,
      S(0) => \led_counter[7]_i_8_n_0\
    );
\left_addr_rd[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cur_state(1),
      I1 => \left_addr_rd_reg_n_0_[0]\,
      O => \left_addr_rd[0]_i_1_n_0\
    );
\left_addr_rd[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(10),
      I1 => cur_state(1),
      O => \left_addr_rd[10]_i_1_n_0\
    );
\left_addr_rd[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12021212"
    )
        port map (
      I0 => cur_state(1),
      I1 => cur_state(2),
      I2 => cur_state(0),
      I3 => \led_counter[7]_i_3_n_0\,
      I4 => \h_pixel_counter[7]_i_3_n_0\,
      O => left_addr_rd
    );
\left_addr_rd[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(11),
      I1 => cur_state(1),
      O => \left_addr_rd[11]_i_2_n_0\
    );
\left_addr_rd[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[11]\,
      O => \left_addr_rd[11]_i_4_n_0\
    );
\left_addr_rd[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[10]\,
      O => \left_addr_rd[11]_i_5_n_0\
    );
\left_addr_rd[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[9]\,
      O => \left_addr_rd[11]_i_6_n_0\
    );
\left_addr_rd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(1),
      I1 => cur_state(1),
      O => \left_addr_rd[1]_i_1_n_0\
    );
\left_addr_rd[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(2),
      I1 => cur_state(1),
      O => \left_addr_rd[2]_i_1_n_0\
    );
\left_addr_rd[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(3),
      I1 => cur_state(1),
      O => \left_addr_rd[3]_i_1_n_0\
    );
\left_addr_rd[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => in19(4),
      I1 => cur_state(1),
      O => \left_addr_rd[4]_i_1_n_0\
    );
\left_addr_rd[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[4]\,
      O => \left_addr_rd[4]_i_3_n_0\
    );
\left_addr_rd[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[3]\,
      O => \left_addr_rd[4]_i_4_n_0\
    );
\left_addr_rd[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[2]\,
      O => \left_addr_rd[4]_i_5_n_0\
    );
\left_addr_rd[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[1]\,
      O => \left_addr_rd[4]_i_6_n_0\
    );
\left_addr_rd[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(5),
      I1 => cur_state(1),
      O => \left_addr_rd[5]_i_1_n_0\
    );
\left_addr_rd[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(6),
      I1 => cur_state(1),
      O => \left_addr_rd[6]_i_1_n_0\
    );
\left_addr_rd[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(7),
      I1 => cur_state(1),
      O => \left_addr_rd[7]_i_1_n_0\
    );
\left_addr_rd[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(8),
      I1 => cur_state(1),
      O => \left_addr_rd[8]_i_1_n_0\
    );
\left_addr_rd[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[8]\,
      O => \left_addr_rd[8]_i_3_n_0\
    );
\left_addr_rd[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[7]\,
      O => \left_addr_rd[8]_i_4_n_0\
    );
\left_addr_rd[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[6]\,
      O => \left_addr_rd[8]_i_5_n_0\
    );
\left_addr_rd[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[5]\,
      O => \left_addr_rd[8]_i_6_n_0\
    );
\left_addr_rd[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in19(9),
      I1 => cur_state(1),
      O => \left_addr_rd[9]_i_1_n_0\
    );
\left_addr_rd_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[0]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[0]\
    );
\left_addr_rd_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[10]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[10]\
    );
\left_addr_rd_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[11]_i_2_n_0\,
      Q => \left_addr_rd_reg_n_0_[11]\
    );
\left_addr_rd_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_addr_rd_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_left_addr_rd_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \left_addr_rd_reg[11]_i_3_n_2\,
      CO(0) => \left_addr_rd_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_addr_rd_reg_n_0_[10]\,
      DI(0) => \left_addr_rd_reg_n_0_[9]\,
      O(3) => \NLW_left_addr_rd_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in19(11 downto 9),
      S(3) => '0',
      S(2) => \left_addr_rd[11]_i_4_n_0\,
      S(1) => \left_addr_rd[11]_i_5_n_0\,
      S(0) => \left_addr_rd[11]_i_6_n_0\
    );
\left_addr_rd_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[1]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[1]\
    );
\left_addr_rd_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[2]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[2]\
    );
\left_addr_rd_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[3]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[3]\
    );
\left_addr_rd_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[4]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[4]\
    );
\left_addr_rd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_addr_rd_reg[4]_i_2_n_0\,
      CO(2) => \left_addr_rd_reg[4]_i_2_n_1\,
      CO(1) => \left_addr_rd_reg[4]_i_2_n_2\,
      CO(0) => \left_addr_rd_reg[4]_i_2_n_3\,
      CYINIT => \left_addr_rd_reg_n_0_[0]\,
      DI(3) => \left_addr_rd_reg_n_0_[4]\,
      DI(2) => \left_addr_rd_reg_n_0_[3]\,
      DI(1) => \left_addr_rd_reg_n_0_[2]\,
      DI(0) => \left_addr_rd_reg_n_0_[1]\,
      O(3 downto 0) => in19(4 downto 1),
      S(3) => \left_addr_rd[4]_i_3_n_0\,
      S(2) => \left_addr_rd[4]_i_4_n_0\,
      S(1) => \left_addr_rd[4]_i_5_n_0\,
      S(0) => \left_addr_rd[4]_i_6_n_0\
    );
\left_addr_rd_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[5]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[5]\
    );
\left_addr_rd_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[6]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[6]\
    );
\left_addr_rd_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[7]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[7]\
    );
\left_addr_rd_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[8]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[8]\
    );
\left_addr_rd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_addr_rd_reg[4]_i_2_n_0\,
      CO(3) => \left_addr_rd_reg[8]_i_2_n_0\,
      CO(2) => \left_addr_rd_reg[8]_i_2_n_1\,
      CO(1) => \left_addr_rd_reg[8]_i_2_n_2\,
      CO(0) => \left_addr_rd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \left_addr_rd_reg_n_0_[8]\,
      DI(2) => \left_addr_rd_reg_n_0_[7]\,
      DI(1) => \left_addr_rd_reg_n_0_[6]\,
      DI(0) => \left_addr_rd_reg_n_0_[5]\,
      O(3 downto 0) => in19(8 downto 5),
      S(3) => \left_addr_rd[8]_i_3_n_0\,
      S(2) => \left_addr_rd[8]_i_4_n_0\,
      S(1) => \left_addr_rd[8]_i_5_n_0\,
      S(0) => \left_addr_rd[8]_i_6_n_0\
    );
\left_addr_rd_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => left_addr_rd,
      CLR => rst_n,
      D => \left_addr_rd[9]_i_1_n_0\,
      Q => \left_addr_rd_reg_n_0_[9]\
    );
\left_addr_wr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(3),
      O => \left_addr_wr[0]_i_2_n_0\
    );
\left_addr_wr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(2),
      O => \left_addr_wr[0]_i_3_n_0\
    );
\left_addr_wr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(1),
      O => \left_addr_wr[0]_i_4_n_0\
    );
\left_addr_wr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => left_addr_wr_reg(0),
      I1 => \frame_valid_reg_rep__0_n_0\,
      O => \left_addr_wr[0]_i_5_n_0\
    );
\left_addr_wr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(7),
      O => \left_addr_wr[4]_i_2_n_0\
    );
\left_addr_wr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(6),
      O => \left_addr_wr[4]_i_3_n_0\
    );
\left_addr_wr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(5),
      O => \left_addr_wr[4]_i_4_n_0\
    );
\left_addr_wr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(4),
      O => \left_addr_wr[4]_i_5_n_0\
    );
\left_addr_wr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(11),
      O => \left_addr_wr[8]_i_2_n_0\
    );
\left_addr_wr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(10),
      O => \left_addr_wr[8]_i_3_n_0\
    );
\left_addr_wr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(9),
      O => \left_addr_wr[8]_i_4_n_0\
    );
\left_addr_wr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_addr_wr_reg(8),
      O => \left_addr_wr[8]_i_5_n_0\
    );
\left_addr_wr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[0]_i_1_n_7\,
      Q => left_addr_wr_reg(0)
    );
\left_addr_wr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_addr_wr_reg[0]_i_1_n_0\,
      CO(2) => \left_addr_wr_reg[0]_i_1_n_1\,
      CO(1) => \left_addr_wr_reg[0]_i_1_n_2\,
      CO(0) => \left_addr_wr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \frame_valid_reg_rep__0_n_0\,
      O(3) => \left_addr_wr_reg[0]_i_1_n_4\,
      O(2) => \left_addr_wr_reg[0]_i_1_n_5\,
      O(1) => \left_addr_wr_reg[0]_i_1_n_6\,
      O(0) => \left_addr_wr_reg[0]_i_1_n_7\,
      S(3) => \left_addr_wr[0]_i_2_n_0\,
      S(2) => \left_addr_wr[0]_i_3_n_0\,
      S(1) => \left_addr_wr[0]_i_4_n_0\,
      S(0) => \left_addr_wr[0]_i_5_n_0\
    );
\left_addr_wr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[8]_i_1_n_5\,
      Q => left_addr_wr_reg(10)
    );
\left_addr_wr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[8]_i_1_n_4\,
      Q => left_addr_wr_reg(11)
    );
\left_addr_wr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[0]_i_1_n_6\,
      Q => left_addr_wr_reg(1)
    );
\left_addr_wr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[0]_i_1_n_5\,
      Q => left_addr_wr_reg(2)
    );
\left_addr_wr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[0]_i_1_n_4\,
      Q => left_addr_wr_reg(3)
    );
\left_addr_wr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[4]_i_1_n_7\,
      Q => left_addr_wr_reg(4)
    );
\left_addr_wr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_addr_wr_reg[0]_i_1_n_0\,
      CO(3) => \left_addr_wr_reg[4]_i_1_n_0\,
      CO(2) => \left_addr_wr_reg[4]_i_1_n_1\,
      CO(1) => \left_addr_wr_reg[4]_i_1_n_2\,
      CO(0) => \left_addr_wr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_addr_wr_reg[4]_i_1_n_4\,
      O(2) => \left_addr_wr_reg[4]_i_1_n_5\,
      O(1) => \left_addr_wr_reg[4]_i_1_n_6\,
      O(0) => \left_addr_wr_reg[4]_i_1_n_7\,
      S(3) => \left_addr_wr[4]_i_2_n_0\,
      S(2) => \left_addr_wr[4]_i_3_n_0\,
      S(1) => \left_addr_wr[4]_i_4_n_0\,
      S(0) => \left_addr_wr[4]_i_5_n_0\
    );
\left_addr_wr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[4]_i_1_n_6\,
      Q => left_addr_wr_reg(5)
    );
\left_addr_wr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[4]_i_1_n_5\,
      Q => left_addr_wr_reg(6)
    );
\left_addr_wr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[4]_i_1_n_4\,
      Q => left_addr_wr_reg(7)
    );
\left_addr_wr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[8]_i_1_n_7\,
      Q => left_addr_wr_reg(8)
    );
\left_addr_wr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_addr_wr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_left_addr_wr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \left_addr_wr_reg[8]_i_1_n_1\,
      CO(1) => \left_addr_wr_reg[8]_i_1_n_2\,
      CO(0) => \left_addr_wr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_addr_wr_reg[8]_i_1_n_4\,
      O(2) => \left_addr_wr_reg[8]_i_1_n_5\,
      O(1) => \left_addr_wr_reg[8]_i_1_n_6\,
      O(0) => \left_addr_wr_reg[8]_i_1_n_7\,
      S(3) => \left_addr_wr[8]_i_2_n_0\,
      S(2) => \left_addr_wr[8]_i_3_n_0\,
      S(1) => \left_addr_wr[8]_i_4_n_0\,
      S(0) => \left_addr_wr[8]_i_5_n_0\
    );
\left_addr_wr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_addr_wr_reg[8]_i_1_n_6\,
      Q => left_addr_wr_reg(9)
    );
\left_data_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(0),
      O => \left_data_reg[0]_i_1_n_0\
    );
\left_data_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(10),
      O => \left_data_reg[10]_i_1_n_0\
    );
\left_data_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(11),
      O => \left_data_reg[11]_i_1_n_0\
    );
\left_data_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(12),
      O => \left_data_reg[12]_i_1_n_0\
    );
\left_data_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(13),
      O => \left_data_reg[13]_i_1_n_0\
    );
\left_data_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(14),
      O => \left_data_reg[14]_i_1_n_0\
    );
\left_data_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400FFFFFFFF"
    )
        port map (
      I0 => left_wr_en_i_2_n_0,
      I1 => pixel_cnt_reg(1),
      I2 => pixel_cnt_reg(0),
      I3 => left_wr_en_i_3_n_0,
      I4 => left_wr_en_i_4_n_0,
      I5 => \frame_valid_reg_rep__0_n_0\,
      O => \left_data_reg[15]_i_1_n_0\
    );
\left_data_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(15),
      O => \left_data_reg[15]_i_2_n_0\
    );
\left_data_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(1),
      O => \left_data_reg[1]_i_1_n_0\
    );
\left_data_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(2),
      O => \left_data_reg[2]_i_1_n_0\
    );
\left_data_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(3),
      O => \left_data_reg[3]_i_1_n_0\
    );
\left_data_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(4),
      O => \left_data_reg[4]_i_1_n_0\
    );
\left_data_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(5),
      O => \left_data_reg[5]_i_1_n_0\
    );
\left_data_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(6),
      O => \left_data_reg[6]_i_1_n_0\
    );
\left_data_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(7),
      O => \left_data_reg[7]_i_1_n_0\
    );
\left_data_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(8),
      O => \left_data_reg[8]_i_1_n_0\
    );
\left_data_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => left_dev(9),
      O => \left_data_reg[9]_i_1_n_0\
    );
\left_data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[0]_i_1_n_0\,
      Q => left_data_reg(0)
    );
\left_data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[10]_i_1_n_0\,
      Q => left_data_reg(10)
    );
\left_data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[11]_i_1_n_0\,
      Q => left_data_reg(11)
    );
\left_data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[12]_i_1_n_0\,
      Q => left_data_reg(12)
    );
\left_data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[13]_i_1_n_0\,
      Q => left_data_reg(13)
    );
\left_data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[14]_i_1_n_0\,
      Q => left_data_reg(14)
    );
\left_data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[15]_i_2_n_0\,
      Q => left_data_reg(15)
    );
\left_data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[1]_i_1_n_0\,
      Q => left_data_reg(1)
    );
\left_data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[2]_i_1_n_0\,
      Q => left_data_reg(2)
    );
\left_data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[3]_i_1_n_0\,
      Q => left_data_reg(3)
    );
\left_data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[4]_i_1_n_0\,
      Q => left_data_reg(4)
    );
\left_data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[5]_i_1_n_0\,
      Q => left_data_reg(5)
    );
\left_data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[6]_i_1_n_0\,
      Q => left_data_reg(6)
    );
\left_data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[7]_i_1_n_0\,
      Q => left_data_reg(7)
    );
\left_data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[8]_i_1_n_0\,
      Q => left_data_reg(8)
    );
\left_data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_data_reg[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_data_reg[9]_i_1_n_0\,
      Q => left_data_reg(9)
    );
\left_dev[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A882022"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev_reg[2]_i_3_n_0\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_4_n_5\,
      I4 => \left_sum_reg_n_0_[12]\,
      O => left_dev0(0)
    );
\left_dev[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => p_0_in(15),
      I2 => p_0_in(16),
      I3 => \left_dev[10]_i_2_n_0\,
      I4 => p_0_in(17),
      O => left_dev0(10)
    );
\left_dev[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \left_dev_reg[7]_i_2_n_3\,
      I1 => p_0_in(17),
      I2 => \left_dev_reg[7]_i_3_n_6\,
      I3 => p_0_in(13),
      I4 => p_0_in(12),
      I5 => p_0_in(14),
      O => \left_dev[10]_i_2_n_0\
    );
\left_dev[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A882022"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev_reg[13]_i_3_n_0\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_4_n_5\,
      I4 => \left_sum_reg_n_0_[47]\,
      O => left_dev0(11)
    );
\left_dev[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC66C600000000"
    )
        port map (
      I0 => \left_sum_reg_n_0_[47]\,
      I1 => \left_sum_reg_n_0_[48]\,
      I2 => \left_dev_reg[13]_i_4_n_5\,
      I3 => \left_sum_reg_n_0_[51]\,
      I4 => \left_dev_reg[13]_i_3_n_0\,
      I5 => \frame_valid_reg_rep__0_n_0\,
      O => \left_dev[12]_i_1_n_0\
    );
\left_dev[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A208000808"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev[13]_i_2_n_0\,
      I2 => \left_dev_reg[13]_i_3_n_0\,
      I3 => \left_sum_reg_n_0_[51]\,
      I4 => \left_dev_reg[13]_i_4_n_5\,
      I5 => \left_sum_reg_n_0_[49]\,
      O => left_dev0(13)
    );
\left_dev[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_4_n_6\,
      I2 => \left_dev_reg[13]_i_4_n_5\,
      I3 => \left_sum_reg_n_0_[51]\,
      O => \left_dev[13]_i_10_n_0\
    );
\left_dev[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_dev_reg[13]_i_4_n_7\,
      I2 => \left_dev_reg[13]_i_4_n_6\,
      I3 => \left_sum_reg_n_0_[50]\,
      O => \left_dev[13]_i_11_n_0\
    );
\left_dev[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[48]\,
      I1 => \left_dev_reg[13]_i_14_n_4\,
      I2 => \left_dev_reg[13]_i_4_n_7\,
      I3 => \left_sum_reg_n_0_[49]\,
      O => \left_dev[13]_i_12_n_0\
    );
\left_dev[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[47]\,
      I1 => \left_dev_reg[13]_i_14_n_5\,
      I2 => \left_dev_reg[13]_i_14_n_4\,
      I3 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_13_n_0\
    );
\left_dev[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_38_n_1\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_38_n_6\,
      O => \left_dev[13]_i_15_n_0\
    );
\left_dev[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_38_n_6\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_38_n_7\,
      O => \left_dev[13]_i_16_n_0\
    );
\left_dev[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[51]\,
      I1 => \left_dev_reg[13]_i_38_n_1\,
      O => \left_dev[13]_i_17_n_0\
    );
\left_dev[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"81C0"
    )
        port map (
      I0 => \left_dev_reg[13]_i_38_n_6\,
      I1 => \left_sum_reg_n_0_[50]\,
      I2 => \left_dev_reg[13]_i_38_n_1\,
      I3 => \left_sum_reg_n_0_[51]\,
      O => \left_dev[13]_i_18_n_0\
    );
\left_dev[13]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \left_dev[13]_i_16_n_0\,
      I1 => \left_sum_reg_n_0_[50]\,
      I2 => \left_dev_reg[13]_i_38_n_1\,
      I3 => \left_sum_reg_n_0_[51]\,
      I4 => \left_dev_reg[13]_i_38_n_6\,
      O => \left_dev[13]_i_19_n_0\
    );
\left_dev[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[48]\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_2_n_0\
    );
\left_dev[13]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_14_n_6\,
      I1 => \left_sum_reg_n_0_[46]\,
      O => \left_dev[13]_i_21_n_0\
    );
\left_dev[13]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_14_n_7\,
      I1 => \left_sum_reg_n_0_[45]\,
      O => \left_dev[13]_i_22_n_0\
    );
\left_dev[13]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_29_n_4\,
      I1 => \left_sum_reg_n_0_[44]\,
      O => \left_dev[13]_i_23_n_0\
    );
\left_dev[13]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_29_n_5\,
      I1 => \left_sum_reg_n_0_[43]\,
      O => \left_dev[13]_i_24_n_0\
    );
\left_dev[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \left_sum_reg_n_0_[46]\,
      I1 => \left_dev_reg[13]_i_14_n_6\,
      I2 => \left_dev_reg[13]_i_14_n_5\,
      I3 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_25_n_0\
    );
\left_dev[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[45]\,
      I1 => \left_dev_reg[13]_i_14_n_7\,
      I2 => \left_sum_reg_n_0_[46]\,
      I3 => \left_dev_reg[13]_i_14_n_6\,
      O => \left_dev[13]_i_26_n_0\
    );
\left_dev[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[44]\,
      I1 => \left_dev_reg[13]_i_29_n_4\,
      I2 => \left_sum_reg_n_0_[45]\,
      I3 => \left_dev_reg[13]_i_14_n_7\,
      O => \left_dev[13]_i_27_n_0\
    );
\left_dev[13]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[43]\,
      I1 => \left_dev_reg[13]_i_29_n_5\,
      I2 => \left_sum_reg_n_0_[44]\,
      I3 => \left_dev_reg[13]_i_29_n_4\,
      O => \left_dev[13]_i_28_n_0\
    );
\left_dev[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_38_n_7\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_56_n_4\,
      O => \left_dev[13]_i_30_n_0\
    );
\left_dev[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_56_n_4\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_56_n_5\,
      O => \left_dev[13]_i_31_n_0\
    );
\left_dev[13]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_56_n_5\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_56_n_6\,
      O => \left_dev[13]_i_32_n_0\
    );
\left_dev[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \left_dev_reg[13]_i_56_n_6\,
      I1 => \left_sum_reg_n_0_[51]\,
      I2 => \left_sum_reg_n_0_[50]\,
      O => \left_dev[13]_i_33_n_0\
    );
\left_dev[13]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_38_n_6\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_38_n_7\,
      I4 => \left_dev[13]_i_30_n_0\,
      O => \left_dev[13]_i_34_n_0\
    );
\left_dev[13]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_38_n_7\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_56_n_4\,
      I4 => \left_dev[13]_i_31_n_0\,
      O => \left_dev[13]_i_35_n_0\
    );
\left_dev[13]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_56_n_4\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_56_n_5\,
      I4 => \left_dev[13]_i_32_n_0\,
      O => \left_dev[13]_i_36_n_0\
    );
\left_dev[13]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_56_n_5\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_56_n_6\,
      I4 => \left_dev[13]_i_33_n_0\,
      O => \left_dev[13]_i_37_n_0\
    );
\left_dev[13]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_29_n_6\,
      I1 => \left_sum_reg_n_0_[42]\,
      O => \left_dev[13]_i_40_n_0\
    );
\left_dev[13]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_29_n_7\,
      I1 => \left_sum_reg_n_0_[41]\,
      O => \left_dev[13]_i_41_n_0\
    );
\left_dev[13]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_48_n_4\,
      I1 => \left_sum_reg_n_0_[40]\,
      O => \left_dev[13]_i_42_n_0\
    );
\left_dev[13]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[13]_i_48_n_5\,
      I1 => \left_sum_reg_n_0_[39]\,
      O => \left_dev[13]_i_43_n_0\
    );
\left_dev[13]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[42]\,
      I1 => \left_dev_reg[13]_i_29_n_6\,
      I2 => \left_sum_reg_n_0_[43]\,
      I3 => \left_dev_reg[13]_i_29_n_5\,
      O => \left_dev[13]_i_44_n_0\
    );
\left_dev[13]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[41]\,
      I1 => \left_dev_reg[13]_i_29_n_7\,
      I2 => \left_sum_reg_n_0_[42]\,
      I3 => \left_dev_reg[13]_i_29_n_6\,
      O => \left_dev[13]_i_45_n_0\
    );
\left_dev[13]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[40]\,
      I1 => \left_dev_reg[13]_i_48_n_4\,
      I2 => \left_sum_reg_n_0_[41]\,
      I3 => \left_dev_reg[13]_i_29_n_7\,
      O => \left_dev[13]_i_46_n_0\
    );
\left_dev[13]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \left_sum_reg_n_0_[39]\,
      I1 => \left_dev_reg[13]_i_48_n_5\,
      I2 => \left_sum_reg_n_0_[40]\,
      I3 => \left_dev_reg[13]_i_48_n_4\,
      O => \left_dev[13]_i_47_n_0\
    );
\left_dev[13]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_56_n_7\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_69_n_4\,
      O => \left_dev[13]_i_49_n_0\
    );
\left_dev[13]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[13]_i_69_n_5\,
      I1 => \left_sum_reg_n_0_[50]\,
      O => \left_dev[13]_i_50_n_0\
    );
\left_dev[13]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[13]_i_69_n_5\,
      I1 => \left_sum_reg_n_0_[50]\,
      O => \left_dev[13]_i_51_n_0\
    );
\left_dev[13]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev_reg[13]_i_56_n_6\,
      I1 => \left_sum_reg_n_0_[51]\,
      I2 => \left_sum_reg_n_0_[50]\,
      I3 => \left_dev[13]_i_49_n_0\,
      O => \left_dev[13]_i_52_n_0\
    );
\left_dev[13]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_56_n_7\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_69_n_4\,
      O => \left_dev[13]_i_53_n_0\
    );
\left_dev[13]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_69_n_5\,
      I2 => \left_dev_reg[13]_i_69_n_4\,
      I3 => \left_sum_reg_n_0_[51]\,
      O => \left_dev[13]_i_54_n_0\
    );
\left_dev[13]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \left_sum_reg_n_0_[50]\,
      I1 => \left_dev_reg[13]_i_69_n_5\,
      I2 => \left_sum_reg_n_0_[51]\,
      I3 => \left_dev_reg[13]_i_69_n_6\,
      O => \left_dev[13]_i_55_n_0\
    );
\left_dev[13]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_57_n_0\
    );
\left_dev[13]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[48]\,
      I2 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_58_n_0\
    );
\left_dev[13]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \left_sum_reg_n_0_[48]\,
      I1 => \left_sum_reg_n_0_[49]\,
      O => \left_dev[13]_i_59_n_0\
    );
\left_dev[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[13]_i_4_n_6\,
      I1 => \left_sum_reg_n_0_[50]\,
      O => \left_dev[13]_i_6_n_0\
    );
\left_dev[13]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_dev[13]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[48]\,
      I2 => \left_sum_reg_n_0_[49]\,
      O => \left_dev[13]_i_60_n_0\
    );
\left_dev[13]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_48_n_6\,
      I1 => \left_sum_reg_n_0_[38]\,
      O => \left_dev[13]_i_61_n_0\
    );
\left_dev[13]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[13]_i_48_n_7\,
      I1 => \left_sum_reg_n_0_[37]\,
      O => \left_dev[13]_i_62_n_0\
    );
\left_dev[13]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[13]_i_70_n_6\,
      I1 => \left_sum_reg_n_0_[36]\,
      O => \left_dev[13]_i_63_n_0\
    );
\left_dev[13]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \left_sum_reg_n_0_[38]\,
      I1 => \left_dev_reg[13]_i_48_n_6\,
      I2 => \left_dev_reg[13]_i_48_n_5\,
      I3 => \left_sum_reg_n_0_[39]\,
      O => \left_dev[13]_i_64_n_0\
    );
\left_dev[13]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \left_sum_reg_n_0_[37]\,
      I1 => \left_dev_reg[13]_i_48_n_7\,
      I2 => \left_sum_reg_n_0_[38]\,
      I3 => \left_dev_reg[13]_i_48_n_6\,
      O => \left_dev[13]_i_65_n_0\
    );
\left_dev[13]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \left_sum_reg_n_0_[36]\,
      I1 => \left_dev_reg[13]_i_70_n_6\,
      I2 => \left_dev_reg[13]_i_48_n_7\,
      I3 => \left_sum_reg_n_0_[37]\,
      O => \left_dev[13]_i_66_n_0\
    );
\left_dev[13]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[36]\,
      I1 => \left_dev_reg[13]_i_70_n_6\,
      O => \left_dev[13]_i_67_n_0\
    );
\left_dev[13]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[51]\,
      I1 => \left_dev_reg[13]_i_69_n_6\,
      O => \left_dev[13]_i_68_n_0\
    );
\left_dev[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[13]_i_4_n_7\,
      I1 => \left_sum_reg_n_0_[49]\,
      O => \left_dev[13]_i_7_n_0\
    );
\left_dev[13]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[51]\,
      I1 => \left_dev_reg[13]_i_69_n_6\,
      O => \left_dev[13]_i_71_n_0\
    );
\left_dev[13]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[13]_i_69_n_7\,
      I1 => \left_sum_reg_n_0_[50]\,
      O => \left_dev[13]_i_72_n_0\
    );
\left_dev[13]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[48]\,
      I2 => \left_sum_reg_n_0_[47]\,
      I3 => \left_dev[13]_i_58_n_0\,
      O => \left_dev[13]_i_73_n_0\
    );
\left_dev[13]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[13]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[49]\,
      I2 => \left_sum_reg_n_0_[47]\,
      I3 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_74_n_0\
    );
\left_dev[13]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[13]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[49]\,
      I2 => \left_sum_reg_n_0_[47]\,
      I3 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_75_n_0\
    );
\left_dev[13]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[13]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[49]\,
      I2 => \left_sum_reg_n_0_[47]\,
      I3 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_76_n_0\
    );
\left_dev[13]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_77_n_0\
    );
\left_dev[13]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_78_n_0\
    );
\left_dev[13]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[13]_i_2_n_0\,
      I1 => \left_sum_reg_n_0_[49]\,
      I2 => \left_sum_reg_n_0_[47]\,
      I3 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_79_n_0\
    );
\left_dev[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[13]_i_14_n_4\,
      I1 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_8_n_0\
    );
\left_dev[13]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[48]\,
      I1 => \left_sum_reg_n_0_[47]\,
      I2 => \left_sum_reg_n_0_[49]\,
      O => \left_dev[13]_i_80_n_0\
    );
\left_dev[13]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_81_n_0\
    );
\left_dev[13]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \left_sum_reg_n_0_[47]\,
      I1 => \left_sum_reg_n_0_[49]\,
      I2 => \left_sum_reg_n_0_[48]\,
      O => \left_dev[13]_i_82_n_0\
    );
\left_dev[13]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_83_n_0\
    );
\left_dev[13]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[49]\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_84_n_0\
    );
\left_dev[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[13]_i_14_n_5\,
      I1 => \left_sum_reg_n_0_[47]\,
      O => \left_dev[13]_i_9_n_0\
    );
\left_dev[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev[15]_i_3_n_0\,
      I2 => \left_sum_reg_n_0_[50]\,
      O => left_dev0(14)
    );
\left_dev[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222A22222"
    )
        port map (
      I0 => \left_sum[51]_i_1_n_0\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_dev[15]_i_1_n_0\
    );
\left_dev[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_sum_reg_n_0_[50]\,
      I2 => \left_dev[15]_i_3_n_0\,
      I3 => \left_sum_reg_n_0_[51]\,
      O => left_dev0(15)
    );
\left_dev[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7FFFFFFFF"
    )
        port map (
      I0 => \left_sum_reg_n_0_[48]\,
      I1 => \left_sum_reg_n_0_[47]\,
      I2 => \left_dev_reg[13]_i_3_n_0\,
      I3 => \left_sum_reg_n_0_[51]\,
      I4 => \left_dev_reg[13]_i_4_n_5\,
      I5 => \left_sum_reg_n_0_[49]\,
      O => \left_dev[15]_i_3_n_0\
    );
\left_dev[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC66C600000000"
    )
        port map (
      I0 => \left_sum_reg_n_0_[12]\,
      I1 => \left_sum_reg_n_0_[13]\,
      I2 => \left_dev_reg[2]_i_4_n_5\,
      I3 => \left_sum_reg_n_0_[16]\,
      I4 => \left_dev_reg[2]_i_3_n_0\,
      I5 => \frame_valid_reg_rep__0_n_0\,
      O => \left_dev[1]_i_1_n_0\
    );
\left_dev[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A208000808"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev[2]_i_2_n_0\,
      I2 => \left_dev_reg[2]_i_3_n_0\,
      I3 => \left_sum_reg_n_0_[16]\,
      I4 => \left_dev_reg[2]_i_4_n_5\,
      I5 => \left_sum_reg_n_0_[14]\,
      O => left_dev0(2)
    );
\left_dev[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_4_n_6\,
      I2 => \left_dev_reg[2]_i_4_n_5\,
      I3 => \left_sum_reg_n_0_[16]\,
      O => \left_dev[2]_i_10_n_0\
    );
\left_dev[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_dev_reg[2]_i_4_n_7\,
      I2 => \left_dev_reg[2]_i_4_n_6\,
      I3 => \left_sum_reg_n_0_[15]\,
      O => \left_dev[2]_i_11_n_0\
    );
\left_dev[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[13]\,
      I1 => \left_dev_reg[2]_i_14_n_4\,
      I2 => \left_dev_reg[2]_i_4_n_7\,
      I3 => \left_sum_reg_n_0_[14]\,
      O => \left_dev[2]_i_12_n_0\
    );
\left_dev[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \left_sum_reg_n_0_[12]\,
      I1 => \left_dev_reg[2]_i_14_n_5\,
      I2 => \left_dev_reg[2]_i_14_n_4\,
      I3 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_13_n_0\
    );
\left_dev[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_38_n_1\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_38_n_6\,
      O => \left_dev[2]_i_15_n_0\
    );
\left_dev[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_38_n_6\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_38_n_7\,
      O => \left_dev[2]_i_16_n_0\
    );
\left_dev[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[16]\,
      I1 => \left_dev_reg[2]_i_38_n_1\,
      O => \left_dev[2]_i_17_n_0\
    );
\left_dev[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"81C0"
    )
        port map (
      I0 => \left_dev_reg[2]_i_38_n_6\,
      I1 => \left_sum_reg_n_0_[15]\,
      I2 => \left_dev_reg[2]_i_38_n_1\,
      I3 => \left_sum_reg_n_0_[16]\,
      O => \left_dev[2]_i_18_n_0\
    );
\left_dev[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \left_dev[2]_i_16_n_0\,
      I1 => \left_sum_reg_n_0_[15]\,
      I2 => \left_dev_reg[2]_i_38_n_1\,
      I3 => \left_sum_reg_n_0_[16]\,
      I4 => \left_dev_reg[2]_i_38_n_6\,
      O => \left_dev[2]_i_19_n_0\
    );
\left_dev[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[13]\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_2_n_0\
    );
\left_dev[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_14_n_6\,
      I1 => \left_sum_reg_n_0_[11]\,
      O => \left_dev[2]_i_21_n_0\
    );
\left_dev[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_14_n_7\,
      I1 => \left_sum_reg_n_0_[10]\,
      O => \left_dev[2]_i_22_n_0\
    );
\left_dev[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_29_n_4\,
      I1 => \left_sum_reg_n_0_[9]\,
      O => \left_dev[2]_i_23_n_0\
    );
\left_dev[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_29_n_5\,
      I1 => \left_sum_reg_n_0_[8]\,
      O => \left_dev[2]_i_24_n_0\
    );
\left_dev[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \left_sum_reg_n_0_[11]\,
      I1 => \left_dev_reg[2]_i_14_n_6\,
      I2 => \left_dev_reg[2]_i_14_n_5\,
      I3 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_25_n_0\
    );
\left_dev[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[10]\,
      I1 => \left_dev_reg[2]_i_14_n_7\,
      I2 => \left_sum_reg_n_0_[11]\,
      I3 => \left_dev_reg[2]_i_14_n_6\,
      O => \left_dev[2]_i_26_n_0\
    );
\left_dev[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[9]\,
      I1 => \left_dev_reg[2]_i_29_n_4\,
      I2 => \left_sum_reg_n_0_[10]\,
      I3 => \left_dev_reg[2]_i_14_n_7\,
      O => \left_dev[2]_i_27_n_0\
    );
\left_dev[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[8]\,
      I1 => \left_dev_reg[2]_i_29_n_5\,
      I2 => \left_sum_reg_n_0_[9]\,
      I3 => \left_dev_reg[2]_i_29_n_4\,
      O => \left_dev[2]_i_28_n_0\
    );
\left_dev[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_38_n_7\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_56_n_4\,
      O => \left_dev[2]_i_30_n_0\
    );
\left_dev[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_56_n_4\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_56_n_5\,
      O => \left_dev[2]_i_31_n_0\
    );
\left_dev[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B828"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_56_n_5\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_56_n_6\,
      O => \left_dev[2]_i_32_n_0\
    );
\left_dev[2]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \left_dev_reg[2]_i_56_n_6\,
      I1 => \left_sum_reg_n_0_[16]\,
      I2 => \left_sum_reg_n_0_[15]\,
      O => \left_dev[2]_i_33_n_0\
    );
\left_dev[2]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_38_n_6\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_38_n_7\,
      I4 => \left_dev[2]_i_30_n_0\,
      O => \left_dev[2]_i_34_n_0\
    );
\left_dev[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_38_n_7\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_56_n_4\,
      I4 => \left_dev[2]_i_31_n_0\,
      O => \left_dev[2]_i_35_n_0\
    );
\left_dev[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_56_n_4\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_56_n_5\,
      I4 => \left_dev[2]_i_32_n_0\,
      O => \left_dev[2]_i_36_n_0\
    );
\left_dev[2]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_56_n_5\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_56_n_6\,
      I4 => \left_dev[2]_i_33_n_0\,
      O => \left_dev[2]_i_37_n_0\
    );
\left_dev[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_29_n_6\,
      I1 => \left_sum_reg_n_0_[7]\,
      O => \left_dev[2]_i_40_n_0\
    );
\left_dev[2]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_29_n_7\,
      I1 => \left_sum_reg_n_0_[6]\,
      O => \left_dev[2]_i_41_n_0\
    );
\left_dev[2]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_48_n_4\,
      I1 => \left_sum_reg_n_0_[5]\,
      O => \left_dev[2]_i_42_n_0\
    );
\left_dev[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[2]_i_48_n_5\,
      I1 => \left_sum_reg_n_0_[4]\,
      O => \left_dev[2]_i_43_n_0\
    );
\left_dev[2]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[7]\,
      I1 => \left_dev_reg[2]_i_29_n_6\,
      I2 => \left_sum_reg_n_0_[8]\,
      I3 => \left_dev_reg[2]_i_29_n_5\,
      O => \left_dev[2]_i_44_n_0\
    );
\left_dev[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[6]\,
      I1 => \left_dev_reg[2]_i_29_n_7\,
      I2 => \left_sum_reg_n_0_[7]\,
      I3 => \left_dev_reg[2]_i_29_n_6\,
      O => \left_dev[2]_i_45_n_0\
    );
\left_dev[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \left_sum_reg_n_0_[5]\,
      I1 => \left_dev_reg[2]_i_48_n_4\,
      I2 => \left_sum_reg_n_0_[6]\,
      I3 => \left_dev_reg[2]_i_29_n_7\,
      O => \left_dev[2]_i_46_n_0\
    );
\left_dev[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \left_sum_reg_n_0_[4]\,
      I1 => \left_dev_reg[2]_i_48_n_5\,
      I2 => \left_sum_reg_n_0_[5]\,
      I3 => \left_dev_reg[2]_i_48_n_4\,
      O => \left_dev[2]_i_47_n_0\
    );
\left_dev[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_56_n_7\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_69_n_4\,
      O => \left_dev[2]_i_49_n_0\
    );
\left_dev[2]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[2]_i_69_n_5\,
      I1 => \left_sum_reg_n_0_[15]\,
      O => \left_dev[2]_i_50_n_0\
    );
\left_dev[2]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[2]_i_69_n_5\,
      I1 => \left_sum_reg_n_0_[15]\,
      O => \left_dev[2]_i_51_n_0\
    );
\left_dev[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev_reg[2]_i_56_n_6\,
      I1 => \left_sum_reg_n_0_[16]\,
      I2 => \left_sum_reg_n_0_[15]\,
      I3 => \left_dev[2]_i_49_n_0\,
      O => \left_dev[2]_i_52_n_0\
    );
\left_dev[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_56_n_7\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_69_n_4\,
      O => \left_dev[2]_i_53_n_0\
    );
\left_dev[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_69_n_5\,
      I2 => \left_dev_reg[2]_i_69_n_4\,
      I3 => \left_sum_reg_n_0_[16]\,
      O => \left_dev[2]_i_54_n_0\
    );
\left_dev[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \left_sum_reg_n_0_[15]\,
      I1 => \left_dev_reg[2]_i_69_n_5\,
      I2 => \left_sum_reg_n_0_[16]\,
      I3 => \left_dev_reg[2]_i_69_n_6\,
      O => \left_dev[2]_i_55_n_0\
    );
\left_dev[2]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_57_n_0\
    );
\left_dev[2]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[13]\,
      I2 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_58_n_0\
    );
\left_dev[2]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \left_sum_reg_n_0_[13]\,
      I1 => \left_sum_reg_n_0_[14]\,
      O => \left_dev[2]_i_59_n_0\
    );
\left_dev[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[2]_i_4_n_6\,
      I1 => \left_sum_reg_n_0_[15]\,
      O => \left_dev[2]_i_6_n_0\
    );
\left_dev[2]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_dev[2]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[13]\,
      I2 => \left_sum_reg_n_0_[14]\,
      O => \left_dev[2]_i_60_n_0\
    );
\left_dev[2]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_48_n_6\,
      I1 => \left_sum_reg_n_0_[3]\,
      O => \left_dev[2]_i_61_n_0\
    );
\left_dev[2]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[2]_i_48_n_7\,
      I1 => \left_sum_reg_n_0_[2]\,
      O => \left_dev[2]_i_62_n_0\
    );
\left_dev[2]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[2]_i_70_n_6\,
      I1 => \left_sum_reg_n_0_[1]\,
      O => \left_dev[2]_i_63_n_0\
    );
\left_dev[2]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \left_sum_reg_n_0_[3]\,
      I1 => \left_dev_reg[2]_i_48_n_6\,
      I2 => \left_dev_reg[2]_i_48_n_5\,
      I3 => \left_sum_reg_n_0_[4]\,
      O => \left_dev[2]_i_64_n_0\
    );
\left_dev[2]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \left_sum_reg_n_0_[2]\,
      I1 => \left_dev_reg[2]_i_48_n_7\,
      I2 => \left_sum_reg_n_0_[3]\,
      I3 => \left_dev_reg[2]_i_48_n_6\,
      O => \left_dev[2]_i_65_n_0\
    );
\left_dev[2]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \left_sum_reg_n_0_[1]\,
      I1 => \left_dev_reg[2]_i_70_n_6\,
      I2 => \left_dev_reg[2]_i_48_n_7\,
      I3 => \left_sum_reg_n_0_[2]\,
      O => \left_dev[2]_i_66_n_0\
    );
\left_dev[2]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[1]\,
      I1 => \left_dev_reg[2]_i_70_n_6\,
      O => \left_dev[2]_i_67_n_0\
    );
\left_dev[2]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[16]\,
      I1 => \left_dev_reg[2]_i_69_n_6\,
      O => \left_dev[2]_i_68_n_0\
    );
\left_dev[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[2]_i_4_n_7\,
      I1 => \left_sum_reg_n_0_[14]\,
      O => \left_dev[2]_i_7_n_0\
    );
\left_dev[2]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[16]\,
      I1 => \left_dev_reg[2]_i_69_n_6\,
      O => \left_dev[2]_i_71_n_0\
    );
\left_dev[2]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[2]_i_69_n_7\,
      I1 => \left_sum_reg_n_0_[15]\,
      O => \left_dev[2]_i_72_n_0\
    );
\left_dev[2]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[13]\,
      I2 => \left_sum_reg_n_0_[12]\,
      I3 => \left_dev[2]_i_58_n_0\,
      O => \left_dev[2]_i_73_n_0\
    );
\left_dev[2]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[2]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[14]\,
      I2 => \left_sum_reg_n_0_[12]\,
      I3 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_74_n_0\
    );
\left_dev[2]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[2]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[14]\,
      I2 => \left_sum_reg_n_0_[12]\,
      I3 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_75_n_0\
    );
\left_dev[2]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[2]_i_58_n_0\,
      I1 => \left_sum_reg_n_0_[14]\,
      I2 => \left_sum_reg_n_0_[12]\,
      I3 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_76_n_0\
    );
\left_dev[2]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_77_n_0\
    );
\left_dev[2]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_78_n_0\
    );
\left_dev[2]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[2]_i_2_n_0\,
      I1 => \left_sum_reg_n_0_[14]\,
      I2 => \left_sum_reg_n_0_[12]\,
      I3 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_79_n_0\
    );
\left_dev[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[2]_i_14_n_4\,
      I1 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_8_n_0\
    );
\left_dev[2]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[13]\,
      I1 => \left_sum_reg_n_0_[12]\,
      I2 => \left_sum_reg_n_0_[14]\,
      O => \left_dev[2]_i_80_n_0\
    );
\left_dev[2]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_81_n_0\
    );
\left_dev[2]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \left_sum_reg_n_0_[12]\,
      I1 => \left_sum_reg_n_0_[14]\,
      I2 => \left_sum_reg_n_0_[13]\,
      O => \left_dev[2]_i_82_n_0\
    );
\left_dev[2]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_83_n_0\
    );
\left_dev[2]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[14]\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_84_n_0\
    );
\left_dev[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[2]_i_14_n_5\,
      I1 => \left_sum_reg_n_0_[12]\,
      O => \left_dev[2]_i_9_n_0\
    );
\left_dev[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev[4]_i_2_n_0\,
      I2 => \left_sum_reg_n_0_[15]\,
      O => left_dev0(3)
    );
\left_dev[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_sum_reg_n_0_[15]\,
      I2 => \left_dev[4]_i_2_n_0\,
      I3 => \left_sum_reg_n_0_[16]\,
      O => left_dev0(4)
    );
\left_dev[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7FFFFFFFF"
    )
        port map (
      I0 => \left_sum_reg_n_0_[13]\,
      I1 => \left_sum_reg_n_0_[12]\,
      I2 => \left_dev_reg[2]_i_3_n_0\,
      I3 => \left_sum_reg_n_0_[16]\,
      I4 => \left_dev_reg[2]_i_4_n_5\,
      I5 => \left_sum_reg_n_0_[14]\,
      O => \left_dev[4]_i_2_n_0\
    );
\left_dev[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A882022"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev_reg[7]_i_2_n_3\,
      I2 => p_0_in(17),
      I3 => \left_dev_reg[7]_i_3_n_6\,
      I4 => p_0_in(12),
      O => left_dev0(5)
    );
\left_dev[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC66C600000000"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => \left_dev_reg[7]_i_3_n_6\,
      I3 => p_0_in(17),
      I4 => \left_dev_reg[7]_i_2_n_3\,
      I5 => \frame_valid_reg_rep__0_n_0\,
      O => \left_dev[6]_i_1_n_0\
    );
\left_dev[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8800002022"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev_reg[7]_i_2_n_3\,
      I2 => p_0_in(17),
      I3 => \left_dev_reg[7]_i_3_n_6\,
      I4 => \left_dev[7]_i_4_n_0\,
      I5 => p_0_in(14),
      O => left_dev0(7)
    );
\left_dev[7]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_97_n_0\,
      I1 => p_0_in(14),
      I2 => p_0_in(12),
      I3 => p_0_in(13),
      O => \left_dev[7]_i_100_n_0\
    );
\left_dev[7]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      O => \left_dev[7]_i_101_n_0\
    );
\left_dev[7]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      O => \left_dev[7]_i_102_n_0\
    );
\left_dev[7]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(14),
      I2 => p_0_in(13),
      O => \left_dev[7]_i_103_n_0\
    );
\left_dev[7]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(15),
      O => \left_dev[7]_i_104_n_0\
    );
\left_dev[7]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(15),
      O => \left_dev[7]_i_105_n_0\
    );
\left_dev[7]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      O => \left_dev[7]_i_106_n_0\
    );
\left_dev[7]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      O => \left_dev[7]_i_107_n_0\
    );
\left_dev[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[7]_i_8_n_4\,
      I1 => p_0_in(15),
      O => \left_dev[7]_i_11_n_0\
    );
\left_dev[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[7]_i_8_n_5\,
      I1 => p_0_in(14),
      O => \left_dev[7]_i_12_n_0\
    );
\left_dev[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[7]_i_8_n_6\,
      I1 => p_0_in(13),
      O => \left_dev[7]_i_13_n_0\
    );
\left_dev[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[7]_i_8_n_7\,
      I1 => p_0_in(12),
      O => \left_dev[7]_i_14_n_0\
    );
\left_dev[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \left_dev_reg[7]_i_8_n_4\,
      I2 => \left_dev_reg[7]_i_3_n_7\,
      I3 => p_0_in(16),
      O => \left_dev[7]_i_15_n_0\
    );
\left_dev[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \left_dev_reg[7]_i_8_n_5\,
      I2 => \left_dev_reg[7]_i_8_n_4\,
      I3 => p_0_in(15),
      O => \left_dev[7]_i_16_n_0\
    );
\left_dev[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \left_dev_reg[7]_i_8_n_6\,
      I2 => \left_dev_reg[7]_i_8_n_5\,
      I3 => p_0_in(14),
      O => \left_dev[7]_i_17_n_0\
    );
\left_dev[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \left_dev_reg[7]_i_8_n_7\,
      I2 => \left_dev_reg[7]_i_8_n_6\,
      I3 => p_0_in(13),
      O => \left_dev[7]_i_18_n_0\
    );
\left_dev[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_27_n_5\,
      I1 => \left_dev_reg[7]_i_50_n_6\,
      O => \left_dev[7]_i_20_n_0\
    );
\left_dev[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_27_n_6\,
      I1 => \left_dev_reg[7]_i_50_n_7\,
      O => \left_dev[7]_i_21_n_0\
    );
\left_dev[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_27_n_7\,
      I1 => \left_dev_reg[7]_i_51_n_4\,
      O => \left_dev[7]_i_22_n_0\
    );
\left_dev[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \left_dev_reg[7]_i_50_n_1\,
      I1 => \left_dev_reg[7]_i_27_n_4\,
      I2 => \left_dev_reg[7]_i_9_n_7\,
      O => \left_dev[7]_i_23_n_0\
    );
\left_dev[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_50_n_6\,
      I1 => \left_dev_reg[7]_i_27_n_5\,
      I2 => \left_dev_reg[7]_i_50_n_1\,
      I3 => \left_dev_reg[7]_i_27_n_4\,
      O => \left_dev[7]_i_24_n_0\
    );
\left_dev[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_50_n_7\,
      I1 => \left_dev_reg[7]_i_27_n_6\,
      I2 => \left_dev_reg[7]_i_50_n_6\,
      I3 => \left_dev_reg[7]_i_27_n_5\,
      O => \left_dev[7]_i_25_n_0\
    );
\left_dev[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_51_n_4\,
      I1 => \left_dev_reg[7]_i_27_n_7\,
      I2 => \left_dev_reg[7]_i_50_n_7\,
      I3 => \left_dev_reg[7]_i_27_n_6\,
      O => \left_dev[7]_i_26_n_0\
    );
\left_dev[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(16),
      O => \left_dev[7]_i_28_n_0\
    );
\left_dev[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(16),
      I2 => p_0_in(15),
      O => \left_dev[7]_i_29_n_0\
    );
\left_dev[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => p_0_in(16),
      I1 => p_0_in(17),
      O => \left_dev[7]_i_30_n_0\
    );
\left_dev[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_dev[7]_i_29_n_0\,
      I1 => p_0_in(16),
      I2 => p_0_in(17),
      O => \left_dev[7]_i_31_n_0\
    );
\left_dev[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_19_n_4\,
      I1 => p_0_in(11),
      O => \left_dev[7]_i_33_n_0\
    );
\left_dev[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_19_n_5\,
      I1 => p_0_in(10),
      O => \left_dev[7]_i_34_n_0\
    );
\left_dev[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_19_n_6\,
      I1 => p_0_in(9),
      O => \left_dev[7]_i_35_n_0\
    );
\left_dev[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_19_n_7\,
      I1 => p_0_in(8),
      O => \left_dev[7]_i_36_n_0\
    );
\left_dev[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \left_dev_reg[7]_i_19_n_4\,
      I2 => \left_dev_reg[7]_i_8_n_7\,
      I3 => p_0_in(12),
      O => \left_dev[7]_i_37_n_0\
    );
\left_dev[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \left_dev_reg[7]_i_19_n_5\,
      I2 => p_0_in(11),
      I3 => \left_dev_reg[7]_i_19_n_4\,
      O => \left_dev[7]_i_38_n_0\
    );
\left_dev[7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \left_dev_reg[7]_i_19_n_6\,
      I2 => p_0_in(10),
      I3 => \left_dev_reg[7]_i_19_n_5\,
      O => \left_dev[7]_i_39_n_0\
    );
\left_dev[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      O => \left_dev[7]_i_4_n_0\
    );
\left_dev[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \left_dev_reg[7]_i_19_n_7\,
      I2 => p_0_in(9),
      I3 => \left_dev_reg[7]_i_19_n_6\,
      O => \left_dev[7]_i_40_n_0\
    );
\left_dev[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_52_n_4\,
      I1 => \left_dev_reg[7]_i_51_n_5\,
      O => \left_dev[7]_i_42_n_0\
    );
\left_dev[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_52_n_5\,
      I1 => \left_dev_reg[7]_i_51_n_6\,
      O => \left_dev[7]_i_43_n_0\
    );
\left_dev[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_52_n_6\,
      I1 => \left_dev_reg[7]_i_51_n_7\,
      O => \left_dev[7]_i_44_n_0\
    );
\left_dev[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_dev_reg[7]_i_68_n_4\,
      I1 => \left_dev_reg[7]_i_52_n_7\,
      O => \left_dev[7]_i_45_n_0\
    );
\left_dev[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_51_n_5\,
      I1 => \left_dev_reg[7]_i_52_n_4\,
      I2 => \left_dev_reg[7]_i_51_n_4\,
      I3 => \left_dev_reg[7]_i_27_n_7\,
      O => \left_dev[7]_i_46_n_0\
    );
\left_dev[7]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_51_n_6\,
      I1 => \left_dev_reg[7]_i_52_n_5\,
      I2 => \left_dev_reg[7]_i_51_n_5\,
      I3 => \left_dev_reg[7]_i_52_n_4\,
      O => \left_dev[7]_i_47_n_0\
    );
\left_dev[7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_51_n_7\,
      I1 => \left_dev_reg[7]_i_52_n_6\,
      I2 => \left_dev_reg[7]_i_51_n_6\,
      I3 => \left_dev_reg[7]_i_52_n_5\,
      O => \left_dev[7]_i_48_n_0\
    );
\left_dev[7]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_dev_reg[7]_i_52_n_7\,
      I1 => \left_dev_reg[7]_i_68_n_4\,
      I2 => \left_dev_reg[7]_i_51_n_7\,
      I3 => \left_dev_reg[7]_i_52_n_6\,
      O => \left_dev[7]_i_49_n_0\
    );
\left_dev[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(16),
      I2 => p_0_in(15),
      I3 => \left_dev[7]_i_29_n_0\,
      O => \left_dev[7]_i_53_n_0\
    );
\left_dev[7]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_29_n_0\,
      I1 => p_0_in(17),
      I2 => p_0_in(15),
      I3 => p_0_in(16),
      O => \left_dev[7]_i_54_n_0\
    );
\left_dev[7]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_29_n_0\,
      I1 => p_0_in(17),
      I2 => p_0_in(15),
      I3 => p_0_in(16),
      O => \left_dev[7]_i_55_n_0\
    );
\left_dev[7]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_29_n_0\,
      I1 => p_0_in(17),
      I2 => p_0_in(15),
      I3 => p_0_in(16),
      O => \left_dev[7]_i_56_n_0\
    );
\left_dev[7]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_41_n_4\,
      I1 => p_0_in(7),
      O => \left_dev[7]_i_58_n_0\
    );
\left_dev[7]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_41_n_5\,
      I1 => p_0_in(6),
      O => \left_dev[7]_i_59_n_0\
    );
\left_dev[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[7]_i_3_n_7\,
      I1 => p_0_in(16),
      O => \left_dev[7]_i_6_n_0\
    );
\left_dev[7]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_41_n_6\,
      I1 => p_0_in(5),
      O => \left_dev[7]_i_60_n_0\
    );
\left_dev[7]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \left_dev_reg[7]_i_81_n_6\,
      I1 => \left_dev_reg[7]_i_68_n_7\,
      I2 => p_0_in(4),
      O => \left_dev[7]_i_61_n_0\
    );
\left_dev[7]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \left_dev_reg[7]_i_41_n_4\,
      I2 => p_0_in(8),
      I3 => \left_dev_reg[7]_i_19_n_7\,
      O => \left_dev[7]_i_62_n_0\
    );
\left_dev[7]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \left_dev_reg[7]_i_41_n_5\,
      I2 => p_0_in(7),
      I3 => \left_dev_reg[7]_i_41_n_4\,
      O => \left_dev[7]_i_63_n_0\
    );
\left_dev[7]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \left_dev_reg[7]_i_41_n_6\,
      I2 => p_0_in(6),
      I3 => \left_dev_reg[7]_i_41_n_5\,
      O => \left_dev[7]_i_64_n_0\
    );
\left_dev[7]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14EBEB14"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \left_dev_reg[7]_i_68_n_7\,
      I2 => \left_dev_reg[7]_i_81_n_6\,
      I3 => p_0_in(5),
      I4 => \left_dev_reg[7]_i_41_n_6\,
      O => \left_dev[7]_i_65_n_0\
    );
\left_dev[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[7]_i_68_n_4\,
      I1 => \left_dev_reg[7]_i_52_n_7\,
      O => \left_dev[7]_i_66_n_0\
    );
\left_dev[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[7]_i_68_n_5\,
      I1 => \left_dev_reg[7]_i_81_n_4\,
      O => \left_dev[7]_i_67_n_0\
    );
\left_dev[7]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \left_dev_reg[7]_i_52_n_7\,
      I1 => \left_dev_reg[7]_i_68_n_4\,
      I2 => \left_dev_reg[7]_i_81_n_4\,
      I3 => \left_dev_reg[7]_i_68_n_5\,
      O => \left_dev[7]_i_69_n_0\
    );
\left_dev[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \left_dev_reg[7]_i_3_n_7\,
      I2 => \left_dev_reg[7]_i_3_n_6\,
      I3 => p_0_in(17),
      O => \left_dev[7]_i_7_n_0\
    );
\left_dev[7]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[7]_i_68_n_5\,
      I1 => \left_dev_reg[7]_i_81_n_4\,
      O => \left_dev[7]_i_70_n_0\
    );
\left_dev[7]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[7]_i_68_n_6\,
      I1 => \left_dev_reg[7]_i_81_n_5\,
      O => \left_dev[7]_i_71_n_0\
    );
\left_dev[7]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_dev_reg[7]_i_68_n_7\,
      I1 => \left_dev_reg[7]_i_81_n_6\,
      O => \left_dev[7]_i_72_n_0\
    );
\left_dev[7]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(13),
      O => \left_dev[7]_i_73_n_0\
    );
\left_dev[7]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      I2 => p_0_in(13),
      O => \left_dev[7]_i_74_n_0\
    );
\left_dev[7]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(14),
      O => \left_dev[7]_i_75_n_0\
    );
\left_dev[7]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_dev[7]_i_74_n_0\,
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      O => \left_dev[7]_i_76_n_0\
    );
\left_dev[7]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      I2 => p_0_in(13),
      I3 => \left_dev[7]_i_74_n_0\,
      O => \left_dev[7]_i_77_n_0\
    );
\left_dev[7]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_74_n_0\,
      I1 => p_0_in(14),
      I2 => p_0_in(12),
      I3 => p_0_in(13),
      O => \left_dev[7]_i_78_n_0\
    );
\left_dev[7]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_74_n_0\,
      I1 => p_0_in(14),
      I2 => p_0_in(12),
      I3 => p_0_in(13),
      O => \left_dev[7]_i_79_n_0\
    );
\left_dev[7]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_74_n_0\,
      I1 => p_0_in(14),
      I2 => p_0_in(12),
      I3 => p_0_in(13),
      O => \left_dev[7]_i_80_n_0\
    );
\left_dev[7]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => p_0_in(15),
      O => \left_dev[7]_i_82_n_0\
    );
\left_dev[7]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(15),
      O => \left_dev[7]_i_83_n_0\
    );
\left_dev[7]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(15),
      O => \left_dev[7]_i_84_n_0\
    );
\left_dev[7]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_dev[7]_i_82_n_0\,
      I1 => p_0_in(17),
      I2 => p_0_in(15),
      I3 => p_0_in(16),
      O => \left_dev[7]_i_85_n_0\
    );
\left_dev[7]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => p_0_in(16),
      I1 => p_0_in(15),
      I2 => p_0_in(17),
      O => \left_dev[7]_i_86_n_0\
    );
\left_dev[7]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(17),
      I1 => p_0_in(15),
      O => \left_dev[7]_i_87_n_0\
    );
\left_dev[7]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(17),
      I2 => p_0_in(16),
      O => \left_dev[7]_i_88_n_0\
    );
\left_dev[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_96_n_4\,
      I1 => p_0_in(3),
      O => \left_dev[7]_i_89_n_0\
    );
\left_dev[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \left_dev_reg[7]_i_96_n_5\,
      I1 => p_0_in(2),
      O => \left_dev[7]_i_90_n_0\
    );
\left_dev[7]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_dev_reg[7]_i_96_n_6\,
      I1 => p_0_in(1),
      O => \left_dev[7]_i_91_n_0\
    );
\left_dev[7]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \left_dev_reg[7]_i_96_n_4\,
      I2 => \left_dev_reg[7]_i_81_n_6\,
      I3 => \left_dev_reg[7]_i_68_n_7\,
      I4 => p_0_in(4),
      O => \left_dev[7]_i_92_n_0\
    );
\left_dev[7]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \left_dev_reg[7]_i_96_n_5\,
      I2 => p_0_in(3),
      I3 => \left_dev_reg[7]_i_96_n_4\,
      O => \left_dev[7]_i_93_n_0\
    );
\left_dev[7]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \left_dev_reg[7]_i_96_n_6\,
      I2 => \left_dev_reg[7]_i_96_n_5\,
      I3 => p_0_in(2),
      O => \left_dev[7]_i_94_n_0\
    );
\left_dev[7]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \left_dev_reg[7]_i_96_n_6\,
      O => \left_dev[7]_i_95_n_0\
    );
\left_dev[7]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      O => \left_dev[7]_i_97_n_0\
    );
\left_dev[7]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      O => \left_dev[7]_i_98_n_0\
    );
\left_dev[7]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(12),
      O => \left_dev[7]_i_99_n_0\
    );
\left_dev[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => \left_dev[10]_i_2_n_0\,
      I2 => p_0_in(15),
      O => left_dev0(8)
    );
\left_dev[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \frame_valid_reg_rep__0_n_0\,
      I1 => p_0_in(15),
      I2 => \left_dev[10]_i_2_n_0\,
      I3 => p_0_in(16),
      O => left_dev0(9)
    );
\left_dev_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(0),
      Q => left_dev(0)
    );
\left_dev_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(10),
      Q => left_dev(10)
    );
\left_dev_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(11),
      Q => left_dev(11)
    );
\left_dev_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_dev[12]_i_1_n_0\,
      Q => left_dev(12)
    );
\left_dev_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(13),
      Q => left_dev(13)
    );
\left_dev_reg[13]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_29_n_0\,
      CO(3) => \left_dev_reg[13]_i_14_n_0\,
      CO(2) => \left_dev_reg[13]_i_14_n_1\,
      CO(1) => \left_dev_reg[13]_i_14_n_2\,
      CO(0) => \left_dev_reg[13]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_30_n_0\,
      DI(2) => \left_dev[13]_i_31_n_0\,
      DI(1) => \left_dev[13]_i_32_n_0\,
      DI(0) => \left_dev[13]_i_33_n_0\,
      O(3) => \left_dev_reg[13]_i_14_n_4\,
      O(2) => \left_dev_reg[13]_i_14_n_5\,
      O(1) => \left_dev_reg[13]_i_14_n_6\,
      O(0) => \left_dev_reg[13]_i_14_n_7\,
      S(3) => \left_dev[13]_i_34_n_0\,
      S(2) => \left_dev[13]_i_35_n_0\,
      S(1) => \left_dev[13]_i_36_n_0\,
      S(0) => \left_dev[13]_i_37_n_0\
    );
\left_dev_reg[13]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_39_n_0\,
      CO(3) => \left_dev_reg[13]_i_20_n_0\,
      CO(2) => \left_dev_reg[13]_i_20_n_1\,
      CO(1) => \left_dev_reg[13]_i_20_n_2\,
      CO(0) => \left_dev_reg[13]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_40_n_0\,
      DI(2) => \left_dev[13]_i_41_n_0\,
      DI(1) => \left_dev[13]_i_42_n_0\,
      DI(0) => \left_dev[13]_i_43_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[13]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[13]_i_44_n_0\,
      S(2) => \left_dev[13]_i_45_n_0\,
      S(1) => \left_dev[13]_i_46_n_0\,
      S(0) => \left_dev[13]_i_47_n_0\
    );
\left_dev_reg[13]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_48_n_0\,
      CO(3) => \left_dev_reg[13]_i_29_n_0\,
      CO(2) => \left_dev_reg[13]_i_29_n_1\,
      CO(1) => \left_dev_reg[13]_i_29_n_2\,
      CO(0) => \left_dev_reg[13]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_49_n_0\,
      DI(2) => '0',
      DI(1) => \left_dev[13]_i_50_n_0\,
      DI(0) => \left_dev[13]_i_51_n_0\,
      O(3) => \left_dev_reg[13]_i_29_n_4\,
      O(2) => \left_dev_reg[13]_i_29_n_5\,
      O(1) => \left_dev_reg[13]_i_29_n_6\,
      O(0) => \left_dev_reg[13]_i_29_n_7\,
      S(3) => \left_dev[13]_i_52_n_0\,
      S(2) => \left_dev[13]_i_53_n_0\,
      S(1) => \left_dev[13]_i_54_n_0\,
      S(0) => \left_dev[13]_i_55_n_0\
    );
\left_dev_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_5_n_0\,
      CO(3) => \left_dev_reg[13]_i_3_n_0\,
      CO(2) => \left_dev_reg[13]_i_3_n_1\,
      CO(1) => \left_dev_reg[13]_i_3_n_2\,
      CO(0) => \left_dev_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_6_n_0\,
      DI(2) => \left_dev[13]_i_7_n_0\,
      DI(1) => \left_dev[13]_i_8_n_0\,
      DI(0) => \left_dev[13]_i_9_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[13]_i_10_n_0\,
      S(2) => \left_dev[13]_i_11_n_0\,
      S(1) => \left_dev[13]_i_12_n_0\,
      S(0) => \left_dev[13]_i_13_n_0\
    );
\left_dev_reg[13]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_56_n_0\,
      CO(3) => \NLW_left_dev_reg[13]_i_38_CO_UNCONNECTED\(3),
      CO(2) => \left_dev_reg[13]_i_38_n_1\,
      CO(1) => \NLW_left_dev_reg[13]_i_38_CO_UNCONNECTED\(1),
      CO(0) => \left_dev_reg[13]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_dev[13]_i_57_n_0\,
      DI(0) => \left_dev[13]_i_58_n_0\,
      O(3 downto 2) => \NLW_left_dev_reg[13]_i_38_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_dev_reg[13]_i_38_n_6\,
      O(0) => \left_dev_reg[13]_i_38_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \left_dev[13]_i_59_n_0\,
      S(0) => \left_dev[13]_i_60_n_0\
    );
\left_dev_reg[13]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[13]_i_39_n_0\,
      CO(2) => \left_dev_reg[13]_i_39_n_1\,
      CO(1) => \left_dev_reg[13]_i_39_n_2\,
      CO(0) => \left_dev_reg[13]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_61_n_0\,
      DI(2) => \left_dev[13]_i_62_n_0\,
      DI(1) => \left_dev[13]_i_63_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_left_dev_reg[13]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[13]_i_64_n_0\,
      S(2) => \left_dev[13]_i_65_n_0\,
      S(1) => \left_dev[13]_i_66_n_0\,
      S(0) => \left_dev[13]_i_67_n_0\
    );
\left_dev_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_14_n_0\,
      CO(3 downto 2) => \NLW_left_dev_reg[13]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \left_dev_reg[13]_i_4_n_2\,
      CO(0) => \left_dev_reg[13]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_dev[13]_i_15_n_0\,
      DI(0) => \left_dev[13]_i_16_n_0\,
      O(3) => \NLW_left_dev_reg[13]_i_4_O_UNCONNECTED\(3),
      O(2) => \left_dev_reg[13]_i_4_n_5\,
      O(1) => \left_dev_reg[13]_i_4_n_6\,
      O(0) => \left_dev_reg[13]_i_4_n_7\,
      S(3) => '0',
      S(2) => \left_dev[13]_i_17_n_0\,
      S(1) => \left_dev[13]_i_18_n_0\,
      S(0) => \left_dev[13]_i_19_n_0\
    );
\left_dev_reg[13]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[13]_i_48_n_0\,
      CO(2) => \left_dev_reg[13]_i_48_n_1\,
      CO(1) => \left_dev_reg[13]_i_48_n_2\,
      CO(0) => \left_dev_reg[13]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_68_n_0\,
      DI(2) => \left_dev_reg[13]_i_69_n_7\,
      DI(1) => \left_dev_reg[13]_i_70_n_4\,
      DI(0) => '0',
      O(3) => \left_dev_reg[13]_i_48_n_4\,
      O(2) => \left_dev_reg[13]_i_48_n_5\,
      O(1) => \left_dev_reg[13]_i_48_n_6\,
      O(0) => \left_dev_reg[13]_i_48_n_7\,
      S(3) => \left_dev[13]_i_71_n_0\,
      S(2) => \left_dev[13]_i_72_n_0\,
      S(1) => \left_dev_reg[13]_i_70_n_4\,
      S(0) => \left_dev_reg[13]_i_70_n_5\
    );
\left_dev_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_20_n_0\,
      CO(3) => \left_dev_reg[13]_i_5_n_0\,
      CO(2) => \left_dev_reg[13]_i_5_n_1\,
      CO(1) => \left_dev_reg[13]_i_5_n_2\,
      CO(0) => \left_dev_reg[13]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_21_n_0\,
      DI(2) => \left_dev[13]_i_22_n_0\,
      DI(1) => \left_dev[13]_i_23_n_0\,
      DI(0) => \left_dev[13]_i_24_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[13]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[13]_i_25_n_0\,
      S(2) => \left_dev[13]_i_26_n_0\,
      S(1) => \left_dev[13]_i_27_n_0\,
      S(0) => \left_dev[13]_i_28_n_0\
    );
\left_dev_reg[13]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_69_n_0\,
      CO(3) => \left_dev_reg[13]_i_56_n_0\,
      CO(2) => \left_dev_reg[13]_i_56_n_1\,
      CO(1) => \left_dev_reg[13]_i_56_n_2\,
      CO(0) => \left_dev_reg[13]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_58_n_0\,
      DI(2) => \left_dev[13]_i_58_n_0\,
      DI(1) => \left_dev[13]_i_58_n_0\,
      DI(0) => \left_dev[13]_i_58_n_0\,
      O(3) => \left_dev_reg[13]_i_56_n_4\,
      O(2) => \left_dev_reg[13]_i_56_n_5\,
      O(1) => \left_dev_reg[13]_i_56_n_6\,
      O(0) => \left_dev_reg[13]_i_56_n_7\,
      S(3) => \left_dev[13]_i_73_n_0\,
      S(2) => \left_dev[13]_i_74_n_0\,
      S(1) => \left_dev[13]_i_75_n_0\,
      S(0) => \left_dev[13]_i_76_n_0\
    );
\left_dev_reg[13]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[13]_i_70_n_0\,
      CO(3) => \left_dev_reg[13]_i_69_n_0\,
      CO(2) => \left_dev_reg[13]_i_69_n_1\,
      CO(1) => \left_dev_reg[13]_i_69_n_2\,
      CO(0) => \left_dev_reg[13]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_2_n_0\,
      DI(2) => \left_dev[13]_i_77_n_0\,
      DI(1) => '0',
      DI(0) => \left_dev[13]_i_78_n_0\,
      O(3) => \left_dev_reg[13]_i_69_n_4\,
      O(2) => \left_dev_reg[13]_i_69_n_5\,
      O(1) => \left_dev_reg[13]_i_69_n_6\,
      O(0) => \left_dev_reg[13]_i_69_n_7\,
      S(3) => \left_dev[13]_i_79_n_0\,
      S(2) => \left_dev[13]_i_80_n_0\,
      S(1) => \left_dev[13]_i_81_n_0\,
      S(0) => \left_dev[13]_i_82_n_0\
    );
\left_dev_reg[13]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[13]_i_70_n_0\,
      CO(2) => \left_dev_reg[13]_i_70_n_1\,
      CO(1) => \left_dev_reg[13]_i_70_n_2\,
      CO(0) => \left_dev_reg[13]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[13]_i_83_n_0\,
      DI(2) => \left_sum_reg_n_0_[48]\,
      DI(1) => \left_sum_reg_n_0_[47]\,
      DI(0) => '0',
      O(3) => \left_dev_reg[13]_i_70_n_4\,
      O(2) => \left_dev_reg[13]_i_70_n_5\,
      O(1) => \left_dev_reg[13]_i_70_n_6\,
      O(0) => \NLW_left_dev_reg[13]_i_70_O_UNCONNECTED\(0),
      S(3) => \left_dev[13]_i_84_n_0\,
      S(2) => \left_sum_reg_n_0_[48]\,
      S(1) => \left_sum_reg_n_0_[47]\,
      S(0) => '0'
    );
\left_dev_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(14),
      Q => left_dev(14)
    );
\left_dev_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(15),
      Q => left_dev(15)
    );
\left_dev_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_dev[1]_i_1_n_0\,
      Q => left_dev(1)
    );
\left_dev_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(2),
      Q => left_dev(2)
    );
\left_dev_reg[2]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_29_n_0\,
      CO(3) => \left_dev_reg[2]_i_14_n_0\,
      CO(2) => \left_dev_reg[2]_i_14_n_1\,
      CO(1) => \left_dev_reg[2]_i_14_n_2\,
      CO(0) => \left_dev_reg[2]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_30_n_0\,
      DI(2) => \left_dev[2]_i_31_n_0\,
      DI(1) => \left_dev[2]_i_32_n_0\,
      DI(0) => \left_dev[2]_i_33_n_0\,
      O(3) => \left_dev_reg[2]_i_14_n_4\,
      O(2) => \left_dev_reg[2]_i_14_n_5\,
      O(1) => \left_dev_reg[2]_i_14_n_6\,
      O(0) => \left_dev_reg[2]_i_14_n_7\,
      S(3) => \left_dev[2]_i_34_n_0\,
      S(2) => \left_dev[2]_i_35_n_0\,
      S(1) => \left_dev[2]_i_36_n_0\,
      S(0) => \left_dev[2]_i_37_n_0\
    );
\left_dev_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_39_n_0\,
      CO(3) => \left_dev_reg[2]_i_20_n_0\,
      CO(2) => \left_dev_reg[2]_i_20_n_1\,
      CO(1) => \left_dev_reg[2]_i_20_n_2\,
      CO(0) => \left_dev_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_40_n_0\,
      DI(2) => \left_dev[2]_i_41_n_0\,
      DI(1) => \left_dev[2]_i_42_n_0\,
      DI(0) => \left_dev[2]_i_43_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[2]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[2]_i_44_n_0\,
      S(2) => \left_dev[2]_i_45_n_0\,
      S(1) => \left_dev[2]_i_46_n_0\,
      S(0) => \left_dev[2]_i_47_n_0\
    );
\left_dev_reg[2]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_48_n_0\,
      CO(3) => \left_dev_reg[2]_i_29_n_0\,
      CO(2) => \left_dev_reg[2]_i_29_n_1\,
      CO(1) => \left_dev_reg[2]_i_29_n_2\,
      CO(0) => \left_dev_reg[2]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_49_n_0\,
      DI(2) => '0',
      DI(1) => \left_dev[2]_i_50_n_0\,
      DI(0) => \left_dev[2]_i_51_n_0\,
      O(3) => \left_dev_reg[2]_i_29_n_4\,
      O(2) => \left_dev_reg[2]_i_29_n_5\,
      O(1) => \left_dev_reg[2]_i_29_n_6\,
      O(0) => \left_dev_reg[2]_i_29_n_7\,
      S(3) => \left_dev[2]_i_52_n_0\,
      S(2) => \left_dev[2]_i_53_n_0\,
      S(1) => \left_dev[2]_i_54_n_0\,
      S(0) => \left_dev[2]_i_55_n_0\
    );
\left_dev_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_5_n_0\,
      CO(3) => \left_dev_reg[2]_i_3_n_0\,
      CO(2) => \left_dev_reg[2]_i_3_n_1\,
      CO(1) => \left_dev_reg[2]_i_3_n_2\,
      CO(0) => \left_dev_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_6_n_0\,
      DI(2) => \left_dev[2]_i_7_n_0\,
      DI(1) => \left_dev[2]_i_8_n_0\,
      DI(0) => \left_dev[2]_i_9_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[2]_i_10_n_0\,
      S(2) => \left_dev[2]_i_11_n_0\,
      S(1) => \left_dev[2]_i_12_n_0\,
      S(0) => \left_dev[2]_i_13_n_0\
    );
\left_dev_reg[2]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_56_n_0\,
      CO(3) => \NLW_left_dev_reg[2]_i_38_CO_UNCONNECTED\(3),
      CO(2) => \left_dev_reg[2]_i_38_n_1\,
      CO(1) => \NLW_left_dev_reg[2]_i_38_CO_UNCONNECTED\(1),
      CO(0) => \left_dev_reg[2]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_dev[2]_i_57_n_0\,
      DI(0) => \left_dev[2]_i_58_n_0\,
      O(3 downto 2) => \NLW_left_dev_reg[2]_i_38_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_dev_reg[2]_i_38_n_6\,
      O(0) => \left_dev_reg[2]_i_38_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \left_dev[2]_i_59_n_0\,
      S(0) => \left_dev[2]_i_60_n_0\
    );
\left_dev_reg[2]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[2]_i_39_n_0\,
      CO(2) => \left_dev_reg[2]_i_39_n_1\,
      CO(1) => \left_dev_reg[2]_i_39_n_2\,
      CO(0) => \left_dev_reg[2]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_61_n_0\,
      DI(2) => \left_dev[2]_i_62_n_0\,
      DI(1) => \left_dev[2]_i_63_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_left_dev_reg[2]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[2]_i_64_n_0\,
      S(2) => \left_dev[2]_i_65_n_0\,
      S(1) => \left_dev[2]_i_66_n_0\,
      S(0) => \left_dev[2]_i_67_n_0\
    );
\left_dev_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_14_n_0\,
      CO(3 downto 2) => \NLW_left_dev_reg[2]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \left_dev_reg[2]_i_4_n_2\,
      CO(0) => \left_dev_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_dev[2]_i_15_n_0\,
      DI(0) => \left_dev[2]_i_16_n_0\,
      O(3) => \NLW_left_dev_reg[2]_i_4_O_UNCONNECTED\(3),
      O(2) => \left_dev_reg[2]_i_4_n_5\,
      O(1) => \left_dev_reg[2]_i_4_n_6\,
      O(0) => \left_dev_reg[2]_i_4_n_7\,
      S(3) => '0',
      S(2) => \left_dev[2]_i_17_n_0\,
      S(1) => \left_dev[2]_i_18_n_0\,
      S(0) => \left_dev[2]_i_19_n_0\
    );
\left_dev_reg[2]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[2]_i_48_n_0\,
      CO(2) => \left_dev_reg[2]_i_48_n_1\,
      CO(1) => \left_dev_reg[2]_i_48_n_2\,
      CO(0) => \left_dev_reg[2]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_68_n_0\,
      DI(2) => \left_dev_reg[2]_i_69_n_7\,
      DI(1) => \left_dev_reg[2]_i_70_n_4\,
      DI(0) => '0',
      O(3) => \left_dev_reg[2]_i_48_n_4\,
      O(2) => \left_dev_reg[2]_i_48_n_5\,
      O(1) => \left_dev_reg[2]_i_48_n_6\,
      O(0) => \left_dev_reg[2]_i_48_n_7\,
      S(3) => \left_dev[2]_i_71_n_0\,
      S(2) => \left_dev[2]_i_72_n_0\,
      S(1) => \left_dev_reg[2]_i_70_n_4\,
      S(0) => \left_dev_reg[2]_i_70_n_5\
    );
\left_dev_reg[2]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_20_n_0\,
      CO(3) => \left_dev_reg[2]_i_5_n_0\,
      CO(2) => \left_dev_reg[2]_i_5_n_1\,
      CO(1) => \left_dev_reg[2]_i_5_n_2\,
      CO(0) => \left_dev_reg[2]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_21_n_0\,
      DI(2) => \left_dev[2]_i_22_n_0\,
      DI(1) => \left_dev[2]_i_23_n_0\,
      DI(0) => \left_dev[2]_i_24_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[2]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[2]_i_25_n_0\,
      S(2) => \left_dev[2]_i_26_n_0\,
      S(1) => \left_dev[2]_i_27_n_0\,
      S(0) => \left_dev[2]_i_28_n_0\
    );
\left_dev_reg[2]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_69_n_0\,
      CO(3) => \left_dev_reg[2]_i_56_n_0\,
      CO(2) => \left_dev_reg[2]_i_56_n_1\,
      CO(1) => \left_dev_reg[2]_i_56_n_2\,
      CO(0) => \left_dev_reg[2]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_58_n_0\,
      DI(2) => \left_dev[2]_i_58_n_0\,
      DI(1) => \left_dev[2]_i_58_n_0\,
      DI(0) => \left_dev[2]_i_58_n_0\,
      O(3) => \left_dev_reg[2]_i_56_n_4\,
      O(2) => \left_dev_reg[2]_i_56_n_5\,
      O(1) => \left_dev_reg[2]_i_56_n_6\,
      O(0) => \left_dev_reg[2]_i_56_n_7\,
      S(3) => \left_dev[2]_i_73_n_0\,
      S(2) => \left_dev[2]_i_74_n_0\,
      S(1) => \left_dev[2]_i_75_n_0\,
      S(0) => \left_dev[2]_i_76_n_0\
    );
\left_dev_reg[2]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[2]_i_70_n_0\,
      CO(3) => \left_dev_reg[2]_i_69_n_0\,
      CO(2) => \left_dev_reg[2]_i_69_n_1\,
      CO(1) => \left_dev_reg[2]_i_69_n_2\,
      CO(0) => \left_dev_reg[2]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_2_n_0\,
      DI(2) => \left_dev[2]_i_77_n_0\,
      DI(1) => '0',
      DI(0) => \left_dev[2]_i_78_n_0\,
      O(3) => \left_dev_reg[2]_i_69_n_4\,
      O(2) => \left_dev_reg[2]_i_69_n_5\,
      O(1) => \left_dev_reg[2]_i_69_n_6\,
      O(0) => \left_dev_reg[2]_i_69_n_7\,
      S(3) => \left_dev[2]_i_79_n_0\,
      S(2) => \left_dev[2]_i_80_n_0\,
      S(1) => \left_dev[2]_i_81_n_0\,
      S(0) => \left_dev[2]_i_82_n_0\
    );
\left_dev_reg[2]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[2]_i_70_n_0\,
      CO(2) => \left_dev_reg[2]_i_70_n_1\,
      CO(1) => \left_dev_reg[2]_i_70_n_2\,
      CO(0) => \left_dev_reg[2]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[2]_i_83_n_0\,
      DI(2) => \left_sum_reg_n_0_[13]\,
      DI(1) => \left_sum_reg_n_0_[12]\,
      DI(0) => '0',
      O(3) => \left_dev_reg[2]_i_70_n_4\,
      O(2) => \left_dev_reg[2]_i_70_n_5\,
      O(1) => \left_dev_reg[2]_i_70_n_6\,
      O(0) => \NLW_left_dev_reg[2]_i_70_O_UNCONNECTED\(0),
      S(3) => \left_dev[2]_i_84_n_0\,
      S(2) => \left_sum_reg_n_0_[13]\,
      S(1) => \left_sum_reg_n_0_[12]\,
      S(0) => '0'
    );
\left_dev_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(3),
      Q => left_dev(3)
    );
\left_dev_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(4),
      Q => left_dev(4)
    );
\left_dev_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(5),
      Q => left_dev(5)
    );
\left_dev_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => \left_dev[6]_i_1_n_0\,
      Q => left_dev(6)
    );
\left_dev_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(7),
      Q => left_dev(7)
    );
\left_dev_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_32_n_0\,
      CO(3) => \left_dev_reg[7]_i_10_n_0\,
      CO(2) => \left_dev_reg[7]_i_10_n_1\,
      CO(1) => \left_dev_reg[7]_i_10_n_2\,
      CO(0) => \left_dev_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_33_n_0\,
      DI(2) => \left_dev[7]_i_34_n_0\,
      DI(1) => \left_dev[7]_i_35_n_0\,
      DI(0) => \left_dev[7]_i_36_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[7]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[7]_i_37_n_0\,
      S(2) => \left_dev[7]_i_38_n_0\,
      S(1) => \left_dev[7]_i_39_n_0\,
      S(0) => \left_dev[7]_i_40_n_0\
    );
\left_dev_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_41_n_0\,
      CO(3) => \left_dev_reg[7]_i_19_n_0\,
      CO(2) => \left_dev_reg[7]_i_19_n_1\,
      CO(1) => \left_dev_reg[7]_i_19_n_2\,
      CO(0) => \left_dev_reg[7]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_42_n_0\,
      DI(2) => \left_dev[7]_i_43_n_0\,
      DI(1) => \left_dev[7]_i_44_n_0\,
      DI(0) => \left_dev[7]_i_45_n_0\,
      O(3) => \left_dev_reg[7]_i_19_n_4\,
      O(2) => \left_dev_reg[7]_i_19_n_5\,
      O(1) => \left_dev_reg[7]_i_19_n_6\,
      O(0) => \left_dev_reg[7]_i_19_n_7\,
      S(3) => \left_dev[7]_i_46_n_0\,
      S(2) => \left_dev[7]_i_47_n_0\,
      S(1) => \left_dev[7]_i_48_n_0\,
      S(0) => \left_dev[7]_i_49_n_0\
    );
\left_dev_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_5_n_0\,
      CO(3 downto 1) => \NLW_left_dev_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \left_dev_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \left_dev[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \left_dev[7]_i_7_n_0\
    );
\left_dev_reg[7]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_52_n_0\,
      CO(3) => \left_dev_reg[7]_i_27_n_0\,
      CO(2) => \left_dev_reg[7]_i_27_n_1\,
      CO(1) => \left_dev_reg[7]_i_27_n_2\,
      CO(0) => \left_dev_reg[7]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_29_n_0\,
      DI(2) => \left_dev[7]_i_29_n_0\,
      DI(1) => \left_dev[7]_i_29_n_0\,
      DI(0) => \left_dev[7]_i_29_n_0\,
      O(3) => \left_dev_reg[7]_i_27_n_4\,
      O(2) => \left_dev_reg[7]_i_27_n_5\,
      O(1) => \left_dev_reg[7]_i_27_n_6\,
      O(0) => \left_dev_reg[7]_i_27_n_7\,
      S(3) => \left_dev[7]_i_53_n_0\,
      S(2) => \left_dev[7]_i_54_n_0\,
      S(1) => \left_dev[7]_i_55_n_0\,
      S(0) => \left_dev[7]_i_56_n_0\
    );
\left_dev_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_8_n_0\,
      CO(3 downto 1) => \NLW_left_dev_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \left_dev_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_left_dev_reg[7]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_dev_reg[7]_i_3_n_6\,
      O(0) => \left_dev_reg[7]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \left_dev_reg[7]_i_9_n_1\,
      S(0) => \left_dev_reg[7]_i_9_n_6\
    );
\left_dev_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_57_n_0\,
      CO(3) => \left_dev_reg[7]_i_32_n_0\,
      CO(2) => \left_dev_reg[7]_i_32_n_1\,
      CO(1) => \left_dev_reg[7]_i_32_n_2\,
      CO(0) => \left_dev_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_58_n_0\,
      DI(2) => \left_dev[7]_i_59_n_0\,
      DI(1) => \left_dev[7]_i_60_n_0\,
      DI(0) => \left_dev[7]_i_61_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[7]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[7]_i_62_n_0\,
      S(2) => \left_dev[7]_i_63_n_0\,
      S(1) => \left_dev[7]_i_64_n_0\,
      S(0) => \left_dev[7]_i_65_n_0\
    );
\left_dev_reg[7]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[7]_i_41_n_0\,
      CO(2) => \left_dev_reg[7]_i_41_n_1\,
      CO(1) => \left_dev_reg[7]_i_41_n_2\,
      CO(0) => \left_dev_reg[7]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_66_n_0\,
      DI(2) => \left_dev[7]_i_67_n_0\,
      DI(1) => \left_dev_reg[7]_i_68_n_6\,
      DI(0) => \left_dev_reg[7]_i_68_n_7\,
      O(3) => \left_dev_reg[7]_i_41_n_4\,
      O(2) => \left_dev_reg[7]_i_41_n_5\,
      O(1) => \left_dev_reg[7]_i_41_n_6\,
      O(0) => \NLW_left_dev_reg[7]_i_41_O_UNCONNECTED\(0),
      S(3) => \left_dev[7]_i_69_n_0\,
      S(2) => \left_dev[7]_i_70_n_0\,
      S(1) => \left_dev[7]_i_71_n_0\,
      S(0) => \left_dev[7]_i_72_n_0\
    );
\left_dev_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_10_n_0\,
      CO(3) => \left_dev_reg[7]_i_5_n_0\,
      CO(2) => \left_dev_reg[7]_i_5_n_1\,
      CO(1) => \left_dev_reg[7]_i_5_n_2\,
      CO(0) => \left_dev_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_11_n_0\,
      DI(2) => \left_dev[7]_i_12_n_0\,
      DI(1) => \left_dev[7]_i_13_n_0\,
      DI(0) => \left_dev[7]_i_14_n_0\,
      O(3 downto 0) => \NLW_left_dev_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[7]_i_15_n_0\,
      S(2) => \left_dev[7]_i_16_n_0\,
      S(1) => \left_dev[7]_i_17_n_0\,
      S(0) => \left_dev[7]_i_18_n_0\
    );
\left_dev_reg[7]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_51_n_0\,
      CO(3) => \NLW_left_dev_reg[7]_i_50_CO_UNCONNECTED\(3),
      CO(2) => \left_dev_reg[7]_i_50_n_1\,
      CO(1) => \NLW_left_dev_reg[7]_i_50_CO_UNCONNECTED\(1),
      CO(0) => \left_dev_reg[7]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_dev[7]_i_73_n_0\,
      DI(0) => \left_dev[7]_i_74_n_0\,
      O(3 downto 2) => \NLW_left_dev_reg[7]_i_50_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_dev_reg[7]_i_50_n_6\,
      O(0) => \left_dev_reg[7]_i_50_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \left_dev[7]_i_75_n_0\,
      S(0) => \left_dev[7]_i_76_n_0\
    );
\left_dev_reg[7]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_68_n_0\,
      CO(3) => \left_dev_reg[7]_i_51_n_0\,
      CO(2) => \left_dev_reg[7]_i_51_n_1\,
      CO(1) => \left_dev_reg[7]_i_51_n_2\,
      CO(0) => \left_dev_reg[7]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_74_n_0\,
      DI(2) => \left_dev[7]_i_74_n_0\,
      DI(1) => \left_dev[7]_i_74_n_0\,
      DI(0) => \left_dev[7]_i_74_n_0\,
      O(3) => \left_dev_reg[7]_i_51_n_4\,
      O(2) => \left_dev_reg[7]_i_51_n_5\,
      O(1) => \left_dev_reg[7]_i_51_n_6\,
      O(0) => \left_dev_reg[7]_i_51_n_7\,
      S(3) => \left_dev[7]_i_77_n_0\,
      S(2) => \left_dev[7]_i_78_n_0\,
      S(1) => \left_dev[7]_i_79_n_0\,
      S(0) => \left_dev[7]_i_80_n_0\
    );
\left_dev_reg[7]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_81_n_0\,
      CO(3) => \left_dev_reg[7]_i_52_n_0\,
      CO(2) => \left_dev_reg[7]_i_52_n_1\,
      CO(1) => \left_dev_reg[7]_i_52_n_2\,
      CO(0) => \left_dev_reg[7]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_82_n_0\,
      DI(2) => \left_dev[7]_i_83_n_0\,
      DI(1) => '0',
      DI(0) => \left_dev[7]_i_84_n_0\,
      O(3) => \left_dev_reg[7]_i_52_n_4\,
      O(2) => \left_dev_reg[7]_i_52_n_5\,
      O(1) => \left_dev_reg[7]_i_52_n_6\,
      O(0) => \left_dev_reg[7]_i_52_n_7\,
      S(3) => \left_dev[7]_i_85_n_0\,
      S(2) => \left_dev[7]_i_86_n_0\,
      S(1) => \left_dev[7]_i_87_n_0\,
      S(0) => \left_dev[7]_i_88_n_0\
    );
\left_dev_reg[7]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[7]_i_57_n_0\,
      CO(2) => \left_dev_reg[7]_i_57_n_1\,
      CO(1) => \left_dev_reg[7]_i_57_n_2\,
      CO(0) => \left_dev_reg[7]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_89_n_0\,
      DI(2) => \left_dev[7]_i_90_n_0\,
      DI(1) => \left_dev[7]_i_91_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_left_dev_reg[7]_i_57_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_dev[7]_i_92_n_0\,
      S(2) => \left_dev[7]_i_93_n_0\,
      S(1) => \left_dev[7]_i_94_n_0\,
      S(0) => \left_dev[7]_i_95_n_0\
    );
\left_dev_reg[7]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_96_n_0\,
      CO(3) => \left_dev_reg[7]_i_68_n_0\,
      CO(2) => \left_dev_reg[7]_i_68_n_1\,
      CO(1) => \left_dev_reg[7]_i_68_n_2\,
      CO(0) => \left_dev_reg[7]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_97_n_0\,
      DI(2) => \left_dev[7]_i_98_n_0\,
      DI(1) => '0',
      DI(0) => \left_dev[7]_i_99_n_0\,
      O(3) => \left_dev_reg[7]_i_68_n_4\,
      O(2) => \left_dev_reg[7]_i_68_n_5\,
      O(1) => \left_dev_reg[7]_i_68_n_6\,
      O(0) => \left_dev_reg[7]_i_68_n_7\,
      S(3) => \left_dev[7]_i_100_n_0\,
      S(2) => \left_dev[7]_i_101_n_0\,
      S(1) => \left_dev[7]_i_102_n_0\,
      S(0) => \left_dev[7]_i_103_n_0\
    );
\left_dev_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_19_n_0\,
      CO(3) => \left_dev_reg[7]_i_8_n_0\,
      CO(2) => \left_dev_reg[7]_i_8_n_1\,
      CO(1) => \left_dev_reg[7]_i_8_n_2\,
      CO(0) => \left_dev_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev_reg[7]_i_9_n_7\,
      DI(2) => \left_dev[7]_i_20_n_0\,
      DI(1) => \left_dev[7]_i_21_n_0\,
      DI(0) => \left_dev[7]_i_22_n_0\,
      O(3) => \left_dev_reg[7]_i_8_n_4\,
      O(2) => \left_dev_reg[7]_i_8_n_5\,
      O(1) => \left_dev_reg[7]_i_8_n_6\,
      O(0) => \left_dev_reg[7]_i_8_n_7\,
      S(3) => \left_dev[7]_i_23_n_0\,
      S(2) => \left_dev[7]_i_24_n_0\,
      S(1) => \left_dev[7]_i_25_n_0\,
      S(0) => \left_dev[7]_i_26_n_0\
    );
\left_dev_reg[7]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[7]_i_81_n_0\,
      CO(2) => \left_dev_reg[7]_i_81_n_1\,
      CO(1) => \left_dev_reg[7]_i_81_n_2\,
      CO(0) => \left_dev_reg[7]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_104_n_0\,
      DI(2 downto 1) => p_0_in(16 downto 15),
      DI(0) => '0',
      O(3) => \left_dev_reg[7]_i_81_n_4\,
      O(2) => \left_dev_reg[7]_i_81_n_5\,
      O(1) => \left_dev_reg[7]_i_81_n_6\,
      O(0) => \NLW_left_dev_reg[7]_i_81_O_UNCONNECTED\(0),
      S(3) => \left_dev[7]_i_105_n_0\,
      S(2 downto 1) => p_0_in(16 downto 15),
      S(0) => '0'
    );
\left_dev_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_dev_reg[7]_i_27_n_0\,
      CO(3) => \NLW_left_dev_reg[7]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \left_dev_reg[7]_i_9_n_1\,
      CO(1) => \NLW_left_dev_reg[7]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \left_dev_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_dev[7]_i_28_n_0\,
      DI(0) => \left_dev[7]_i_29_n_0\,
      O(3 downto 2) => \NLW_left_dev_reg[7]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_dev_reg[7]_i_9_n_6\,
      O(0) => \left_dev_reg[7]_i_9_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \left_dev[7]_i_30_n_0\,
      S(0) => \left_dev[7]_i_31_n_0\
    );
\left_dev_reg[7]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_dev_reg[7]_i_96_n_0\,
      CO(2) => \left_dev_reg[7]_i_96_n_1\,
      CO(1) => \left_dev_reg[7]_i_96_n_2\,
      CO(0) => \left_dev_reg[7]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \left_dev[7]_i_106_n_0\,
      DI(2 downto 1) => p_0_in(13 downto 12),
      DI(0) => '0',
      O(3) => \left_dev_reg[7]_i_96_n_4\,
      O(2) => \left_dev_reg[7]_i_96_n_5\,
      O(1) => \left_dev_reg[7]_i_96_n_6\,
      O(0) => \NLW_left_dev_reg[7]_i_96_O_UNCONNECTED\(0),
      S(3) => \left_dev[7]_i_107_n_0\,
      S(2 downto 1) => p_0_in(13 downto 12),
      S(0) => '0'
    );
\left_dev_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(8),
      Q => left_dev(8)
    );
\left_dev_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => left_dev0(9),
      Q => left_dev(9)
    );
left_region: entity work.hdmi_light_strip_output_0_4_rbg_ram
     port map (
      addra(11) => left_region_i_1_n_0,
      addra(10) => left_region_i_2_n_0,
      addra(9) => left_region_i_3_n_0,
      addra(8) => left_region_i_4_n_0,
      addra(7) => left_region_i_5_n_0,
      addra(6) => left_region_i_6_n_0,
      addra(5) => left_region_i_7_n_0,
      addra(4) => left_region_i_8_n_0,
      addra(3) => left_region_i_9_n_0,
      addra(2) => left_region_i_10_n_0,
      addra(1) => left_region_i_11_n_0,
      addra(0) => left_region_i_12_n_0,
      clka => pclk,
      dina(31 downto 16) => B"0000000000000000",
      dina(15 downto 0) => left_data_reg(15 downto 0),
      douta(31 downto 16) => NLW_left_region_douta_UNCONNECTED(31 downto 16),
      douta(15 downto 0) => left_data(15 downto 0),
      wea(0) => left_wr_en
    );
left_region_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[11]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(11),
      I3 => reset,
      O => left_region_i_1_n_0
    );
left_region_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[2]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(2),
      I3 => reset,
      O => left_region_i_10_n_0
    );
left_region_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[1]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(1),
      I3 => reset,
      O => left_region_i_11_n_0
    );
left_region_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[0]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(0),
      I3 => reset,
      O => left_region_i_12_n_0
    );
left_region_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[10]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(10),
      I3 => reset,
      O => left_region_i_2_n_0
    );
left_region_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[9]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(9),
      I3 => reset,
      O => left_region_i_3_n_0
    );
left_region_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[8]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(8),
      I3 => reset,
      O => left_region_i_4_n_0
    );
left_region_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[7]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(7),
      I3 => reset,
      O => left_region_i_5_n_0
    );
left_region_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[6]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(6),
      I3 => reset,
      O => left_region_i_6_n_0
    );
left_region_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[5]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(5),
      I3 => reset,
      O => left_region_i_7_n_0
    );
left_region_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[4]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(4),
      I3 => reset,
      O => left_region_i_8_n_0
    );
left_region_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \left_addr_rd_reg_n_0_[3]\,
      I1 => frame_valid,
      I2 => left_addr_wr_reg(3),
      I3 => reset,
      O => left_region_i_9_n_0
    );
\left_sum[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[3]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[0]_i_1_n_0\
    );
\left_sum[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[11]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[10]_i_1_n_0\
    );
\left_sum[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[11]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[11]_i_1_n_0\
    );
\left_sum[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[15]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[12]_i_1_n_0\
    );
\left_sum[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[15]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[13]_i_1_n_0\
    );
\left_sum[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[15]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[14]_i_1_n_0\
    );
\left_sum[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[15]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[15]_i_1_n_0\
    );
\left_sum[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[16]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[16]_i_1_n_0\
    );
\left_sum[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[20]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[17]_i_1_n_0\
    );
\left_sum[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[20]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[18]_i_1_n_0\
    );
\left_sum[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[20]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[19]_i_1_n_0\
    );
\left_sum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[3]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[1]_i_1_n_0\
    );
\left_sum[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[20]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[20]_i_1_n_0\
    );
\left_sum[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => data888(13),
      O => \left_sum[20]_i_3_n_0\
    );
\left_sum[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => data888(12),
      O => \left_sum[20]_i_4_n_0\
    );
\left_sum[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => data888(11),
      O => \left_sum[20]_i_5_n_0\
    );
\left_sum[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => data888(10),
      O => \left_sum[20]_i_6_n_0\
    );
\left_sum[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[24]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[21]_i_1_n_0\
    );
\left_sum[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[24]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[22]_i_1_n_0\
    );
\left_sum[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[24]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[23]_i_1_n_0\
    );
\left_sum[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[24]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[24]_i_1_n_0\
    );
\left_sum[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => data888(15),
      O => \left_sum[24]_i_3_n_0\
    );
\left_sum[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => data888(14),
      O => \left_sum[24]_i_4_n_0\
    );
\left_sum[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[28]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[25]_i_1_n_0\
    );
\left_sum[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[28]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[26]_i_1_n_0\
    );
\left_sum[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[28]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[27]_i_1_n_0\
    );
\left_sum[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[28]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[28]_i_1_n_0\
    );
\left_sum[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[32]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[29]_i_1_n_0\
    );
\left_sum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[3]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[2]_i_1_n_0\
    );
\left_sum[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[32]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[30]_i_1_n_0\
    );
\left_sum[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[32]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[31]_i_1_n_0\
    );
\left_sum[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[32]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[32]_i_1_n_0\
    );
\left_sum[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[34]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[33]_i_1_n_0\
    );
\left_sum[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[34]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[34]_i_1_n_0\
    );
\left_sum[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(0),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[35]_i_1_n_0\
    );
\left_sum[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(1),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[36]_i_1_n_0\
    );
\left_sum[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(2),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[37]_i_1_n_0\
    );
\left_sum[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(3),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[38]_i_1_n_0\
    );
\left_sum[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[38]\,
      I1 => data888(22),
      O => \left_sum[38]_i_3_n_0\
    );
\left_sum[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[37]\,
      I1 => data888(21),
      O => \left_sum[38]_i_4_n_0\
    );
\left_sum[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[36]\,
      I1 => data888(20),
      O => \left_sum[38]_i_5_n_0\
    );
\left_sum[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[35]\,
      I1 => data888(19),
      O => \left_sum[38]_i_6_n_0\
    );
\left_sum[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(4),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[39]_i_1_n_0\
    );
\left_sum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[3]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[3]_i_1_n_0\
    );
\left_sum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[3]\,
      I1 => data888(6),
      O => \left_sum[3]_i_3_n_0\
    );
\left_sum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[2]\,
      I1 => data888(5),
      O => \left_sum[3]_i_4_n_0\
    );
\left_sum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[1]\,
      I1 => data888(4),
      O => \left_sum[3]_i_5_n_0\
    );
\left_sum[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[0]\,
      I1 => data888(3),
      O => \left_sum[3]_i_6_n_0\
    );
\left_sum[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(5),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[40]_i_1_n_0\
    );
\left_sum[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(6),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[41]_i_1_n_0\
    );
\left_sum[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(7),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[42]_i_1_n_0\
    );
\left_sum[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[39]\,
      I1 => data888(23),
      O => \left_sum[42]_i_3_n_0\
    );
\left_sum[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(8),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[43]_i_1_n_0\
    );
\left_sum[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(9),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[44]_i_1_n_0\
    );
\left_sum[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(10),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[45]_i_1_n_0\
    );
\left_sum[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(11),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[46]_i_1_n_0\
    );
\left_sum[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(12),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[47]_i_1_n_0\
    );
\left_sum[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(13),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[48]_i_1_n_0\
    );
\left_sum[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(14),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[49]_i_1_n_0\
    );
\left_sum[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[7]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[4]_i_1_n_0\
    );
\left_sum[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(15),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[50]_i_1_n_0\
    );
\left_sum[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0E0000FFFFFFFF"
    )
        port map (
      I0 => pixel_cnt_reg(1),
      I1 => pixel_cnt_reg(0),
      I2 => \left_sum[51]_i_3_n_0\,
      I3 => \left_sum[51]_i_4_n_0\,
      I4 => de,
      I5 => \frame_valid_reg_rep__0_n_0\,
      O => \left_sum[51]_i_1_n_0\
    );
\left_sum[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => left_sum0(16),
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[51]_i_2_n_0\
    );
\left_sum[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pixel_cnt_reg(9),
      I1 => pixel_cnt_reg(8),
      I2 => pixel_cnt_reg(7),
      I3 => pixel_cnt_reg(4),
      I4 => pixel_cnt_reg(3),
      I5 => pixel_cnt_reg(2),
      O => \left_sum[51]_i_3_n_0\
    );
\left_sum[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \left_sum[51]_i_7_n_0\,
      I1 => pixel_cnt_reg(5),
      I2 => pixel_cnt_reg(6),
      I3 => pixel_cnt_reg(7),
      I4 => pixel_cnt_reg(8),
      I5 => pixel_cnt_reg(9),
      O => \left_sum[51]_i_4_n_0\
    );
\left_sum[51]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => pixel_cnt_reg(1),
      I1 => \left_sum[51]_i_3_n_0\,
      I2 => pixel_cnt_reg(6),
      I3 => pixel_cnt_reg(5),
      I4 => pixel_cnt_reg(10),
      I5 => pixel_cnt_reg(11),
      O => \left_sum[51]_i_6_n_0\
    );
\left_sum[51]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_cnt_reg(11),
      I1 => pixel_cnt_reg(10),
      O => \left_sum[51]_i_7_n_0\
    );
\left_sum[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[7]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[5]_i_1_n_0\
    );
\left_sum[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[7]_i_2_n_5\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[6]_i_1_n_0\
    );
\left_sum[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[7]_i_2_n_4\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[7]_i_1_n_0\
    );
\left_sum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_sum_reg_n_0_[4]\,
      I1 => data888(7),
      O => \left_sum[7]_i_3_n_0\
    );
\left_sum[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[11]_i_2_n_7\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[8]_i_1_n_0\
    );
\left_sum[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \left_sum_reg[11]_i_2_n_6\,
      I1 => \frame_valid_reg_rep__0_n_0\,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \left_sum[51]_i_6_n_0\,
      O => \left_sum[9]_i_1_n_0\
    );
\left_sum_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[0]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[0]\
    );
\left_sum_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[10]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[10]\
    );
\left_sum_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[11]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[11]\
    );
\left_sum_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[7]_i_2_n_0\,
      CO(3) => \left_sum_reg[11]_i_2_n_0\,
      CO(2) => \left_sum_reg[11]_i_2_n_1\,
      CO(1) => \left_sum_reg[11]_i_2_n_2\,
      CO(0) => \left_sum_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_sum_reg[11]_i_2_n_4\,
      O(2) => \left_sum_reg[11]_i_2_n_5\,
      O(1) => \left_sum_reg[11]_i_2_n_6\,
      O(0) => \left_sum_reg[11]_i_2_n_7\,
      S(3) => \left_sum_reg_n_0_[11]\,
      S(2) => \left_sum_reg_n_0_[10]\,
      S(1) => \left_sum_reg_n_0_[9]\,
      S(0) => \left_sum_reg_n_0_[8]\
    );
\left_sum_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[12]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[12]\
    );
\left_sum_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[13]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[13]\
    );
\left_sum_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[14]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[14]\
    );
\left_sum_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[15]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[15]\
    );
\left_sum_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[11]_i_2_n_0\,
      CO(3) => \left_sum_reg[15]_i_2_n_0\,
      CO(2) => \left_sum_reg[15]_i_2_n_1\,
      CO(1) => \left_sum_reg[15]_i_2_n_2\,
      CO(0) => \left_sum_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_sum_reg[15]_i_2_n_4\,
      O(2) => \left_sum_reg[15]_i_2_n_5\,
      O(1) => \left_sum_reg[15]_i_2_n_6\,
      O(0) => \left_sum_reg[15]_i_2_n_7\,
      S(3) => \left_sum_reg_n_0_[15]\,
      S(2) => \left_sum_reg_n_0_[14]\,
      S(1) => \left_sum_reg_n_0_[13]\,
      S(0) => \left_sum_reg_n_0_[12]\
    );
\left_sum_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[16]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[16]\
    );
\left_sum_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[15]_i_2_n_0\,
      CO(3 downto 0) => \NLW_left_sum_reg[16]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_left_sum_reg[16]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \left_sum_reg[16]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \left_sum_reg_n_0_[16]\
    );
\left_sum_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[17]_i_1_n_0\,
      Q => p_0_in(0)
    );
\left_sum_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[18]_i_1_n_0\,
      Q => p_0_in(1)
    );
\left_sum_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[19]_i_1_n_0\,
      Q => p_0_in(2)
    );
\left_sum_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[1]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[1]\
    );
\left_sum_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[20]_i_1_n_0\,
      Q => p_0_in(3)
    );
\left_sum_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_sum_reg[20]_i_2_n_0\,
      CO(2) => \left_sum_reg[20]_i_2_n_1\,
      CO(1) => \left_sum_reg[20]_i_2_n_2\,
      CO(0) => \left_sum_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3) => \left_sum_reg[20]_i_2_n_4\,
      O(2) => \left_sum_reg[20]_i_2_n_5\,
      O(1) => \left_sum_reg[20]_i_2_n_6\,
      O(0) => \left_sum_reg[20]_i_2_n_7\,
      S(3) => \left_sum[20]_i_3_n_0\,
      S(2) => \left_sum[20]_i_4_n_0\,
      S(1) => \left_sum[20]_i_5_n_0\,
      S(0) => \left_sum[20]_i_6_n_0\
    );
\left_sum_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[21]_i_1_n_0\,
      Q => p_0_in(4)
    );
\left_sum_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[22]_i_1_n_0\,
      Q => p_0_in(5)
    );
\left_sum_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[23]_i_1_n_0\,
      Q => p_0_in(6)
    );
\left_sum_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[24]_i_1_n_0\,
      Q => p_0_in(7)
    );
\left_sum_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[20]_i_2_n_0\,
      CO(3) => \left_sum_reg[24]_i_2_n_0\,
      CO(2) => \left_sum_reg[24]_i_2_n_1\,
      CO(1) => \left_sum_reg[24]_i_2_n_2\,
      CO(0) => \left_sum_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_0_in(5 downto 4),
      O(3) => \left_sum_reg[24]_i_2_n_4\,
      O(2) => \left_sum_reg[24]_i_2_n_5\,
      O(1) => \left_sum_reg[24]_i_2_n_6\,
      O(0) => \left_sum_reg[24]_i_2_n_7\,
      S(3 downto 2) => p_0_in(7 downto 6),
      S(1) => \left_sum[24]_i_3_n_0\,
      S(0) => \left_sum[24]_i_4_n_0\
    );
\left_sum_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[25]_i_1_n_0\,
      Q => p_0_in(8)
    );
\left_sum_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[26]_i_1_n_0\,
      Q => p_0_in(9)
    );
\left_sum_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[27]_i_1_n_0\,
      Q => p_0_in(10)
    );
\left_sum_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[28]_i_1_n_0\,
      Q => p_0_in(11)
    );
\left_sum_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[24]_i_2_n_0\,
      CO(3) => \left_sum_reg[28]_i_2_n_0\,
      CO(2) => \left_sum_reg[28]_i_2_n_1\,
      CO(1) => \left_sum_reg[28]_i_2_n_2\,
      CO(0) => \left_sum_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_sum_reg[28]_i_2_n_4\,
      O(2) => \left_sum_reg[28]_i_2_n_5\,
      O(1) => \left_sum_reg[28]_i_2_n_6\,
      O(0) => \left_sum_reg[28]_i_2_n_7\,
      S(3 downto 0) => p_0_in(11 downto 8)
    );
\left_sum_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[29]_i_1_n_0\,
      Q => p_0_in(12)
    );
\left_sum_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[2]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[2]\
    );
\left_sum_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[30]_i_1_n_0\,
      Q => p_0_in(13)
    );
\left_sum_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[31]_i_1_n_0\,
      Q => p_0_in(14)
    );
\left_sum_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[32]_i_1_n_0\,
      Q => p_0_in(15)
    );
\left_sum_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[28]_i_2_n_0\,
      CO(3) => \left_sum_reg[32]_i_2_n_0\,
      CO(2) => \left_sum_reg[32]_i_2_n_1\,
      CO(1) => \left_sum_reg[32]_i_2_n_2\,
      CO(0) => \left_sum_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_sum_reg[32]_i_2_n_4\,
      O(2) => \left_sum_reg[32]_i_2_n_5\,
      O(1) => \left_sum_reg[32]_i_2_n_6\,
      O(0) => \left_sum_reg[32]_i_2_n_7\,
      S(3 downto 0) => p_0_in(15 downto 12)
    );
\left_sum_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[33]_i_1_n_0\,
      Q => p_0_in(16)
    );
\left_sum_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[34]_i_1_n_0\,
      Q => p_0_in(17)
    );
\left_sum_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[32]_i_2_n_0\,
      CO(3 downto 1) => \NLW_left_sum_reg[34]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \left_sum_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_left_sum_reg[34]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_sum_reg[34]_i_2_n_6\,
      O(0) => \left_sum_reg[34]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => p_0_in(17 downto 16)
    );
\left_sum_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[35]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[35]\
    );
\left_sum_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[36]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[36]\
    );
\left_sum_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[37]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[37]\
    );
\left_sum_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[38]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[38]\
    );
\left_sum_reg[38]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_sum_reg[38]_i_2_n_0\,
      CO(2) => \left_sum_reg[38]_i_2_n_1\,
      CO(1) => \left_sum_reg[38]_i_2_n_2\,
      CO(0) => \left_sum_reg[38]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \left_sum_reg_n_0_[38]\,
      DI(2) => \left_sum_reg_n_0_[37]\,
      DI(1) => \left_sum_reg_n_0_[36]\,
      DI(0) => \left_sum_reg_n_0_[35]\,
      O(3 downto 0) => left_sum0(3 downto 0),
      S(3) => \left_sum[38]_i_3_n_0\,
      S(2) => \left_sum[38]_i_4_n_0\,
      S(1) => \left_sum[38]_i_5_n_0\,
      S(0) => \left_sum[38]_i_6_n_0\
    );
\left_sum_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[39]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[39]\
    );
\left_sum_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[3]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[3]\
    );
\left_sum_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_sum_reg[3]_i_2_n_0\,
      CO(2) => \left_sum_reg[3]_i_2_n_1\,
      CO(1) => \left_sum_reg[3]_i_2_n_2\,
      CO(0) => \left_sum_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \left_sum_reg_n_0_[3]\,
      DI(2) => \left_sum_reg_n_0_[2]\,
      DI(1) => \left_sum_reg_n_0_[1]\,
      DI(0) => \left_sum_reg_n_0_[0]\,
      O(3) => \left_sum_reg[3]_i_2_n_4\,
      O(2) => \left_sum_reg[3]_i_2_n_5\,
      O(1) => \left_sum_reg[3]_i_2_n_6\,
      O(0) => \left_sum_reg[3]_i_2_n_7\,
      S(3) => \left_sum[3]_i_3_n_0\,
      S(2) => \left_sum[3]_i_4_n_0\,
      S(1) => \left_sum[3]_i_5_n_0\,
      S(0) => \left_sum[3]_i_6_n_0\
    );
\left_sum_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[40]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[40]\
    );
\left_sum_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[41]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[41]\
    );
\left_sum_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[42]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[42]\
    );
\left_sum_reg[42]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[38]_i_2_n_0\,
      CO(3) => \left_sum_reg[42]_i_2_n_0\,
      CO(2) => \left_sum_reg[42]_i_2_n_1\,
      CO(1) => \left_sum_reg[42]_i_2_n_2\,
      CO(0) => \left_sum_reg[42]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \left_sum_reg_n_0_[39]\,
      O(3 downto 0) => left_sum0(7 downto 4),
      S(3) => \left_sum_reg_n_0_[42]\,
      S(2) => \left_sum_reg_n_0_[41]\,
      S(1) => \left_sum_reg_n_0_[40]\,
      S(0) => \left_sum[42]_i_3_n_0\
    );
\left_sum_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[43]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[43]\
    );
\left_sum_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[44]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[44]\
    );
\left_sum_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[45]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[45]\
    );
\left_sum_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[46]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[46]\
    );
\left_sum_reg[46]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[42]_i_2_n_0\,
      CO(3) => \left_sum_reg[46]_i_2_n_0\,
      CO(2) => \left_sum_reg[46]_i_2_n_1\,
      CO(1) => \left_sum_reg[46]_i_2_n_2\,
      CO(0) => \left_sum_reg[46]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_sum0(11 downto 8),
      S(3) => \left_sum_reg_n_0_[46]\,
      S(2) => \left_sum_reg_n_0_[45]\,
      S(1) => \left_sum_reg_n_0_[44]\,
      S(0) => \left_sum_reg_n_0_[43]\
    );
\left_sum_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[47]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[47]\
    );
\left_sum_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[48]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[48]\
    );
\left_sum_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[49]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[49]\
    );
\left_sum_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[4]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[4]\
    );
\left_sum_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[50]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[50]\
    );
\left_sum_reg[50]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[46]_i_2_n_0\,
      CO(3) => \left_sum_reg[50]_i_2_n_0\,
      CO(2) => \left_sum_reg[50]_i_2_n_1\,
      CO(1) => \left_sum_reg[50]_i_2_n_2\,
      CO(0) => \left_sum_reg[50]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_sum0(15 downto 12),
      S(3) => \left_sum_reg_n_0_[50]\,
      S(2) => \left_sum_reg_n_0_[49]\,
      S(1) => \left_sum_reg_n_0_[48]\,
      S(0) => \left_sum_reg_n_0_[47]\
    );
\left_sum_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[51]_i_2_n_0\,
      Q => \left_sum_reg_n_0_[51]\
    );
\left_sum_reg[51]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[50]_i_2_n_0\,
      CO(3 downto 0) => \NLW_left_sum_reg[51]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_left_sum_reg[51]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => left_sum0(16),
      S(3 downto 1) => B"000",
      S(0) => \left_sum_reg_n_0_[51]\
    );
\left_sum_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[5]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[5]\
    );
\left_sum_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[6]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[6]\
    );
\left_sum_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[7]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[7]\
    );
\left_sum_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_sum_reg[3]_i_2_n_0\,
      CO(3) => \left_sum_reg[7]_i_2_n_0\,
      CO(2) => \left_sum_reg[7]_i_2_n_1\,
      CO(1) => \left_sum_reg[7]_i_2_n_2\,
      CO(0) => \left_sum_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \left_sum_reg_n_0_[4]\,
      O(3) => \left_sum_reg[7]_i_2_n_4\,
      O(2) => \left_sum_reg[7]_i_2_n_5\,
      O(1) => \left_sum_reg[7]_i_2_n_6\,
      O(0) => \left_sum_reg[7]_i_2_n_7\,
      S(3) => \left_sum_reg_n_0_[7]\,
      S(2) => \left_sum_reg_n_0_[6]\,
      S(1) => \left_sum_reg_n_0_[5]\,
      S(0) => \left_sum[7]_i_3_n_0\
    );
\left_sum_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[8]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[8]\
    );
\left_sum_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \left_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \left_sum[9]_i_1_n_0\,
      Q => \left_sum_reg_n_0_[9]\
    );
left_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => left_wr_en_i_2_n_0,
      I1 => pixel_cnt_reg(1),
      I2 => pixel_cnt_reg(0),
      I3 => left_wr_en_i_3_n_0,
      I4 => left_wr_en_i_4_n_0,
      I5 => frame_valid,
      O => left_wr_en_i_1_n_0
    );
left_wr_en_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_cnt_reg(0),
      O => left_wr_en_i_10_n_0
    );
left_wr_en_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => left_wr_en_reg_i_16_n_7,
      O => left_wr_en_i_11_n_0
    );
left_wr_en_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => left_wr_en_reg_i_14_n_4,
      O => left_wr_en_i_12_n_0
    );
left_wr_en_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => left_wr_en_reg_i_14_n_5,
      O => left_wr_en_i_13_n_0
    );
left_wr_en_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => left_wr_en_reg_i_15_n_4,
      I1 => left_wr_en_reg_i_17_n_6,
      I2 => left_wr_en_reg_i_17_n_4,
      O => left_wr_en_i_18_n_0
    );
left_wr_en_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => left_wr_en_reg_i_17_n_5,
      I1 => left_wr_en_reg_i_17_n_7,
      O => left_wr_en_i_19_n_0
    );
left_wr_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pixel_cnt_reg(11),
      I1 => pixel_cnt_reg(10),
      I2 => pixel_cnt_reg(5),
      I3 => pixel_cnt_reg(6),
      I4 => \left_sum[51]_i_3_n_0\,
      O => left_wr_en_i_2_n_0
    );
left_wr_en_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => left_wr_en_reg_i_17_n_6,
      I1 => left_wr_en_reg_i_15_n_4,
      O => left_wr_en_i_20_n_0
    );
left_wr_en_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(6),
      I2 => h_cnt_reg(11),
      O => left_wr_en_i_22_n_0
    );
left_wr_en_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(10),
      O => left_wr_en_i_23_n_0
    );
left_wr_en_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(2),
      I2 => h_cnt_reg(9),
      O => left_wr_en_i_24_n_0
    );
left_wr_en_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(8),
      O => left_wr_en_i_25_n_0
    );
left_wr_en_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => h_cnt_reg(11),
      I1 => h_cnt_reg(6),
      I2 => h_cnt_reg(4),
      I3 => h_cnt_reg(5),
      I4 => h_cnt_reg(7),
      O => left_wr_en_i_26_n_0
    );
left_wr_en_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => left_wr_en_i_23_n_0,
      I1 => h_cnt_reg(6),
      I2 => h_cnt_reg(4),
      I3 => h_cnt_reg(11),
      O => left_wr_en_i_27_n_0
    );
left_wr_en_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(10),
      I3 => left_wr_en_i_24_n_0,
      O => left_wr_en_i_28_n_0
    );
left_wr_en_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(2),
      I2 => h_cnt_reg(9),
      I3 => left_wr_en_i_25_n_0,
      O => left_wr_en_i_29_n_0
    );
left_wr_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => left_wr_en_reg_i_5_n_6,
      I1 => left_wr_en_reg_i_5_n_4,
      I2 => left_wr_en_reg_i_6_n_6,
      I3 => left_wr_en_reg_i_6_n_5,
      O => left_wr_en_i_3_n_0
    );
left_wr_en_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => left_wr_en_reg_i_15_n_4,
      I1 => left_wr_en_reg_i_17_n_6,
      I2 => left_wr_en_reg_i_46_n_7,
      I3 => left_wr_en_reg_i_17_n_5,
      I4 => left_wr_en_reg_i_17_n_7,
      O => left_wr_en_i_30_n_0
    );
left_wr_en_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_cnt_reg(8),
      I1 => h_cnt_reg(10),
      O => left_wr_en_i_31_n_0
    );
left_wr_en_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => h_cnt_reg(9),
      O => left_wr_en_i_32_n_0
    );
left_wr_en_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => h_cnt_reg(8),
      O => left_wr_en_i_33_n_0
    );
left_wr_en_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(7),
      O => left_wr_en_i_34_n_0
    );
left_wr_en_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => h_cnt_reg(10),
      I1 => h_cnt_reg(8),
      I2 => h_cnt_reg(11),
      I3 => h_cnt_reg(9),
      O => left_wr_en_i_35_n_0
    );
left_wr_en_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => h_cnt_reg(9),
      I1 => h_cnt_reg(7),
      I2 => h_cnt_reg(10),
      I3 => h_cnt_reg(8),
      O => left_wr_en_i_36_n_0
    );
left_wr_en_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => h_cnt_reg(8),
      I1 => h_cnt_reg(6),
      I2 => h_cnt_reg(7),
      I3 => h_cnt_reg(9),
      O => left_wr_en_i_37_n_0
    );
left_wr_en_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(6),
      I3 => h_cnt_reg(8),
      O => left_wr_en_i_38_n_0
    );
left_wr_en_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(7),
      O => left_wr_en_i_39_n_0
    );
left_wr_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF70"
    )
        port map (
      I0 => left_wr_en_reg_i_5_n_4,
      I1 => left_wr_en_reg_i_6_n_6,
      I2 => left_wr_en_reg_i_5_n_6,
      I3 => left_wr_en_reg_i_6_n_7,
      I4 => right_sum3(0),
      I5 => left_wr_en_reg_i_5_n_5,
      O => left_wr_en_i_4_n_0
    );
left_wr_en_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(2),
      O => left_wr_en_i_40_n_0
    );
left_wr_en_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(0),
      O => left_wr_en_i_41_n_0
    );
left_wr_en_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(8),
      I3 => left_wr_en_i_39_n_0,
      O => left_wr_en_i_42_n_0
    );
left_wr_en_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(7),
      I3 => h_cnt_reg(1),
      I4 => h_cnt_reg(6),
      O => left_wr_en_i_43_n_0
    );
left_wr_en_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(6),
      O => left_wr_en_i_44_n_0
    );
left_wr_en_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(0),
      O => left_wr_en_i_45_n_0
    );
left_wr_en_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => h_cnt_reg(10),
      I1 => h_cnt_reg(11),
      I2 => h_cnt_reg(9),
      O => left_wr_en_i_47_n_0
    );
left_wr_en_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => left_wr_en_reg_i_14_n_6,
      O => left_wr_en_i_7_n_0
    );
left_wr_en_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => left_wr_en_reg_i_14_n_7,
      O => left_wr_en_i_8_n_0
    );
left_wr_en_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(1),
      I1 => left_wr_en_reg_i_15_n_4,
      O => left_wr_en_i_9_n_0
    );
left_wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => left_wr_en_i_1_n_0,
      Q => left_wr_en
    );
left_wr_en_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => left_wr_en_reg_i_14_n_0,
      CO(2) => left_wr_en_reg_i_14_n_1,
      CO(1) => left_wr_en_reg_i_14_n_2,
      CO(0) => left_wr_en_reg_i_14_n_3,
      CYINIT => '0',
      DI(3) => left_wr_en_reg_i_17_n_4,
      DI(2) => left_wr_en_reg_i_17_n_5,
      DI(1) => left_wr_en_reg_i_17_n_6,
      DI(0) => '0',
      O(3) => left_wr_en_reg_i_14_n_4,
      O(2) => left_wr_en_reg_i_14_n_5,
      O(1) => left_wr_en_reg_i_14_n_6,
      O(0) => left_wr_en_reg_i_14_n_7,
      S(3) => left_wr_en_i_18_n_0,
      S(2) => left_wr_en_i_19_n_0,
      S(1) => left_wr_en_i_20_n_0,
      S(0) => left_wr_en_reg_i_17_n_7
    );
left_wr_en_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => left_wr_en_reg_i_21_n_0,
      CO(3) => left_wr_en_reg_i_15_n_0,
      CO(2) => left_wr_en_reg_i_15_n_1,
      CO(1) => left_wr_en_reg_i_15_n_2,
      CO(0) => left_wr_en_reg_i_15_n_3,
      CYINIT => '0',
      DI(3) => left_wr_en_i_22_n_0,
      DI(2) => left_wr_en_i_23_n_0,
      DI(1) => left_wr_en_i_24_n_0,
      DI(0) => left_wr_en_i_25_n_0,
      O(3) => left_wr_en_reg_i_15_n_4,
      O(2 downto 0) => NLW_left_wr_en_reg_i_15_O_UNCONNECTED(2 downto 0),
      S(3) => left_wr_en_i_26_n_0,
      S(2) => left_wr_en_i_27_n_0,
      S(1) => left_wr_en_i_28_n_0,
      S(0) => left_wr_en_i_29_n_0
    );
left_wr_en_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => left_wr_en_reg_i_14_n_0,
      CO(3 downto 0) => NLW_left_wr_en_reg_i_16_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_left_wr_en_reg_i_16_O_UNCONNECTED(3 downto 1),
      O(0) => left_wr_en_reg_i_16_n_7,
      S(3 downto 1) => B"000",
      S(0) => left_wr_en_i_30_n_0
    );
left_wr_en_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => left_wr_en_reg_i_15_n_0,
      CO(3) => left_wr_en_reg_i_17_n_0,
      CO(2) => left_wr_en_reg_i_17_n_1,
      CO(1) => left_wr_en_reg_i_17_n_2,
      CO(0) => left_wr_en_reg_i_17_n_3,
      CYINIT => '0',
      DI(3) => left_wr_en_i_31_n_0,
      DI(2) => left_wr_en_i_32_n_0,
      DI(1) => left_wr_en_i_33_n_0,
      DI(0) => left_wr_en_i_34_n_0,
      O(3) => left_wr_en_reg_i_17_n_4,
      O(2) => left_wr_en_reg_i_17_n_5,
      O(1) => left_wr_en_reg_i_17_n_6,
      O(0) => left_wr_en_reg_i_17_n_7,
      S(3) => left_wr_en_i_35_n_0,
      S(2) => left_wr_en_i_36_n_0,
      S(1) => left_wr_en_i_37_n_0,
      S(0) => left_wr_en_i_38_n_0
    );
left_wr_en_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => left_wr_en_reg_i_21_n_0,
      CO(2) => left_wr_en_reg_i_21_n_1,
      CO(1) => left_wr_en_reg_i_21_n_2,
      CO(0) => left_wr_en_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => left_wr_en_i_39_n_0,
      DI(2) => left_wr_en_i_40_n_0,
      DI(1) => left_wr_en_i_41_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_left_wr_en_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => left_wr_en_i_42_n_0,
      S(2) => left_wr_en_i_43_n_0,
      S(1) => left_wr_en_i_44_n_0,
      S(0) => left_wr_en_i_45_n_0
    );
left_wr_en_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => left_wr_en_reg_i_17_n_0,
      CO(3 downto 0) => NLW_left_wr_en_reg_i_46_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_left_wr_en_reg_i_46_O_UNCONNECTED(3 downto 1),
      O(0) => left_wr_en_reg_i_46_n_7,
      S(3 downto 1) => B"000",
      S(0) => left_wr_en_i_47_n_0
    );
left_wr_en_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => left_wr_en_reg_i_5_n_0,
      CO(2) => left_wr_en_reg_i_5_n_1,
      CO(1) => left_wr_en_reg_i_5_n_2,
      CO(0) => left_wr_en_reg_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => h_cnt_reg(3 downto 0),
      O(3) => left_wr_en_reg_i_5_n_4,
      O(2) => left_wr_en_reg_i_5_n_5,
      O(1) => left_wr_en_reg_i_5_n_6,
      O(0) => right_sum3(0),
      S(3) => left_wr_en_i_7_n_0,
      S(2) => left_wr_en_i_8_n_0,
      S(1) => left_wr_en_i_9_n_0,
      S(0) => left_wr_en_i_10_n_0
    );
left_wr_en_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => left_wr_en_reg_i_5_n_0,
      CO(3 downto 2) => NLW_left_wr_en_reg_i_6_CO_UNCONNECTED(3 downto 2),
      CO(1) => left_wr_en_reg_i_6_n_2,
      CO(0) => left_wr_en_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => h_cnt_reg(5 downto 4),
      O(3) => NLW_left_wr_en_reg_i_6_O_UNCONNECTED(3),
      O(2) => left_wr_en_reg_i_6_n_5,
      O(1) => left_wr_en_reg_i_6_n_6,
      O(0) => left_wr_en_reg_i_6_n_7,
      S(3) => '0',
      S(2) => left_wr_en_i_11_n_0,
      S(1) => left_wr_en_i_12_n_0,
      S(0) => left_wr_en_i_13_n_0
    );
light_strip_data: entity work.hdmi_light_strip_output_0_4_RZ_Code
     port map (
      dout(15 downto 0) => fifo_rgb_in(15 downto 0),
      empty => fifo_empty,
      fifo_r_begin => fifo_r_begin,
      \fifo_r_begin_reg__0\ => \fifo_r_begin_reg__0\,
      fifo_read_en0 => fifo_read_en0,
      light_rgb_data => light_rgb_data,
      pclk => pclk,
      reset => reset,
      rst_n => rst_n
    );
\pixel_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(3),
      O => \pixel_cnt[0]_i_2_n_0\
    );
\pixel_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(2),
      O => \pixel_cnt[0]_i_3_n_0\
    );
\pixel_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(1),
      O => \pixel_cnt[0]_i_4_n_0\
    );
\pixel_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_cnt_reg(0),
      I1 => de,
      O => \pixel_cnt[0]_i_5_n_0\
    );
\pixel_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(7),
      O => \pixel_cnt[4]_i_2_n_0\
    );
\pixel_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(6),
      O => \pixel_cnt[4]_i_3_n_0\
    );
\pixel_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(5),
      O => \pixel_cnt[4]_i_4_n_0\
    );
\pixel_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(4),
      O => \pixel_cnt[4]_i_5_n_0\
    );
\pixel_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(11),
      O => \pixel_cnt[8]_i_2_n_0\
    );
\pixel_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(10),
      O => \pixel_cnt[8]_i_3_n_0\
    );
\pixel_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(9),
      O => \pixel_cnt[8]_i_4_n_0\
    );
\pixel_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => de,
      I1 => pixel_cnt_reg(8),
      O => \pixel_cnt[8]_i_5_n_0\
    );
\pixel_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => pclk,
      CE => '1',
      D => \pixel_cnt_reg[0]_i_1_n_7\,
      PRE => rst_n,
      Q => pixel_cnt_reg(0)
    );
\pixel_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_cnt_reg[0]_i_1_n_0\,
      CO(2) => \pixel_cnt_reg[0]_i_1_n_1\,
      CO(1) => \pixel_cnt_reg[0]_i_1_n_2\,
      CO(0) => \pixel_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => de,
      O(3) => \pixel_cnt_reg[0]_i_1_n_4\,
      O(2) => \pixel_cnt_reg[0]_i_1_n_5\,
      O(1) => \pixel_cnt_reg[0]_i_1_n_6\,
      O(0) => \pixel_cnt_reg[0]_i_1_n_7\,
      S(3) => \pixel_cnt[0]_i_2_n_0\,
      S(2) => \pixel_cnt[0]_i_3_n_0\,
      S(1) => \pixel_cnt[0]_i_4_n_0\,
      S(0) => \pixel_cnt[0]_i_5_n_0\
    );
\pixel_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[8]_i_1_n_5\,
      Q => pixel_cnt_reg(10)
    );
\pixel_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[8]_i_1_n_4\,
      Q => pixel_cnt_reg(11)
    );
\pixel_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[0]_i_1_n_6\,
      Q => pixel_cnt_reg(1)
    );
\pixel_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[0]_i_1_n_5\,
      Q => pixel_cnt_reg(2)
    );
\pixel_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[0]_i_1_n_4\,
      Q => pixel_cnt_reg(3)
    );
\pixel_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[4]_i_1_n_7\,
      Q => pixel_cnt_reg(4)
    );
\pixel_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cnt_reg[0]_i_1_n_0\,
      CO(3) => \pixel_cnt_reg[4]_i_1_n_0\,
      CO(2) => \pixel_cnt_reg[4]_i_1_n_1\,
      CO(1) => \pixel_cnt_reg[4]_i_1_n_2\,
      CO(0) => \pixel_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_cnt_reg[4]_i_1_n_4\,
      O(2) => \pixel_cnt_reg[4]_i_1_n_5\,
      O(1) => \pixel_cnt_reg[4]_i_1_n_6\,
      O(0) => \pixel_cnt_reg[4]_i_1_n_7\,
      S(3) => \pixel_cnt[4]_i_2_n_0\,
      S(2) => \pixel_cnt[4]_i_3_n_0\,
      S(1) => \pixel_cnt[4]_i_4_n_0\,
      S(0) => \pixel_cnt[4]_i_5_n_0\
    );
\pixel_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[4]_i_1_n_6\,
      Q => pixel_cnt_reg(5)
    );
\pixel_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[4]_i_1_n_5\,
      Q => pixel_cnt_reg(6)
    );
\pixel_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[4]_i_1_n_4\,
      Q => pixel_cnt_reg(7)
    );
\pixel_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[8]_i_1_n_7\,
      Q => pixel_cnt_reg(8)
    );
\pixel_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_cnt_reg[4]_i_1_n_0\,
      CO(3) => \NLW_pixel_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pixel_cnt_reg[8]_i_1_n_1\,
      CO(1) => \pixel_cnt_reg[8]_i_1_n_2\,
      CO(0) => \pixel_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pixel_cnt_reg[8]_i_1_n_4\,
      O(2) => \pixel_cnt_reg[8]_i_1_n_5\,
      O(1) => \pixel_cnt_reg[8]_i_1_n_6\,
      O(0) => \pixel_cnt_reg[8]_i_1_n_7\,
      S(3) => \pixel_cnt[8]_i_2_n_0\,
      S(2) => \pixel_cnt[8]_i_3_n_0\,
      S(1) => \pixel_cnt[8]_i_4_n_0\,
      S(0) => \pixel_cnt[8]_i_5_n_0\
    );
\pixel_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \pixel_cnt_reg[8]_i_1_n_6\,
      Q => pixel_cnt_reg(9)
    );
read_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => frame_cnt(1),
      I1 => frame_cnt(2),
      I2 => frame_cnt(0),
      I3 => frame_valid,
      O => read_start0
    );
read_start_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => read_start0,
      Q => read_start_reg_n_0
    );
read_start_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => read_start_reg_n_0,
      Q => \read_start_reg__0\
    );
rgb_out_data: entity work.hdmi_light_strip_output_0_4_fifo_fuck_asy
     port map (
      din(15) => \fifo_rgb_out_reg_n_0_[15]\,
      din(14) => \fifo_rgb_out_reg_n_0_[14]\,
      din(13) => \fifo_rgb_out_reg_n_0_[13]\,
      din(12) => \fifo_rgb_out_reg_n_0_[12]\,
      din(11) => \fifo_rgb_out_reg_n_0_[11]\,
      din(10) => \fifo_rgb_out_reg_n_0_[10]\,
      din(9) => \fifo_rgb_out_reg_n_0_[9]\,
      din(8) => \fifo_rgb_out_reg_n_0_[8]\,
      din(7) => \fifo_rgb_out_reg_n_0_[7]\,
      din(6) => \fifo_rgb_out_reg_n_0_[6]\,
      din(5) => \fifo_rgb_out_reg_n_0_[5]\,
      din(4) => \fifo_rgb_out_reg_n_0_[4]\,
      din(3) => \fifo_rgb_out_reg_n_0_[3]\,
      din(2) => \fifo_rgb_out_reg_n_0_[2]\,
      din(1) => \fifo_rgb_out_reg_n_0_[1]\,
      din(0) => \fifo_rgb_out_reg_n_0_[0]\,
      dout(15 downto 0) => fifo_rgb_in(15 downto 0),
      empty => fifo_empty,
      full => NLW_rgb_out_data_full_UNCONNECTED,
      rd_clk => pclk,
      rd_en => fifo_read_en,
      wr_clk => pclk,
      wr_en => fifo_wr_en_reg_n_0
    );
\right_addr_rd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cur_state(0),
      I1 => cur_state(1),
      I2 => \right_addr_rd_reg_n_0_[0]\,
      O => \right_addr_rd[0]_i_1_n_0\
    );
\right_addr_rd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(10),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[10]_i_1_n_0\
    );
\right_addr_rd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => cur_state(0),
      I1 => cur_state(2),
      I2 => cur_state(1),
      O => right_addr_rd
    );
\right_addr_rd[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(11),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[11]_i_2_n_0\
    );
\right_addr_rd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(1),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[1]_i_1_n_0\
    );
\right_addr_rd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(2),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[2]_i_1_n_0\
    );
\right_addr_rd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(3),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[3]_i_1_n_0\
    );
\right_addr_rd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(4),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[4]_i_1_n_0\
    );
\right_addr_rd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(5),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[5]_i_1_n_0\
    );
\right_addr_rd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(6),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[6]_i_1_n_0\
    );
\right_addr_rd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(7),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[7]_i_1_n_0\
    );
\right_addr_rd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(8),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[8]_i_1_n_0\
    );
\right_addr_rd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in17(9),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \right_addr_rd[9]_i_1_n_0\
    );
\right_addr_rd_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[0]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[0]\
    );
\right_addr_rd_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[10]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[10]\
    );
\right_addr_rd_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[11]_i_2_n_0\,
      Q => \right_addr_rd_reg_n_0_[11]\
    );
\right_addr_rd_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_addr_rd_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_right_addr_rd_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_addr_rd_reg[11]_i_3_n_2\,
      CO(0) => \right_addr_rd_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_right_addr_rd_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in17(11 downto 9),
      S(3) => '0',
      S(2) => \right_addr_rd_reg_n_0_[11]\,
      S(1) => \right_addr_rd_reg_n_0_[10]\,
      S(0) => \right_addr_rd_reg_n_0_[9]\
    );
\right_addr_rd_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[1]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[1]\
    );
\right_addr_rd_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[2]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[2]\
    );
\right_addr_rd_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[3]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[3]\
    );
\right_addr_rd_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[4]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[4]\
    );
\right_addr_rd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_addr_rd_reg[4]_i_2_n_0\,
      CO(2) => \right_addr_rd_reg[4]_i_2_n_1\,
      CO(1) => \right_addr_rd_reg[4]_i_2_n_2\,
      CO(0) => \right_addr_rd_reg[4]_i_2_n_3\,
      CYINIT => \right_addr_rd_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in17(4 downto 1),
      S(3) => \right_addr_rd_reg_n_0_[4]\,
      S(2) => \right_addr_rd_reg_n_0_[3]\,
      S(1) => \right_addr_rd_reg_n_0_[2]\,
      S(0) => \right_addr_rd_reg_n_0_[1]\
    );
\right_addr_rd_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[5]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[5]\
    );
\right_addr_rd_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[6]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[6]\
    );
\right_addr_rd_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[7]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[7]\
    );
\right_addr_rd_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[8]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[8]\
    );
\right_addr_rd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_addr_rd_reg[4]_i_2_n_0\,
      CO(3) => \right_addr_rd_reg[8]_i_2_n_0\,
      CO(2) => \right_addr_rd_reg[8]_i_2_n_1\,
      CO(1) => \right_addr_rd_reg[8]_i_2_n_2\,
      CO(0) => \right_addr_rd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in17(8 downto 5),
      S(3) => \right_addr_rd_reg_n_0_[8]\,
      S(2) => \right_addr_rd_reg_n_0_[7]\,
      S(1) => \right_addr_rd_reg_n_0_[6]\,
      S(0) => \right_addr_rd_reg_n_0_[5]\
    );
\right_addr_rd_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => right_addr_rd,
      CLR => rst_n,
      D => \right_addr_rd[9]_i_1_n_0\,
      Q => \right_addr_rd_reg_n_0_[9]\
    );
\right_addr_wr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D555555555555"
    )
        port map (
      I0 => frame_valid,
      I1 => left_wr_en_i_3_n_0,
      I2 => left_wr_en_i_4_n_0,
      I3 => right_wr_en_i_2_n_0,
      I4 => right_wr_en_i_3_n_0,
      I5 => pixel_cnt_reg(2),
      O => \right_addr_wr[0]_i_1_n_0\
    );
\right_addr_wr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(3),
      O => \right_addr_wr[0]_i_3_n_0\
    );
\right_addr_wr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(2),
      O => \right_addr_wr[0]_i_4_n_0\
    );
\right_addr_wr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(1),
      O => \right_addr_wr[0]_i_5_n_0\
    );
\right_addr_wr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => right_addr_wr_reg(0),
      I1 => frame_valid,
      O => \right_addr_wr[0]_i_6_n_0\
    );
\right_addr_wr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(7),
      O => \right_addr_wr[4]_i_2_n_0\
    );
\right_addr_wr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(6),
      O => \right_addr_wr[4]_i_3_n_0\
    );
\right_addr_wr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(5),
      O => \right_addr_wr[4]_i_4_n_0\
    );
\right_addr_wr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(4),
      O => \right_addr_wr[4]_i_5_n_0\
    );
\right_addr_wr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(11),
      O => \right_addr_wr[8]_i_2_n_0\
    );
\right_addr_wr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(10),
      O => \right_addr_wr[8]_i_3_n_0\
    );
\right_addr_wr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(9),
      O => \right_addr_wr[8]_i_4_n_0\
    );
\right_addr_wr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_valid,
      I1 => right_addr_wr_reg(8),
      O => \right_addr_wr[8]_i_5_n_0\
    );
\right_addr_wr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[0]_i_2_n_7\,
      Q => right_addr_wr_reg(0)
    );
\right_addr_wr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_addr_wr_reg[0]_i_2_n_0\,
      CO(2) => \right_addr_wr_reg[0]_i_2_n_1\,
      CO(1) => \right_addr_wr_reg[0]_i_2_n_2\,
      CO(0) => \right_addr_wr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => frame_valid,
      O(3) => \right_addr_wr_reg[0]_i_2_n_4\,
      O(2) => \right_addr_wr_reg[0]_i_2_n_5\,
      O(1) => \right_addr_wr_reg[0]_i_2_n_6\,
      O(0) => \right_addr_wr_reg[0]_i_2_n_7\,
      S(3) => \right_addr_wr[0]_i_3_n_0\,
      S(2) => \right_addr_wr[0]_i_4_n_0\,
      S(1) => \right_addr_wr[0]_i_5_n_0\,
      S(0) => \right_addr_wr[0]_i_6_n_0\
    );
\right_addr_wr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[8]_i_1_n_5\,
      Q => right_addr_wr_reg(10)
    );
\right_addr_wr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[8]_i_1_n_4\,
      Q => right_addr_wr_reg(11)
    );
\right_addr_wr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[0]_i_2_n_6\,
      Q => right_addr_wr_reg(1)
    );
\right_addr_wr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[0]_i_2_n_5\,
      Q => right_addr_wr_reg(2)
    );
\right_addr_wr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[0]_i_2_n_4\,
      Q => right_addr_wr_reg(3)
    );
\right_addr_wr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[4]_i_1_n_7\,
      Q => right_addr_wr_reg(4)
    );
\right_addr_wr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_addr_wr_reg[0]_i_2_n_0\,
      CO(3) => \right_addr_wr_reg[4]_i_1_n_0\,
      CO(2) => \right_addr_wr_reg[4]_i_1_n_1\,
      CO(1) => \right_addr_wr_reg[4]_i_1_n_2\,
      CO(0) => \right_addr_wr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_addr_wr_reg[4]_i_1_n_4\,
      O(2) => \right_addr_wr_reg[4]_i_1_n_5\,
      O(1) => \right_addr_wr_reg[4]_i_1_n_6\,
      O(0) => \right_addr_wr_reg[4]_i_1_n_7\,
      S(3) => \right_addr_wr[4]_i_2_n_0\,
      S(2) => \right_addr_wr[4]_i_3_n_0\,
      S(1) => \right_addr_wr[4]_i_4_n_0\,
      S(0) => \right_addr_wr[4]_i_5_n_0\
    );
\right_addr_wr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[4]_i_1_n_6\,
      Q => right_addr_wr_reg(5)
    );
\right_addr_wr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[4]_i_1_n_5\,
      Q => right_addr_wr_reg(6)
    );
\right_addr_wr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[4]_i_1_n_4\,
      Q => right_addr_wr_reg(7)
    );
\right_addr_wr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[8]_i_1_n_7\,
      Q => right_addr_wr_reg(8)
    );
\right_addr_wr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_addr_wr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_right_addr_wr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \right_addr_wr_reg[8]_i_1_n_1\,
      CO(1) => \right_addr_wr_reg[8]_i_1_n_2\,
      CO(0) => \right_addr_wr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_addr_wr_reg[8]_i_1_n_4\,
      O(2) => \right_addr_wr_reg[8]_i_1_n_5\,
      O(1) => \right_addr_wr_reg[8]_i_1_n_6\,
      O(0) => \right_addr_wr_reg[8]_i_1_n_7\,
      S(3) => \right_addr_wr[8]_i_2_n_0\,
      S(2) => \right_addr_wr[8]_i_3_n_0\,
      S(1) => \right_addr_wr[8]_i_4_n_0\,
      S(0) => \right_addr_wr[8]_i_5_n_0\
    );
\right_addr_wr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_addr_wr[0]_i_1_n_0\,
      CLR => rst_n,
      D => \right_addr_wr_reg[8]_i_1_n_6\,
      Q => right_addr_wr_reg(9)
    );
\right_data_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(0),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid_reg_rep_n_0,
      O => \right_data_reg[0]_i_1_n_0\
    );
\right_data_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(10),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[10]_i_1_n_0\
    );
\right_data_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(11),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid_reg_rep_n_0,
      O => \right_data_reg[11]_i_1_n_0\
    );
\right_data_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(12),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid_reg_rep_n_0,
      O => \right_data_reg[12]_i_1_n_0\
    );
\right_data_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(13),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[13]_i_1_n_0\
    );
\right_data_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(14),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[14]_i_1_n_0\
    );
\right_data_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(15),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[15]_i_1_n_0\
    );
\right_data_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => right_wr_en_i_2_n_0,
      I1 => pixel_cnt_reg(1),
      I2 => pixel_cnt_reg(0),
      I3 => pixel_cnt_reg(2),
      O => \right_data_reg[15]_i_2_n_0\
    );
\right_data_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(1),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid_reg_rep_n_0,
      O => \right_data_reg[1]_i_1_n_0\
    );
\right_data_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(2),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[2]_i_1_n_0\
    );
\right_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(3),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[3]_i_1_n_0\
    );
\right_data_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(4),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[4]_i_1_n_0\
    );
\right_data_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(5),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid_reg_rep_n_0,
      O => \right_data_reg[5]_i_1_n_0\
    );
\right_data_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(6),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid_reg_rep_n_0,
      O => \right_data_reg[6]_i_1_n_0\
    );
\right_data_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(7),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[7]_i_1_n_0\
    );
\right_data_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(8),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[8]_i_1_n_0\
    );
\right_data_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => right_dev(9),
      I1 => \right_data_reg[15]_i_2_n_0\,
      I2 => left_wr_en_i_4_n_0,
      I3 => left_wr_en_i_3_n_0,
      I4 => frame_valid,
      O => \right_data_reg[9]_i_1_n_0\
    );
\right_data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[0]_i_1_n_0\,
      Q => right_data_reg(0)
    );
\right_data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[10]_i_1_n_0\,
      Q => right_data_reg(10)
    );
\right_data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[11]_i_1_n_0\,
      Q => right_data_reg(11)
    );
\right_data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[12]_i_1_n_0\,
      Q => right_data_reg(12)
    );
\right_data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[13]_i_1_n_0\,
      Q => right_data_reg(13)
    );
\right_data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[14]_i_1_n_0\,
      Q => right_data_reg(14)
    );
\right_data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[15]_i_1_n_0\,
      Q => right_data_reg(15)
    );
\right_data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[1]_i_1_n_0\,
      Q => right_data_reg(1)
    );
\right_data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[2]_i_1_n_0\,
      Q => right_data_reg(2)
    );
\right_data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[3]_i_1_n_0\,
      Q => right_data_reg(3)
    );
\right_data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[4]_i_1_n_0\,
      Q => right_data_reg(4)
    );
\right_data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[5]_i_1_n_0\,
      Q => right_data_reg(5)
    );
\right_data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[6]_i_1_n_0\,
      Q => right_data_reg(6)
    );
\right_data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[7]_i_1_n_0\,
      Q => right_data_reg(7)
    );
\right_data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[8]_i_1_n_0\,
      Q => right_data_reg(8)
    );
\right_data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => \right_data_reg[9]_i_1_n_0\,
      Q => right_data_reg(9)
    );
\right_dev[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A882022"
    )
        port map (
      I0 => frame_valid_reg_rep_n_0,
      I1 => \right_dev_reg[1]_i_3_n_1\,
      I2 => \right_sum_reg_n_0_[16]\,
      I3 => \right_dev_reg[4]_i_3_n_5\,
      I4 => \right_dev_reg[1]_i_2_n_5\,
      O => right_dev0(0)
    );
\right_dev[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400000000000"
    )
        port map (
      I0 => \right_dev[10]_i_2_n_0\,
      I1 => \right_dev_reg[10]_i_3_n_6\,
      I2 => \right_dev_reg[10]_i_3_n_5\,
      I3 => \right_dev_reg[10]_i_3_n_4\,
      I4 => \right_dev_reg[10]_i_4_n_7\,
      I5 => frame_valid,
      O => \right_dev[10]_i_1_n_0\
    );
\right_dev[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => \right_sum_reg_n_0_[31]\,
      I1 => \right_dev_reg[10]_i_14_n_7\,
      I2 => \right_sum_reg_n_0_[34]\,
      I3 => \right_dev_reg[10]_i_14_n_2\,
      I4 => \right_sum_reg_n_0_[32]\,
      O => \right_dev[10]_i_10_n_0\
    );
\right_dev[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_dev[10]_i_7_n_0\,
      I1 => \right_dev_reg[10]_i_14_n_7\,
      I2 => \right_sum_reg_n_0_[34]\,
      I3 => \right_sum_reg_n_0_[31]\,
      O => \right_dev[10]_i_11_n_0\
    );
\right_dev[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[33]\,
      I1 => \right_dev_reg[10]_i_15_n_4\,
      I2 => \right_sum_reg_n_0_[30]\,
      I3 => \right_dev[10]_i_8_n_0\,
      O => \right_dev[10]_i_12_n_0\
    );
\right_dev[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \right_sum_reg_n_0_[34]\,
      I1 => \right_dev_reg[10]_i_14_n_2\,
      I2 => \right_sum_reg_n_0_[33]\,
      O => \right_dev[10]_i_13_n_0\
    );
\right_dev[10]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[34]\,
      O => \right_dev[10]_i_16_n_0\
    );
\right_dev[10]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[33]\,
      O => \right_dev[10]_i_17_n_0\
    );
\right_dev[10]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[32]\,
      O => \right_dev[10]_i_18_n_0\
    );
\right_dev[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[31]\,
      I1 => \right_sum_reg_n_0_[34]\,
      O => \right_dev[10]_i_19_n_0\
    );
\right_dev[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDDFFFF"
    )
        port map (
      I0 => \right_dev_reg[6]_i_2_n_4\,
      I1 => \right_dev_reg[6]_i_3_n_0\,
      I2 => \right_sum_reg_n_0_[34]\,
      I3 => \right_dev_reg[10]_i_4_n_7\,
      I4 => \right_dev_reg[10]_i_3_n_7\,
      O => \right_dev[10]_i_2_n_0\
    );
\right_dev[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[30]\,
      I1 => \right_sum_reg_n_0_[33]\,
      O => \right_dev[10]_i_20_n_0\
    );
\right_dev[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[32]\,
      I1 => \right_dev_reg[10]_i_14_n_2\,
      O => \right_dev[10]_i_5_n_0\
    );
\right_dev[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[34]\,
      I1 => \right_dev_reg[10]_i_14_n_7\,
      I2 => \right_sum_reg_n_0_[31]\,
      O => \right_dev[10]_i_6_n_0\
    );
\right_dev[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[33]\,
      I1 => \right_dev_reg[10]_i_15_n_4\,
      I2 => \right_sum_reg_n_0_[30]\,
      O => \right_dev[10]_i_7_n_0\
    );
\right_dev[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[32]\,
      I1 => \right_dev_reg[10]_i_15_n_5\,
      I2 => \right_sum_reg_n_0_[29]\,
      O => \right_dev[10]_i_8_n_0\
    );
\right_dev[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \right_sum_reg_n_0_[32]\,
      I1 => \right_dev_reg[10]_i_14_n_2\,
      I2 => \right_sum_reg_n_0_[33]\,
      O => \right_dev[10]_i_9_n_0\
    );
\right_dev[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A882022"
    )
        port map (
      I0 => frame_valid_reg_rep_n_0,
      I1 => \right_dev_reg[12]_i_3_n_1\,
      I2 => \right_sum_reg_n_0_[51]\,
      I3 => \right_dev_reg[15]_i_4_n_5\,
      I4 => \right_dev_reg[12]_i_2_n_5\,
      O => right_dev0(11)
    );
\right_dev[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A208000808"
    )
        port map (
      I0 => frame_valid_reg_rep_n_0,
      I1 => \right_dev_reg[12]_i_2_n_5\,
      I2 => \right_dev_reg[12]_i_3_n_1\,
      I3 => \right_sum_reg_n_0_[51]\,
      I4 => \right_dev_reg[15]_i_4_n_5\,
      I5 => \right_dev_reg[12]_i_2_n_4\,
      O => right_dev0(12)
    );
\right_dev[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[49]\,
      I1 => \right_dev_reg[15]_i_10_n_6\,
      I2 => \right_sum_reg_n_0_[47]\,
      I3 => \right_dev[12]_i_6_n_0\,
      O => \right_dev[12]_i_10_n_0\
    );
\right_dev[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[48]\,
      I1 => \right_dev_reg[15]_i_10_n_7\,
      I2 => \right_sum_reg_n_0_[46]\,
      I3 => \right_dev[12]_i_7_n_0\,
      O => \right_dev[12]_i_11_n_0\
    );
\right_dev[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[47]\,
      I1 => \right_dev_reg[12]_i_29_n_4\,
      I2 => \right_sum_reg_n_0_[45]\,
      I3 => \right_dev[12]_i_8_n_0\,
      O => \right_dev[12]_i_12_n_0\
    );
\right_dev[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[15]_i_4_n_6\,
      I1 => \right_sum_reg_n_0_[50]\,
      O => \right_dev[12]_i_14_n_0\
    );
\right_dev[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[15]_i_4_n_7\,
      I1 => \right_sum_reg_n_0_[49]\,
      O => \right_dev[12]_i_15_n_0\
    );
\right_dev[12]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[12]_i_2_n_4\,
      I1 => \right_sum_reg_n_0_[48]\,
      O => \right_dev[12]_i_16_n_0\
    );
\right_dev[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[50]\,
      I1 => \right_dev_reg[15]_i_4_n_6\,
      I2 => \right_dev_reg[15]_i_4_n_5\,
      I3 => \right_sum_reg_n_0_[51]\,
      O => \right_dev[12]_i_17_n_0\
    );
\right_dev[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[49]\,
      I1 => \right_dev_reg[15]_i_4_n_7\,
      I2 => \right_dev_reg[15]_i_4_n_6\,
      I3 => \right_sum_reg_n_0_[50]\,
      O => \right_dev[12]_i_18_n_0\
    );
\right_dev[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[48]\,
      I1 => \right_dev_reg[12]_i_2_n_4\,
      I2 => \right_dev_reg[15]_i_4_n_7\,
      I3 => \right_sum_reg_n_0_[49]\,
      O => \right_dev[12]_i_19_n_0\
    );
\right_dev[12]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[45]\,
      I1 => \right_dev_reg[12]_i_29_n_6\,
      I2 => \right_sum_reg_n_0_[43]\,
      O => \right_dev[12]_i_21_n_0\
    );
\right_dev[12]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[44]\,
      I1 => \right_dev_reg[12]_i_29_n_7\,
      I2 => \right_sum_reg_n_0_[42]\,
      O => \right_dev[12]_i_22_n_0\
    );
\right_dev[12]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[43]\,
      I1 => \right_dev_reg[12]_i_46_n_4\,
      I2 => \right_sum_reg_n_0_[41]\,
      O => \right_dev[12]_i_23_n_0\
    );
\right_dev[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[42]\,
      I1 => \right_dev_reg[12]_i_46_n_5\,
      I2 => \right_sum_reg_n_0_[40]\,
      O => \right_dev[12]_i_24_n_0\
    );
\right_dev[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[46]\,
      I1 => \right_dev_reg[12]_i_29_n_5\,
      I2 => \right_sum_reg_n_0_[44]\,
      I3 => \right_dev[12]_i_21_n_0\,
      O => \right_dev[12]_i_25_n_0\
    );
\right_dev[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[45]\,
      I1 => \right_dev_reg[12]_i_29_n_6\,
      I2 => \right_sum_reg_n_0_[43]\,
      I3 => \right_dev[12]_i_22_n_0\,
      O => \right_dev[12]_i_26_n_0\
    );
\right_dev[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[44]\,
      I1 => \right_dev_reg[12]_i_29_n_7\,
      I2 => \right_sum_reg_n_0_[42]\,
      I3 => \right_dev[12]_i_23_n_0\,
      O => \right_dev[12]_i_27_n_0\
    );
\right_dev[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[43]\,
      I1 => \right_dev_reg[12]_i_46_n_4\,
      I2 => \right_sum_reg_n_0_[41]\,
      I3 => \right_dev[12]_i_24_n_0\,
      O => \right_dev[12]_i_28_n_0\
    );
\right_dev[12]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[12]_i_2_n_5\,
      I1 => \right_sum_reg_n_0_[47]\,
      O => \right_dev[12]_i_31_n_0\
    );
\right_dev[12]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[45]\,
      O => \right_dev[12]_i_32_n_0\
    );
\right_dev[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[47]\,
      I1 => \right_dev_reg[12]_i_2_n_5\,
      I2 => \right_dev_reg[12]_i_2_n_4\,
      I3 => \right_sum_reg_n_0_[48]\,
      O => \right_dev[12]_i_33_n_0\
    );
\right_dev[12]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[47]\,
      I1 => \right_dev_reg[12]_i_2_n_5\,
      O => \right_dev[12]_i_34_n_0\
    );
\right_dev[12]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[46]\,
      O => \right_dev[12]_i_35_n_0\
    );
\right_dev[12]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[44]\,
      I1 => \right_dev_reg[12]_i_60_n_1\,
      I2 => \right_sum_reg_n_0_[45]\,
      O => \right_dev[12]_i_36_n_0\
    );
\right_dev[12]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[41]\,
      I1 => \right_dev_reg[12]_i_46_n_6\,
      I2 => \right_sum_reg_n_0_[39]\,
      O => \right_dev[12]_i_38_n_0\
    );
\right_dev[12]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[40]\,
      I1 => \right_dev_reg[12]_i_46_n_7\,
      I2 => \right_sum_reg_n_0_[38]\,
      O => \right_dev[12]_i_39_n_0\
    );
\right_dev[12]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[39]\,
      I1 => \right_dev_reg[12]_i_68_n_4\,
      I2 => \right_sum_reg_n_0_[37]\,
      O => \right_dev[12]_i_40_n_0\
    );
\right_dev[12]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[38]\,
      I1 => \right_dev_reg[12]_i_68_n_5\,
      I2 => \right_sum_reg_n_0_[36]\,
      O => \right_dev[12]_i_41_n_0\
    );
\right_dev[12]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[42]\,
      I1 => \right_dev_reg[12]_i_46_n_5\,
      I2 => \right_sum_reg_n_0_[40]\,
      I3 => \right_dev[12]_i_38_n_0\,
      O => \right_dev[12]_i_42_n_0\
    );
\right_dev[12]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[41]\,
      I1 => \right_dev_reg[12]_i_46_n_6\,
      I2 => \right_sum_reg_n_0_[39]\,
      I3 => \right_dev[12]_i_39_n_0\,
      O => \right_dev[12]_i_43_n_0\
    );
\right_dev[12]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[40]\,
      I1 => \right_dev_reg[12]_i_46_n_7\,
      I2 => \right_sum_reg_n_0_[38]\,
      I3 => \right_dev[12]_i_40_n_0\,
      O => \right_dev[12]_i_44_n_0\
    );
\right_dev[12]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[39]\,
      I1 => \right_dev_reg[12]_i_68_n_4\,
      I2 => \right_sum_reg_n_0_[37]\,
      I3 => \right_dev[12]_i_41_n_0\,
      O => \right_dev[12]_i_45_n_0\
    );
\right_dev[12]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[47]\,
      I1 => \right_sum_reg_n_0_[50]\,
      O => \right_dev[12]_i_47_n_0\
    );
\right_dev[12]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[46]\,
      I1 => \right_sum_reg_n_0_[49]\,
      O => \right_dev[12]_i_48_n_0\
    );
\right_dev[12]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[45]\,
      I1 => \right_sum_reg_n_0_[48]\,
      O => \right_dev[12]_i_49_n_0\
    );
\right_dev[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[49]\,
      I1 => \right_dev_reg[15]_i_10_n_6\,
      I2 => \right_sum_reg_n_0_[47]\,
      O => \right_dev[12]_i_5_n_0\
    );
\right_dev[12]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[44]\,
      I1 => \right_sum_reg_n_0_[47]\,
      O => \right_dev[12]_i_50_n_0\
    );
\right_dev[12]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[12]_i_60_n_6\,
      I1 => \right_sum_reg_n_0_[43]\,
      O => \right_dev[12]_i_52_n_0\
    );
\right_dev[12]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[12]_i_60_n_7\,
      I1 => \right_sum_reg_n_0_[42]\,
      O => \right_dev[12]_i_53_n_0\
    );
\right_dev[12]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[12]_i_80_n_4\,
      I1 => \right_sum_reg_n_0_[41]\,
      O => \right_dev[12]_i_54_n_0\
    );
\right_dev[12]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[12]_i_80_n_5\,
      I1 => \right_sum_reg_n_0_[40]\,
      O => \right_dev[12]_i_55_n_0\
    );
\right_dev[12]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[43]\,
      I1 => \right_dev_reg[12]_i_60_n_6\,
      I2 => \right_dev_reg[12]_i_60_n_1\,
      I3 => \right_sum_reg_n_0_[44]\,
      O => \right_dev[12]_i_56_n_0\
    );
\right_dev[12]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[42]\,
      I1 => \right_dev_reg[12]_i_60_n_7\,
      I2 => \right_dev_reg[12]_i_60_n_6\,
      I3 => \right_sum_reg_n_0_[43]\,
      O => \right_dev[12]_i_57_n_0\
    );
\right_dev[12]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[41]\,
      I1 => \right_dev_reg[12]_i_80_n_4\,
      I2 => \right_dev_reg[12]_i_60_n_7\,
      I3 => \right_sum_reg_n_0_[42]\,
      O => \right_dev[12]_i_58_n_0\
    );
\right_dev[12]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[40]\,
      I1 => \right_dev_reg[12]_i_80_n_5\,
      I2 => \right_dev_reg[12]_i_80_n_4\,
      I3 => \right_sum_reg_n_0_[41]\,
      O => \right_dev[12]_i_59_n_0\
    );
\right_dev[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[48]\,
      I1 => \right_dev_reg[15]_i_10_n_7\,
      I2 => \right_sum_reg_n_0_[46]\,
      O => \right_dev[12]_i_6_n_0\
    );
\right_dev[12]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      I1 => \right_dev_reg[12]_i_68_n_6\,
      I2 => \right_sum_reg_n_0_[35]\,
      O => \right_dev[12]_i_61_n_0\
    );
\right_dev[12]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_sum_reg_n_0_[35]\,
      I1 => \right_dev_reg[12]_i_68_n_6\,
      I2 => \right_sum_reg_n_0_[37]\,
      O => \right_dev[12]_i_62_n_0\
    );
\right_dev[12]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[12]_i_81_n_4\,
      I1 => \right_sum_reg_n_0_[35]\,
      O => \right_dev[12]_i_63_n_0\
    );
\right_dev[12]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[38]\,
      I1 => \right_dev_reg[12]_i_68_n_5\,
      I2 => \right_sum_reg_n_0_[36]\,
      I3 => \right_dev[12]_i_61_n_0\,
      O => \right_dev[12]_i_64_n_0\
    );
\right_dev[12]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      I1 => \right_dev_reg[12]_i_68_n_6\,
      I2 => \right_sum_reg_n_0_[35]\,
      I3 => \right_sum_reg_n_0_[36]\,
      I4 => \right_dev_reg[12]_i_68_n_7\,
      O => \right_dev[12]_i_65_n_0\
    );
\right_dev[12]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[35]\,
      I1 => \right_dev_reg[12]_i_81_n_4\,
      I2 => \right_dev_reg[12]_i_68_n_7\,
      I3 => \right_sum_reg_n_0_[36]\,
      O => \right_dev[12]_i_66_n_0\
    );
\right_dev[12]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[35]\,
      I1 => \right_dev_reg[12]_i_81_n_4\,
      O => \right_dev[12]_i_67_n_0\
    );
\right_dev[12]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[43]\,
      I1 => \right_sum_reg_n_0_[46]\,
      O => \right_dev[12]_i_69_n_0\
    );
\right_dev[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[47]\,
      I1 => \right_dev_reg[12]_i_29_n_4\,
      I2 => \right_sum_reg_n_0_[45]\,
      O => \right_dev[12]_i_7_n_0\
    );
\right_dev[12]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[42]\,
      I1 => \right_sum_reg_n_0_[45]\,
      O => \right_dev[12]_i_70_n_0\
    );
\right_dev[12]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[41]\,
      I1 => \right_sum_reg_n_0_[44]\,
      O => \right_dev[12]_i_71_n_0\
    );
\right_dev[12]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[40]\,
      I1 => \right_sum_reg_n_0_[43]\,
      O => \right_dev[12]_i_72_n_0\
    );
\right_dev[12]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[12]_i_80_n_6\,
      I1 => \right_sum_reg_n_0_[39]\,
      O => \right_dev[12]_i_73_n_0\
    );
\right_dev[12]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[12]_i_80_n_7\,
      I1 => \right_sum_reg_n_0_[38]\,
      O => \right_dev[12]_i_74_n_0\
    );
\right_dev[12]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[12]_i_2_n_5\,
      I1 => \right_sum_reg_n_0_[37]\,
      O => \right_dev[12]_i_75_n_0\
    );
\right_dev[12]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[39]\,
      I1 => \right_dev_reg[12]_i_80_n_6\,
      I2 => \right_dev_reg[12]_i_80_n_5\,
      I3 => \right_sum_reg_n_0_[40]\,
      O => \right_dev[12]_i_76_n_0\
    );
\right_dev[12]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[38]\,
      I1 => \right_dev_reg[12]_i_80_n_7\,
      I2 => \right_dev_reg[12]_i_80_n_6\,
      I3 => \right_sum_reg_n_0_[39]\,
      O => \right_dev[12]_i_77_n_0\
    );
\right_dev[12]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      I1 => \right_dev_reg[12]_i_2_n_5\,
      I2 => \right_dev_reg[12]_i_80_n_7\,
      I3 => \right_sum_reg_n_0_[38]\,
      O => \right_dev[12]_i_78_n_0\
    );
\right_dev[12]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      I1 => \right_dev_reg[12]_i_2_n_5\,
      O => \right_dev[12]_i_79_n_0\
    );
\right_dev[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[46]\,
      I1 => \right_dev_reg[12]_i_29_n_5\,
      I2 => \right_sum_reg_n_0_[44]\,
      O => \right_dev[12]_i_8_n_0\
    );
\right_dev[12]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[39]\,
      I1 => \right_sum_reg_n_0_[42]\,
      O => \right_dev[12]_i_82_n_0\
    );
\right_dev[12]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[38]\,
      I1 => \right_sum_reg_n_0_[41]\,
      O => \right_dev[12]_i_83_n_0\
    );
\right_dev[12]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      I1 => \right_sum_reg_n_0_[40]\,
      O => \right_dev[12]_i_84_n_0\
    );
\right_dev[12]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[36]\,
      I1 => \right_sum_reg_n_0_[39]\,
      O => \right_dev[12]_i_85_n_0\
    );
\right_dev[12]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[15]_i_4_n_5\,
      I1 => \right_dev_reg[15]_i_4_n_7\,
      O => \right_dev[12]_i_86_n_0\
    );
\right_dev[12]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[15]_i_4_n_6\,
      I1 => \right_dev_reg[12]_i_2_n_4\,
      O => \right_dev[12]_i_87_n_0\
    );
\right_dev[12]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[15]_i_4_n_7\,
      I1 => \right_dev_reg[12]_i_2_n_5\,
      O => \right_dev[12]_i_88_n_0\
    );
\right_dev[12]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[35]\,
      I1 => \right_sum_reg_n_0_[38]\,
      O => \right_dev[12]_i_89_n_0\
    );
\right_dev[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[50]\,
      I1 => \right_dev_reg[15]_i_10_n_5\,
      I2 => \right_sum_reg_n_0_[48]\,
      I3 => \right_dev[12]_i_5_n_0\,
      O => \right_dev[12]_i_9_n_0\
    );
\right_dev[12]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      O => \right_dev[12]_i_90_n_0\
    );
\right_dev[12]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[36]\,
      O => \right_dev[12]_i_91_n_0\
    );
\right_dev[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev[15]_i_3_n_0\,
      I2 => \right_dev_reg[15]_i_4_n_7\,
      O => right_dev0(13)
    );
\right_dev[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev_reg[15]_i_4_n_7\,
      I2 => \right_dev[15]_i_3_n_0\,
      I3 => \right_dev_reg[15]_i_4_n_6\,
      O => right_dev0(14)
    );
\right_dev[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222A22222"
    )
        port map (
      I0 => \right_sum[51]_i_1_n_0\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_dev[15]_i_1_n_0\
    );
\right_dev[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[51]\,
      O => \right_dev[15]_i_12_n_0\
    );
\right_dev[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[50]\,
      O => \right_dev[15]_i_13_n_0\
    );
\right_dev[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[49]\,
      O => \right_dev[15]_i_14_n_0\
    );
\right_dev[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[48]\,
      I1 => \right_sum_reg_n_0_[51]\,
      O => \right_dev[15]_i_15_n_0\
    );
\right_dev[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF400000"
    )
        port map (
      I0 => \right_dev[15]_i_3_n_0\,
      I1 => \right_dev_reg[15]_i_4_n_7\,
      I2 => \right_dev_reg[15]_i_4_n_6\,
      I3 => \right_dev_reg[15]_i_4_n_5\,
      I4 => frame_valid,
      O => \right_dev[15]_i_2_n_0\
    );
\right_dev[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDDFFFF"
    )
        port map (
      I0 => \right_dev_reg[12]_i_2_n_5\,
      I1 => \right_dev_reg[12]_i_3_n_1\,
      I2 => \right_sum_reg_n_0_[51]\,
      I3 => \right_dev_reg[15]_i_4_n_5\,
      I4 => \right_dev_reg[12]_i_2_n_4\,
      O => \right_dev[15]_i_3_n_0\
    );
\right_dev[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[51]\,
      I1 => \right_dev_reg[15]_i_10_n_4\,
      I2 => \right_sum_reg_n_0_[49]\,
      O => \right_dev[15]_i_5_n_0\
    );
\right_dev[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[50]\,
      I1 => \right_dev_reg[15]_i_10_n_5\,
      I2 => \right_sum_reg_n_0_[48]\,
      O => \right_dev[15]_i_6_n_0\
    );
\right_dev[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \right_sum_reg_n_0_[51]\,
      I1 => \right_dev_reg[15]_i_11_n_3\,
      I2 => \right_sum_reg_n_0_[50]\,
      O => \right_dev[15]_i_7_n_0\
    );
\right_dev[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => \right_sum_reg_n_0_[49]\,
      I1 => \right_dev_reg[15]_i_10_n_4\,
      I2 => \right_sum_reg_n_0_[51]\,
      I3 => \right_dev_reg[15]_i_11_n_3\,
      I4 => \right_sum_reg_n_0_[50]\,
      O => \right_dev[15]_i_8_n_0\
    );
\right_dev[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_dev[15]_i_6_n_0\,
      I1 => \right_dev_reg[15]_i_10_n_4\,
      I2 => \right_sum_reg_n_0_[51]\,
      I3 => \right_sum_reg_n_0_[49]\,
      O => \right_dev[15]_i_9_n_0\
    );
\right_dev[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A208000808"
    )
        port map (
      I0 => frame_valid_reg_rep_n_0,
      I1 => \right_dev_reg[1]_i_2_n_5\,
      I2 => \right_dev_reg[1]_i_3_n_1\,
      I3 => \right_sum_reg_n_0_[16]\,
      I4 => \right_dev_reg[4]_i_3_n_5\,
      I5 => \right_dev_reg[1]_i_2_n_4\,
      O => right_dev0(1)
    );
\right_dev[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[14]\,
      I1 => \right_dev_reg[4]_i_9_n_6\,
      I2 => \right_sum_reg_n_0_[12]\,
      I3 => \right_dev[1]_i_6_n_0\,
      O => \right_dev[1]_i_10_n_0\
    );
\right_dev[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[13]\,
      I1 => \right_dev_reg[4]_i_9_n_7\,
      I2 => \right_sum_reg_n_0_[11]\,
      I3 => \right_dev[1]_i_7_n_0\,
      O => \right_dev[1]_i_11_n_0\
    );
\right_dev[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[12]\,
      I1 => \right_dev_reg[1]_i_29_n_4\,
      I2 => \right_sum_reg_n_0_[10]\,
      I3 => \right_dev[1]_i_8_n_0\,
      O => \right_dev[1]_i_12_n_0\
    );
\right_dev[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[4]_i_3_n_6\,
      I1 => \right_sum_reg_n_0_[15]\,
      O => \right_dev[1]_i_14_n_0\
    );
\right_dev[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[4]_i_3_n_7\,
      I1 => \right_sum_reg_n_0_[14]\,
      O => \right_dev[1]_i_15_n_0\
    );
\right_dev[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[1]_i_2_n_4\,
      I1 => \right_sum_reg_n_0_[13]\,
      O => \right_dev[1]_i_16_n_0\
    );
\right_dev[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[15]\,
      I1 => \right_dev_reg[4]_i_3_n_6\,
      I2 => \right_dev_reg[4]_i_3_n_5\,
      I3 => \right_sum_reg_n_0_[16]\,
      O => \right_dev[1]_i_17_n_0\
    );
\right_dev[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[14]\,
      I1 => \right_dev_reg[4]_i_3_n_7\,
      I2 => \right_dev_reg[4]_i_3_n_6\,
      I3 => \right_sum_reg_n_0_[15]\,
      O => \right_dev[1]_i_18_n_0\
    );
\right_dev[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[13]\,
      I1 => \right_dev_reg[1]_i_2_n_4\,
      I2 => \right_dev_reg[4]_i_3_n_7\,
      I3 => \right_sum_reg_n_0_[14]\,
      O => \right_dev[1]_i_19_n_0\
    );
\right_dev[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[10]\,
      I1 => \right_dev_reg[1]_i_29_n_6\,
      I2 => \right_sum_reg_n_0_[8]\,
      O => \right_dev[1]_i_21_n_0\
    );
\right_dev[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[9]\,
      I1 => \right_dev_reg[1]_i_29_n_7\,
      I2 => \right_sum_reg_n_0_[7]\,
      O => \right_dev[1]_i_22_n_0\
    );
\right_dev[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[8]\,
      I1 => \right_dev_reg[1]_i_46_n_4\,
      I2 => \right_sum_reg_n_0_[6]\,
      O => \right_dev[1]_i_23_n_0\
    );
\right_dev[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[7]\,
      I1 => \right_dev_reg[1]_i_46_n_5\,
      I2 => \right_sum_reg_n_0_[5]\,
      O => \right_dev[1]_i_24_n_0\
    );
\right_dev[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[11]\,
      I1 => \right_dev_reg[1]_i_29_n_5\,
      I2 => \right_sum_reg_n_0_[9]\,
      I3 => \right_dev[1]_i_21_n_0\,
      O => \right_dev[1]_i_25_n_0\
    );
\right_dev[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[10]\,
      I1 => \right_dev_reg[1]_i_29_n_6\,
      I2 => \right_sum_reg_n_0_[8]\,
      I3 => \right_dev[1]_i_22_n_0\,
      O => \right_dev[1]_i_26_n_0\
    );
\right_dev[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[9]\,
      I1 => \right_dev_reg[1]_i_29_n_7\,
      I2 => \right_sum_reg_n_0_[7]\,
      I3 => \right_dev[1]_i_23_n_0\,
      O => \right_dev[1]_i_27_n_0\
    );
\right_dev[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[8]\,
      I1 => \right_dev_reg[1]_i_46_n_4\,
      I2 => \right_sum_reg_n_0_[6]\,
      I3 => \right_dev[1]_i_24_n_0\,
      O => \right_dev[1]_i_28_n_0\
    );
\right_dev[1]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[1]_i_2_n_5\,
      I1 => \right_sum_reg_n_0_[12]\,
      O => \right_dev[1]_i_31_n_0\
    );
\right_dev[1]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[10]\,
      O => \right_dev[1]_i_32_n_0\
    );
\right_dev[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[12]\,
      I1 => \right_dev_reg[1]_i_2_n_5\,
      I2 => \right_dev_reg[1]_i_2_n_4\,
      I3 => \right_sum_reg_n_0_[13]\,
      O => \right_dev[1]_i_33_n_0\
    );
\right_dev[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[12]\,
      I1 => \right_dev_reg[1]_i_2_n_5\,
      O => \right_dev[1]_i_34_n_0\
    );
\right_dev[1]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[11]\,
      O => \right_dev[1]_i_35_n_0\
    );
\right_dev[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[9]\,
      I1 => \right_dev_reg[1]_i_60_n_1\,
      I2 => \right_sum_reg_n_0_[10]\,
      O => \right_dev[1]_i_36_n_0\
    );
\right_dev[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[6]\,
      I1 => \right_dev_reg[1]_i_46_n_6\,
      I2 => \right_sum_reg_n_0_[4]\,
      O => \right_dev[1]_i_38_n_0\
    );
\right_dev[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[5]\,
      I1 => \right_dev_reg[1]_i_46_n_7\,
      I2 => \right_sum_reg_n_0_[3]\,
      O => \right_dev[1]_i_39_n_0\
    );
\right_dev[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[4]\,
      I1 => \right_dev_reg[1]_i_68_n_4\,
      I2 => \right_sum_reg_n_0_[2]\,
      O => \right_dev[1]_i_40_n_0\
    );
\right_dev[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[3]\,
      I1 => \right_dev_reg[1]_i_68_n_5\,
      I2 => \right_sum_reg_n_0_[1]\,
      O => \right_dev[1]_i_41_n_0\
    );
\right_dev[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[7]\,
      I1 => \right_dev_reg[1]_i_46_n_5\,
      I2 => \right_sum_reg_n_0_[5]\,
      I3 => \right_dev[1]_i_38_n_0\,
      O => \right_dev[1]_i_42_n_0\
    );
\right_dev[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[6]\,
      I1 => \right_dev_reg[1]_i_46_n_6\,
      I2 => \right_sum_reg_n_0_[4]\,
      I3 => \right_dev[1]_i_39_n_0\,
      O => \right_dev[1]_i_43_n_0\
    );
\right_dev[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[5]\,
      I1 => \right_dev_reg[1]_i_46_n_7\,
      I2 => \right_sum_reg_n_0_[3]\,
      I3 => \right_dev[1]_i_40_n_0\,
      O => \right_dev[1]_i_44_n_0\
    );
\right_dev[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[4]\,
      I1 => \right_dev_reg[1]_i_68_n_4\,
      I2 => \right_sum_reg_n_0_[2]\,
      I3 => \right_dev[1]_i_41_n_0\,
      O => \right_dev[1]_i_45_n_0\
    );
\right_dev[1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[12]\,
      I1 => \right_sum_reg_n_0_[15]\,
      O => \right_dev[1]_i_47_n_0\
    );
\right_dev[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[11]\,
      I1 => \right_sum_reg_n_0_[14]\,
      O => \right_dev[1]_i_48_n_0\
    );
\right_dev[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[10]\,
      I1 => \right_sum_reg_n_0_[13]\,
      O => \right_dev[1]_i_49_n_0\
    );
\right_dev[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[14]\,
      I1 => \right_dev_reg[4]_i_9_n_6\,
      I2 => \right_sum_reg_n_0_[12]\,
      O => \right_dev[1]_i_5_n_0\
    );
\right_dev[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[9]\,
      I1 => \right_sum_reg_n_0_[12]\,
      O => \right_dev[1]_i_50_n_0\
    );
\right_dev[1]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[1]_i_60_n_6\,
      I1 => \right_sum_reg_n_0_[8]\,
      O => \right_dev[1]_i_52_n_0\
    );
\right_dev[1]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[1]_i_60_n_7\,
      I1 => \right_sum_reg_n_0_[7]\,
      O => \right_dev[1]_i_53_n_0\
    );
\right_dev[1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[1]_i_80_n_4\,
      I1 => \right_sum_reg_n_0_[6]\,
      O => \right_dev[1]_i_54_n_0\
    );
\right_dev[1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[1]_i_80_n_5\,
      I1 => \right_sum_reg_n_0_[5]\,
      O => \right_dev[1]_i_55_n_0\
    );
\right_dev[1]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[8]\,
      I1 => \right_dev_reg[1]_i_60_n_6\,
      I2 => \right_dev_reg[1]_i_60_n_1\,
      I3 => \right_sum_reg_n_0_[9]\,
      O => \right_dev[1]_i_56_n_0\
    );
\right_dev[1]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[7]\,
      I1 => \right_dev_reg[1]_i_60_n_7\,
      I2 => \right_dev_reg[1]_i_60_n_6\,
      I3 => \right_sum_reg_n_0_[8]\,
      O => \right_dev[1]_i_57_n_0\
    );
\right_dev[1]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[6]\,
      I1 => \right_dev_reg[1]_i_80_n_4\,
      I2 => \right_dev_reg[1]_i_60_n_7\,
      I3 => \right_sum_reg_n_0_[7]\,
      O => \right_dev[1]_i_58_n_0\
    );
\right_dev[1]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[5]\,
      I1 => \right_dev_reg[1]_i_80_n_5\,
      I2 => \right_dev_reg[1]_i_80_n_4\,
      I3 => \right_sum_reg_n_0_[6]\,
      O => \right_dev[1]_i_59_n_0\
    );
\right_dev[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[13]\,
      I1 => \right_dev_reg[4]_i_9_n_7\,
      I2 => \right_sum_reg_n_0_[11]\,
      O => \right_dev[1]_i_6_n_0\
    );
\right_dev[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      I1 => \right_dev_reg[1]_i_68_n_6\,
      I2 => \right_sum_reg_n_0_[0]\,
      O => \right_dev[1]_i_61_n_0\
    );
\right_dev[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_sum_reg_n_0_[0]\,
      I1 => \right_dev_reg[1]_i_68_n_6\,
      I2 => \right_sum_reg_n_0_[2]\,
      O => \right_dev[1]_i_62_n_0\
    );
\right_dev[1]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[1]_i_81_n_4\,
      I1 => \right_sum_reg_n_0_[0]\,
      O => \right_dev[1]_i_63_n_0\
    );
\right_dev[1]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[3]\,
      I1 => \right_dev_reg[1]_i_68_n_5\,
      I2 => \right_sum_reg_n_0_[1]\,
      I3 => \right_dev[1]_i_61_n_0\,
      O => \right_dev[1]_i_64_n_0\
    );
\right_dev[1]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      I1 => \right_dev_reg[1]_i_68_n_6\,
      I2 => \right_sum_reg_n_0_[0]\,
      I3 => \right_sum_reg_n_0_[1]\,
      I4 => \right_dev_reg[1]_i_68_n_7\,
      O => \right_dev[1]_i_65_n_0\
    );
\right_dev[1]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[0]\,
      I1 => \right_dev_reg[1]_i_81_n_4\,
      I2 => \right_dev_reg[1]_i_68_n_7\,
      I3 => \right_sum_reg_n_0_[1]\,
      O => \right_dev[1]_i_66_n_0\
    );
\right_dev[1]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[0]\,
      I1 => \right_dev_reg[1]_i_81_n_4\,
      O => \right_dev[1]_i_67_n_0\
    );
\right_dev[1]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[8]\,
      I1 => \right_sum_reg_n_0_[11]\,
      O => \right_dev[1]_i_69_n_0\
    );
\right_dev[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[12]\,
      I1 => \right_dev_reg[1]_i_29_n_4\,
      I2 => \right_sum_reg_n_0_[10]\,
      O => \right_dev[1]_i_7_n_0\
    );
\right_dev[1]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[7]\,
      I1 => \right_sum_reg_n_0_[10]\,
      O => \right_dev[1]_i_70_n_0\
    );
\right_dev[1]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[6]\,
      I1 => \right_sum_reg_n_0_[9]\,
      O => \right_dev[1]_i_71_n_0\
    );
\right_dev[1]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[5]\,
      I1 => \right_sum_reg_n_0_[8]\,
      O => \right_dev[1]_i_72_n_0\
    );
\right_dev[1]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[1]_i_80_n_6\,
      I1 => \right_sum_reg_n_0_[4]\,
      O => \right_dev[1]_i_73_n_0\
    );
\right_dev[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[1]_i_80_n_7\,
      I1 => \right_sum_reg_n_0_[3]\,
      O => \right_dev[1]_i_74_n_0\
    );
\right_dev[1]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[1]_i_2_n_5\,
      I1 => \right_sum_reg_n_0_[2]\,
      O => \right_dev[1]_i_75_n_0\
    );
\right_dev[1]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[4]\,
      I1 => \right_dev_reg[1]_i_80_n_6\,
      I2 => \right_dev_reg[1]_i_80_n_5\,
      I3 => \right_sum_reg_n_0_[5]\,
      O => \right_dev[1]_i_76_n_0\
    );
\right_dev[1]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[3]\,
      I1 => \right_dev_reg[1]_i_80_n_7\,
      I2 => \right_dev_reg[1]_i_80_n_6\,
      I3 => \right_sum_reg_n_0_[4]\,
      O => \right_dev[1]_i_77_n_0\
    );
\right_dev[1]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      I1 => \right_dev_reg[1]_i_2_n_5\,
      I2 => \right_dev_reg[1]_i_80_n_7\,
      I3 => \right_sum_reg_n_0_[3]\,
      O => \right_dev[1]_i_78_n_0\
    );
\right_dev[1]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      I1 => \right_dev_reg[1]_i_2_n_5\,
      O => \right_dev[1]_i_79_n_0\
    );
\right_dev[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[11]\,
      I1 => \right_dev_reg[1]_i_29_n_5\,
      I2 => \right_sum_reg_n_0_[9]\,
      O => \right_dev[1]_i_8_n_0\
    );
\right_dev[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[4]\,
      I1 => \right_sum_reg_n_0_[7]\,
      O => \right_dev[1]_i_82_n_0\
    );
\right_dev[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[3]\,
      I1 => \right_sum_reg_n_0_[6]\,
      O => \right_dev[1]_i_83_n_0\
    );
\right_dev[1]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      I1 => \right_sum_reg_n_0_[5]\,
      O => \right_dev[1]_i_84_n_0\
    );
\right_dev[1]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[1]\,
      I1 => \right_sum_reg_n_0_[4]\,
      O => \right_dev[1]_i_85_n_0\
    );
\right_dev[1]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[4]_i_3_n_5\,
      I1 => \right_dev_reg[4]_i_3_n_7\,
      O => \right_dev[1]_i_86_n_0\
    );
\right_dev[1]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[4]_i_3_n_6\,
      I1 => \right_dev_reg[1]_i_2_n_4\,
      O => \right_dev[1]_i_87_n_0\
    );
\right_dev[1]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[4]_i_3_n_7\,
      I1 => \right_dev_reg[1]_i_2_n_5\,
      O => \right_dev[1]_i_88_n_0\
    );
\right_dev[1]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[0]\,
      I1 => \right_sum_reg_n_0_[3]\,
      O => \right_dev[1]_i_89_n_0\
    );
\right_dev[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[15]\,
      I1 => \right_dev_reg[4]_i_9_n_5\,
      I2 => \right_sum_reg_n_0_[13]\,
      I3 => \right_dev[1]_i_5_n_0\,
      O => \right_dev[1]_i_9_n_0\
    );
\right_dev[1]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      O => \right_dev[1]_i_90_n_0\
    );
\right_dev[1]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[1]\,
      O => \right_dev[1]_i_91_n_0\
    );
\right_dev[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev[4]_i_2_n_0\,
      I2 => \right_dev_reg[4]_i_3_n_7\,
      O => right_dev0(2)
    );
\right_dev[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev_reg[4]_i_3_n_7\,
      I2 => \right_dev[4]_i_2_n_0\,
      I3 => \right_dev_reg[4]_i_3_n_6\,
      O => right_dev0(3)
    );
\right_dev[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF400000"
    )
        port map (
      I0 => \right_dev[4]_i_2_n_0\,
      I1 => \right_dev_reg[4]_i_3_n_7\,
      I2 => \right_dev_reg[4]_i_3_n_6\,
      I3 => \right_dev_reg[4]_i_3_n_5\,
      I4 => frame_valid,
      O => \right_dev[4]_i_1_n_0\
    );
\right_dev[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[16]\,
      O => \right_dev[4]_i_11_n_0\
    );
\right_dev[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[15]\,
      O => \right_dev[4]_i_12_n_0\
    );
\right_dev[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[14]\,
      O => \right_dev[4]_i_13_n_0\
    );
\right_dev[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[13]\,
      I1 => \right_sum_reg_n_0_[16]\,
      O => \right_dev[4]_i_14_n_0\
    );
\right_dev[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDDFFFF"
    )
        port map (
      I0 => \right_dev_reg[1]_i_2_n_5\,
      I1 => \right_dev_reg[1]_i_3_n_1\,
      I2 => \right_sum_reg_n_0_[16]\,
      I3 => \right_dev_reg[4]_i_3_n_5\,
      I4 => \right_dev_reg[1]_i_2_n_4\,
      O => \right_dev[4]_i_2_n_0\
    );
\right_dev[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[16]\,
      I1 => \right_dev_reg[4]_i_9_n_4\,
      I2 => \right_sum_reg_n_0_[14]\,
      O => \right_dev[4]_i_4_n_0\
    );
\right_dev[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[15]\,
      I1 => \right_dev_reg[4]_i_9_n_5\,
      I2 => \right_sum_reg_n_0_[13]\,
      O => \right_dev[4]_i_5_n_0\
    );
\right_dev[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \right_sum_reg_n_0_[16]\,
      I1 => \right_dev_reg[4]_i_10_n_3\,
      I2 => \right_sum_reg_n_0_[15]\,
      O => \right_dev[4]_i_6_n_0\
    );
\right_dev[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => \right_sum_reg_n_0_[14]\,
      I1 => \right_dev_reg[4]_i_9_n_4\,
      I2 => \right_sum_reg_n_0_[16]\,
      I3 => \right_dev_reg[4]_i_10_n_3\,
      I4 => \right_sum_reg_n_0_[15]\,
      O => \right_dev[4]_i_7_n_0\
    );
\right_dev[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_dev[4]_i_5_n_0\,
      I1 => \right_dev_reg[4]_i_9_n_4\,
      I2 => \right_sum_reg_n_0_[16]\,
      I3 => \right_sum_reg_n_0_[14]\,
      O => \right_dev[4]_i_8_n_0\
    );
\right_dev[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A882022"
    )
        port map (
      I0 => frame_valid_reg_rep_n_0,
      I1 => \right_dev_reg[6]_i_3_n_0\,
      I2 => \right_sum_reg_n_0_[34]\,
      I3 => \right_dev_reg[10]_i_4_n_7\,
      I4 => \right_dev_reg[6]_i_2_n_4\,
      O => right_dev0(5)
    );
\right_dev[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A208000808"
    )
        port map (
      I0 => frame_valid_reg_rep_n_0,
      I1 => \right_dev_reg[6]_i_2_n_4\,
      I2 => \right_dev_reg[6]_i_3_n_0\,
      I3 => \right_sum_reg_n_0_[34]\,
      I4 => \right_dev_reg[10]_i_4_n_7\,
      I5 => \right_dev_reg[10]_i_3_n_7\,
      O => right_dev0(6)
    );
\right_dev[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[31]\,
      I1 => \right_dev_reg[10]_i_15_n_6\,
      I2 => \right_sum_reg_n_0_[28]\,
      I3 => \right_dev[6]_i_6_n_0\,
      O => \right_dev[6]_i_10_n_0\
    );
\right_dev[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[30]\,
      I1 => \right_dev_reg[10]_i_15_n_7\,
      I2 => \right_sum_reg_n_0_[27]\,
      I3 => \right_dev[6]_i_7_n_0\,
      O => \right_dev[6]_i_11_n_0\
    );
\right_dev[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[29]\,
      I1 => \right_dev_reg[6]_i_31_n_4\,
      I2 => \right_sum_reg_n_0_[26]\,
      I3 => \right_dev[6]_i_8_n_0\,
      O => \right_dev[6]_i_12_n_0\
    );
\right_dev[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_4\,
      I1 => \right_sum_reg_n_0_[33]\,
      O => \right_dev[6]_i_14_n_0\
    );
\right_dev[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_5\,
      I1 => \right_sum_reg_n_0_[32]\,
      O => \right_dev[6]_i_15_n_0\
    );
\right_dev[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_6\,
      I1 => \right_sum_reg_n_0_[31]\,
      O => \right_dev[6]_i_16_n_0\
    );
\right_dev[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_7\,
      I1 => \right_sum_reg_n_0_[30]\,
      O => \right_dev[6]_i_17_n_0\
    );
\right_dev[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[33]\,
      I1 => \right_dev_reg[10]_i_3_n_4\,
      I2 => \right_dev_reg[10]_i_4_n_7\,
      I3 => \right_sum_reg_n_0_[34]\,
      O => \right_dev[6]_i_18_n_0\
    );
\right_dev[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[32]\,
      I1 => \right_dev_reg[10]_i_3_n_5\,
      I2 => \right_dev_reg[10]_i_3_n_4\,
      I3 => \right_sum_reg_n_0_[33]\,
      O => \right_dev[6]_i_19_n_0\
    );
\right_dev[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[31]\,
      I1 => \right_dev_reg[10]_i_3_n_6\,
      I2 => \right_dev_reg[10]_i_3_n_5\,
      I3 => \right_sum_reg_n_0_[32]\,
      O => \right_dev[6]_i_20_n_0\
    );
\right_dev[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[30]\,
      I1 => \right_dev_reg[10]_i_3_n_7\,
      I2 => \right_dev_reg[10]_i_3_n_6\,
      I3 => \right_sum_reg_n_0_[31]\,
      O => \right_dev[6]_i_21_n_0\
    );
\right_dev[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[27]\,
      I1 => \right_dev_reg[6]_i_31_n_6\,
      I2 => \right_sum_reg_n_0_[24]\,
      O => \right_dev[6]_i_23_n_0\
    );
\right_dev[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[26]\,
      I1 => \right_dev_reg[6]_i_31_n_7\,
      I2 => \right_sum_reg_n_0_[23]\,
      O => \right_dev[6]_i_24_n_0\
    );
\right_dev[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[25]\,
      I1 => \right_dev_reg[6]_i_49_n_4\,
      I2 => \right_sum_reg_n_0_[22]\,
      O => \right_dev[6]_i_25_n_0\
    );
\right_dev[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[24]\,
      I1 => \right_dev_reg[6]_i_49_n_5\,
      I2 => \right_sum_reg_n_0_[21]\,
      O => \right_dev[6]_i_26_n_0\
    );
\right_dev[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[28]\,
      I1 => \right_dev_reg[6]_i_31_n_5\,
      I2 => \right_sum_reg_n_0_[25]\,
      I3 => \right_dev[6]_i_23_n_0\,
      O => \right_dev[6]_i_27_n_0\
    );
\right_dev[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[27]\,
      I1 => \right_dev_reg[6]_i_31_n_6\,
      I2 => \right_sum_reg_n_0_[24]\,
      I3 => \right_dev[6]_i_24_n_0\,
      O => \right_dev[6]_i_28_n_0\
    );
\right_dev[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[26]\,
      I1 => \right_dev_reg[6]_i_31_n_7\,
      I2 => \right_sum_reg_n_0_[23]\,
      I3 => \right_dev[6]_i_25_n_0\,
      O => \right_dev[6]_i_29_n_0\
    );
\right_dev[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[25]\,
      I1 => \right_dev_reg[6]_i_49_n_4\,
      I2 => \right_sum_reg_n_0_[22]\,
      I3 => \right_dev[6]_i_26_n_0\,
      O => \right_dev[6]_i_30_n_0\
    );
\right_dev[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[6]_i_2_n_4\,
      I1 => \right_sum_reg_n_0_[29]\,
      O => \right_dev[6]_i_33_n_0\
    );
\right_dev[6]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[28]\,
      O => \right_dev[6]_i_34_n_0\
    );
\right_dev[6]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_63_n_5\,
      I1 => \right_sum_reg_n_0_[26]\,
      O => \right_dev[6]_i_35_n_0\
    );
\right_dev[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[29]\,
      I1 => \right_dev_reg[6]_i_2_n_4\,
      I2 => \right_dev_reg[10]_i_3_n_7\,
      I3 => \right_sum_reg_n_0_[30]\,
      O => \right_dev[6]_i_36_n_0\
    );
\right_dev[6]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[29]\,
      I1 => \right_dev_reg[6]_i_2_n_4\,
      O => \right_dev[6]_i_37_n_0\
    );
\right_dev[6]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[27]\,
      I1 => \right_dev_reg[6]_i_63_n_0\,
      I2 => \right_sum_reg_n_0_[28]\,
      O => \right_dev[6]_i_38_n_0\
    );
\right_dev[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[26]\,
      I1 => \right_dev_reg[6]_i_63_n_5\,
      I2 => \right_dev_reg[6]_i_63_n_0\,
      I3 => \right_sum_reg_n_0_[27]\,
      O => \right_dev[6]_i_39_n_0\
    );
\right_dev[6]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[23]\,
      I1 => \right_dev_reg[6]_i_49_n_6\,
      I2 => \right_sum_reg_n_0_[20]\,
      O => \right_dev[6]_i_41_n_0\
    );
\right_dev[6]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[22]\,
      I1 => \right_dev_reg[6]_i_49_n_7\,
      I2 => \right_sum_reg_n_0_[19]\,
      O => \right_dev[6]_i_42_n_0\
    );
\right_dev[6]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[21]\,
      I1 => \right_dev_reg[6]_i_71_n_4\,
      I2 => \right_sum_reg_n_0_[18]\,
      O => \right_dev[6]_i_43_n_0\
    );
\right_dev[6]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[20]\,
      I1 => \right_dev_reg[6]_i_71_n_5\,
      I2 => \right_sum_reg_n_0_[17]\,
      O => \right_dev[6]_i_44_n_0\
    );
\right_dev[6]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[24]\,
      I1 => \right_dev_reg[6]_i_49_n_5\,
      I2 => \right_sum_reg_n_0_[21]\,
      I3 => \right_dev[6]_i_41_n_0\,
      O => \right_dev[6]_i_45_n_0\
    );
\right_dev[6]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[23]\,
      I1 => \right_dev_reg[6]_i_49_n_6\,
      I2 => \right_sum_reg_n_0_[20]\,
      I3 => \right_dev[6]_i_42_n_0\,
      O => \right_dev[6]_i_46_n_0\
    );
\right_dev[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[22]\,
      I1 => \right_dev_reg[6]_i_49_n_7\,
      I2 => \right_sum_reg_n_0_[19]\,
      I3 => \right_dev[6]_i_43_n_0\,
      O => \right_dev[6]_i_47_n_0\
    );
\right_dev[6]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[21]\,
      I1 => \right_dev_reg[6]_i_71_n_4\,
      I2 => \right_sum_reg_n_0_[18]\,
      I3 => \right_dev[6]_i_44_n_0\,
      O => \right_dev[6]_i_48_n_0\
    );
\right_dev[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[31]\,
      I1 => \right_dev_reg[10]_i_15_n_6\,
      I2 => \right_sum_reg_n_0_[28]\,
      O => \right_dev[6]_i_5_n_0\
    );
\right_dev[6]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[29]\,
      I1 => \right_sum_reg_n_0_[32]\,
      O => \right_dev[6]_i_50_n_0\
    );
\right_dev[6]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[28]\,
      I1 => \right_sum_reg_n_0_[31]\,
      O => \right_dev[6]_i_51_n_0\
    );
\right_dev[6]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[27]\,
      I1 => \right_sum_reg_n_0_[30]\,
      O => \right_dev[6]_i_52_n_0\
    );
\right_dev[6]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[26]\,
      I1 => \right_sum_reg_n_0_[29]\,
      O => \right_dev[6]_i_53_n_0\
    );
\right_dev[6]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_63_n_6\,
      I1 => \right_sum_reg_n_0_[25]\,
      O => \right_dev[6]_i_55_n_0\
    );
\right_dev[6]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_63_n_7\,
      I1 => \right_sum_reg_n_0_[24]\,
      O => \right_dev[6]_i_56_n_0\
    );
\right_dev[6]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_83_n_4\,
      I1 => \right_sum_reg_n_0_[23]\,
      O => \right_dev[6]_i_57_n_0\
    );
\right_dev[6]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_83_n_5\,
      I1 => \right_sum_reg_n_0_[22]\,
      O => \right_dev[6]_i_58_n_0\
    );
\right_dev[6]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[25]\,
      I1 => \right_dev_reg[6]_i_63_n_6\,
      I2 => \right_dev_reg[6]_i_63_n_5\,
      I3 => \right_sum_reg_n_0_[26]\,
      O => \right_dev[6]_i_59_n_0\
    );
\right_dev[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[30]\,
      I1 => \right_dev_reg[10]_i_15_n_7\,
      I2 => \right_sum_reg_n_0_[27]\,
      O => \right_dev[6]_i_6_n_0\
    );
\right_dev[6]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[24]\,
      I1 => \right_dev_reg[6]_i_63_n_7\,
      I2 => \right_dev_reg[6]_i_63_n_6\,
      I3 => \right_sum_reg_n_0_[25]\,
      O => \right_dev[6]_i_60_n_0\
    );
\right_dev[6]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[23]\,
      I1 => \right_dev_reg[6]_i_83_n_4\,
      I2 => \right_dev_reg[6]_i_63_n_7\,
      I3 => \right_sum_reg_n_0_[24]\,
      O => \right_dev[6]_i_61_n_0\
    );
\right_dev[6]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[22]\,
      I1 => \right_dev_reg[6]_i_83_n_5\,
      I2 => \right_dev_reg[6]_i_83_n_4\,
      I3 => \right_sum_reg_n_0_[23]\,
      O => \right_dev[6]_i_62_n_0\
    );
\right_dev[6]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_sum_reg_n_0_[20]\,
      I1 => \right_dev_reg[6]_i_71_n_5\,
      I2 => \right_sum_reg_n_0_[17]\,
      O => \right_dev[6]_i_64_n_0\
    );
\right_dev[6]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_71_n_7\,
      I1 => \right_sum_reg_n_0_[18]\,
      O => \right_dev[6]_i_65_n_0\
    );
\right_dev[6]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[6]_i_85_n_4\,
      I1 => \right_sum_reg_n_0_[17]\,
      O => \right_dev[6]_i_66_n_0\
    );
\right_dev[6]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \right_sum_reg_n_0_[20]\,
      I1 => \right_dev_reg[6]_i_71_n_5\,
      I2 => \right_sum_reg_n_0_[17]\,
      I3 => \right_sum_reg_n_0_[19]\,
      I4 => \right_dev_reg[6]_i_71_n_6\,
      O => \right_dev[6]_i_67_n_0\
    );
\right_dev[6]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \right_sum_reg_n_0_[18]\,
      I1 => \right_dev_reg[6]_i_71_n_7\,
      I2 => \right_dev_reg[6]_i_71_n_6\,
      I3 => \right_sum_reg_n_0_[19]\,
      O => \right_dev[6]_i_68_n_0\
    );
\right_dev[6]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[17]\,
      I1 => \right_dev_reg[6]_i_85_n_4\,
      I2 => \right_dev_reg[6]_i_71_n_7\,
      I3 => \right_sum_reg_n_0_[18]\,
      O => \right_dev[6]_i_69_n_0\
    );
\right_dev[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[29]\,
      I1 => \right_dev_reg[6]_i_31_n_4\,
      I2 => \right_sum_reg_n_0_[26]\,
      O => \right_dev[6]_i_7_n_0\
    );
\right_dev[6]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[17]\,
      I1 => \right_dev_reg[6]_i_85_n_4\,
      O => \right_dev[6]_i_70_n_0\
    );
\right_dev[6]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[25]\,
      I1 => \right_sum_reg_n_0_[28]\,
      O => \right_dev[6]_i_72_n_0\
    );
\right_dev[6]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[24]\,
      I1 => \right_sum_reg_n_0_[27]\,
      O => \right_dev[6]_i_73_n_0\
    );
\right_dev[6]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[23]\,
      I1 => \right_sum_reg_n_0_[26]\,
      O => \right_dev[6]_i_74_n_0\
    );
\right_dev[6]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[22]\,
      I1 => \right_sum_reg_n_0_[25]\,
      O => \right_dev[6]_i_75_n_0\
    );
\right_dev[6]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[6]_i_83_n_6\,
      I1 => \right_sum_reg_n_0_[21]\,
      O => \right_dev[6]_i_76_n_0\
    );
\right_dev[6]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_dev_reg[6]_i_83_n_7\,
      I1 => \right_sum_reg_n_0_[20]\,
      O => \right_dev[6]_i_77_n_0\
    );
\right_dev[6]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_dev_reg[6]_i_2_n_4\,
      I1 => \right_sum_reg_n_0_[19]\,
      O => \right_dev[6]_i_78_n_0\
    );
\right_dev[6]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[21]\,
      I1 => \right_dev_reg[6]_i_83_n_6\,
      I2 => \right_dev_reg[6]_i_83_n_5\,
      I3 => \right_sum_reg_n_0_[22]\,
      O => \right_dev[6]_i_79_n_0\
    );
\right_dev[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[28]\,
      I1 => \right_dev_reg[6]_i_31_n_5\,
      I2 => \right_sum_reg_n_0_[25]\,
      O => \right_dev[6]_i_8_n_0\
    );
\right_dev[6]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \right_sum_reg_n_0_[20]\,
      I1 => \right_dev_reg[6]_i_83_n_7\,
      I2 => \right_dev_reg[6]_i_83_n_6\,
      I3 => \right_sum_reg_n_0_[21]\,
      O => \right_dev[6]_i_80_n_0\
    );
\right_dev[6]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_sum_reg_n_0_[19]\,
      I1 => \right_dev_reg[6]_i_2_n_4\,
      I2 => \right_dev_reg[6]_i_83_n_7\,
      I3 => \right_sum_reg_n_0_[20]\,
      O => \right_dev[6]_i_81_n_0\
    );
\right_dev[6]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[19]\,
      I1 => \right_dev_reg[6]_i_2_n_4\,
      O => \right_dev[6]_i_82_n_0\
    );
\right_dev[6]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[10]_i_4_n_7\,
      I1 => \right_dev_reg[10]_i_3_n_5\,
      O => \right_dev[6]_i_84_n_0\
    );
\right_dev[6]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[21]\,
      I1 => \right_sum_reg_n_0_[24]\,
      O => \right_dev[6]_i_86_n_0\
    );
\right_dev[6]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[20]\,
      I1 => \right_sum_reg_n_0_[23]\,
      O => \right_dev[6]_i_87_n_0\
    );
\right_dev[6]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[19]\,
      I1 => \right_sum_reg_n_0_[22]\,
      O => \right_dev[6]_i_88_n_0\
    );
\right_dev[6]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[18]\,
      I1 => \right_sum_reg_n_0_[21]\,
      O => \right_dev[6]_i_89_n_0\
    );
\right_dev[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \right_sum_reg_n_0_[32]\,
      I1 => \right_dev_reg[10]_i_15_n_5\,
      I2 => \right_sum_reg_n_0_[29]\,
      I3 => \right_dev[6]_i_5_n_0\,
      O => \right_dev[6]_i_9_n_0\
    );
\right_dev[6]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_4\,
      I1 => \right_dev_reg[10]_i_3_n_6\,
      O => \right_dev[6]_i_90_n_0\
    );
\right_dev[6]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_5\,
      I1 => \right_dev_reg[10]_i_3_n_7\,
      O => \right_dev[6]_i_91_n_0\
    );
\right_dev[6]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_dev_reg[10]_i_3_n_6\,
      I1 => \right_dev_reg[6]_i_2_n_4\,
      O => \right_dev[6]_i_92_n_0\
    );
\right_dev[6]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_sum_reg_n_0_[17]\,
      I1 => \right_sum_reg_n_0_[20]\,
      O => \right_dev[6]_i_93_n_0\
    );
\right_dev[6]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[19]\,
      O => \right_dev[6]_i_94_n_0\
    );
\right_dev[6]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_sum_reg_n_0_[18]\,
      O => \right_dev[6]_i_95_n_0\
    );
\right_dev[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev[10]_i_2_n_0\,
      I2 => \right_dev_reg[10]_i_3_n_6\,
      O => right_dev0(7)
    );
\right_dev[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev[10]_i_2_n_0\,
      I2 => \right_dev_reg[10]_i_3_n_6\,
      I3 => \right_dev_reg[10]_i_3_n_5\,
      O => right_dev0(8)
    );
\right_dev[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => frame_valid,
      I1 => \right_dev_reg[10]_i_3_n_5\,
      I2 => \right_dev_reg[10]_i_3_n_6\,
      I3 => \right_dev[10]_i_2_n_0\,
      I4 => \right_dev_reg[10]_i_3_n_4\,
      O => right_dev0(9)
    );
\right_dev_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(0),
      Q => right_dev(0)
    );
\right_dev_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => \right_dev[10]_i_1_n_0\,
      Q => right_dev(10)
    );
\right_dev_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[10]_i_15_n_0\,
      CO(3 downto 2) => \NLW_right_dev_reg[10]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_dev_reg[10]_i_14_n_2\,
      CO(0) => \NLW_right_dev_reg[10]_i_14_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_sum_reg_n_0_[34]\,
      O(3 downto 1) => \NLW_right_dev_reg[10]_i_14_O_UNCONNECTED\(3 downto 1),
      O(0) => \right_dev_reg[10]_i_14_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \right_dev[10]_i_16_n_0\
    );
\right_dev_reg[10]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_31_n_0\,
      CO(3) => \right_dev_reg[10]_i_15_n_0\,
      CO(2) => \right_dev_reg[10]_i_15_n_1\,
      CO(1) => \right_dev_reg[10]_i_15_n_2\,
      CO(0) => \right_dev_reg[10]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[33]\,
      DI(2) => \right_sum_reg_n_0_[32]\,
      DI(1) => \right_sum_reg_n_0_[31]\,
      DI(0) => \right_sum_reg_n_0_[30]\,
      O(3) => \right_dev_reg[10]_i_15_n_4\,
      O(2) => \right_dev_reg[10]_i_15_n_5\,
      O(1) => \right_dev_reg[10]_i_15_n_6\,
      O(0) => \right_dev_reg[10]_i_15_n_7\,
      S(3) => \right_dev[10]_i_17_n_0\,
      S(2) => \right_dev[10]_i_18_n_0\,
      S(1) => \right_dev[10]_i_19_n_0\,
      S(0) => \right_dev[10]_i_20_n_0\
    );
\right_dev_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_2_n_0\,
      CO(3) => \right_dev_reg[10]_i_3_n_0\,
      CO(2) => \right_dev_reg[10]_i_3_n_1\,
      CO(1) => \right_dev_reg[10]_i_3_n_2\,
      CO(0) => \right_dev_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[10]_i_5_n_0\,
      DI(2) => \right_dev[10]_i_6_n_0\,
      DI(1) => \right_dev[10]_i_7_n_0\,
      DI(0) => \right_dev[10]_i_8_n_0\,
      O(3) => \right_dev_reg[10]_i_3_n_4\,
      O(2) => \right_dev_reg[10]_i_3_n_5\,
      O(1) => \right_dev_reg[10]_i_3_n_6\,
      O(0) => \right_dev_reg[10]_i_3_n_7\,
      S(3) => \right_dev[10]_i_9_n_0\,
      S(2) => \right_dev[10]_i_10_n_0\,
      S(1) => \right_dev[10]_i_11_n_0\,
      S(0) => \right_dev[10]_i_12_n_0\
    );
\right_dev_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[10]_i_3_n_0\,
      CO(3 downto 0) => \NLW_right_dev_reg[10]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_right_dev_reg[10]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => \right_dev_reg[10]_i_4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \right_dev[10]_i_13_n_0\
    );
\right_dev_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(11),
      Q => right_dev(11)
    );
\right_dev_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(12),
      Q => right_dev(12)
    );
\right_dev_reg[12]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_30_n_0\,
      CO(3) => \right_dev_reg[12]_i_13_n_0\,
      CO(2) => \right_dev_reg[12]_i_13_n_1\,
      CO(1) => \right_dev_reg[12]_i_13_n_2\,
      CO(0) => \right_dev_reg[12]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_31_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \right_dev[12]_i_32_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[12]_i_33_n_0\,
      S(2) => \right_dev[12]_i_34_n_0\,
      S(1) => \right_dev[12]_i_35_n_0\,
      S(0) => \right_dev[12]_i_36_n_0\
    );
\right_dev_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_4_n_0\,
      CO(3) => \right_dev_reg[12]_i_2_n_0\,
      CO(2) => \right_dev_reg[12]_i_2_n_1\,
      CO(1) => \right_dev_reg[12]_i_2_n_2\,
      CO(0) => \right_dev_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_5_n_0\,
      DI(2) => \right_dev[12]_i_6_n_0\,
      DI(1) => \right_dev[12]_i_7_n_0\,
      DI(0) => \right_dev[12]_i_8_n_0\,
      O(3) => \right_dev_reg[12]_i_2_n_4\,
      O(2) => \right_dev_reg[12]_i_2_n_5\,
      O(1 downto 0) => \NLW_right_dev_reg[12]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \right_dev[12]_i_9_n_0\,
      S(2) => \right_dev[12]_i_10_n_0\,
      S(1) => \right_dev[12]_i_11_n_0\,
      S(0) => \right_dev[12]_i_12_n_0\
    );
\right_dev_reg[12]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_37_n_0\,
      CO(3) => \right_dev_reg[12]_i_20_n_0\,
      CO(2) => \right_dev_reg[12]_i_20_n_1\,
      CO(1) => \right_dev_reg[12]_i_20_n_2\,
      CO(0) => \right_dev_reg[12]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_38_n_0\,
      DI(2) => \right_dev[12]_i_39_n_0\,
      DI(1) => \right_dev[12]_i_40_n_0\,
      DI(0) => \right_dev[12]_i_41_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[12]_i_42_n_0\,
      S(2) => \right_dev[12]_i_43_n_0\,
      S(1) => \right_dev[12]_i_44_n_0\,
      S(0) => \right_dev[12]_i_45_n_0\
    );
\right_dev_reg[12]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_46_n_0\,
      CO(3) => \right_dev_reg[12]_i_29_n_0\,
      CO(2) => \right_dev_reg[12]_i_29_n_1\,
      CO(1) => \right_dev_reg[12]_i_29_n_2\,
      CO(0) => \right_dev_reg[12]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[47]\,
      DI(2) => \right_sum_reg_n_0_[46]\,
      DI(1) => \right_sum_reg_n_0_[45]\,
      DI(0) => \right_sum_reg_n_0_[44]\,
      O(3) => \right_dev_reg[12]_i_29_n_4\,
      O(2) => \right_dev_reg[12]_i_29_n_5\,
      O(1) => \right_dev_reg[12]_i_29_n_6\,
      O(0) => \right_dev_reg[12]_i_29_n_7\,
      S(3) => \right_dev[12]_i_47_n_0\,
      S(2) => \right_dev[12]_i_48_n_0\,
      S(1) => \right_dev[12]_i_49_n_0\,
      S(0) => \right_dev[12]_i_50_n_0\
    );
\right_dev_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_13_n_0\,
      CO(3) => \NLW_right_dev_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \right_dev_reg[12]_i_3_n_1\,
      CO(1) => \right_dev_reg[12]_i_3_n_2\,
      CO(0) => \right_dev_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \right_dev[12]_i_14_n_0\,
      DI(1) => \right_dev[12]_i_15_n_0\,
      DI(0) => \right_dev[12]_i_16_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \right_dev[12]_i_17_n_0\,
      S(1) => \right_dev[12]_i_18_n_0\,
      S(0) => \right_dev[12]_i_19_n_0\
    );
\right_dev_reg[12]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_51_n_0\,
      CO(3) => \right_dev_reg[12]_i_30_n_0\,
      CO(2) => \right_dev_reg[12]_i_30_n_1\,
      CO(1) => \right_dev_reg[12]_i_30_n_2\,
      CO(0) => \right_dev_reg[12]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_52_n_0\,
      DI(2) => \right_dev[12]_i_53_n_0\,
      DI(1) => \right_dev[12]_i_54_n_0\,
      DI(0) => \right_dev[12]_i_55_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[12]_i_56_n_0\,
      S(2) => \right_dev[12]_i_57_n_0\,
      S(1) => \right_dev[12]_i_58_n_0\,
      S(0) => \right_dev[12]_i_59_n_0\
    );
\right_dev_reg[12]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[12]_i_37_n_0\,
      CO(2) => \right_dev_reg[12]_i_37_n_1\,
      CO(1) => \right_dev_reg[12]_i_37_n_2\,
      CO(0) => \right_dev_reg[12]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_61_n_0\,
      DI(2) => \right_dev[12]_i_62_n_0\,
      DI(1) => \right_dev[12]_i_63_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[12]_i_64_n_0\,
      S(2) => \right_dev[12]_i_65_n_0\,
      S(1) => \right_dev[12]_i_66_n_0\,
      S(0) => \right_dev[12]_i_67_n_0\
    );
\right_dev_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_20_n_0\,
      CO(3) => \right_dev_reg[12]_i_4_n_0\,
      CO(2) => \right_dev_reg[12]_i_4_n_1\,
      CO(1) => \right_dev_reg[12]_i_4_n_2\,
      CO(0) => \right_dev_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_21_n_0\,
      DI(2) => \right_dev[12]_i_22_n_0\,
      DI(1) => \right_dev[12]_i_23_n_0\,
      DI(0) => \right_dev[12]_i_24_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[12]_i_25_n_0\,
      S(2) => \right_dev[12]_i_26_n_0\,
      S(1) => \right_dev[12]_i_27_n_0\,
      S(0) => \right_dev[12]_i_28_n_0\
    );
\right_dev_reg[12]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_68_n_0\,
      CO(3) => \right_dev_reg[12]_i_46_n_0\,
      CO(2) => \right_dev_reg[12]_i_46_n_1\,
      CO(1) => \right_dev_reg[12]_i_46_n_2\,
      CO(0) => \right_dev_reg[12]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[43]\,
      DI(2) => \right_sum_reg_n_0_[42]\,
      DI(1) => \right_sum_reg_n_0_[41]\,
      DI(0) => \right_sum_reg_n_0_[40]\,
      O(3) => \right_dev_reg[12]_i_46_n_4\,
      O(2) => \right_dev_reg[12]_i_46_n_5\,
      O(1) => \right_dev_reg[12]_i_46_n_6\,
      O(0) => \right_dev_reg[12]_i_46_n_7\,
      S(3) => \right_dev[12]_i_69_n_0\,
      S(2) => \right_dev[12]_i_70_n_0\,
      S(1) => \right_dev[12]_i_71_n_0\,
      S(0) => \right_dev[12]_i_72_n_0\
    );
\right_dev_reg[12]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[12]_i_51_n_0\,
      CO(2) => \right_dev_reg[12]_i_51_n_1\,
      CO(1) => \right_dev_reg[12]_i_51_n_2\,
      CO(0) => \right_dev_reg[12]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[12]_i_73_n_0\,
      DI(2) => \right_dev[12]_i_74_n_0\,
      DI(1) => \right_dev[12]_i_75_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_dev_reg[12]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[12]_i_76_n_0\,
      S(2) => \right_dev[12]_i_77_n_0\,
      S(1) => \right_dev[12]_i_78_n_0\,
      S(0) => \right_dev[12]_i_79_n_0\
    );
\right_dev_reg[12]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_80_n_0\,
      CO(3) => \NLW_right_dev_reg[12]_i_60_CO_UNCONNECTED\(3),
      CO(2) => \right_dev_reg[12]_i_60_n_1\,
      CO(1) => \NLW_right_dev_reg[12]_i_60_CO_UNCONNECTED\(1),
      CO(0) => \right_dev_reg[12]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_right_dev_reg[12]_i_60_O_UNCONNECTED\(3 downto 2),
      O(1) => \right_dev_reg[12]_i_60_n_6\,
      O(0) => \right_dev_reg[12]_i_60_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \right_dev_reg[15]_i_4_n_5\,
      S(0) => \right_dev_reg[15]_i_4_n_6\
    );
\right_dev_reg[12]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_81_n_0\,
      CO(3) => \right_dev_reg[12]_i_68_n_0\,
      CO(2) => \right_dev_reg[12]_i_68_n_1\,
      CO(1) => \right_dev_reg[12]_i_68_n_2\,
      CO(0) => \right_dev_reg[12]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[39]\,
      DI(2) => \right_sum_reg_n_0_[38]\,
      DI(1) => \right_sum_reg_n_0_[37]\,
      DI(0) => \right_sum_reg_n_0_[36]\,
      O(3) => \right_dev_reg[12]_i_68_n_4\,
      O(2) => \right_dev_reg[12]_i_68_n_5\,
      O(1) => \right_dev_reg[12]_i_68_n_6\,
      O(0) => \right_dev_reg[12]_i_68_n_7\,
      S(3) => \right_dev[12]_i_82_n_0\,
      S(2) => \right_dev[12]_i_83_n_0\,
      S(1) => \right_dev[12]_i_84_n_0\,
      S(0) => \right_dev[12]_i_85_n_0\
    );
\right_dev_reg[12]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[12]_i_80_n_0\,
      CO(2) => \right_dev_reg[12]_i_80_n_1\,
      CO(1) => \right_dev_reg[12]_i_80_n_2\,
      CO(0) => \right_dev_reg[12]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev_reg[15]_i_4_n_5\,
      DI(2) => \right_dev_reg[15]_i_4_n_6\,
      DI(1) => \right_dev_reg[15]_i_4_n_7\,
      DI(0) => '0',
      O(3) => \right_dev_reg[12]_i_80_n_4\,
      O(2) => \right_dev_reg[12]_i_80_n_5\,
      O(1) => \right_dev_reg[12]_i_80_n_6\,
      O(0) => \right_dev_reg[12]_i_80_n_7\,
      S(3) => \right_dev[12]_i_86_n_0\,
      S(2) => \right_dev[12]_i_87_n_0\,
      S(1) => \right_dev[12]_i_88_n_0\,
      S(0) => \right_dev_reg[12]_i_2_n_4\
    );
\right_dev_reg[12]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[12]_i_81_n_0\,
      CO(2) => \right_dev_reg[12]_i_81_n_1\,
      CO(1) => \right_dev_reg[12]_i_81_n_2\,
      CO(0) => \right_dev_reg[12]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[35]\,
      DI(2 downto 0) => B"001",
      O(3) => \right_dev_reg[12]_i_81_n_4\,
      O(2 downto 0) => \NLW_right_dev_reg[12]_i_81_O_UNCONNECTED\(2 downto 0),
      S(3) => \right_dev[12]_i_89_n_0\,
      S(2) => \right_dev[12]_i_90_n_0\,
      S(1) => \right_dev[12]_i_91_n_0\,
      S(0) => \right_sum_reg_n_0_[35]\
    );
\right_dev_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(13),
      Q => right_dev(13)
    );
\right_dev_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(14),
      Q => right_dev(14)
    );
\right_dev_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => \right_dev[15]_i_2_n_0\,
      Q => right_dev(15)
    );
\right_dev_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_29_n_0\,
      CO(3) => \right_dev_reg[15]_i_10_n_0\,
      CO(2) => \right_dev_reg[15]_i_10_n_1\,
      CO(1) => \right_dev_reg[15]_i_10_n_2\,
      CO(0) => \right_dev_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[51]\,
      DI(2) => \right_sum_reg_n_0_[50]\,
      DI(1) => \right_sum_reg_n_0_[49]\,
      DI(0) => \right_sum_reg_n_0_[48]\,
      O(3) => \right_dev_reg[15]_i_10_n_4\,
      O(2) => \right_dev_reg[15]_i_10_n_5\,
      O(1) => \right_dev_reg[15]_i_10_n_6\,
      O(0) => \right_dev_reg[15]_i_10_n_7\,
      S(3) => \right_dev[15]_i_12_n_0\,
      S(2) => \right_dev[15]_i_13_n_0\,
      S(1) => \right_dev[15]_i_14_n_0\,
      S(0) => \right_dev[15]_i_15_n_0\
    );
\right_dev_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[15]_i_10_n_0\,
      CO(3 downto 1) => \NLW_right_dev_reg[15]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \right_dev_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_right_dev_reg[15]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\right_dev_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_right_dev_reg[15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_dev_reg[15]_i_4_n_2\,
      CO(0) => \right_dev_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_dev[15]_i_5_n_0\,
      DI(0) => \right_dev[15]_i_6_n_0\,
      O(3) => \NLW_right_dev_reg[15]_i_4_O_UNCONNECTED\(3),
      O(2) => \right_dev_reg[15]_i_4_n_5\,
      O(1) => \right_dev_reg[15]_i_4_n_6\,
      O(0) => \right_dev_reg[15]_i_4_n_7\,
      S(3) => '0',
      S(2) => \right_dev[15]_i_7_n_0\,
      S(1) => \right_dev[15]_i_8_n_0\,
      S(0) => \right_dev[15]_i_9_n_0\
    );
\right_dev_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(1),
      Q => right_dev(1)
    );
\right_dev_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_30_n_0\,
      CO(3) => \right_dev_reg[1]_i_13_n_0\,
      CO(2) => \right_dev_reg[1]_i_13_n_1\,
      CO(1) => \right_dev_reg[1]_i_13_n_2\,
      CO(0) => \right_dev_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_31_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \right_dev[1]_i_32_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[1]_i_33_n_0\,
      S(2) => \right_dev[1]_i_34_n_0\,
      S(1) => \right_dev[1]_i_35_n_0\,
      S(0) => \right_dev[1]_i_36_n_0\
    );
\right_dev_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_4_n_0\,
      CO(3) => \right_dev_reg[1]_i_2_n_0\,
      CO(2) => \right_dev_reg[1]_i_2_n_1\,
      CO(1) => \right_dev_reg[1]_i_2_n_2\,
      CO(0) => \right_dev_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_5_n_0\,
      DI(2) => \right_dev[1]_i_6_n_0\,
      DI(1) => \right_dev[1]_i_7_n_0\,
      DI(0) => \right_dev[1]_i_8_n_0\,
      O(3) => \right_dev_reg[1]_i_2_n_4\,
      O(2) => \right_dev_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_right_dev_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \right_dev[1]_i_9_n_0\,
      S(2) => \right_dev[1]_i_10_n_0\,
      S(1) => \right_dev[1]_i_11_n_0\,
      S(0) => \right_dev[1]_i_12_n_0\
    );
\right_dev_reg[1]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_37_n_0\,
      CO(3) => \right_dev_reg[1]_i_20_n_0\,
      CO(2) => \right_dev_reg[1]_i_20_n_1\,
      CO(1) => \right_dev_reg[1]_i_20_n_2\,
      CO(0) => \right_dev_reg[1]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_38_n_0\,
      DI(2) => \right_dev[1]_i_39_n_0\,
      DI(1) => \right_dev[1]_i_40_n_0\,
      DI(0) => \right_dev[1]_i_41_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[1]_i_42_n_0\,
      S(2) => \right_dev[1]_i_43_n_0\,
      S(1) => \right_dev[1]_i_44_n_0\,
      S(0) => \right_dev[1]_i_45_n_0\
    );
\right_dev_reg[1]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_46_n_0\,
      CO(3) => \right_dev_reg[1]_i_29_n_0\,
      CO(2) => \right_dev_reg[1]_i_29_n_1\,
      CO(1) => \right_dev_reg[1]_i_29_n_2\,
      CO(0) => \right_dev_reg[1]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[12]\,
      DI(2) => \right_sum_reg_n_0_[11]\,
      DI(1) => \right_sum_reg_n_0_[10]\,
      DI(0) => \right_sum_reg_n_0_[9]\,
      O(3) => \right_dev_reg[1]_i_29_n_4\,
      O(2) => \right_dev_reg[1]_i_29_n_5\,
      O(1) => \right_dev_reg[1]_i_29_n_6\,
      O(0) => \right_dev_reg[1]_i_29_n_7\,
      S(3) => \right_dev[1]_i_47_n_0\,
      S(2) => \right_dev[1]_i_48_n_0\,
      S(1) => \right_dev[1]_i_49_n_0\,
      S(0) => \right_dev[1]_i_50_n_0\
    );
\right_dev_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_13_n_0\,
      CO(3) => \NLW_right_dev_reg[1]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \right_dev_reg[1]_i_3_n_1\,
      CO(1) => \right_dev_reg[1]_i_3_n_2\,
      CO(0) => \right_dev_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \right_dev[1]_i_14_n_0\,
      DI(1) => \right_dev[1]_i_15_n_0\,
      DI(0) => \right_dev[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \right_dev[1]_i_17_n_0\,
      S(1) => \right_dev[1]_i_18_n_0\,
      S(0) => \right_dev[1]_i_19_n_0\
    );
\right_dev_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_51_n_0\,
      CO(3) => \right_dev_reg[1]_i_30_n_0\,
      CO(2) => \right_dev_reg[1]_i_30_n_1\,
      CO(1) => \right_dev_reg[1]_i_30_n_2\,
      CO(0) => \right_dev_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_52_n_0\,
      DI(2) => \right_dev[1]_i_53_n_0\,
      DI(1) => \right_dev[1]_i_54_n_0\,
      DI(0) => \right_dev[1]_i_55_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[1]_i_56_n_0\,
      S(2) => \right_dev[1]_i_57_n_0\,
      S(1) => \right_dev[1]_i_58_n_0\,
      S(0) => \right_dev[1]_i_59_n_0\
    );
\right_dev_reg[1]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[1]_i_37_n_0\,
      CO(2) => \right_dev_reg[1]_i_37_n_1\,
      CO(1) => \right_dev_reg[1]_i_37_n_2\,
      CO(0) => \right_dev_reg[1]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_61_n_0\,
      DI(2) => \right_dev[1]_i_62_n_0\,
      DI(1) => \right_dev[1]_i_63_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[1]_i_64_n_0\,
      S(2) => \right_dev[1]_i_65_n_0\,
      S(1) => \right_dev[1]_i_66_n_0\,
      S(0) => \right_dev[1]_i_67_n_0\
    );
\right_dev_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_20_n_0\,
      CO(3) => \right_dev_reg[1]_i_4_n_0\,
      CO(2) => \right_dev_reg[1]_i_4_n_1\,
      CO(1) => \right_dev_reg[1]_i_4_n_2\,
      CO(0) => \right_dev_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_21_n_0\,
      DI(2) => \right_dev[1]_i_22_n_0\,
      DI(1) => \right_dev[1]_i_23_n_0\,
      DI(0) => \right_dev[1]_i_24_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[1]_i_25_n_0\,
      S(2) => \right_dev[1]_i_26_n_0\,
      S(1) => \right_dev[1]_i_27_n_0\,
      S(0) => \right_dev[1]_i_28_n_0\
    );
\right_dev_reg[1]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_68_n_0\,
      CO(3) => \right_dev_reg[1]_i_46_n_0\,
      CO(2) => \right_dev_reg[1]_i_46_n_1\,
      CO(1) => \right_dev_reg[1]_i_46_n_2\,
      CO(0) => \right_dev_reg[1]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[8]\,
      DI(2) => \right_sum_reg_n_0_[7]\,
      DI(1) => \right_sum_reg_n_0_[6]\,
      DI(0) => \right_sum_reg_n_0_[5]\,
      O(3) => \right_dev_reg[1]_i_46_n_4\,
      O(2) => \right_dev_reg[1]_i_46_n_5\,
      O(1) => \right_dev_reg[1]_i_46_n_6\,
      O(0) => \right_dev_reg[1]_i_46_n_7\,
      S(3) => \right_dev[1]_i_69_n_0\,
      S(2) => \right_dev[1]_i_70_n_0\,
      S(1) => \right_dev[1]_i_71_n_0\,
      S(0) => \right_dev[1]_i_72_n_0\
    );
\right_dev_reg[1]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[1]_i_51_n_0\,
      CO(2) => \right_dev_reg[1]_i_51_n_1\,
      CO(1) => \right_dev_reg[1]_i_51_n_2\,
      CO(0) => \right_dev_reg[1]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[1]_i_73_n_0\,
      DI(2) => \right_dev[1]_i_74_n_0\,
      DI(1) => \right_dev[1]_i_75_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_dev_reg[1]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[1]_i_76_n_0\,
      S(2) => \right_dev[1]_i_77_n_0\,
      S(1) => \right_dev[1]_i_78_n_0\,
      S(0) => \right_dev[1]_i_79_n_0\
    );
\right_dev_reg[1]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_80_n_0\,
      CO(3) => \NLW_right_dev_reg[1]_i_60_CO_UNCONNECTED\(3),
      CO(2) => \right_dev_reg[1]_i_60_n_1\,
      CO(1) => \NLW_right_dev_reg[1]_i_60_CO_UNCONNECTED\(1),
      CO(0) => \right_dev_reg[1]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_right_dev_reg[1]_i_60_O_UNCONNECTED\(3 downto 2),
      O(1) => \right_dev_reg[1]_i_60_n_6\,
      O(0) => \right_dev_reg[1]_i_60_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \right_dev_reg[4]_i_3_n_5\,
      S(0) => \right_dev_reg[4]_i_3_n_6\
    );
\right_dev_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_81_n_0\,
      CO(3) => \right_dev_reg[1]_i_68_n_0\,
      CO(2) => \right_dev_reg[1]_i_68_n_1\,
      CO(1) => \right_dev_reg[1]_i_68_n_2\,
      CO(0) => \right_dev_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[4]\,
      DI(2) => \right_sum_reg_n_0_[3]\,
      DI(1) => \right_sum_reg_n_0_[2]\,
      DI(0) => \right_sum_reg_n_0_[1]\,
      O(3) => \right_dev_reg[1]_i_68_n_4\,
      O(2) => \right_dev_reg[1]_i_68_n_5\,
      O(1) => \right_dev_reg[1]_i_68_n_6\,
      O(0) => \right_dev_reg[1]_i_68_n_7\,
      S(3) => \right_dev[1]_i_82_n_0\,
      S(2) => \right_dev[1]_i_83_n_0\,
      S(1) => \right_dev[1]_i_84_n_0\,
      S(0) => \right_dev[1]_i_85_n_0\
    );
\right_dev_reg[1]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[1]_i_80_n_0\,
      CO(2) => \right_dev_reg[1]_i_80_n_1\,
      CO(1) => \right_dev_reg[1]_i_80_n_2\,
      CO(0) => \right_dev_reg[1]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev_reg[4]_i_3_n_5\,
      DI(2) => \right_dev_reg[4]_i_3_n_6\,
      DI(1) => \right_dev_reg[4]_i_3_n_7\,
      DI(0) => '0',
      O(3) => \right_dev_reg[1]_i_80_n_4\,
      O(2) => \right_dev_reg[1]_i_80_n_5\,
      O(1) => \right_dev_reg[1]_i_80_n_6\,
      O(0) => \right_dev_reg[1]_i_80_n_7\,
      S(3) => \right_dev[1]_i_86_n_0\,
      S(2) => \right_dev[1]_i_87_n_0\,
      S(1) => \right_dev[1]_i_88_n_0\,
      S(0) => \right_dev_reg[1]_i_2_n_4\
    );
\right_dev_reg[1]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[1]_i_81_n_0\,
      CO(2) => \right_dev_reg[1]_i_81_n_1\,
      CO(1) => \right_dev_reg[1]_i_81_n_2\,
      CO(0) => \right_dev_reg[1]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[0]\,
      DI(2 downto 0) => B"001",
      O(3) => \right_dev_reg[1]_i_81_n_4\,
      O(2 downto 0) => \NLW_right_dev_reg[1]_i_81_O_UNCONNECTED\(2 downto 0),
      S(3) => \right_dev[1]_i_89_n_0\,
      S(2) => \right_dev[1]_i_90_n_0\,
      S(1) => \right_dev[1]_i_91_n_0\,
      S(0) => \right_sum_reg_n_0_[0]\
    );
\right_dev_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(2),
      Q => right_dev(2)
    );
\right_dev_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(3),
      Q => right_dev(3)
    );
\right_dev_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => \right_dev[4]_i_1_n_0\,
      Q => right_dev(4)
    );
\right_dev_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[4]_i_9_n_0\,
      CO(3 downto 1) => \NLW_right_dev_reg[4]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \right_dev_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_right_dev_reg[4]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\right_dev_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_2_n_0\,
      CO(3 downto 2) => \NLW_right_dev_reg[4]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_dev_reg[4]_i_3_n_2\,
      CO(0) => \right_dev_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_dev[4]_i_4_n_0\,
      DI(0) => \right_dev[4]_i_5_n_0\,
      O(3) => \NLW_right_dev_reg[4]_i_3_O_UNCONNECTED\(3),
      O(2) => \right_dev_reg[4]_i_3_n_5\,
      O(1) => \right_dev_reg[4]_i_3_n_6\,
      O(0) => \right_dev_reg[4]_i_3_n_7\,
      S(3) => '0',
      S(2) => \right_dev[4]_i_6_n_0\,
      S(1) => \right_dev[4]_i_7_n_0\,
      S(0) => \right_dev[4]_i_8_n_0\
    );
\right_dev_reg[4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[1]_i_29_n_0\,
      CO(3) => \right_dev_reg[4]_i_9_n_0\,
      CO(2) => \right_dev_reg[4]_i_9_n_1\,
      CO(1) => \right_dev_reg[4]_i_9_n_2\,
      CO(0) => \right_dev_reg[4]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[16]\,
      DI(2) => \right_sum_reg_n_0_[15]\,
      DI(1) => \right_sum_reg_n_0_[14]\,
      DI(0) => \right_sum_reg_n_0_[13]\,
      O(3) => \right_dev_reg[4]_i_9_n_4\,
      O(2) => \right_dev_reg[4]_i_9_n_5\,
      O(1) => \right_dev_reg[4]_i_9_n_6\,
      O(0) => \right_dev_reg[4]_i_9_n_7\,
      S(3) => \right_dev[4]_i_11_n_0\,
      S(2) => \right_dev[4]_i_12_n_0\,
      S(1) => \right_dev[4]_i_13_n_0\,
      S(0) => \right_dev[4]_i_14_n_0\
    );
\right_dev_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(5),
      Q => right_dev(5)
    );
\right_dev_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(6),
      Q => right_dev(6)
    );
\right_dev_reg[6]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_32_n_0\,
      CO(3) => \right_dev_reg[6]_i_13_n_0\,
      CO(2) => \right_dev_reg[6]_i_13_n_1\,
      CO(1) => \right_dev_reg[6]_i_13_n_2\,
      CO(0) => \right_dev_reg[6]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_33_n_0\,
      DI(2) => '0',
      DI(1) => \right_dev[6]_i_34_n_0\,
      DI(0) => \right_dev[6]_i_35_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_36_n_0\,
      S(2) => \right_dev[6]_i_37_n_0\,
      S(1) => \right_dev[6]_i_38_n_0\,
      S(0) => \right_dev[6]_i_39_n_0\
    );
\right_dev_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_4_n_0\,
      CO(3) => \right_dev_reg[6]_i_2_n_0\,
      CO(2) => \right_dev_reg[6]_i_2_n_1\,
      CO(1) => \right_dev_reg[6]_i_2_n_2\,
      CO(0) => \right_dev_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_5_n_0\,
      DI(2) => \right_dev[6]_i_6_n_0\,
      DI(1) => \right_dev[6]_i_7_n_0\,
      DI(0) => \right_dev[6]_i_8_n_0\,
      O(3) => \right_dev_reg[6]_i_2_n_4\,
      O(2 downto 0) => \NLW_right_dev_reg[6]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \right_dev[6]_i_9_n_0\,
      S(2) => \right_dev[6]_i_10_n_0\,
      S(1) => \right_dev[6]_i_11_n_0\,
      S(0) => \right_dev[6]_i_12_n_0\
    );
\right_dev_reg[6]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_40_n_0\,
      CO(3) => \right_dev_reg[6]_i_22_n_0\,
      CO(2) => \right_dev_reg[6]_i_22_n_1\,
      CO(1) => \right_dev_reg[6]_i_22_n_2\,
      CO(0) => \right_dev_reg[6]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_41_n_0\,
      DI(2) => \right_dev[6]_i_42_n_0\,
      DI(1) => \right_dev[6]_i_43_n_0\,
      DI(0) => \right_dev[6]_i_44_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_45_n_0\,
      S(2) => \right_dev[6]_i_46_n_0\,
      S(1) => \right_dev[6]_i_47_n_0\,
      S(0) => \right_dev[6]_i_48_n_0\
    );
\right_dev_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_13_n_0\,
      CO(3) => \right_dev_reg[6]_i_3_n_0\,
      CO(2) => \right_dev_reg[6]_i_3_n_1\,
      CO(1) => \right_dev_reg[6]_i_3_n_2\,
      CO(0) => \right_dev_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_14_n_0\,
      DI(2) => \right_dev[6]_i_15_n_0\,
      DI(1) => \right_dev[6]_i_16_n_0\,
      DI(0) => \right_dev[6]_i_17_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_18_n_0\,
      S(2) => \right_dev[6]_i_19_n_0\,
      S(1) => \right_dev[6]_i_20_n_0\,
      S(0) => \right_dev[6]_i_21_n_0\
    );
\right_dev_reg[6]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_49_n_0\,
      CO(3) => \right_dev_reg[6]_i_31_n_0\,
      CO(2) => \right_dev_reg[6]_i_31_n_1\,
      CO(1) => \right_dev_reg[6]_i_31_n_2\,
      CO(0) => \right_dev_reg[6]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[29]\,
      DI(2) => \right_sum_reg_n_0_[28]\,
      DI(1) => \right_sum_reg_n_0_[27]\,
      DI(0) => \right_sum_reg_n_0_[26]\,
      O(3) => \right_dev_reg[6]_i_31_n_4\,
      O(2) => \right_dev_reg[6]_i_31_n_5\,
      O(1) => \right_dev_reg[6]_i_31_n_6\,
      O(0) => \right_dev_reg[6]_i_31_n_7\,
      S(3) => \right_dev[6]_i_50_n_0\,
      S(2) => \right_dev[6]_i_51_n_0\,
      S(1) => \right_dev[6]_i_52_n_0\,
      S(0) => \right_dev[6]_i_53_n_0\
    );
\right_dev_reg[6]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_54_n_0\,
      CO(3) => \right_dev_reg[6]_i_32_n_0\,
      CO(2) => \right_dev_reg[6]_i_32_n_1\,
      CO(1) => \right_dev_reg[6]_i_32_n_2\,
      CO(0) => \right_dev_reg[6]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_55_n_0\,
      DI(2) => \right_dev[6]_i_56_n_0\,
      DI(1) => \right_dev[6]_i_57_n_0\,
      DI(0) => \right_dev[6]_i_58_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_59_n_0\,
      S(2) => \right_dev[6]_i_60_n_0\,
      S(1) => \right_dev[6]_i_61_n_0\,
      S(0) => \right_dev[6]_i_62_n_0\
    );
\right_dev_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_22_n_0\,
      CO(3) => \right_dev_reg[6]_i_4_n_0\,
      CO(2) => \right_dev_reg[6]_i_4_n_1\,
      CO(1) => \right_dev_reg[6]_i_4_n_2\,
      CO(0) => \right_dev_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_23_n_0\,
      DI(2) => \right_dev[6]_i_24_n_0\,
      DI(1) => \right_dev[6]_i_25_n_0\,
      DI(0) => \right_dev[6]_i_26_n_0\,
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_27_n_0\,
      S(2) => \right_dev[6]_i_28_n_0\,
      S(1) => \right_dev[6]_i_29_n_0\,
      S(0) => \right_dev[6]_i_30_n_0\
    );
\right_dev_reg[6]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[6]_i_40_n_0\,
      CO(2) => \right_dev_reg[6]_i_40_n_1\,
      CO(1) => \right_dev_reg[6]_i_40_n_2\,
      CO(0) => \right_dev_reg[6]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_64_n_0\,
      DI(2) => \right_dev[6]_i_65_n_0\,
      DI(1) => \right_dev[6]_i_66_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_67_n_0\,
      S(2) => \right_dev[6]_i_68_n_0\,
      S(1) => \right_dev[6]_i_69_n_0\,
      S(0) => \right_dev[6]_i_70_n_0\
    );
\right_dev_reg[6]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_71_n_0\,
      CO(3) => \right_dev_reg[6]_i_49_n_0\,
      CO(2) => \right_dev_reg[6]_i_49_n_1\,
      CO(1) => \right_dev_reg[6]_i_49_n_2\,
      CO(0) => \right_dev_reg[6]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[25]\,
      DI(2) => \right_sum_reg_n_0_[24]\,
      DI(1) => \right_sum_reg_n_0_[23]\,
      DI(0) => \right_sum_reg_n_0_[22]\,
      O(3) => \right_dev_reg[6]_i_49_n_4\,
      O(2) => \right_dev_reg[6]_i_49_n_5\,
      O(1) => \right_dev_reg[6]_i_49_n_6\,
      O(0) => \right_dev_reg[6]_i_49_n_7\,
      S(3) => \right_dev[6]_i_72_n_0\,
      S(2) => \right_dev[6]_i_73_n_0\,
      S(1) => \right_dev[6]_i_74_n_0\,
      S(0) => \right_dev[6]_i_75_n_0\
    );
\right_dev_reg[6]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[6]_i_54_n_0\,
      CO(2) => \right_dev_reg[6]_i_54_n_1\,
      CO(1) => \right_dev_reg[6]_i_54_n_2\,
      CO(0) => \right_dev_reg[6]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev[6]_i_76_n_0\,
      DI(2) => \right_dev[6]_i_77_n_0\,
      DI(1) => \right_dev[6]_i_78_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_dev_reg[6]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_dev[6]_i_79_n_0\,
      S(2) => \right_dev[6]_i_80_n_0\,
      S(1) => \right_dev[6]_i_81_n_0\,
      S(0) => \right_dev[6]_i_82_n_0\
    );
\right_dev_reg[6]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_83_n_0\,
      CO(3) => \right_dev_reg[6]_i_63_n_0\,
      CO(2) => \NLW_right_dev_reg[6]_i_63_CO_UNCONNECTED\(2),
      CO(1) => \right_dev_reg[6]_i_63_n_2\,
      CO(0) => \right_dev_reg[6]_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_dev_reg[10]_i_4_n_7\,
      O(3) => \NLW_right_dev_reg[6]_i_63_O_UNCONNECTED\(3),
      O(2) => \right_dev_reg[6]_i_63_n_5\,
      O(1) => \right_dev_reg[6]_i_63_n_6\,
      O(0) => \right_dev_reg[6]_i_63_n_7\,
      S(3) => '1',
      S(2) => \right_dev_reg[10]_i_4_n_7\,
      S(1) => \right_dev_reg[10]_i_3_n_4\,
      S(0) => \right_dev[6]_i_84_n_0\
    );
\right_dev_reg[6]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_dev_reg[6]_i_85_n_0\,
      CO(3) => \right_dev_reg[6]_i_71_n_0\,
      CO(2) => \right_dev_reg[6]_i_71_n_1\,
      CO(1) => \right_dev_reg[6]_i_71_n_2\,
      CO(0) => \right_dev_reg[6]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[21]\,
      DI(2) => \right_sum_reg_n_0_[20]\,
      DI(1) => \right_sum_reg_n_0_[19]\,
      DI(0) => \right_sum_reg_n_0_[18]\,
      O(3) => \right_dev_reg[6]_i_71_n_4\,
      O(2) => \right_dev_reg[6]_i_71_n_5\,
      O(1) => \right_dev_reg[6]_i_71_n_6\,
      O(0) => \right_dev_reg[6]_i_71_n_7\,
      S(3) => \right_dev[6]_i_86_n_0\,
      S(2) => \right_dev[6]_i_87_n_0\,
      S(1) => \right_dev[6]_i_88_n_0\,
      S(0) => \right_dev[6]_i_89_n_0\
    );
\right_dev_reg[6]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[6]_i_83_n_0\,
      CO(2) => \right_dev_reg[6]_i_83_n_1\,
      CO(1) => \right_dev_reg[6]_i_83_n_2\,
      CO(0) => \right_dev_reg[6]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \right_dev_reg[10]_i_3_n_4\,
      DI(2) => \right_dev_reg[10]_i_3_n_5\,
      DI(1) => \right_dev_reg[10]_i_3_n_6\,
      DI(0) => '0',
      O(3) => \right_dev_reg[6]_i_83_n_4\,
      O(2) => \right_dev_reg[6]_i_83_n_5\,
      O(1) => \right_dev_reg[6]_i_83_n_6\,
      O(0) => \right_dev_reg[6]_i_83_n_7\,
      S(3) => \right_dev[6]_i_90_n_0\,
      S(2) => \right_dev[6]_i_91_n_0\,
      S(1) => \right_dev[6]_i_92_n_0\,
      S(0) => \right_dev_reg[10]_i_3_n_7\
    );
\right_dev_reg[6]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_dev_reg[6]_i_85_n_0\,
      CO(2) => \right_dev_reg[6]_i_85_n_1\,
      CO(1) => \right_dev_reg[6]_i_85_n_2\,
      CO(0) => \right_dev_reg[6]_i_85_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[17]\,
      DI(2 downto 0) => B"001",
      O(3) => \right_dev_reg[6]_i_85_n_4\,
      O(2 downto 0) => \NLW_right_dev_reg[6]_i_85_O_UNCONNECTED\(2 downto 0),
      S(3) => \right_dev[6]_i_93_n_0\,
      S(2) => \right_dev[6]_i_94_n_0\,
      S(1) => \right_dev[6]_i_95_n_0\,
      S(0) => \right_sum_reg_n_0_[17]\
    );
\right_dev_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(7),
      Q => right_dev(7)
    );
\right_dev_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(8),
      Q => right_dev(8)
    );
\right_dev_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_dev[15]_i_1_n_0\,
      CLR => rst_n,
      D => right_dev0(9),
      Q => right_dev(9)
    );
right_region: entity work.\hdmi_light_strip_output_0_4_rbg_ram__3\
     port map (
      addra(11) => right_region_i_1_n_0,
      addra(10) => right_region_i_2_n_0,
      addra(9) => right_region_i_3_n_0,
      addra(8) => right_region_i_4_n_0,
      addra(7) => right_region_i_5_n_0,
      addra(6) => right_region_i_6_n_0,
      addra(5) => right_region_i_7_n_0,
      addra(4) => right_region_i_8_n_0,
      addra(3) => right_region_i_9_n_0,
      addra(2) => right_region_i_10_n_0,
      addra(1) => right_region_i_11_n_0,
      addra(0) => right_region_i_12_n_0,
      clka => pclk,
      dina(31 downto 16) => B"0000000000000000",
      dina(15 downto 0) => right_data_reg(15 downto 0),
      douta(31 downto 16) => NLW_right_region_douta_UNCONNECTED(31 downto 16),
      douta(15 downto 0) => right_data(15 downto 0),
      wea(0) => right_wr_en
    );
right_region_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[11]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(11),
      I3 => reset,
      O => right_region_i_1_n_0
    );
right_region_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[2]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(2),
      I3 => reset,
      O => right_region_i_10_n_0
    );
right_region_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[1]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(1),
      I3 => reset,
      O => right_region_i_11_n_0
    );
right_region_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[0]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(0),
      I3 => reset,
      O => right_region_i_12_n_0
    );
right_region_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[10]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(10),
      I3 => reset,
      O => right_region_i_2_n_0
    );
right_region_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[9]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(9),
      I3 => reset,
      O => right_region_i_3_n_0
    );
right_region_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[8]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(8),
      I3 => reset,
      O => right_region_i_4_n_0
    );
right_region_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[7]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(7),
      I3 => reset,
      O => right_region_i_5_n_0
    );
right_region_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[6]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(6),
      I3 => reset,
      O => right_region_i_6_n_0
    );
right_region_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[5]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(5),
      I3 => reset,
      O => right_region_i_7_n_0
    );
right_region_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[4]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(4),
      I3 => reset,
      O => right_region_i_8_n_0
    );
right_region_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \right_addr_rd_reg_n_0_[3]\,
      I1 => frame_valid,
      I2 => right_addr_wr_reg(3),
      I3 => reset,
      O => right_region_i_9_n_0
    );
\right_sum[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[3]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[0]_i_1_n_0\
    );
\right_sum[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[11]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[10]_i_1_n_0\
    );
\right_sum[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[11]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[11]_i_1_n_0\
    );
\right_sum[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[15]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[12]_i_1_n_0\
    );
\right_sum[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[15]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[13]_i_1_n_0\
    );
\right_sum[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[15]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[14]_i_1_n_0\
    );
\right_sum[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[15]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[15]_i_1_n_0\
    );
\right_sum[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[16]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[16]_i_1_n_0\
    );
\right_sum[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[20]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[17]_i_1_n_0\
    );
\right_sum[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[20]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[18]_i_1_n_0\
    );
\right_sum[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[20]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[19]_i_1_n_0\
    );
\right_sum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[3]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[1]_i_1_n_0\
    );
\right_sum[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[20]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[20]_i_1_n_0\
    );
\right_sum[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[20]\,
      I1 => data888(13),
      O => \right_sum[20]_i_3_n_0\
    );
\right_sum[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[19]\,
      I1 => data888(12),
      O => \right_sum[20]_i_4_n_0\
    );
\right_sum[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[18]\,
      I1 => data888(11),
      O => \right_sum[20]_i_5_n_0\
    );
\right_sum[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[17]\,
      I1 => data888(10),
      O => \right_sum[20]_i_6_n_0\
    );
\right_sum[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[24]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[21]_i_1_n_0\
    );
\right_sum[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[24]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[22]_i_1_n_0\
    );
\right_sum[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[24]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[23]_i_1_n_0\
    );
\right_sum[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[24]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[24]_i_1_n_0\
    );
\right_sum[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[22]\,
      I1 => data888(15),
      O => \right_sum[24]_i_3_n_0\
    );
\right_sum[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[21]\,
      I1 => data888(14),
      O => \right_sum[24]_i_4_n_0\
    );
\right_sum[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[28]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[25]_i_1_n_0\
    );
\right_sum[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[28]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[26]_i_1_n_0\
    );
\right_sum[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[28]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[27]_i_1_n_0\
    );
\right_sum[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[28]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[28]_i_1_n_0\
    );
\right_sum[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[32]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[29]_i_1_n_0\
    );
\right_sum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[3]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[2]_i_1_n_0\
    );
\right_sum[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[32]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[30]_i_1_n_0\
    );
\right_sum[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[32]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[31]_i_1_n_0\
    );
\right_sum[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[32]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[32]_i_1_n_0\
    );
\right_sum[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[34]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[33]_i_1_n_0\
    );
\right_sum[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[34]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[34]_i_1_n_0\
    );
\right_sum[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(0),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[35]_i_1_n_0\
    );
\right_sum[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(1),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[36]_i_1_n_0\
    );
\right_sum[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(2),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[37]_i_1_n_0\
    );
\right_sum[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(3),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[38]_i_1_n_0\
    );
\right_sum[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[38]\,
      I1 => data888(22),
      O => \right_sum[38]_i_3_n_0\
    );
\right_sum[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[37]\,
      I1 => data888(21),
      O => \right_sum[38]_i_4_n_0\
    );
\right_sum[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[36]\,
      I1 => data888(20),
      O => \right_sum[38]_i_5_n_0\
    );
\right_sum[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[35]\,
      I1 => data888(19),
      O => \right_sum[38]_i_6_n_0\
    );
\right_sum[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(4),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[39]_i_1_n_0\
    );
\right_sum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[3]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[3]_i_1_n_0\
    );
\right_sum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[3]\,
      I1 => data888(6),
      O => \right_sum[3]_i_3_n_0\
    );
\right_sum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[2]\,
      I1 => data888(5),
      O => \right_sum[3]_i_4_n_0\
    );
\right_sum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[1]\,
      I1 => data888(4),
      O => \right_sum[3]_i_5_n_0\
    );
\right_sum[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[0]\,
      I1 => data888(3),
      O => \right_sum[3]_i_6_n_0\
    );
\right_sum[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(5),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[40]_i_1_n_0\
    );
\right_sum[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(6),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[41]_i_1_n_0\
    );
\right_sum[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(7),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[42]_i_1_n_0\
    );
\right_sum[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[39]\,
      I1 => data888(23),
      O => \right_sum[42]_i_3_n_0\
    );
\right_sum[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(8),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[43]_i_1_n_0\
    );
\right_sum[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(9),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[44]_i_1_n_0\
    );
\right_sum[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(10),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[45]_i_1_n_0\
    );
\right_sum[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(11),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[46]_i_1_n_0\
    );
\right_sum[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(12),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[47]_i_1_n_0\
    );
\right_sum[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(13),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[48]_i_1_n_0\
    );
\right_sum[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(14),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[49]_i_1_n_0\
    );
\right_sum[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[7]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[4]_i_1_n_0\
    );
\right_sum[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(15),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[50]_i_1_n_0\
    );
\right_sum[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15151555FFFFFFFF"
    )
        port map (
      I0 => \right_sum[51]_i_3_n_0\,
      I1 => pixel_cnt_reg(6),
      I2 => pixel_cnt_reg(5),
      I3 => \right_sum[51]_i_4_n_0\,
      I4 => pixel_cnt_reg(2),
      I5 => frame_valid_reg_rep_n_0,
      O => \right_sum[51]_i_1_n_0\
    );
\right_sum[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => right_sum0(16),
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[51]_i_2_n_0\
    );
\right_sum[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => pixel_cnt_reg(8),
      I1 => pixel_cnt_reg(7),
      I2 => pixel_cnt_reg(9),
      I3 => de,
      I4 => pixel_cnt_reg(11),
      I5 => pixel_cnt_reg(10),
      O => \right_sum[51]_i_3_n_0\
    );
\right_sum[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixel_cnt_reg(4),
      I1 => pixel_cnt_reg(3),
      O => \right_sum[51]_i_4_n_0\
    );
\right_sum[51]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => right_wr_en_i_2_n_0,
      I1 => pixel_cnt_reg(1),
      I2 => pixel_cnt_reg(2),
      O => \right_sum[51]_i_6_n_0\
    );
\right_sum[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[7]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[5]_i_1_n_0\
    );
\right_sum[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[7]_i_2_n_5\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[6]_i_1_n_0\
    );
\right_sum[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[7]_i_2_n_4\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[7]_i_1_n_0\
    );
\right_sum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_sum_reg_n_0_[4]\,
      I1 => data888(7),
      O => \right_sum[7]_i_3_n_0\
    );
\right_sum[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[11]_i_2_n_7\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[8]_i_1_n_0\
    );
\right_sum[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \right_sum_reg[11]_i_2_n_6\,
      I1 => frame_valid_reg_rep_n_0,
      I2 => left_wr_en_i_3_n_0,
      I3 => left_wr_en_i_4_n_0,
      I4 => pixel_cnt_reg(0),
      I5 => \right_sum[51]_i_6_n_0\,
      O => \right_sum[9]_i_1_n_0\
    );
\right_sum_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[0]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[0]\
    );
\right_sum_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[10]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[10]\
    );
\right_sum_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[11]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[11]\
    );
\right_sum_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[7]_i_2_n_0\,
      CO(3) => \right_sum_reg[11]_i_2_n_0\,
      CO(2) => \right_sum_reg[11]_i_2_n_1\,
      CO(1) => \right_sum_reg[11]_i_2_n_2\,
      CO(0) => \right_sum_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_sum_reg[11]_i_2_n_4\,
      O(2) => \right_sum_reg[11]_i_2_n_5\,
      O(1) => \right_sum_reg[11]_i_2_n_6\,
      O(0) => \right_sum_reg[11]_i_2_n_7\,
      S(3) => \right_sum_reg_n_0_[11]\,
      S(2) => \right_sum_reg_n_0_[10]\,
      S(1) => \right_sum_reg_n_0_[9]\,
      S(0) => \right_sum_reg_n_0_[8]\
    );
\right_sum_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[12]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[12]\
    );
\right_sum_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[13]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[13]\
    );
\right_sum_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[14]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[14]\
    );
\right_sum_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[15]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[15]\
    );
\right_sum_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[11]_i_2_n_0\,
      CO(3) => \right_sum_reg[15]_i_2_n_0\,
      CO(2) => \right_sum_reg[15]_i_2_n_1\,
      CO(1) => \right_sum_reg[15]_i_2_n_2\,
      CO(0) => \right_sum_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_sum_reg[15]_i_2_n_4\,
      O(2) => \right_sum_reg[15]_i_2_n_5\,
      O(1) => \right_sum_reg[15]_i_2_n_6\,
      O(0) => \right_sum_reg[15]_i_2_n_7\,
      S(3) => \right_sum_reg_n_0_[15]\,
      S(2) => \right_sum_reg_n_0_[14]\,
      S(1) => \right_sum_reg_n_0_[13]\,
      S(0) => \right_sum_reg_n_0_[12]\
    );
\right_sum_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[16]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[16]\
    );
\right_sum_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[15]_i_2_n_0\,
      CO(3 downto 0) => \NLW_right_sum_reg[16]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_right_sum_reg[16]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \right_sum_reg[16]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \right_sum_reg_n_0_[16]\
    );
\right_sum_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[17]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[17]\
    );
\right_sum_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[18]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[18]\
    );
\right_sum_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[19]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[19]\
    );
\right_sum_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[1]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[1]\
    );
\right_sum_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[20]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[20]\
    );
\right_sum_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_sum_reg[20]_i_2_n_0\,
      CO(2) => \right_sum_reg[20]_i_2_n_1\,
      CO(1) => \right_sum_reg[20]_i_2_n_2\,
      CO(0) => \right_sum_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[20]\,
      DI(2) => \right_sum_reg_n_0_[19]\,
      DI(1) => \right_sum_reg_n_0_[18]\,
      DI(0) => \right_sum_reg_n_0_[17]\,
      O(3) => \right_sum_reg[20]_i_2_n_4\,
      O(2) => \right_sum_reg[20]_i_2_n_5\,
      O(1) => \right_sum_reg[20]_i_2_n_6\,
      O(0) => \right_sum_reg[20]_i_2_n_7\,
      S(3) => \right_sum[20]_i_3_n_0\,
      S(2) => \right_sum[20]_i_4_n_0\,
      S(1) => \right_sum[20]_i_5_n_0\,
      S(0) => \right_sum[20]_i_6_n_0\
    );
\right_sum_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[21]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[21]\
    );
\right_sum_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[22]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[22]\
    );
\right_sum_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[23]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[23]\
    );
\right_sum_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[24]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[24]\
    );
\right_sum_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[20]_i_2_n_0\,
      CO(3) => \right_sum_reg[24]_i_2_n_0\,
      CO(2) => \right_sum_reg[24]_i_2_n_1\,
      CO(1) => \right_sum_reg[24]_i_2_n_2\,
      CO(0) => \right_sum_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_sum_reg_n_0_[22]\,
      DI(0) => \right_sum_reg_n_0_[21]\,
      O(3) => \right_sum_reg[24]_i_2_n_4\,
      O(2) => \right_sum_reg[24]_i_2_n_5\,
      O(1) => \right_sum_reg[24]_i_2_n_6\,
      O(0) => \right_sum_reg[24]_i_2_n_7\,
      S(3) => \right_sum_reg_n_0_[24]\,
      S(2) => \right_sum_reg_n_0_[23]\,
      S(1) => \right_sum[24]_i_3_n_0\,
      S(0) => \right_sum[24]_i_4_n_0\
    );
\right_sum_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[25]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[25]\
    );
\right_sum_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[26]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[26]\
    );
\right_sum_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[27]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[27]\
    );
\right_sum_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[28]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[28]\
    );
\right_sum_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[24]_i_2_n_0\,
      CO(3) => \right_sum_reg[28]_i_2_n_0\,
      CO(2) => \right_sum_reg[28]_i_2_n_1\,
      CO(1) => \right_sum_reg[28]_i_2_n_2\,
      CO(0) => \right_sum_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_sum_reg[28]_i_2_n_4\,
      O(2) => \right_sum_reg[28]_i_2_n_5\,
      O(1) => \right_sum_reg[28]_i_2_n_6\,
      O(0) => \right_sum_reg[28]_i_2_n_7\,
      S(3) => \right_sum_reg_n_0_[28]\,
      S(2) => \right_sum_reg_n_0_[27]\,
      S(1) => \right_sum_reg_n_0_[26]\,
      S(0) => \right_sum_reg_n_0_[25]\
    );
\right_sum_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[29]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[29]\
    );
\right_sum_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[2]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[2]\
    );
\right_sum_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[30]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[30]\
    );
\right_sum_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[31]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[31]\
    );
\right_sum_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[32]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[32]\
    );
\right_sum_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[28]_i_2_n_0\,
      CO(3) => \right_sum_reg[32]_i_2_n_0\,
      CO(2) => \right_sum_reg[32]_i_2_n_1\,
      CO(1) => \right_sum_reg[32]_i_2_n_2\,
      CO(0) => \right_sum_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_sum_reg[32]_i_2_n_4\,
      O(2) => \right_sum_reg[32]_i_2_n_5\,
      O(1) => \right_sum_reg[32]_i_2_n_6\,
      O(0) => \right_sum_reg[32]_i_2_n_7\,
      S(3) => \right_sum_reg_n_0_[32]\,
      S(2) => \right_sum_reg_n_0_[31]\,
      S(1) => \right_sum_reg_n_0_[30]\,
      S(0) => \right_sum_reg_n_0_[29]\
    );
\right_sum_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[33]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[33]\
    );
\right_sum_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[34]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[34]\
    );
\right_sum_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[32]_i_2_n_0\,
      CO(3 downto 1) => \NLW_right_sum_reg[34]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \right_sum_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_right_sum_reg[34]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \right_sum_reg[34]_i_2_n_6\,
      O(0) => \right_sum_reg[34]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \right_sum_reg_n_0_[34]\,
      S(0) => \right_sum_reg_n_0_[33]\
    );
\right_sum_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[35]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[35]\
    );
\right_sum_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[36]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[36]\
    );
\right_sum_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[37]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[37]\
    );
\right_sum_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[38]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[38]\
    );
\right_sum_reg[38]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_sum_reg[38]_i_2_n_0\,
      CO(2) => \right_sum_reg[38]_i_2_n_1\,
      CO(1) => \right_sum_reg[38]_i_2_n_2\,
      CO(0) => \right_sum_reg[38]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[38]\,
      DI(2) => \right_sum_reg_n_0_[37]\,
      DI(1) => \right_sum_reg_n_0_[36]\,
      DI(0) => \right_sum_reg_n_0_[35]\,
      O(3 downto 0) => right_sum0(3 downto 0),
      S(3) => \right_sum[38]_i_3_n_0\,
      S(2) => \right_sum[38]_i_4_n_0\,
      S(1) => \right_sum[38]_i_5_n_0\,
      S(0) => \right_sum[38]_i_6_n_0\
    );
\right_sum_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[39]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[39]\
    );
\right_sum_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[3]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[3]\
    );
\right_sum_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_sum_reg[3]_i_2_n_0\,
      CO(2) => \right_sum_reg[3]_i_2_n_1\,
      CO(1) => \right_sum_reg[3]_i_2_n_2\,
      CO(0) => \right_sum_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_sum_reg_n_0_[3]\,
      DI(2) => \right_sum_reg_n_0_[2]\,
      DI(1) => \right_sum_reg_n_0_[1]\,
      DI(0) => \right_sum_reg_n_0_[0]\,
      O(3) => \right_sum_reg[3]_i_2_n_4\,
      O(2) => \right_sum_reg[3]_i_2_n_5\,
      O(1) => \right_sum_reg[3]_i_2_n_6\,
      O(0) => \right_sum_reg[3]_i_2_n_7\,
      S(3) => \right_sum[3]_i_3_n_0\,
      S(2) => \right_sum[3]_i_4_n_0\,
      S(1) => \right_sum[3]_i_5_n_0\,
      S(0) => \right_sum[3]_i_6_n_0\
    );
\right_sum_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[40]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[40]\
    );
\right_sum_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[41]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[41]\
    );
\right_sum_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[42]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[42]\
    );
\right_sum_reg[42]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[38]_i_2_n_0\,
      CO(3) => \right_sum_reg[42]_i_2_n_0\,
      CO(2) => \right_sum_reg[42]_i_2_n_1\,
      CO(1) => \right_sum_reg[42]_i_2_n_2\,
      CO(0) => \right_sum_reg[42]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_sum_reg_n_0_[39]\,
      O(3 downto 0) => right_sum0(7 downto 4),
      S(3) => \right_sum_reg_n_0_[42]\,
      S(2) => \right_sum_reg_n_0_[41]\,
      S(1) => \right_sum_reg_n_0_[40]\,
      S(0) => \right_sum[42]_i_3_n_0\
    );
\right_sum_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[43]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[43]\
    );
\right_sum_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[44]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[44]\
    );
\right_sum_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[45]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[45]\
    );
\right_sum_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[46]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[46]\
    );
\right_sum_reg[46]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[42]_i_2_n_0\,
      CO(3) => \right_sum_reg[46]_i_2_n_0\,
      CO(2) => \right_sum_reg[46]_i_2_n_1\,
      CO(1) => \right_sum_reg[46]_i_2_n_2\,
      CO(0) => \right_sum_reg[46]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_sum0(11 downto 8),
      S(3) => \right_sum_reg_n_0_[46]\,
      S(2) => \right_sum_reg_n_0_[45]\,
      S(1) => \right_sum_reg_n_0_[44]\,
      S(0) => \right_sum_reg_n_0_[43]\
    );
\right_sum_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[47]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[47]\
    );
\right_sum_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[48]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[48]\
    );
\right_sum_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[49]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[49]\
    );
\right_sum_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[4]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[4]\
    );
\right_sum_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[50]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[50]\
    );
\right_sum_reg[50]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[46]_i_2_n_0\,
      CO(3) => \right_sum_reg[50]_i_2_n_0\,
      CO(2) => \right_sum_reg[50]_i_2_n_1\,
      CO(1) => \right_sum_reg[50]_i_2_n_2\,
      CO(0) => \right_sum_reg[50]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_sum0(15 downto 12),
      S(3) => \right_sum_reg_n_0_[50]\,
      S(2) => \right_sum_reg_n_0_[49]\,
      S(1) => \right_sum_reg_n_0_[48]\,
      S(0) => \right_sum_reg_n_0_[47]\
    );
\right_sum_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[51]_i_2_n_0\,
      Q => \right_sum_reg_n_0_[51]\
    );
\right_sum_reg[51]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[50]_i_2_n_0\,
      CO(3 downto 0) => \NLW_right_sum_reg[51]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_right_sum_reg[51]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => right_sum0(16),
      S(3 downto 1) => B"000",
      S(0) => \right_sum_reg_n_0_[51]\
    );
\right_sum_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[5]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[5]\
    );
\right_sum_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[6]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[6]\
    );
\right_sum_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[7]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[7]\
    );
\right_sum_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_sum_reg[3]_i_2_n_0\,
      CO(3) => \right_sum_reg[7]_i_2_n_0\,
      CO(2) => \right_sum_reg[7]_i_2_n_1\,
      CO(1) => \right_sum_reg[7]_i_2_n_2\,
      CO(0) => \right_sum_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_sum_reg_n_0_[4]\,
      O(3) => \right_sum_reg[7]_i_2_n_4\,
      O(2) => \right_sum_reg[7]_i_2_n_5\,
      O(1) => \right_sum_reg[7]_i_2_n_6\,
      O(0) => \right_sum_reg[7]_i_2_n_7\,
      S(3) => \right_sum_reg_n_0_[7]\,
      S(2) => \right_sum_reg_n_0_[6]\,
      S(1) => \right_sum_reg_n_0_[5]\,
      S(0) => \right_sum[7]_i_3_n_0\
    );
\right_sum_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[8]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[8]\
    );
\right_sum_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \right_sum[51]_i_1_n_0\,
      CLR => rst_n,
      D => \right_sum[9]_i_1_n_0\,
      Q => \right_sum_reg_n_0_[9]\
    );
right_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => frame_valid,
      I1 => left_wr_en_i_3_n_0,
      I2 => left_wr_en_i_4_n_0,
      I3 => right_wr_en_i_2_n_0,
      I4 => right_wr_en_i_3_n_0,
      I5 => pixel_cnt_reg(2),
      O => right_wr_en0
    );
right_wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pixel_cnt_reg(8),
      I1 => pixel_cnt_reg(7),
      I2 => pixel_cnt_reg(9),
      I3 => pixel_cnt_reg(4),
      I4 => pixel_cnt_reg(3),
      I5 => right_wr_en_i_4_n_0,
      O => right_wr_en_i_2_n_0
    );
right_wr_en_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_cnt_reg(1),
      I1 => pixel_cnt_reg(0),
      O => right_wr_en_i_3_n_0
    );
right_wr_en_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => pixel_cnt_reg(6),
      I1 => pixel_cnt_reg(5),
      I2 => pixel_cnt_reg(10),
      I3 => pixel_cnt_reg(11),
      O => right_wr_en_i_4_n_0
    );
right_wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => right_wr_en0,
      Q => right_wr_en
    );
\top_addr_rd[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40455555"
    )
        port map (
      I0 => cur_state(2),
      I1 => \led_counter_reg_n_0_[0]\,
      I2 => \led_counter[7]_i_3_n_0\,
      I3 => \top_addr_rd_reg_n_0_[0]\,
      I4 => cur_state(0),
      O => \top_addr_rd[0]_i_1_n_0\
    );
\top_addr_rd[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \top_addr_rd[10]_i_1_n_0\
    );
\top_addr_rd[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => cur_state(2),
      I1 => \h_pixel_counter[7]_i_3_n_0\,
      I2 => cur_state(0),
      I3 => cur_state(1),
      O => top_addr_rd
    );
\top_addr_rd[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \top_addr_rd[11]_i_2_n_0\
    );
\top_addr_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => cur_state(2),
      I1 => \led_counter_reg_n_0_[1]\,
      I2 => \led_counter[7]_i_3_n_0\,
      I3 => data1(1),
      I4 => cur_state(0),
      O => \top_addr_rd[1]_i_1_n_0\
    );
\top_addr_rd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => cur_state(2),
      I1 => \led_counter_reg_n_0_[2]\,
      I2 => \led_counter[7]_i_3_n_0\,
      I3 => data1(2),
      I4 => cur_state(0),
      O => \top_addr_rd[2]_i_1_n_0\
    );
\top_addr_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => cur_state(2),
      I1 => \led_counter_reg_n_0_[3]\,
      I2 => \led_counter[7]_i_3_n_0\,
      I3 => data1(3),
      I4 => cur_state(0),
      O => \top_addr_rd[3]_i_1_n_0\
    );
\top_addr_rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => cur_state(2),
      I1 => \led_counter_reg_n_0_[4]\,
      I2 => \led_counter[7]_i_3_n_0\,
      I3 => data1(4),
      I4 => cur_state(0),
      O => \top_addr_rd[4]_i_1_n_0\
    );
\top_addr_rd[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[4]\,
      O => \top_addr_rd[4]_i_3_n_0\
    );
\top_addr_rd[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[3]\,
      O => \top_addr_rd[4]_i_4_n_0\
    );
\top_addr_rd[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[2]\,
      O => \top_addr_rd[4]_i_5_n_0\
    );
\top_addr_rd[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[1]\,
      O => \top_addr_rd[4]_i_6_n_0\
    );
\top_addr_rd[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \led_counter_reg_n_0_[5]\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(0),
      I4 => data1(5),
      O => \top_addr_rd[5]_i_1_n_0\
    );
\top_addr_rd[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \led_counter_reg_n_0_[6]\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(0),
      I4 => data1(6),
      O => \top_addr_rd[6]_i_1_n_0\
    );
\top_addr_rd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \led_counter_reg_n_0_[7]\,
      I1 => \led_counter[7]_i_3_n_0\,
      I2 => cur_state(2),
      I3 => cur_state(0),
      I4 => data1(7),
      O => \top_addr_rd[7]_i_1_n_0\
    );
\top_addr_rd[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \top_addr_rd[8]_i_1_n_0\
    );
\top_addr_rd[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \h_pixel_counter[6]_i_2_n_0\,
      O => \top_addr_rd[9]_i_1_n_0\
    );
\top_addr_rd_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[0]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[0]\
    );
\top_addr_rd_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[10]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[10]\
    );
\top_addr_rd_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[11]_i_2_n_0\,
      Q => \top_addr_rd_reg_n_0_[11]\
    );
\top_addr_rd_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_addr_rd_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_top_addr_rd_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \top_addr_rd_reg[11]_i_3_n_2\,
      CO(0) => \top_addr_rd_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_top_addr_rd_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(11 downto 9),
      S(3) => '0',
      S(2) => \top_addr_rd_reg_n_0_[11]\,
      S(1) => \top_addr_rd_reg_n_0_[10]\,
      S(0) => \top_addr_rd_reg_n_0_[9]\
    );
\top_addr_rd_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[1]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[1]\
    );
\top_addr_rd_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[2]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[2]\
    );
\top_addr_rd_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[3]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[3]\
    );
\top_addr_rd_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[4]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[4]\
    );
\top_addr_rd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \top_addr_rd_reg[4]_i_2_n_0\,
      CO(2) => \top_addr_rd_reg[4]_i_2_n_1\,
      CO(1) => \top_addr_rd_reg[4]_i_2_n_2\,
      CO(0) => \top_addr_rd_reg[4]_i_2_n_3\,
      CYINIT => \top_addr_rd_reg_n_0_[0]\,
      DI(3) => \top_addr_rd_reg_n_0_[4]\,
      DI(2) => \top_addr_rd_reg_n_0_[3]\,
      DI(1) => \top_addr_rd_reg_n_0_[2]\,
      DI(0) => \top_addr_rd_reg_n_0_[1]\,
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \top_addr_rd[4]_i_3_n_0\,
      S(2) => \top_addr_rd[4]_i_4_n_0\,
      S(1) => \top_addr_rd[4]_i_5_n_0\,
      S(0) => \top_addr_rd[4]_i_6_n_0\
    );
\top_addr_rd_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[5]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[5]\
    );
\top_addr_rd_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[6]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[6]\
    );
\top_addr_rd_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[7]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[7]\
    );
\top_addr_rd_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[8]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[8]\
    );
\top_addr_rd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_addr_rd_reg[4]_i_2_n_0\,
      CO(3) => \top_addr_rd_reg[8]_i_2_n_0\,
      CO(2) => \top_addr_rd_reg[8]_i_2_n_1\,
      CO(1) => \top_addr_rd_reg[8]_i_2_n_2\,
      CO(0) => \top_addr_rd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \top_addr_rd_reg_n_0_[8]\,
      S(2) => \top_addr_rd_reg_n_0_[7]\,
      S(1) => \top_addr_rd_reg_n_0_[6]\,
      S(0) => \top_addr_rd_reg_n_0_[5]\
    );
\top_addr_rd_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => top_addr_rd,
      CLR => rst_n,
      D => \top_addr_rd[9]_i_1_n_0\,
      Q => \top_addr_rd_reg_n_0_[9]\
    );
\top_addr_wr[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => top_addr_wr_reg(0),
      O => \top_addr_wr[0]_i_2_n_0\
    );
\top_addr_wr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[0]_i_1_n_7\,
      Q => top_addr_wr_reg(0)
    );
\top_addr_wr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \top_addr_wr_reg[0]_i_1_n_0\,
      CO(2) => \top_addr_wr_reg[0]_i_1_n_1\,
      CO(1) => \top_addr_wr_reg[0]_i_1_n_2\,
      CO(0) => \top_addr_wr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \top_addr_wr_reg[0]_i_1_n_4\,
      O(2) => \top_addr_wr_reg[0]_i_1_n_5\,
      O(1) => \top_addr_wr_reg[0]_i_1_n_6\,
      O(0) => \top_addr_wr_reg[0]_i_1_n_7\,
      S(3 downto 1) => top_addr_wr_reg(3 downto 1),
      S(0) => \top_addr_wr[0]_i_2_n_0\
    );
\top_addr_wr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[8]_i_1_n_5\,
      Q => top_addr_wr_reg(10)
    );
\top_addr_wr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[8]_i_1_n_4\,
      Q => top_addr_wr_reg(11)
    );
\top_addr_wr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[0]_i_1_n_6\,
      Q => top_addr_wr_reg(1)
    );
\top_addr_wr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[0]_i_1_n_5\,
      Q => top_addr_wr_reg(2)
    );
\top_addr_wr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[0]_i_1_n_4\,
      Q => top_addr_wr_reg(3)
    );
\top_addr_wr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[4]_i_1_n_7\,
      Q => top_addr_wr_reg(4)
    );
\top_addr_wr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_addr_wr_reg[0]_i_1_n_0\,
      CO(3) => \top_addr_wr_reg[4]_i_1_n_0\,
      CO(2) => \top_addr_wr_reg[4]_i_1_n_1\,
      CO(1) => \top_addr_wr_reg[4]_i_1_n_2\,
      CO(0) => \top_addr_wr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \top_addr_wr_reg[4]_i_1_n_4\,
      O(2) => \top_addr_wr_reg[4]_i_1_n_5\,
      O(1) => \top_addr_wr_reg[4]_i_1_n_6\,
      O(0) => \top_addr_wr_reg[4]_i_1_n_7\,
      S(3 downto 0) => top_addr_wr_reg(7 downto 4)
    );
\top_addr_wr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[4]_i_1_n_6\,
      Q => top_addr_wr_reg(5)
    );
\top_addr_wr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[4]_i_1_n_5\,
      Q => top_addr_wr_reg(6)
    );
\top_addr_wr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[4]_i_1_n_4\,
      Q => top_addr_wr_reg(7)
    );
\top_addr_wr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[8]_i_1_n_7\,
      Q => top_addr_wr_reg(8)
    );
\top_addr_wr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_addr_wr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_top_addr_wr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \top_addr_wr_reg[8]_i_1_n_1\,
      CO(1) => \top_addr_wr_reg[8]_i_1_n_2\,
      CO(0) => \top_addr_wr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \top_addr_wr_reg[8]_i_1_n_4\,
      O(2) => \top_addr_wr_reg[8]_i_1_n_5\,
      O(1) => \top_addr_wr_reg[8]_i_1_n_6\,
      O(0) => \top_addr_wr_reg[8]_i_1_n_7\,
      S(3 downto 0) => top_addr_wr_reg(11 downto 8)
    );
\top_addr_wr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => \top_addr_wr_reg[8]_i_1_n_6\,
      Q => top_addr_wr_reg(9)
    );
\top_data_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888880"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(3),
      I4 => h_cnt_reg(4),
      I5 => \top_data_reg[31]_i_2_n_0\,
      O => top_wr_en0
    );
\top_data_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => h_cnt_reg(8),
      I1 => h_cnt_reg(7),
      I2 => h_cnt_reg(9),
      I3 => \top_data_reg[31]_i_3_n_0\,
      I4 => frame_valid,
      I5 => reset,
      O => \top_data_reg[31]_i_2_n_0\
    );
\top_data_reg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_cnt_reg(11),
      I1 => h_cnt_reg(10),
      O => \top_data_reg[31]_i_3_n_0\
    );
\top_data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(0),
      Q => top_data_reg(0)
    );
\top_data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(10),
      Q => top_data_reg(10)
    );
\top_data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(11),
      Q => top_data_reg(11)
    );
\top_data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(12),
      Q => top_data_reg(12)
    );
\top_data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(13),
      Q => top_data_reg(13)
    );
\top_data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(14),
      Q => top_data_reg(14)
    );
\top_data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(15),
      Q => top_data_reg(15)
    );
\top_data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(16),
      Q => top_data_reg(16)
    );
\top_data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(17),
      Q => top_data_reg(17)
    );
\top_data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(18),
      Q => top_data_reg(18)
    );
\top_data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(19),
      Q => top_data_reg(19)
    );
\top_data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(1),
      Q => top_data_reg(1)
    );
\top_data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(20),
      Q => top_data_reg(20)
    );
\top_data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(21),
      Q => top_data_reg(21)
    );
\top_data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(22),
      Q => top_data_reg(22)
    );
\top_data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(23),
      Q => top_data_reg(23)
    );
\top_data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(24),
      Q => top_data_reg(24)
    );
\top_data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(25),
      Q => top_data_reg(25)
    );
\top_data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(26),
      Q => top_data_reg(26)
    );
\top_data_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(27),
      Q => top_data_reg(27)
    );
\top_data_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(28),
      Q => top_data_reg(28)
    );
\top_data_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(29),
      Q => top_data_reg(29)
    );
\top_data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(2),
      Q => top_data_reg(2)
    );
\top_data_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(30),
      Q => top_data_reg(30)
    );
\top_data_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(31),
      Q => top_data_reg(31)
    );
\top_data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(3),
      Q => top_data_reg(3)
    );
\top_data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(4),
      Q => top_data_reg(4)
    );
\top_data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(5),
      Q => top_data_reg(5)
    );
\top_data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(6),
      Q => top_data_reg(6)
    );
\top_data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(7),
      Q => top_data_reg(7)
    );
\top_data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(8),
      Q => top_data_reg(8)
    );
\top_data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => btn_data_reg,
      CLR => top_wr_en0,
      D => top_sum(9),
      Q => top_data_reg(9)
    );
top_region: entity work.\hdmi_light_strip_output_0_4_rbg_ram__1\
     port map (
      addra(11) => top_region_i_1_n_0,
      addra(10) => top_region_i_2_n_0,
      addra(9) => top_region_i_3_n_0,
      addra(8) => top_region_i_4_n_0,
      addra(7) => top_region_i_5_n_0,
      addra(6) => top_region_i_6_n_0,
      addra(5) => top_region_i_7_n_0,
      addra(4) => top_region_i_8_n_0,
      addra(3) => top_region_i_9_n_0,
      addra(2) => top_region_i_10_n_0,
      addra(1) => top_region_i_11_n_0,
      addra(0) => top_region_i_12_n_0,
      clka => pclk,
      dina(31 downto 0) => top_data_reg(31 downto 0),
      douta(31 downto 0) => top_data(31 downto 0),
      wea(0) => top_wr_en
    );
top_region_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[11]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(11),
      I3 => reset,
      O => top_region_i_1_n_0
    );
top_region_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[2]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(2),
      I3 => reset,
      O => top_region_i_10_n_0
    );
top_region_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[1]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(1),
      I3 => reset,
      O => top_region_i_11_n_0
    );
top_region_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[0]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(0),
      I3 => reset,
      O => top_region_i_12_n_0
    );
top_region_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[10]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(10),
      I3 => reset,
      O => top_region_i_2_n_0
    );
top_region_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[9]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(9),
      I3 => reset,
      O => top_region_i_3_n_0
    );
top_region_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[8]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(8),
      I3 => reset,
      O => top_region_i_4_n_0
    );
top_region_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[7]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(7),
      I3 => reset,
      O => top_region_i_5_n_0
    );
top_region_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[6]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(6),
      I3 => reset,
      O => top_region_i_6_n_0
    );
top_region_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[5]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(5),
      I3 => reset,
      O => top_region_i_7_n_0
    );
top_region_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[4]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(4),
      I3 => reset,
      O => top_region_i_8_n_0
    );
top_region_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \top_addr_rd_reg_n_0_[3]\,
      I1 => frame_valid,
      I2 => top_addr_wr_reg(3),
      I3 => reset,
      O => top_region_i_9_n_0
    );
\top_sum[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(13),
      I1 => data888(13),
      O => \top_sum[13]_i_2_n_0\
    );
\top_sum[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(12),
      I1 => data888(12),
      O => \top_sum[13]_i_3_n_0\
    );
\top_sum[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(11),
      I1 => data888(11),
      O => \top_sum[13]_i_4_n_0\
    );
\top_sum[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(10),
      I1 => data888(10),
      O => \top_sum[13]_i_5_n_0\
    );
\top_sum[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(15),
      I1 => data888(15),
      O => \top_sum[17]_i_2_n_0\
    );
\top_sum[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(14),
      I1 => data888(14),
      O => \top_sum[17]_i_3_n_0\
    );
\top_sum[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(24),
      I1 => data888(22),
      O => \top_sum[24]_i_2_n_0\
    );
\top_sum[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(23),
      I1 => data888(21),
      O => \top_sum[24]_i_3_n_0\
    );
\top_sum[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(22),
      I1 => data888(20),
      O => \top_sum[24]_i_4_n_0\
    );
\top_sum[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(21),
      I1 => data888(19),
      O => \top_sum[24]_i_5_n_0\
    );
\top_sum[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(25),
      I1 => data888(23),
      O => \top_sum[28]_i_2_n_0\
    );
\top_sum[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555FF57"
    )
        port map (
      I0 => de,
      I1 => \btn_sum_reg[31]_i_3_n_6\,
      I2 => \btn_sum_reg[31]_i_3_n_5\,
      I3 => \btn_sum_reg[31]_i_4_n_7\,
      I4 => \btn_sum[31]_i_5_n_0\,
      I5 => top_wr_en0,
      O => \top_sum[31]_i_1_n_0\
    );
\top_sum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(3),
      I1 => data888(6),
      O => \top_sum[3]_i_2_n_0\
    );
\top_sum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(2),
      I1 => data888(5),
      O => \top_sum[3]_i_3_n_0\
    );
\top_sum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(1),
      I1 => data888(4),
      O => \top_sum[3]_i_4_n_0\
    );
\top_sum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(0),
      I1 => data888(3),
      O => \top_sum[3]_i_5_n_0\
    );
\top_sum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => top_sum(4),
      I1 => data888(7),
      O => \top_sum[7]_i_2_n_0\
    );
\top_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[3]_i_1_n_7\,
      Q => top_sum(0),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[13]_i_1_n_7\,
      Q => top_sum(10),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[13]_i_1_n_6\,
      Q => top_sum(11),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[13]_i_1_n_5\,
      Q => top_sum(12),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[13]_i_1_n_4\,
      Q => top_sum(13),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \top_sum_reg[13]_i_1_n_0\,
      CO(2) => \top_sum_reg[13]_i_1_n_1\,
      CO(1) => \top_sum_reg[13]_i_1_n_2\,
      CO(0) => \top_sum_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => top_sum(13 downto 10),
      O(3) => \top_sum_reg[13]_i_1_n_4\,
      O(2) => \top_sum_reg[13]_i_1_n_5\,
      O(1) => \top_sum_reg[13]_i_1_n_6\,
      O(0) => \top_sum_reg[13]_i_1_n_7\,
      S(3) => \top_sum[13]_i_2_n_0\,
      S(2) => \top_sum[13]_i_3_n_0\,
      S(1) => \top_sum[13]_i_4_n_0\,
      S(0) => \top_sum[13]_i_5_n_0\
    );
\top_sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[17]_i_1_n_7\,
      Q => top_sum(14),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[17]_i_1_n_6\,
      Q => top_sum(15),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[17]_i_1_n_5\,
      Q => top_sum(16),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[17]_i_1_n_4\,
      Q => top_sum(17),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_sum_reg[13]_i_1_n_0\,
      CO(3) => \top_sum_reg[17]_i_1_n_0\,
      CO(2) => \top_sum_reg[17]_i_1_n_1\,
      CO(1) => \top_sum_reg[17]_i_1_n_2\,
      CO(0) => \top_sum_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => top_sum(15 downto 14),
      O(3) => \top_sum_reg[17]_i_1_n_4\,
      O(2) => \top_sum_reg[17]_i_1_n_5\,
      O(1) => \top_sum_reg[17]_i_1_n_6\,
      O(0) => \top_sum_reg[17]_i_1_n_7\,
      S(3 downto 2) => top_sum(17 downto 16),
      S(1) => \top_sum[17]_i_2_n_0\,
      S(0) => \top_sum[17]_i_3_n_0\
    );
\top_sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[20]_i_1_n_7\,
      Q => top_sum(18),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[20]_i_1_n_6\,
      Q => top_sum(19),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[3]_i_1_n_6\,
      Q => top_sum(1),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[20]_i_1_n_5\,
      Q => top_sum(20),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_sum_reg[17]_i_1_n_0\,
      CO(3 downto 2) => \NLW_top_sum_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \top_sum_reg[20]_i_1_n_2\,
      CO(0) => \top_sum_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_top_sum_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \top_sum_reg[20]_i_1_n_5\,
      O(1) => \top_sum_reg[20]_i_1_n_6\,
      O(0) => \top_sum_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => top_sum(20 downto 18)
    );
\top_sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(0),
      Q => top_sum(21),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(1),
      Q => top_sum(22),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(2),
      Q => top_sum(23),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(3),
      Q => top_sum(24),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \top_sum_reg[24]_i_1_n_0\,
      CO(2) => \top_sum_reg[24]_i_1_n_1\,
      CO(1) => \top_sum_reg[24]_i_1_n_2\,
      CO(0) => \top_sum_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => top_sum(24 downto 21),
      O(3 downto 0) => top_sum0(3 downto 0),
      S(3) => \top_sum[24]_i_2_n_0\,
      S(2) => \top_sum[24]_i_3_n_0\,
      S(1) => \top_sum[24]_i_4_n_0\,
      S(0) => \top_sum[24]_i_5_n_0\
    );
\top_sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(4),
      Q => top_sum(25),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(5),
      Q => top_sum(26),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(6),
      Q => top_sum(27),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(7),
      Q => top_sum(28),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_sum_reg[24]_i_1_n_0\,
      CO(3) => \top_sum_reg[28]_i_1_n_0\,
      CO(2) => \top_sum_reg[28]_i_1_n_1\,
      CO(1) => \top_sum_reg[28]_i_1_n_2\,
      CO(0) => \top_sum_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => top_sum(25),
      O(3 downto 0) => top_sum0(7 downto 4),
      S(3 downto 1) => top_sum(28 downto 26),
      S(0) => \top_sum[28]_i_2_n_0\
    );
\top_sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(8),
      Q => top_sum(29),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[3]_i_1_n_5\,
      Q => top_sum(2),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(9),
      Q => top_sum(30),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_sum0(10),
      Q => top_sum(31),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_sum_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_top_sum_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \top_sum_reg[31]_i_2_n_2\,
      CO(0) => \top_sum_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_top_sum_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => top_sum0(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => top_sum(31 downto 29)
    );
\top_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[3]_i_1_n_4\,
      Q => top_sum(3),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \top_sum_reg[3]_i_1_n_0\,
      CO(2) => \top_sum_reg[3]_i_1_n_1\,
      CO(1) => \top_sum_reg[3]_i_1_n_2\,
      CO(0) => \top_sum_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => top_sum(3 downto 0),
      O(3) => \top_sum_reg[3]_i_1_n_4\,
      O(2) => \top_sum_reg[3]_i_1_n_5\,
      O(1) => \top_sum_reg[3]_i_1_n_6\,
      O(0) => \top_sum_reg[3]_i_1_n_7\,
      S(3) => \top_sum[3]_i_2_n_0\,
      S(2) => \top_sum[3]_i_3_n_0\,
      S(1) => \top_sum[3]_i_4_n_0\,
      S(0) => \top_sum[3]_i_5_n_0\
    );
\top_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[7]_i_1_n_7\,
      Q => top_sum(4),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[7]_i_1_n_6\,
      Q => top_sum(5),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[7]_i_1_n_5\,
      Q => top_sum(6),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[7]_i_1_n_4\,
      Q => top_sum(7),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_sum_reg[3]_i_1_n_0\,
      CO(3) => \top_sum_reg[7]_i_1_n_0\,
      CO(2) => \top_sum_reg[7]_i_1_n_1\,
      CO(1) => \top_sum_reg[7]_i_1_n_2\,
      CO(0) => \top_sum_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => top_sum(4),
      O(3) => \top_sum_reg[7]_i_1_n_4\,
      O(2) => \top_sum_reg[7]_i_1_n_5\,
      O(1) => \top_sum_reg[7]_i_1_n_6\,
      O(0) => \top_sum_reg[7]_i_1_n_7\,
      S(3 downto 1) => top_sum(7 downto 5),
      S(0) => \top_sum[7]_i_2_n_0\
    );
\top_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[9]_i_1_n_7\,
      Q => top_sum(8),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \top_sum_reg[9]_i_1_n_6\,
      Q => top_sum(9),
      R => \top_sum[31]_i_1_n_0\
    );
\top_sum_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \top_sum_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_top_sum_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \top_sum_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_top_sum_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \top_sum_reg[9]_i_1_n_6\,
      O(0) => \top_sum_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => top_sum(9 downto 8)
    );
top_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004445"
    )
        port map (
      I0 => \btn_sum[31]_i_5_n_0\,
      I1 => \btn_sum_reg[31]_i_4_n_7\,
      I2 => \btn_sum_reg[31]_i_3_n_5\,
      I3 => \btn_sum_reg[31]_i_3_n_6\,
      I4 => top_wr_en0,
      O => top_wr_en_i_1_n_0
    );
top_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => top_wr_en_i_1_n_0,
      Q => top_wr_en,
      R => '0'
    );
uart_data_en_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fifo_r_begin,
      I1 => fifo_empty,
      O => uart_data_en
    );
vs_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => rst_n,
      D => vs,
      Q => vs_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_light_strip_output_0_4 is
  port (
    pclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    hs : in STD_LOGIC;
    vs : in STD_LOGIC;
    de : in STD_LOGIC;
    data888 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    light_rgb_data : out STD_LOGIC;
    uart_data_en : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hdmi_light_strip_output_0_4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hdmi_light_strip_output_0_4 : entity is "hdmi_light_strip_output_0_4,light_strip_output,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_light_strip_output_0_4 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of hdmi_light_strip_output_0_4 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hdmi_light_strip_output_0_4 : entity is "light_strip_output,Vivado 2020.1";
end hdmi_light_strip_output_0_4;

architecture STRUCTURE of hdmi_light_strip_output_0_4 is
  attribute IDLE : string;
  attribute IDLE of inst : label is "3'b000";
  attribute R0 : string;
  attribute R0 of inst : label is "3'b001";
  attribute R1 : string;
  attribute R1 of inst : label is "3'b010";
  attribute R2 : string;
  attribute R2 of inst : label is "3'b011";
  attribute R3 : string;
  attribute R3 of inst : label is "3'b100";
  attribute green_fix : integer;
  attribute green_fix of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.hdmi_light_strip_output_0_4_light_strip_output
     port map (
      data888(23 downto 0) => data888(23 downto 0),
      de => de,
      hs => hs,
      light_rgb_data => light_rgb_data,
      pclk => pclk,
      reset => reset,
      uart_data_en => uart_data_en,
      vs => vs
    );
end STRUCTURE;
