
*** Running vivado
    with args -log mandelbrot_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandelbrot_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mandelbrot_top.tcl -notrace
Command: synth_design -top mandelbrot_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 998.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mandelbrot_top' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:51]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/.Xil/Vivado-17364-LAPTOP-6V24J738/realtime/clk_wiz_0_stub.v:5' bound to instance 'i_clk_wiz_0' of component 'clk_wiz_0' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:199]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/.Xil/Vivado-17364-LAPTOP-6V24J738/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/.Xil/Vivado-17364-LAPTOP-6V24J738/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/.Xil/Vivado-17364-LAPTOP-6V24J738/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'i_blk_mem_gen_0' of component 'blk_mem_gen_0' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:207]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/.Xil/Vivado-17364-LAPTOP-6V24J738/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/.Xil/Vivado-17364-LAPTOP-6V24J738/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/vga_controller.vhdl:27' bound to instance 'i_vga_controller' of component 'vga_controller' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:221]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/vga_controller.vhdl:57]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (3#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/vga_controller.vhdl:57]
INFO: [Synth 8-3491] module 'pong_fsm' declared at 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/pong_fsm.vhdl:28' bound to instance 'i_pong_fsm' of component 'pong_fsm' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:243]
INFO: [Synth 8-638] synthesizing module 'pong_fsm' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/pong_fsm.vhdl:54]
INFO: [Synth 8-3491] module 'buttons' declared at 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/buttons.vhdl:13' bound to instance 'i_rising_edge' of component 'buttons' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/pong_fsm.vhdl:78]
INFO: [Synth 8-638] synthesizing module 'buttons' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/buttons.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'buttons' (4#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/buttons.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'pong_fsm' (5#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/pong_fsm.vhdl:54]
INFO: [Synth 8-3491] module 'mandelbrot' declared at 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot.vhdl:27' bound to instance 'i_mandelbrot' of component 'mandelbrot' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:266]
INFO: [Synth 8-638] synthesizing module 'mandelbrot' [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot' (6#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_top' (7#1) [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/mandelbrot_top.vhdl:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 998.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 998.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 998.895 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 998.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i_clk_wiz_0'
Finished Parsing XDC File [c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i_clk_wiz_0'
Parsing XDC File [c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'i_blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'i_blk_mem_gen_0'
Parsing XDC File [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/constr/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/constr/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/constr/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mandelbrot_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mandelbrot_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1023.703 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.789 ; gain = 27.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.789 ; gain = 27.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK125xCI. (constraint file  c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK125xCI. (constraint file  c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for i_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.789 ; gain = 27.895
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 000001B1983A9630
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1026.789 ; gain = 27.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 9     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 000001B18D7CDBD0
DSP Report: Generating DSP i_mandelbrot/Z_R2xD, operation Mode is: A*B.
DSP Report: operator i_mandelbrot/Z_R2xD is absorbed into DSP i_mandelbrot/Z_R2xD.
DSP Report: Generating DSP i_mandelbrot/Z_RIxD0, operation Mode is: A*B.
DSP Report: operator i_mandelbrot/Z_RIxD0 is absorbed into DSP i_mandelbrot/Z_RIxD0.
DSP Report: Generating DSP i_mandelbrot/Z_RIxD, operation Mode is: PCIN+A*B.
DSP Report: operator i_mandelbrot/Z_RIxD is absorbed into DSP i_mandelbrot/Z_RIxD.
DSP Report: operator i_mandelbrot/Z_RIxD0 is absorbed into DSP i_mandelbrot/Z_RIxD.
DSP Report: Generating DSP i_mandelbrot/Z_I2xD, operation Mode is: A*B.
DSP Report: operator i_mandelbrot/Z_I2xD is absorbed into DSP i_mandelbrot/Z_I2xD.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1026.789 ; gain = 27.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mandelbrot  | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mandelbrot  | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mandelbrot  | PCIN+A*B    | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mandelbrot  | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1046.613 ; gain = 47.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1086.066 ; gain = 87.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.879 ; gain = 94.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |CARRY4      |    75|
|4     |DSP48E1     |     4|
|5     |LUT1        |    33|
|6     |LUT2        |    83|
|7     |LUT3        |   117|
|8     |LUT4        |   128|
|9     |LUT5        |    54|
|10    |LUT6        |    64|
|11    |FDCE        |   155|
|12    |FDPE        |    18|
|13    |IBUF        |     3|
|14    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1100.648 ; gain = 73.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1100.648 ; gain = 101.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1112.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1112.762 ; gain = 113.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/mandelbrot_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_top_utilization_synth.rpt -pb mandelbrot_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 11:01:18 2024...
