// Seed: 1277977174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  assign id_6.id_8 = 1;
  wire id_10;
  assign id_10 = id_1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    output uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8
    , id_23,
    output tri1 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    output wor id_16,
    input uwire id_17,
    output wire id_18,
    input wand id_19,
    input wire id_20,
    output tri0 id_21
);
  assign id_9 = 1;
  module_0(
      id_23, id_23, id_23, id_23, id_23, id_23, id_23, id_23, id_23
  );
endmodule
