// Seed: 48646550
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wire id_4
);
  genvar id_6;
  assign id_0 = 1'h0 + !id_6;
  always
    repeat (1)
      @(posedge 1) begin
        release id_0;
      end
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2
    , id_6,
    input wand id_3,
    output supply0 id_4
);
  wire id_7, id_8;
  or (id_4, id_1, id_8, id_2, id_6);
  module_0(
      id_4, id_0, id_3, id_0, id_4
  );
endmodule
