{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647970917262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647970917262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 13:41:57 2022 " "Processing started: Tue Mar 22 13:41:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647970917262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647970917262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL5 -c Yongru_Pan_VHDL5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL5 -c Yongru_Pan_VHDL5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647970917262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647970917694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_JKFF-JKFF_behavioral " "Found design unit 1: Yongru_Pan_JKFF-JKFF_behavioral" {  } { { "Yongru_Pan_JKFF.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_JKFF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_JKFF " "Found entity 1: Yongru_Pan_JKFF" {  } { { "Yongru_Pan_JKFF.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_JKFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647970924018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_comparator-Comparator_Behav " "Found design unit 1: Yongru_Pan_comparator-Comparator_Behav" {  } { { "Yongru_Pan_Comparator.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_Comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_comparator " "Found entity 1: Yongru_Pan_comparator" {  } { { "Yongru_Pan_Comparator.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647970924022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.0/yongru_pan_vhdl4/seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.0/yongru_pan_vhdl4/seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "../Yongru_Pan_VHDL4/seven_segment_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/seven_segment_decoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924025 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "../Yongru_Pan_VHDL4/seven_segment_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647970924025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_counter-Counter_Behav " "Found design unit 1: Yongru_Pan_counter-Counter_Behav" {  } { { "Yongru_Pan_counter.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_counter " "Found entity 1: Yongru_Pan_counter" {  } { { "Yongru_Pan_counter.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647970924028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_clock_divider-Clock_div_Behav " "Found design unit 1: Yongru_Pan_clock_divider-Clock_div_Behav" {  } { { "Yongru_Pan_clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_clock_divider " "Found entity 1: Yongru_Pan_clock_divider" {  } { { "Yongru_Pan_clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647970924030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_wrapper-wrapper_Behav " "Found design unit 1: Yongru_Pan_wrapper-wrapper_Behav" {  } { { "Yongru_Pan_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_wrapper.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_wrapper " "Found entity 1: Yongru_Pan_wrapper" {  } { { "Yongru_Pan_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647970924033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647970924033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Yongru_Pan_Comparator " "Elaborating entity \"Yongru_Pan_Comparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647970924067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647970924142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 13:42:04 2022 " "Processing ended: Tue Mar 22 13:42:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647970924142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647970924142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647970924142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647970924142 ""}
