

================================================================
== Vivado HLS Report for 'gaussian_1line'
================================================================
* Date:           Mon Dec  5 12:31:12 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        gaussian
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  74529768|  74529768|  74529768|  74529768|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  74529767|  74529767|     69073|          -|          -|  1079|    no    |
        | + Loop 1.1  |     69048|     69048|        36|          -|          -|  1918|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|    235|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     16|   2576|   4732|
|Memory           |        4|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    327|
|Register         |        -|      -|    683|      -|
|ShiftMemory      |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|     16|   3259|   5294|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|     20|      9|     30|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |gaussian_fadd_32ns_32ns_32_5_full_dsp_U1  |gaussian_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |gaussian_fadd_32ns_32ns_32_5_full_dsp_U2  |gaussian_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |gaussian_fmul_32ns_32ns_32_4_max_dsp_U3   |gaussian_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |gaussian_fmul_32ns_32ns_32_4_max_dsp_U4   |gaussian_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |gaussian_fmul_32ns_32ns_32_4_max_dsp_U5   |gaussian_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |gaussian_fmul_32ns_32ns_32_4_max_dsp_U6   |gaussian_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |gaussian_fptoui_32ns_64_4_U7              |gaussian_fptoui_32ns_64_4              |        0|      0|  234|  452|
    |gaussian_sitofp_64ns_32_6_U8              |gaussian_sitofp_64ns_32_6              |        0|      0|  340|  554|
    |gaussian_sitofp_64ns_32_6_U9              |gaussian_sitofp_64ns_32_6              |        0|      0|  340|  554|
    |gaussian_sitofp_64ns_32_6_U10             |gaussian_sitofp_64ns_32_6              |        0|      0|  340|  554|
    |gaussian_sitofp_64ns_32_6_U11             |gaussian_sitofp_64ns_32_6              |        0|      0|  340|  554|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|     16| 2576| 4732|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------+--------------------+---------+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+------+-----+------+-------------+
    |tmp_U  |gaussian_1line_tmp  |        4|  1920|   32|     1|        61440|
    +-------+--------------------+---------+------+-----+------+-------------+
    |Total  |                    |        4|  1920|   32|     1|        61440|
    +-------+--------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_292_p2          |     +    |      0|  0|  11|          11|           1|
    |j_fu_541_p2          |     +    |      0|  0|  11|          11|           2|
    |p_addr1_fu_585_p2    |     +    |      0|  0|  24|          24|          24|
    |p_addr4_fu_571_p2    |     +    |      0|  0|  24|          24|          24|
    |p_addr7_fu_557_p2    |     +    |      0|  0|  24|          24|          24|
    |p_addr9_fu_625_p2    |     +    |      0|  0|  24|          24|          24|
    |tmp6_fu_535_p2       |     +    |      0|  0|  11|          11|           1|
    |tmp_1_1_fu_286_p2    |     +    |      0|  0|  11|          11|           2|
    |p_addr2_fu_367_p2    |     -    |      0|  0|  23|          23|          23|
    |p_addr3_fu_474_p2    |     -    |      0|  0|  23|          23|          23|
    |p_addr_fu_328_p2     |     -    |      0|  0|  23|          23|          23|
    |exitcond1_fu_547_p2  |   icmp   |      0|  0|  13|          11|           9|
    |exitcond_fu_298_p2   |   icmp   |      0|  0|  13|          11|          11|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 235|         231|         191|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |grp_fu_196_p0    |  32|          3|   32|         96|
    |grp_fu_196_p1    |  32|          2|   32|         64|
    |grp_fu_200_p0    |  32|          2|   32|         64|
    |grp_fu_200_p1    |  32|          2|   32|         64|
    |grp_fu_204_p0    |  32|          3|   32|         96|
    |grp_fu_209_p0    |  32|          2|   32|         64|
    |grp_fu_209_p1    |  17|          2|   17|         34|
    |grp_fu_230_p0    |  16|          4|   16|         64|
    |grp_fu_233_p0    |  16|          3|   16|         48|
    |in_r_address0    |  21|          5|   21|        105|
    |in_r_address1    |  21|          4|   21|         84|
    |indvar1_reg_172  |  11|          2|   11|         22|
    |indvar_reg_183   |  11|          2|   11|         22|
    |tmp_address0     |  11|          3|   11|         33|
    |tmp_address1     |  11|          2|   11|         22|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 327|         41|  327|        882|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   6|    6|          0|
    |i_reg_652              |  11|   11|          0|
    |in_load_3_reg_700      |  16|   16|          0|
    |in_load_4_reg_705      |  16|   16|          0|
    |indvar1_reg_172        |  11|   11|          0|
    |indvar_reg_183         |  11|   11|          0|
    |j_reg_798              |  11|   11|          0|
    |p_addr1_reg_816        |  24|   24|          0|
    |p_addr2_cast1_reg_780  |  17|   24|          7|
    |p_addr2_reg_670        |  16|   23|          7|
    |p_addr3_cast1_reg_786  |  17|   24|          7|
    |p_addr3_reg_730        |  16|   23|          7|
    |p_addr9_reg_851        |  24|   24|          0|
    |p_addr_cast1_reg_775   |  17|   24|          7|
    |p_addr_reg_660         |  16|   23|          7|
    |reg_242                |  16|   16|          0|
    |reg_246                |  16|   16|          0|
    |reg_250                |  32|   32|          0|
    |reg_255                |  32|   32|          0|
    |reg_260                |  32|   32|          0|
    |reg_266                |  32|   32|          0|
    |reg_272                |  32|   32|          0|
    |reg_280                |  32|   32|          0|
    |tmp6_reg_791           |  11|   11|          0|
    |tmp_14_reg_750         |  32|   32|          0|
    |tmp_15_reg_765         |  32|   32|          0|
    |tmp_17_reg_755         |  32|   32|          0|
    |tmp_18_reg_770         |  32|   32|          0|
    |tmp_1_1_reg_646        |  11|   11|          0|
    |tmp_1_2_reg_680        |  16|   22|          6|
    |tmp_37_reg_866         |  32|   32|          0|
    |tmp_53_reg_685         |  16|   22|          6|
    |tmp_63_reg_871         |  16|   16|          0|
    +-----------------------+----+-----+-----------+
    |Total                  | 683|  737|         54|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+-----------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol |  Source Object |    C Type    |
+----------------+-----+-----+-----------+----------------+--------------+
|ap_clk          |  in |    1|          -| gaussian_1line | return value |
|ap_rst          |  in |    1|          -| gaussian_1line | return value |
|ap_start        |  in |    1|          -| gaussian_1line | return value |
|ap_done         | out |    1|          -| gaussian_1line | return value |
|ap_idle         | out |    1|          -| gaussian_1line | return value |
|ap_ready        | out |    1|          -| gaussian_1line | return value |
|in_r_address0   | out |   21| ap_memory |      in_r      |     array    |
|in_r_ce0        | out |    1| ap_memory |      in_r      |     array    |
|in_r_q0         |  in |   16| ap_memory |      in_r      |     array    |
|in_r_address1   | out |   21| ap_memory |      in_r      |     array    |
|in_r_ce1        | out |    1| ap_memory |      in_r      |     array    |
|in_r_q1         |  in |   16| ap_memory |      in_r      |     array    |
|out_r_address0  | out |   21| ap_memory |      out_r     |     array    |
|out_r_ce0       | out |    1| ap_memory |      out_r     |     array    |
|out_r_we0       | out |    1| ap_memory |      out_r     |     array    |
|out_r_d0        | out |   16| ap_memory |      out_r     |     array    |
+----------------+-----+-----+-----------+----------------+--------------+

