Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Reading design: TOP_RV32I.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_RV32I.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_RV32I"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : TOP_RV32I
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/TOP_RV32I is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/TOP_RV32I.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/TOP_RV32I.vhd".
WARNING:HDLParsers:3607 - Unit work/TOP_RV32I/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/TOP_RV32I.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/TOP_RV32I.vhd".
WARNING:HDLParsers:3607 - Unit work/mem_RAM is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/mem_RAM.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_RAM.vhd".
WARNING:HDLParsers:3607 - Unit work/mem_RAM/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/mem_RAM.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_RAM.vhd".
WARNING:HDLParsers:3607 - Unit work/Procesador is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Procesador.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Procesador.vhd".
WARNING:HDLParsers:3607 - Unit work/Procesador/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Procesador.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Procesador.vhd".
WARNING:HDLParsers:3607 - Unit work/Camino_Datos is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Camino_Datos.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Camino_Datos.vhd".
WARNING:HDLParsers:3607 - Unit work/Camino_Datos/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Camino_Datos.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Camino_Datos.vhd".
WARNING:HDLParsers:3607 - Unit work/Unit_Control is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Unit_Control.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unit_Control.vhd".
WARNING:HDLParsers:3607 - Unit work/Unit_Control/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Unit_Control.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unit_Control.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/ALU.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/ALU.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/Alu_Decoder is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Alu_Decoder.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Alu_Decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/Alu_Decoder/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Alu_Decoder.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Alu_Decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/Banco_De_Registros is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Banco_De_Regsitros.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Banco_De_Regsitros.vhd".
WARNING:HDLParsers:3607 - Unit work/Banco_De_Registros/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Banco_De_Regsitros.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Banco_De_Regsitros.vhd".
WARNING:HDLParsers:3607 - Unit work/Contador_De_Programa is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Contador_Programa.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_Programa.vhd".
WARNING:HDLParsers:3607 - Unit work/Contador_De_Programa/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Contador_Programa.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_Programa.vhd".
WARNING:HDLParsers:3607 - Unit work/Gen_Imm is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Gen_Imm.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Gen_Imm.vhd".
WARNING:HDLParsers:3607 - Unit work/Gen_Imm/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Gen_Imm.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Gen_Imm.vhd".
WARNING:HDLParsers:3607 - Unit work/Main_Decoder is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Main_Decoder.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Main_Decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/Main_Decoder/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Main_Decoder.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Main_Decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/mem_ROM is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/mem_ROM.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_ROM.vhd".
WARNING:HDLParsers:3607 - Unit work/mem_ROM/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/mem_ROM.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_ROM.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux2x1_Data is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux2x1_Data.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_Data.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux2x1_Data/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux2x1_Data.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_Data.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux2x1_SrcB is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux2x1_SrcB.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_SrcB.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux2x1_SrcB/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux2x1_SrcB.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_SrcB.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_Auipc is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_Auipc.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Auipc.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_Auipc/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_Auipc.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Auipc.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_JR is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_JR.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_JR.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_JR/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_JR.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_JR.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_Jump is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_Jump.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Jump.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_Jump/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_Jump.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Jump.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_PCPlus4 is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_PCNext.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_PCNext.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_PCPlus4/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_PCNext.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_PCNext.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_Jump is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Sumador_Branch.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_Branch.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_Jump/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Sumador_Branch.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_Branch.vhd".
WARNING:HDLParsers:3607 - Unit work/Sumador_PC_4 is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Sumador_PC_4.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_PC_4.vhd".
WARNING:HDLParsers:3607 - Unit work/Sumador_PC_4/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Sumador_PC_4.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_PC_4.vhd".
WARNING:HDLParsers:3607 - Unit work/Unidad_ME is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Unidad_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unidad_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Unidad_ME/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Unidad_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unidad_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Contador_ME is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Contador_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Contador_ME/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Contador_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_ME is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux_ME/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Mux_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Reg_ME is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Reg_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Reg_ME.vhd".
WARNING:HDLParsers:3607 - Unit work/Reg_ME/Behavioral is now defined in a different file.  It was defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/TPI2/Reg_ME.vhd", and is now defined in "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Reg_ME.vhd".
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Reg_ME.vhd" in Library work.
Architecture behavioral of Entity reg_me is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_ME.vhd" in Library work.
Architecture behavioral of Entity contador_me is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_ME.vhd" in Library work.
Architecture behavioral of Entity mux_me is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Main_Decoder.vhd" in Library work.
Architecture behavioral of Entity main_decoder is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Alu_Decoder.vhd" in Library work.
Architecture behavioral of Entity alu_decoder is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Jump.vhd" in Library work.
Architecture behavioral of Entity mux_jump is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_PCNext.vhd" in Library work.
Architecture behavioral of Entity mux_pcplus4 is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_PC_4.vhd" in Library work.
Architecture behavioral of Entity sumador_pc_4 is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_Programa.vhd" in Library work.
Architecture behavioral of Entity contador_de_programa is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_ROM.vhd" in Library work.
Architecture behavioral of Entity mem_rom is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Banco_De_Regsitros.vhd" in Library work.
Architecture behavioral of Entity banco_de_registros is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Gen_Imm.vhd" in Library work.
Architecture behavioral of Entity gen_imm is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_JR.vhd" in Library work.
Architecture behavioral of Entity mux_jr is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_Branch.vhd" in Library work.
Architecture behavioral of Entity pc_jump is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_SrcB.vhd" in Library work.
Architecture behavioral of Entity mux2x1_srcb is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Auipc.vhd" in Library work.
Architecture behavioral of Entity mux_auipc is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_Data.vhd" in Library work.
Architecture behavioral of Entity mux2x1_data is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unidad_ME.vhd" in Library work.
Architecture behavioral of Entity unidad_me is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Camino_Datos.vhd" in Library work.
Architecture behavioral of Entity camino_datos is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unit_Control.vhd" in Library work.
Architecture behavioral of Entity unit_control is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Procesador.vhd" in Library work.
Architecture behavioral of Entity procesador is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_RAM.vhd" in Library work.
Architecture behavioral of Entity mem_ram is up to date.
Compiling vhdl file "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/TOP_RV32I.vhd" in Library work.
Architecture behavioral of Entity top_rv32i is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_RV32I> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Procesador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Camino_Datos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Unit_Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_Jump> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_PCPlus4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador_PC_4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Contador_De_Programa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Banco_De_Registros> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Gen_Imm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_JR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_Jump> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2x1_SrcB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_Auipc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2x1_Data> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Unidad_ME> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Main_Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu_Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg_ME> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Contador_ME> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_ME> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_RV32I> in library <work> (Architecture <behavioral>).
Entity <TOP_RV32I> analyzed. Unit <TOP_RV32I> generated.

Analyzing Entity <Procesador> in library <work> (Architecture <behavioral>).
Entity <Procesador> analyzed. Unit <Procesador> generated.

Analyzing Entity <Camino_Datos> in library <work> (Architecture <behavioral>).
Entity <Camino_Datos> analyzed. Unit <Camino_Datos> generated.

Analyzing Entity <Mux_Jump> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Jump.vhd" line 54: Mux is complete : default of case is discarded
Entity <Mux_Jump> analyzed. Unit <Mux_Jump> generated.

Analyzing Entity <Mux_PCPlus4> in library <work> (Architecture <behavioral>).
Entity <Mux_PCPlus4> analyzed. Unit <Mux_PCPlus4> generated.

Analyzing Entity <Sumador_PC_4> in library <work> (Architecture <behavioral>).
Entity <Sumador_PC_4> analyzed. Unit <Sumador_PC_4> generated.

Analyzing Entity <Contador_De_Programa> in library <work> (Architecture <behavioral>).
Entity <Contador_De_Programa> analyzed. Unit <Contador_De_Programa> generated.

Analyzing Entity <mem_ROM> in library <work> (Architecture <behavioral>).
Entity <mem_ROM> analyzed. Unit <mem_ROM> generated.

Analyzing Entity <Banco_De_Registros> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <Banco_Reg<0>> in unit <Banco_De_Registros> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <Banco_De_Registros> analyzed. Unit <Banco_De_Registros> generated.

Analyzing Entity <Gen_Imm> in library <work> (Architecture <behavioral>).
Entity <Gen_Imm> analyzed. Unit <Gen_Imm> generated.

Analyzing Entity <Mux_JR> in library <work> (Architecture <behavioral>).
Entity <Mux_JR> analyzed. Unit <Mux_JR> generated.

Analyzing Entity <PC_Jump> in library <work> (Architecture <behavioral>).
Entity <PC_Jump> analyzed. Unit <PC_Jump> generated.

Analyzing Entity <Mux2x1_SrcB> in library <work> (Architecture <behavioral>).
Entity <Mux2x1_SrcB> analyzed. Unit <Mux2x1_SrcB> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Mux_Auipc> in library <work> (Architecture <behavioral>).
Entity <Mux_Auipc> analyzed. Unit <Mux_Auipc> generated.

Analyzing Entity <Mux2x1_Data> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_Data.vhd" line 57: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_Data.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Data_D>
Entity <Mux2x1_Data> analyzed. Unit <Mux2x1_Data> generated.

Analyzing Entity <Unidad_ME> in library <work> (Architecture <behavioral>).
Entity <Unidad_ME> analyzed. Unit <Unidad_ME> generated.

Analyzing Entity <Reg_ME> in library <work> (Architecture <behavioral>).
Entity <Reg_ME> analyzed. Unit <Reg_ME> generated.

Analyzing Entity <Contador_ME> in library <work> (Architecture <behavioral>).
Entity <Contador_ME> analyzed. Unit <Contador_ME> generated.

Analyzing Entity <Mux_ME> in library <work> (Architecture <behavioral>).
Entity <Mux_ME> analyzed. Unit <Mux_ME> generated.

Analyzing Entity <Unit_Control> in library <work> (Architecture <behavioral>).
Entity <Unit_Control> analyzed. Unit <Unit_Control> generated.

Analyzing Entity <Main_Decoder> in library <work> (Architecture <behavioral>).
Entity <Main_Decoder> analyzed. Unit <Main_Decoder> generated.

Analyzing Entity <Alu_Decoder> in library <work> (Architecture <behavioral>).
Entity <Alu_Decoder> analyzed. Unit <Alu_Decoder> generated.

Analyzing Entity <mem_RAM> in library <work> (Architecture <behavioral>).
Entity <mem_RAM> analyzed. Unit <mem_RAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mem_RAM>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_RAM.vhd".
    Found 32-bit 64-to-1 multiplexer for signal <Data_out>.
    Found 2048-bit register for signal <ram>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <mem_RAM> synthesized.


Synthesizing Unit <Mux_Jump>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Jump.vhd".
    Found 6-bit 4-to-1 multiplexer for signal <D_out>.
    Summary:
	inferred   6 Multiplexer(s).
Unit <Mux_Jump> synthesized.


Synthesizing Unit <Mux_PCPlus4>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_PCNext.vhd".
Unit <Mux_PCPlus4> synthesized.


Synthesizing Unit <Sumador_PC_4>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_PC_4.vhd".
    Found 6-bit adder for signal <PC_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador_PC_4> synthesized.


Synthesizing Unit <Contador_De_Programa>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_Programa.vhd".
    Found 6-bit register for signal <PC_out>.
Unit <Contador_De_Programa> synthesized.


Synthesizing Unit <mem_ROM>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/mem_ROM.vhd".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <RD>.
    Summary:
	inferred   1 ROM(s).
Unit <mem_ROM> synthesized.


Synthesizing Unit <Banco_De_Registros>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Banco_De_Regsitros.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 68.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 73.
    Found 992-bit register for signal <Banco_Reg<1:31>>.
INFO:Xst:738 - HDL ADVISOR - 992 flip-flops were inferred for signal <Banco_Reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <Banco_De_Registros> synthesized.


Synthesizing Unit <Gen_Imm>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Gen_Imm.vhd".
WARNING:Xst:647 - Input <D_in<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 8-to-1 multiplexer for signal <D_out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Gen_Imm> synthesized.


Synthesizing Unit <Mux_JR>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_JR.vhd".
Unit <Mux_JR> synthesized.


Synthesizing Unit <PC_Jump>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Sumador_Branch.vhd".
    Found 6-bit adder for signal <PCJump>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_Jump> synthesized.


Synthesizing Unit <Mux2x1_SrcB>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_SrcB.vhd".
Unit <Mux2x1_SrcB> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/ALU.vhd".
    Found 32-bit addsub for signal <ALU_aux$addsub0000>.
    Found 32-bit comparator less for signal <ALU_aux$cmp_lt0000> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Mux_Auipc>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_Auipc.vhd".
Unit <Mux_Auipc> synthesized.


Synthesizing Unit <Mux2x1_Data>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux2x1_Data.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <D_out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Mux2x1_Data> synthesized.


Synthesizing Unit <Reg_ME>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Reg_ME.vhd".
    Found 6-bit register for signal <registro>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <Reg_ME> synthesized.


Synthesizing Unit <Contador_ME>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Contador_ME.vhd".
    Found 1-bit register for signal <C_out>.
    Found 32-bit up counter for signal <tiempoActual>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Contador_ME> synthesized.


Synthesizing Unit <Mux_ME>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Mux_ME.vhd".
Unit <Mux_ME> synthesized.


Synthesizing Unit <Main_Decoder>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Main_Decoder.vhd".
Unit <Main_Decoder> synthesized.


Synthesizing Unit <Alu_Decoder>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Alu_Decoder.vhd".
    Found 3-bit 4-to-1 multiplexer for signal <Alu_Control>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <Alu_Decoder> synthesized.


Synthesizing Unit <Unit_Control>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unit_Control.vhd".
Unit <Unit_Control> synthesized.


Synthesizing Unit <Unidad_ME>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Unidad_ME.vhd".
Unit <Unidad_ME> synthesized.


Synthesizing Unit <Camino_Datos>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Camino_Datos.vhd".
Unit <Camino_Datos> synthesized.


Synthesizing Unit <Procesador>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/Procesador.vhd".
Unit <Procesador> synthesized.


Synthesizing Unit <TOP_RV32I>.
    Related source file is "C:/Users/ro-d-/Facultad/Facultad/2020/segundo_Cuatrimestre/organizacion_de_las_Computadoras/TPI02_VHDL/AlvezRodrigoEsteban_SoleMatiasJesus_TPI2_OC2020/TOP_RV32I.vhd".
Unit <TOP_RV32I> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 6-bit adder                                           : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 98
 1-bit register                                        : 1
 32-bit register                                       : 95
 6-bit register                                        : 2
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 7
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
 6-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 6-bit adder                                           : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 3053
 Flip-Flops                                            : 3053
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 69
 1-bit 32-to-1 multiplexer                             : 64
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
 6-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP_RV32I> ...

Optimizing unit <mem_RAM> ...

Optimizing unit <Banco_De_Registros> ...

Optimizing unit <Gen_Imm> ...

Optimizing unit <ALU> ...

Optimizing unit <Camino_Datos> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_RV32I, actual ratio is 311.
Optimizing block <TOP_RV32I> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <TOP_RV32I>, final ratio is 309.
FlipFlop Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0 has been replicated 2 time(s)
FlipFlop Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_1 has been replicated 2 time(s)
FlipFlop Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_2 has been replicated 1 time(s)
FlipFlop Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_3 has been replicated 1 time(s)
FlipFlop Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3092
 Flip-Flops                                            : 3092

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_RV32I.ngr
Top Level Output File Name         : TOP_RV32I
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 4904
#      BUF                         : 6
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 150
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 2062
#      LUT3_D                      : 8
#      LUT3_L                      : 4
#      LUT4                        : 387
#      LUT4_D                      : 44
#      LUT4_L                      : 33
#      MUXCY                       : 121
#      MUXF5                       : 1079
#      MUXF6                       : 512
#      MUXF7                       : 256
#      MUXF8                       : 127
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 3092
#      FDC                         : 10
#      FDCE                        : 3073
#      FDE                         : 6
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                     2987  out of    960   311% (*) 
 Number of Slice Flip Flops:           3092  out of   1920   161% (*) 
 Number of 4 input LUTs:               2725  out of   1920   141% (*) 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     83    12%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 3092  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------+
Control Signal                                                                        | Buffer(FF name)                                                                | Load  |
--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------+
Reset_IBUF_1(Reset_IBUF_1:O)                                                          | NONE(Inst_Procesador/Inst_Camino_Datos/Inst_Banco_De_Registros/Banco_Reg_26_30)| 437   |
Reset_IBUF_2(Reset_IBUF_2:O)                                                          | NONE(Inst_Procesador/Inst_Camino_Datos/Inst_Banco_De_Registros/Banco_Reg_14_11)| 437   |
Reset_IBUF_3(Reset_IBUF_3:O)                                                          | NONE(Inst_Procesador/Inst_Camino_Datos/Inst_Banco_De_Registros/Banco_Reg_10_0) | 437   |
Reset_IBUF_4(Reset_IBUF_4:O)                                                          | NONE(Inst_mem_RAM/ram_46_31)                                                   | 437   |
Reset_IBUF_5(Reset_IBUF_5:O)                                                          | NONE(Inst_mem_RAM/ram_34_12)                                                   | 437   |
Reset_IBUF_6(Reset_IBUF_6:O)                                                          | NONE(Inst_mem_RAM/ram_21_22)                                                   | 437   |
Reset                                                                                 | IBUF                                                                           | 431   |
Inst_Procesador/Sel_aux<1>(Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Jump:O)| NONE(Inst_Procesador/Inst_Camino_Datos/Inst_Unidad_ME/Inst_Contador_ME/C_out)  | 33    |
--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 19.536ns (Maximum Frequency: 51.188MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 17.454ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 19.536ns (frequency: 51.188MHz)
  Total number of paths / destination ports: 2831156772 / 6170
-------------------------------------------------------------------------
Delay:               19.536ns (Levels of Logic = 49)
  Source:            Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1 (FF)
  Destination:       Inst_Procesador/Inst_Camino_Datos/Inst_Banco_De_Registros/Banco_Reg_12_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1 to Inst_Procesador/Inst_Camino_Datos/Inst_Banco_De_Registros/Banco_Reg_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             19   0.514   0.925  Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1 (Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1)
     LUT4:I3->O            1   0.612   0.387  Inst_Procesador/Inst_Camino_Datos/RD_intermedia<6>_SW0 (N159)
     LUT4:I2->O           12   0.612   0.820  Inst_Procesador/Inst_Camino_Datos/RD_intermedia<6> (Inst_Procesador/Cod_intermedia<6>)
     LUT4:I3->O            9   0.612   0.727  Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Reg_Write21 (N7)
     LUT3:I2->O            1   0.612   0.000  Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Imm_Src<2>_F (N192)
     MUXF5:I0->O          19   0.278   0.922  Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Imm_Src<2> (Inst_Procesador/Sel_aux<8>)
     MUXF5:S->O            5   0.641   0.541  Inst_Procesador/Inst_Camino_Datos/Inst_Gen_Imm/Mmux_D_out_2_f5 (Inst_Procesador/Inst_Camino_Datos/Inst_Gen_Imm/D_out<0>1)
     LUT4:I3->O            2   0.612   0.410  Inst_Procesador/Inst_Camino_Datos/Inst_Mux2x1_SrcB/D_out<0>1 (Inst_Procesador/Inst_Camino_Datos/SrcB_intermedia<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_lut<0> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<0> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<1> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<2> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<3> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<4> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<5> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<6> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<7> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<8> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<9> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<10> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<11> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<12> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<13> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<14> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<15> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<16> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<17> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<18> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<19> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<20> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<21> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<22> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<23> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<24> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<25> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<26> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<27> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_cy<27>)
     XORCY:CI->O           1   0.699   0.360  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Maddsub_ALU_aux_addsub0000_xor<28> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/ALU_aux_addsub0000<28>)
     LUT4:I3->O            2   0.612   0.383  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/ALU_aux<28> (Inst_Procesador/Inst_Camino_Datos/Alu_Aux<28>)
     LUT4:I3->O            1   0.612   0.000  Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_lut<4> (Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.404   0.000  Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<4> (Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<5> (Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<6> (Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<7> (Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<7>)
     MUXCY:CI->O           6   0.399   0.599  Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<8> (Inst_Procesador/Inst_Unit_Control/Sel_signal_0_and0000_wg_cy<8>)
     LUT3:I2->O            1   0.612   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_Sumador_PC_4/Madd_PC_out_lut<0> (Inst_Procesador/Inst_Camino_Datos/Inst_Sumador_PC_4/Madd_PC_out_lut<0>)
     XORCY:LI->O           3   0.458   0.481  Inst_Procesador/Inst_Camino_Datos/Inst_Sumador_PC_4/Madd_PC_out_xor<0> (Inst_Procesador/Inst_Camino_Datos/PCPlus4_intermedia<0>)
     LUT3:I2->O            1   0.612   0.360  Inst_Procesador/Inst_Camino_Datos/Inst_Mux_Auipc/D_out<0>1 (Inst_Procesador/Inst_Camino_Datos/Mux_Auipc_intermedia<0>)
     LUT4:I3->O            1   0.612   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_Mux2x1_Data/Mmux_D_out_2_f5_G (N191)
     MUXF5:I1->O          31   0.278   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_Mux2x1_Data/Mmux_D_out_2_f5 (Inst_Procesador/Inst_Camino_Datos/WD3_intermedia<0>)
     FDCE:D                    0.268          Inst_Procesador/Inst_Camino_Datos/Inst_Banco_De_Registros/Banco_Reg_12_0
    ----------------------------------------
    Total                     19.536ns (12.621ns logic, 6.915ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 102626 / 8
-------------------------------------------------------------------------
Offset:              17.454ns (Levels of Logic = 39)
  Source:            Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1 (FF)
  Destination:       Leds<2> (PAD)
  Source Clock:      Clk rising

  Data Path: Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1 to Leds<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             19   0.514   0.925  Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1 (Inst_Procesador/Inst_Camino_Datos/Inst_Contador_De_Programa/PC_out_0_1)
     LUT4:I3->O            1   0.612   0.387  Inst_Procesador/Inst_Camino_Datos/RD_intermedia<6>_SW0 (N159)
     LUT4:I2->O           12   0.612   0.820  Inst_Procesador/Inst_Camino_Datos/RD_intermedia<6> (Inst_Procesador/Cod_intermedia<6>)
     LUT4:I3->O            9   0.612   0.727  Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Reg_Write21 (N7)
     LUT3:I2->O            1   0.612   0.000  Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Imm_Src<2>_F (N192)
     MUXF5:I0->O          19   0.278   0.925  Inst_Procesador/Inst_Unit_Control/Inst_Main_Decoder/Imm_Src<2> (Inst_Procesador/Sel_aux<8>)
     LUT4_D:I3->O          2   0.612   0.383  Inst_Procesador/Inst_Camino_Datos/Inst_Gen_Imm/Mmux_D_out211 (Inst_Procesador/Inst_Camino_Datos/Inst_Gen_Imm/N4)
     LUT4:I3->O            6   0.612   0.572  Inst_Procesador/Inst_Camino_Datos/Inst_Gen_Imm/Mmux_D_out471 (Inst_Procesador/Inst_Camino_Datos/Imm_intermedia<3>)
     LUT4:I3->O            1   0.612   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_lut<3> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<3> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<4> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<5> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<6> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<7> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<8> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<9> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<10> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<11> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<12> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<13> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<14> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<15> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<16> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<17> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<18> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<19> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<20> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<21> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<22> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<23> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<24> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<25> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<26> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<27> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<28> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<29> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<30> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<30>)
     MUXCY:CI->O           4   0.399   0.502  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<31> (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/Mcompar_ALU_aux_cmp_lt0000_cy<31>)
     LUT4:I3->O          363   0.612   1.162  Inst_Procesador/Inst_Camino_Datos/Inst_ALU/ALU_aux<0>39_1 (Inst_Procesador/Inst_Camino_Datos/Inst_ALU/ALU_aux<0>39_1)
     OBUF:I->O                 3.169          Leds_2_OBUF (Leds<2>)
    ----------------------------------------
    Total                     17.454ns (11.051ns logic, 6.403ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.85 secs
 
--> 

Total memory usage is 4626744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :    6 (   0 filtered)

