<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>matmul_1</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>65</Best-caseLatency>
            <Average-caseLatency>65</Average-caseLatency>
            <Worst-caseLatency>65</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.650 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
            <Interval-min>66</Interval-min>
            <Interval-max>66</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>MatMul/src/matmul.cpp:4</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>15</DSP>
            <FF>1935</FF>
            <LUT>1768</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matmul_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>matmul_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_A_TDATA</name>
            <Object>in_A_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_A_TVALID</name>
            <Object>in_A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_A_TREADY</name>
            <Object>in_A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_A_TLAST</name>
            <Object>in_A_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_A_TKEEP</name>
            <Object>in_A_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_A_TSTRB</name>
            <Object>in_A_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_C_TDATA</name>
            <Object>out_C_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_C_TVALID</name>
            <Object>out_C_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_C_TREADY</name>
            <Object>out_C_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_C_TLAST</name>
            <Object>out_C_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_C_TKEEP</name>
            <Object>out_C_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_C_TSTRB</name>
            <Object>out_C_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>matmul_1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142</InstName>
                    <ModuleName>matmul_1_Pipeline_loop_input_A1_loop_input_A2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                    <BindInstances>add_ln24_1_fu_219_p2 add_ln24_fu_231_p2 add_ln26_fu_312_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163</InstName>
                    <ModuleName>matmul_1_Pipeline_loop_input_B1_loop_input_B2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>163</ID>
                    <BindInstances>add_ln36_1_fu_247_p2 add_ln36_fu_259_p2 add_ln38_fu_348_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_1_Pipeline_loop1_loop2_fu_186</InstName>
                    <ModuleName>matmul_1_Pipeline_loop1_loop2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>186</ID>
                    <BindInstances>add_ln49_1_fu_260_p2 add_ln49_fu_272_p2 fmul_32ns_32ns_32_2_max_dsp_1_U32 fadd_32ns_32ns_32_3_full_dsp_1_U29 fmul_32ns_32ns_32_2_max_dsp_1_U33 fadd_32ns_32ns_32_3_full_dsp_1_U30 fmul_32ns_32ns_32_2_max_dsp_1_U34 fadd_32ns_32ns_32_3_full_dsp_1_U31 add_ln50_fu_300_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209</InstName>
                    <ModuleName>matmul_1_Pipeline_loop_output_C1_loop_output_C2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>209</ID>
                    <BindInstances>add_ln61_1_fu_143_p2 add_ln61_fu_155_p2 add_ln62_fu_234_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>output_C_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matmul_1_Pipeline_loop_input_A1_loop_input_A2</Name>
            <Loops>
                <loop_input_A1_loop_input_A2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_input_A1_loop_input_A2>
                        <Name>loop_input_A1_loop_input_A2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_input_A1_loop_input_A2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MatMul/src/matmul.cpp:14</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_input_A1_loop_input_A2>
                            <Name>loop_input_A1_loop_input_A2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>MatMul/src/matmul.cpp:24</SourceLocation>
                        </loop_input_A1_loop_input_A2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>298</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>129</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_input_A1_loop_input_A2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_219_p2" SOURCE="MatMul/src/matmul.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_input_A1_loop_input_A2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_231_p2" SOURCE="MatMul/src/matmul.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_input_A1_loop_input_A2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_312_p2" SOURCE="MatMul/src/matmul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1_Pipeline_loop_input_B1_loop_input_B2</Name>
            <Loops>
                <loop_input_B1_loop_input_B2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_input_B1_loop_input_B2>
                        <Name>loop_input_B1_loop_input_B2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_input_B1_loop_input_B2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MatMul/src/matmul.cpp:14</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_input_B1_loop_input_B2>
                            <Name>loop_input_B1_loop_input_B2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>MatMul/src/matmul.cpp:36</SourceLocation>
                        </loop_input_B1_loop_input_B2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>129</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_input_B1_loop_input_B2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_247_p2" SOURCE="MatMul/src/matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_input_B1_loop_input_B2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_259_p2" SOURCE="MatMul/src/matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_input_B1_loop_input_B2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_348_p2" SOURCE="MatMul/src/matmul.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1_Pipeline_loop1_loop2</Name>
            <Loops>
                <loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1_loop2>
                        <Name>loop1_loop2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MatMul/src/matmul.cpp:14</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop1_loop2>
                            <Name>loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>MatMul/src/matmul.cpp:49</SourceLocation>
                        </loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1272</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1209</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_260_p2" SOURCE="MatMul/src/matmul.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_272_p2" SOURCE="MatMul/src/matmul.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="loop1_loop2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U32" SOURCE="MatMul/src/matmul.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="loop1_loop2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U29" SOURCE="MatMul/src/matmul.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="res"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="loop1_loop2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U33" SOURCE="MatMul/src/matmul.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="loop1_loop2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U30" SOURCE="MatMul/src/matmul.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="res_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="loop1_loop2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U34" SOURCE="MatMul/src/matmul.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="loop1_loop2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U31" SOURCE="MatMul/src/matmul.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="res_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_300_p2" SOURCE="MatMul/src/matmul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1_Pipeline_loop_output_C1_loop_output_C2</Name>
            <Loops>
                <loop_output_C1_loop_output_C2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_output_C1_loop_output_C2>
                        <Name>loop_output_C1_loop_output_C2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_output_C1_loop_output_C2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MatMul/src/matmul.cpp:14</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_output_C1_loop_output_C2>
                            <Name>loop_output_C1_loop_output_C2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>MatMul/src/matmul.cpp:61</SourceLocation>
                        </loop_output_C1_loop_output_C2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_output_C1_loop_output_C2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_143_p2" SOURCE="MatMul/src/matmul.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_output_C1_loop_output_C2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_155_p2" SOURCE="MatMul/src/matmul.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_output_C1_loop_output_C2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_234_p2" SOURCE="MatMul/src/matmul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MatMul/src/matmul.cpp:4</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1935</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1768</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_C_U" SOURCE="MatMul/src/matmul.cpp:12" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_C"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="sysgen"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_A" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_A" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_C" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_C" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_A:out_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_A" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="in_A_">
            <ports>
                <port>in_A_TDATA</port>
                <port>in_A_TKEEP</port>
                <port>in_A_TLAST</port>
                <port>in_A_TREADY</port>
                <port>in_A_TSTRB</port>
                <port>in_A_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_C" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="out_C_">
            <ports>
                <port>out_C_TDATA</port>
                <port>out_C_TKEEP</port>
                <port>out_C_TLAST</port>
                <port>out_C_TREADY</port>
                <port>out_C_TSTRB</port>
                <port>out_C_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="in_A">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="out_C">out, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_A">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="out_C">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_A">in_A, interface</column>
                    <column name="out_C">out_C, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="MatMul/src/matmul.cpp:6" status="valid" parentFunction="matmul_1" variable="in_A" isDirective="0" options="mode=axis register_mode=both port=in_A register"/>
        <Pragma type="interface" location="MatMul/src/matmul.cpp:7" status="valid" parentFunction="matmul_1" variable="out_C" isDirective="0" options="mode=axis register_mode=both port=out_C register"/>
        <Pragma type="interface" location="MatMul/src/matmul.cpp:8" status="valid" parentFunction="matmul_1" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

