<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>m2s010_som</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>GL0_163MHz</cell>
 <cell>5.532</cell>
 <cell>180.766</cell>
 <cell>6.061</cell>
 <cell>164.989</cell>
 <cell>3.595</cell>
 <cell>-1.533</cell>
 <cell>4.055</cell>
 <cell>8.112</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>1.370</cell>
 <cell>729.927</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>5.472</cell>
 <cell>10.975</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>8.103</cell>
 <cell>123.411</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>4.072</cell>
 <cell>8.152</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q</cell>
 <cell>0.164</cell>
 <cell>6097.561</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>0.164</cell>
 <cell>6097.561</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q</cell>
 <cell>0.150</cell>
 <cell>6666.667</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>0.156</cell>
 <cell>6410.256</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q</cell>
 <cell>0.180</cell>
 <cell>5555.556</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q</cell>
 <cell>0.152</cell>
 <cell>6578.947</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:Q</cell>
 <cell>0.164</cell>
 <cell>6097.561</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell>1.640</cell>
 <cell>609.756</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>0.244</cell>
 <cell>0.733</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>3.343</cell>
 <cell>299.133</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>7.470</cell>
 <cell>14.771</cell>
</row>
<row>
 <cell>atck</cell>
 <cell>25.738</cell>
 <cell>38.853</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.648</cell>
 <cell>1.377</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>7.981</cell>
 <cell>125.298</cell>
 <cell>14.085</cell>
 <cell>70.998</cell>
 <cell>4.189</cell>
 <cell>-1.926</cell>
 <cell>1.730</cell>
 <cell>10.195</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>3.250</cell>
 <cell>307.692</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>83.333</cell>
 <cell>12.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>1.085</cell>
 <cell>921.659</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>2.647</cell>
 <cell>5.627</cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell>4.035</cell>
 <cell>247.831</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>0.025</cell>
 <cell>0.047</cell>
</row>
</table>
</section>
</doc>
