// Seed: 3400892328
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
  module_0();
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_5;
  assign id_3 = 1;
  assign id_5 = id_1 - id_5;
  wire id_6;
  module_0();
  wire id_7;
endmodule
