--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26954518145 paths analyzed, 18802 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.948ns.
--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.415ns (Levels of Logic = 16)
  Clock Path Skew:      -0.283ns (1.200 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.415ns (3.386ns logic, 16.029ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.415ns (Levels of Logic = 16)
  Clock Path Skew:      -0.283ns (1.200 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.415ns (3.386ns logic, 16.029ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.415ns (Levels of Logic = 16)
  Clock Path Skew:      -0.283ns (1.200 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.415ns (3.386ns logic, 16.029ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.415ns (Levels of Logic = 16)
  Clock Path Skew:      -0.283ns (1.200 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.415ns (3.386ns logic, 16.029ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.439ns (Levels of Logic = 22)
  Clock Path Skew:      -0.257ns (1.200 - 1.457)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y124.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.D1     net (fanout=5)        1.247   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.439ns (4.616ns logic, 14.823ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.439ns (Levels of Logic = 22)
  Clock Path Skew:      -0.257ns (1.200 - 1.457)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y124.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.D1     net (fanout=5)        1.247   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.439ns (4.616ns logic, 14.823ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.439ns (Levels of Logic = 22)
  Clock Path Skew:      -0.257ns (1.200 - 1.457)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y124.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.D1     net (fanout=5)        1.247   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.439ns (4.616ns logic, 14.823ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.439ns (Levels of Logic = 22)
  Clock Path Skew:      -0.257ns (1.200 - 1.457)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y124.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.D1     net (fanout=5)        1.247   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.439ns (4.616ns logic, 14.823ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.A3     net (fanout=36)       0.728   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(8)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (4.619ns logic, 14.836ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.A3     net (fanout=36)       0.728   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(8)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (4.619ns logic, 14.836ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.A3     net (fanout=36)       0.728   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(8)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (4.619ns logic, 14.836ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.455ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.A3     net (fanout=36)       0.728   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(8)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.455ns (4.619ns logic, 14.836ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.441ns (Levels of Logic = 23)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y127.A5     net (fanout=36)       0.506   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_lut(0)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.441ns (4.827ns logic, 14.614ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.441ns (Levels of Logic = 23)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y127.A5     net (fanout=36)       0.506   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_lut(0)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.441ns (4.827ns logic, 14.614ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.441ns (Levels of Logic = 23)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y127.A5     net (fanout=36)       0.506   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_lut(0)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.441ns (4.827ns logic, 14.614ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.441ns (Levels of Logic = 23)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y127.A5     net (fanout=36)       0.506   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_lut(0)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.441ns (4.827ns logic, 14.614ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.440ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.B3     net (fanout=36)       0.721   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(9)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.440ns (4.611ns logic, 14.829ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.440ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.B3     net (fanout=36)       0.721   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(9)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache441/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.440ns (4.611ns logic, 14.829ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.440ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.B3     net (fanout=36)       0.721   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(9)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.440ns (4.611ns logic, 14.829ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.440ns (Levels of Logic = 21)
  Clock Path Skew:      -0.232ns (1.200 - 1.432)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y128.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C4     net (fanout=6)        0.532   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    SLICE_X47Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X46Y129.B3     net (fanout=36)       0.721   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X46Y129.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(9)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y117.D6     net (fanout=5)        0.727   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y117.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl3
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CE     net (fanout=11)       1.006   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X52Y112.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N260
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache442/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.440ns (4.611ns logic, 14.829ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache412/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.360ns (Levels of Logic = 16)
  Clock Path Skew:      -0.303ns (1.180 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache412/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X46Y116.B6     net (fanout=5)        0.735   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X46Y116.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CE     net (fanout=11)       0.943   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N248
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache412/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.360ns (3.386ns logic, 15.974ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache412/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.360ns (Levels of Logic = 16)
  Clock Path Skew:      -0.303ns (1.180 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache412/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X46Y116.B6     net (fanout=5)        0.735   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X46Y116.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CE     net (fanout=11)       0.943   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N248
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache412/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.360ns (3.386ns logic, 15.974ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache411/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.360ns (Levels of Logic = 16)
  Clock Path Skew:      -0.303ns (1.180 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache411/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X46Y116.B6     net (fanout=5)        0.735   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X46Y116.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CE     net (fanout=11)       0.943   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N248
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache411/DP
    -------------------------------------------------  ---------------------------
    Total                                     19.360ns (3.386ns logic, 15.974ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache411/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.360ns (Levels of Logic = 16)
  Clock Path Skew:      -0.303ns (1.180 - 1.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/cache/Mram_inst_cache411/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C3     net (fanout=43)       0.964   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X44Y131.C      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X43Y130.D3     net (fanout=19)       0.675   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X43Y130.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X49Y134.A1     net (fanout=25)       1.689   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X46Y116.B6     net (fanout=5)        0.735   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X46Y116.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CE     net (fanout=11)       0.943   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N248
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache411/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.360ns (3.386ns logic, 15.974ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache411/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.384ns (Levels of Logic = 22)
  Clock Path Skew:      -0.277ns (1.180 - 1.457)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache411/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y124.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.D1     net (fanout=5)        1.247   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X46Y127.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X46Y128.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X46Y129.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.CIN    net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X46Y130.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X46Y131.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X46Y132.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X46Y133.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X46Y134.DMUX   Tcind                 0.402   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X49Y134.A3     net (fanout=1)        0.865   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X49Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X47Y131.D6     net (fanout=5)        0.823   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X47Y131.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A1     net (fanout=1)        2.299   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X59Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(6)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X53Y138.C6     net (fanout=86)       0.894   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X53Y138.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N248
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)1021
    SLICE_X57Y134.B3     net (fanout=5)        0.947   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd205
    SLICE_X57Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)161
    SLICE_X54Y134.A2     net (fanout=2)        0.930   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd33
    SLICE_X54Y134.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd18
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)121
    SLICE_X52Y134.B1     net (fanout=2)        0.905   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd24
    SLICE_X52Y134.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)2
    SLICE_X52Y134.D6     net (fanout=1)        0.286   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
    SLICE_X52Y134.CMUX   Topdc                 0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_F
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X53Y128.C6     net (fanout=4)        0.623   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X53Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X48Y127.D2     net (fanout=189)      1.475   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X48Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register3
    SLICE_X50Y127.A2     net (fanout=1)        0.938   cpus[0].u0/cpu_0/cache/_varindex0000(2)
    SLICE_X50Y127.COUT   Topcya                0.509   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(0)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X50Y128.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X49Y117.A6     net (fanout=10)       0.848   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X49Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_cmp_eq0000_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X46Y116.B6     net (fanout=5)        0.735   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X46Y116.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CE     net (fanout=11)       0.943   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X48Y109.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N248
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache411/SP
    -------------------------------------------------  ---------------------------
    Total                                     19.384ns (4.616ns logic, 14.768ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y12.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X0Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X0Y9.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X0Y12.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X0Y25.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X0Y25.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X1Y23.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X1Y23.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X0Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X1Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X1Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X0Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.BQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y70.B3      net (fanout=2)        0.596   clk25
    SLICE_X49Y70.CLK     Tas                   0.027   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.477ns logic, 0.596ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  9.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.114 - 0.122)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y70.B4      net (fanout=2)        0.366   dvi.dvictrl0/clkval(0)
    SLICE_X49Y70.CLK     Tas                   0.027   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.498ns logic, 0.366ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  9.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y70.A4      net (fanout=2)        0.386   dvi.dvictrl0/clkval(0)
    SLICE_X48Y70.CLK     Tas                   0.007   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.478ns logic, 0.386ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X76Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X76Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X76Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X76Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X76Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X76Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7320 paths analyzed, 1872 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.856ns.
--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.790 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y106.C5         net (fanout=131)      2.114   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y106.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.trfc_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)1
    RAMB36_X0Y16.DIBDIL2    net (fanout=1)        1.882   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.882ns (0.886ns logic, 3.996ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.250ns (Levels of Logic = 0)
  Clock Path Skew:      -0.050ns (0.718 - 0.768)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y102.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.366   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.884ns logic, 1.366ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.250ns (Levels of Logic = 0)
  Clock Path Skew:      -0.050ns (0.718 - 0.768)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y102.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.366   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.884ns logic, 1.366ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_15 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.718 - 0.739)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_15 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y105.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.address_15
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_15
    OLOGIC_X0Y235.D1     net (fanout=4)        1.392   ddrsp0.ddrc0/ddr64.ddrc/r.address_15
    OLOGIC_X0Y235.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(13)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[13].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.884ns logic, 1.392ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (1.495 - 1.480)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.425   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.884ns logic, 1.425ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (1.495 - 1.480)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.425   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.884ns logic, 1.425ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.467 - 1.673)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y57.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(8)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].qi
    SLICE_X5Y53.B6          net (fanout=1)        1.541   ddrsp0.ddrc0/sdi_data(8)
    SLICE_X5Y53.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)1
    RAMB36_X0Y17.DIADIL8    net (fanout=1)        2.079   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.586ns (0.966ns logic, 3.620ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.712 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X0Y104.D4      net (fanout=7)        0.608   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X0Y104.D       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.trfc_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.679   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.978ns logic, 1.287ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.054ns (Levels of Logic = 0)
  Clock Path Skew:      -0.223ns (1.458 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y115.DX      net (fanout=1)        1.542   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y115.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (0.512ns logic, 1.542ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.778 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y53.B5          net (fanout=131)      1.844   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y53.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)1
    RAMB36_X0Y17.DIADIL8    net (fanout=1)        2.079   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.809ns (0.886ns logic, 3.923ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.790 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y107.A4         net (fanout=131)      2.383   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y107.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)1
    RAMB36_X0Y16.DIBDIL8    net (fanout=1)        1.548   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.817ns (0.886ns logic, 3.931ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (1.366 - 1.441)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.DX       net (fanout=8)        1.701   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.448ns logic, 1.701ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (1.366 - 1.441)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CX       net (fanout=8)        1.701   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.448ns logic, 1.701ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.790 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y107.A4         net (fanout=131)      2.145   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y107.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.twr_4
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)1
    RAMB36_X0Y16.DIBDIL4    net (fanout=1)        1.729   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(56)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.760ns (0.886ns logic, 3.874ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.778 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y54.B6          net (fanout=131)      1.924   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y54.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_91
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)1
    RAMB36_X0Y17.DIADIL13   net (fanout=1)        1.938   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.748ns (0.886ns logic, 3.862ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.166ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.714 - 0.745)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y100.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D1     net (fanout=4)        1.282   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.884ns logic, 1.282ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.166ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.714 - 0.745)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y100.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D2     net (fanout=4)        1.282   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.884ns logic, 1.282ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (1.430 - 1.429)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.A2      net (fanout=68)       3.038   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    SLICE_X8Y106.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(49)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    SLICE_X3Y109.CX      net (fanout=1)        1.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(45)
    SLICE_X3Y109.CLK     Tdick                 0.004   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_51
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_50
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (0.548ns logic, 4.132ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.712 - 0.761)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y104.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X0Y104.D6      net (fanout=2)        0.469   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X0Y104.D       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.trfc_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.679   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.978ns logic, 1.148ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.951ns (Levels of Logic = 0)
  Clock Path Skew:      -0.222ns (1.466 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y276.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(59)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi
    SLICE_X0Y118.DX      net (fanout=1)        1.439   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(59)
    SLICE_X0Y118.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.512ns logic, 1.439ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_10 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[8].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.706 - 0.695)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_10 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[8].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.address_10
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_10
    OLOGIC_X0Y217.D1     net (fanout=4)        1.278   ddrsp0.ddrc0/ddr64.ddrc/r.address_10
    OLOGIC_X0Y217.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[8].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.905ns logic, 1.278ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[40].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[40].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      -0.231ns (1.458 - 1.689)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[40].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[40].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y241.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(40)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[40].qi
    SLICE_X0Y105.AX      net (fanout=1)        1.432   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(40)
    SLICE_X0Y105.CLK     Tdick                -0.012   ddrsp0.ddrc0/sdi_data(107)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[40].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.505ns logic, 1.432ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.108ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.714 - 0.768)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y102.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D2     net (fanout=10)       1.224   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.884ns logic, 1.224ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.108ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.714 - 0.768)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y102.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D1     net (fanout=10)       1.224   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.884ns logic, 1.224ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.778 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y85.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y70.C1          net (fanout=131)      2.335   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y70.C           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(39)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(27)1
    RAMB36_X0Y17.DIBDIL11   net (fanout=1)        1.485   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(27)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.706ns (0.886ns logic, 3.820ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.977ns.
--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.888 - 1.804)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.761   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (0.901ns logic, 2.761ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.888 - 1.804)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.761   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (0.901ns logic, 2.761ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.889 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.552   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.901ns logic, 2.552ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.889 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.552   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.901ns logic, 2.552ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.558   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.855ns logic, 2.558ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.558   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.855ns logic, 2.558ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.889 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.389   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.901ns logic, 2.389ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.889 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.389   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.901ns logic, 2.389ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.886 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.342   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.901ns logic, 2.342ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.886 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.342   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.901ns logic, 2.342ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (1.885 - 1.804)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        2.270   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.901ns logic, 2.270ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (1.885 - 1.804)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        2.270   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.901ns logic, 2.270ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.886 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        2.235   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.855ns logic, 2.235ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.886 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        2.235   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.855ns logic, 2.235ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.037   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.855ns logic, 2.037ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.037   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.855ns logic, 2.037ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.667ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (1.817 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.766   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.901ns logic, 1.766ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.667ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (1.817 - 1.828)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.766   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.901ns logic, 1.766ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.728ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.873   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.855ns logic, 1.873ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.728ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.873   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.855ns logic, 1.873ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.888 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.820   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.877ns logic, 1.820ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.888 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.820   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.877ns logic, 1.820ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.885 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.789   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.877ns logic, 1.789ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.885 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.789   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.877ns logic, 1.789ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (1.814 - 1.804)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    OLOGIC_X0Y101.D1     net (fanout=2)        1.507   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
    OLOGIC_X0Y101.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (0.901ns logic, 1.507ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1811 paths analyzed, 480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.110ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      5.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.198ns (4.208 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A5       net (fanout=4)        0.410   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux0005279
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X6Y83.SR       net (fanout=2)        0.459   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X6Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (1.279ns logic, 4.719ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  6.108ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Data Path Delay:      5.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.198ns (4.208 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A5       net (fanout=4)        0.410   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux0005279
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X6Y83.SR       net (fanout=2)        0.459   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X6Y83.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      5.996ns (1.277ns logic, 4.719ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  6.098ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Data Path Delay:      5.987ns (Levels of Logic = 3)
  Clock Path Skew:      0.199ns (4.209 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A5       net (fanout=4)        0.410   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux0005279
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X0Y82.SR       net (fanout=2)        0.448   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X0Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.279ns logic, 4.708ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.092ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Data Path Delay:      5.981ns (Levels of Logic = 3)
  Clock Path Skew:      0.199ns (4.209 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A5       net (fanout=4)        0.410   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux0005279
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X0Y82.SR       net (fanout=2)        0.448   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X0Y82.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      5.981ns (1.273ns logic, 4.708ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  6.035ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.299 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.014ns (1.262ns logic, 4.752ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.035ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.299 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.014ns (1.262ns logic, 4.752ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.035ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.299 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.014ns (1.262ns logic, 4.752ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.035ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.299 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.014ns (1.262ns logic, 4.752ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.014ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Data Path Delay:      5.900ns (Levels of Logic = 3)
  Clock Path Skew:      0.196ns (4.206 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.C6       net (fanout=4)        0.492   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X3Y81.SR       net (fanout=1)        0.279   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X3Y81.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (1.279ns logic, 4.621ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.014ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Data Path Delay:      5.900ns (Levels of Logic = 3)
  Clock Path Skew:      0.196ns (4.206 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.C6       net (fanout=4)        0.492   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X3Y81.SR       net (fanout=1)        0.279   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X3Y81.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (1.279ns logic, 4.621ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.014ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Data Path Delay:      5.900ns (Levels of Logic = 3)
  Clock Path Skew:      0.196ns (4.206 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.C6       net (fanout=4)        0.492   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X3Y81.SR       net (fanout=1)        0.279   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X3Y81.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (1.279ns logic, 4.621ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.012ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Data Path Delay:      5.898ns (Levels of Logic = 3)
  Clock Path Skew:      0.196ns (4.206 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X3Y84.C5       net (fanout=26)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X3Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X2Y82.C6       net (fanout=4)        0.492   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X2Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X3Y81.SR       net (fanout=1)        0.279   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X3Y81.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.277ns logic, 4.621ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  5.968ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.830   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.939ns (1.262ns logic, 4.677ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.968ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.830   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.939ns (1.262ns logic, 4.677ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.968ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.830   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.939ns (1.262ns logic, 4.677ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.968ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.830   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.939ns (1.262ns logic, 4.677ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.966ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19 (FF)
  Data Path Delay:      5.853ns (Levels of Logic = 3)
  Clock Path Skew:      0.197ns (4.207 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y90.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y90.A3       net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y96.D1       net (fanout=26)       1.223   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y96.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X5Y96.C6       net (fanout=1)        0.139   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X5Y96.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X5Y97.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X5Y97.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (1.277ns logic, 4.576ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay:                  5.895ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.757   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.866ns (1.262ns logic, 4.604ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.895ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.757   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.866ns (1.262ns logic, 4.604ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.895ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.757   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.866ns (1.262ns logic, 4.604ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.895ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.281ns (4.291 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.757   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.866ns (1.262ns logic, 4.604ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.880ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.301ns (4.311 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL0      net (fanout=32)       0.762   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.871ns (1.262ns logic, 4.609ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.880ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.301ns (4.311 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL3      net (fanout=32)       0.762   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.871ns (1.262ns logic, 4.609ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.880ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.301ns (4.311 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL1      net (fanout=32)       0.762   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.871ns (1.262ns logic, 4.609ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.880ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Data Path Delay:      5.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.301ns (4.311 - 4.010)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y90.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y90.A3          net (fanout=293)      2.936   rst0/rstoutl_1
    SLICE_X5Y90.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=26)       0.911   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.WEBL2      net (fanout=32)       0.762   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y16.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         5.871ns (1.262ns logic, 4.609ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.028ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.040ns (Levels of Logic = 2)
  Clock Path Skew:      -0.678ns (3.923 - 4.601)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y104.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X27Y85.A1      net (fanout=2)        2.322   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X27Y85.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X27Y85.B6      net (fanout=3)        0.147   lock
    SLICE_X27Y85.CLK     Tas                   0.027   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.571ns logic, 2.469ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  3.488ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.488ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.A2      net (fanout=68)       3.038   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.450ns logic, 3.038ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  3.488ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.488ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.A2      net (fanout=68)       3.038   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.450ns logic, 3.038ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  3.480ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.480ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.B2      net (fanout=68)       3.030   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (0.450ns logic, 3.030ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  3.480ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.480ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.B2      net (fanout=68)       3.030   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (0.450ns logic, 3.030ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  3.389ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.389ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y52.C1       net (fanout=68)       2.939   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.450ns logic, 2.939ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  3.389ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.389ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y52.C1       net (fanout=68)       2.939   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.450ns logic, 2.939ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  3.347ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y105.C2      net (fanout=68)       2.897   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.450ns logic, 2.897ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay:                  3.347ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.C2      net (fanout=68)       2.897   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.450ns logic, 2.897ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay:                  3.347ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y105.C2      net (fanout=68)       2.897   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.450ns logic, 2.897ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay:                  3.347ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y106.C2      net (fanout=68)       2.897   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.450ns logic, 2.897ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay:                  3.199ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.199ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y104.C2      net (fanout=68)       2.749   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.450ns logic, 2.749ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.199ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.199ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y104.C2      net (fanout=68)       2.749   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.450ns logic, 2.749ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.187ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      3.187ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y105.A2      net (fanout=68)       2.737   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.450ns logic, 2.737ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.187ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      3.187ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y105.A2      net (fanout=68)       2.737   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.450ns logic, 2.737ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.179ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      3.179ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y105.B2      net (fanout=68)       2.729   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (0.450ns logic, 2.729ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.179ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      3.179ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y105.B2      net (fanout=68)       2.729   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (0.450ns logic, 2.729ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.165ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y104.A2      net (fanout=68)       2.715   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.450ns logic, 2.715ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.165ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y104.A2      net (fanout=68)       2.715   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.450ns logic, 2.715ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.159ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1 (RAM)
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X8Y51.C4       net (fanout=68)       2.709   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.450ns logic, 2.709ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.159ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC (RAM)
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X8Y51.C4       net (fanout=68)       2.709   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.450ns logic, 2.709ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.157ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.157ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y104.B2      net (fanout=68)       2.707   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.450ns logic, 2.707ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.157ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.157ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y104.B2      net (fanout=68)       2.707   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.450ns logic, 2.707ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.151ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.151ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y53.C1       net (fanout=68)       2.701   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.450ns logic, 2.701ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.151ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.151ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y81.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y53.C1       net (fanout=68)       2.701   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.450ns logic, 2.701ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.282ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.282ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=80)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (0.794ns logic, 4.488ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.282ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.282ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=80)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (0.794ns logic, 4.488ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.281ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.281ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=80)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (0.794ns logic, 4.487ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.281ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.281ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=80)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (0.794ns logic, 4.487ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.279ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.279ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=80)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (0.794ns logic, 4.485ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.279ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.279ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=80)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (0.794ns logic, 4.485ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.278ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.278ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=80)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (0.794ns logic, 4.484ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.278ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.278ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=80)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (0.794ns logic, 4.484ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.275ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.275ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=80)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (0.794ns logic, 4.481ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.275ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.275ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=80)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (0.794ns logic, 4.481ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.273ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.273ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=80)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (0.794ns logic, 4.479ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.273ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.273ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=80)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (0.794ns logic, 4.479ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.271ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.271ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=80)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (0.794ns logic, 4.477ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.271ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.271ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=80)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (0.794ns logic, 4.477ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.267ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.267ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=80)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (0.794ns logic, 4.473ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.267ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.267ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=80)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (0.794ns logic, 4.473ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.264ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.264ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=80)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (0.794ns logic, 4.470ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.191ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.191ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=80)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.794ns logic, 4.397ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.077ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.077ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y46.CLK     net (fanout=80)       1.807   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (0.794ns logic, 4.283ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.073ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.073ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y47.CLK     net (fanout=80)       1.803   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (0.794ns logic, 4.279ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  5.073ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.073ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y47.CLK     net (fanout=80)       1.803   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (0.794ns logic, 4.279ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  5.073ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.073ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y47.CLK     net (fanout=80)       1.803   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (0.794ns logic, 4.279ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  5.073ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.073ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y47.CLK     net (fanout=80)       1.803   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (0.794ns logic, 4.279ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  5.073ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.073ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y47.CLK     net (fanout=80)       1.803   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (0.794ns logic, 4.279ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  5.072ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.072ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D4      net (fanout=3)        1.237   dvi.dvi0/r.clk_sel_1
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y52.CLK     net (fanout=80)       1.802   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.794ns logic, 4.278ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.830ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.830ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.BQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X47Y75.D3      net (fanout=2)        1.047   clk25
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.544ns logic, 2.286ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.752ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.752ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.D2      net (fanout=1)        2.419   dvi.dvictrl0/lclk40
    SLICE_X47Y75.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.239   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.094ns logic, 3.658ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.285ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.453ns (Levels of Logic = 2)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y90.A1      net (fanout=35)       2.642   dvi.dvi0/r.status_cst
    SLICE_X40Y90.CLK     Tas                   0.007   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.572ns logic, 3.881ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  9.277ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      4.445ns (Levels of Logic = 2)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y89.A1      net (fanout=35)       2.634   dvi.dvi0/r.status_cst
    SLICE_X40Y89.CLK     Tas                   0.007   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      4.445ns (0.572ns logic, 3.873ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  9.276ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.444ns (Levels of Logic = 2)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y90.B1      net (fanout=35)       2.637   dvi.dvi0/r.status_cst
    SLICE_X40Y90.CLK     Tas                   0.003   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.568ns logic, 3.876ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  9.268ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.436ns (Levels of Logic = 2)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y89.B1      net (fanout=35)       2.629   dvi.dvi0/r.status_cst
    SLICE_X40Y89.CLK     Tas                   0.003   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.568ns logic, 3.868ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  9.258ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      4.559ns (Levels of Logic = 4)
  Clock Path Skew:      -3.921ns (1.685 - 5.606)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.AQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X50Y65.A3      net (fanout=12)       1.170   dvi.dvi0/t.fifo_en
    SLICE_X50Y65.A       Tilo                  0.094   dvi.dvi0/r.int_reg_2_11
                                                       apb0/rin_prdata(3)998
    SLICE_X48Y65.A6      net (fanout=1)        0.298   apb0/rin_prdata(3)998
    SLICE_X48Y65.A       Tilo                  0.094   dvi.dvi0/r.int_reg_3_11
                                                       apb0/rin_prdata(3)1007
    SLICE_X38Y65.D1      net (fanout=1)        1.387   apb0/rin_prdata(3)1007
    SLICE_X38Y65.D       Tilo                  0.094   apb0/rin_prdata(3)1075
                                                       apb0/rin_prdata(3)1075
    SLICE_X29Y57.B5      net (fanout=1)        0.945   apb0/rin_prdata(3)1075
    SLICE_X29Y57.CLK     Tas                   0.027   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11041
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (0.759ns logic, 3.800ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay:                  9.243ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      4.418ns (Levels of Logic = 2)
  Clock Path Skew:      -4.047ns (1.514 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y88.D1      net (fanout=35)       2.604   dvi.dvi0/r.status_cst
    SLICE_X40Y88.CLK     Tas                   0.010   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000301
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (0.575ns logic, 3.843ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  9.198ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_17 (FF)
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -4.044ns (1.517 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y87.D1      net (fanout=35)       2.544   dvi.dvi0/r.status_cst
    SLICE_X43Y87.CLK     Tas                   0.028   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000201
                                                       dvi.dvi0/r.adress_17
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.593ns logic, 3.783ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.168ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Skew:      -4.031ns (1.530 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y84.D1      net (fanout=35)       2.527   dvi.dvi0/r.status_cst
    SLICE_X43Y84.CLK     Tas                   0.028   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (0.593ns logic, 3.766ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.166ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      4.357ns (Levels of Logic = 2)
  Clock Path Skew:      -4.031ns (1.530 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y84.C1      net (fanout=35)       2.524   dvi.dvi0/r.status_cst
    SLICE_X43Y84.CLK     Tas                   0.029   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.594ns logic, 3.763ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.126ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -4.050ns (1.511 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X43Y91.CE      net (fanout=10)       0.756   dvi.dvi0/r_adress_not0002
    SLICE_X43Y91.CLK     Tceck                 0.229   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.794ns logic, 3.504ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.126ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -4.050ns (1.511 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X43Y91.CE      net (fanout=10)       0.756   dvi.dvi0/r_adress_not0002
    SLICE_X43Y91.CLK     Tceck                 0.229   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.794ns logic, 3.504ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.071ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_0 (FF)
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      -4.009ns (1.552 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X42Y77.CE      net (fanout=10)       0.742   dvi.dvi0/r_adress_not0002
    SLICE_X42Y77.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_0
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.794ns logic, 3.490ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.071ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_1 (FF)
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      -4.009ns (1.552 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X42Y77.CE      net (fanout=10)       0.742   dvi.dvi0/r_adress_not0002
    SLICE_X42Y77.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_1
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.794ns logic, 3.490ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.071ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_2 (FF)
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      -4.009ns (1.552 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X42Y77.CE      net (fanout=10)       0.742   dvi.dvi0/r_adress_not0002
    SLICE_X42Y77.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_2
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.794ns logic, 3.490ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.071ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_3 (FF)
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      -4.009ns (1.552 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X42Y77.CE      net (fanout=10)       0.742   dvi.dvi0/r_adress_not0002
    SLICE_X42Y77.CLK     Tceck                 0.229   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_3
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.794ns logic, 3.490ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.060ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.342ns (Levels of Logic = 2)
  Clock Path Skew:      -3.940ns (1.621 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y71.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.C3         net (fanout=70)       1.506   dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.C          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X67Y73.D1         net (fanout=9)        1.190   dvi.dvi0/N49
    SLICE_X67Y73.D          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(7)
                                                          dvi.dvi0/v_ram_address_mux0002(7)1
    RAMB36_X2Y14.ADDRBL13   net (fanout=1)        0.640   dvi.dvi0/write_pointer_fifo(7)
    RAMB36_X2Y14.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.342ns (1.006ns logic, 3.336ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  9.027ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_10 (FF)
  Data Path Delay:      4.239ns (Levels of Logic = 2)
  Clock Path Skew:      -4.010ns (1.551 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y85.D1      net (fanout=35)       2.407   dvi.dvi0/r.status_cst
    SLICE_X42Y85.CLK     Tas                   0.028   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/Mmux_r.adress_mux000061
                                                       dvi.dvi0/r.adress_10
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (0.593ns logic, 3.646ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  8.994ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X40Y90.CE      net (fanout=10)       0.623   dvi.dvi0/r_adress_not0002
    SLICE_X40Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.791ns logic, 3.371ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.994ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X40Y90.CE      net (fanout=10)       0.623   dvi.dvi0/r_adress_not0002
    SLICE_X40Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.791ns logic, 3.371ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.994ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X40Y90.CE      net (fanout=10)       0.623   dvi.dvi0/r_adress_not0002
    SLICE_X40Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.791ns logic, 3.371ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.994ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      -4.054ns (1.507 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B1      net (fanout=70)       2.748   dvi.dvi0/sync_c.s3_1
    SLICE_X43Y86.B       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X40Y90.CE      net (fanout=10)       0.623   dvi.dvi0/r_adress_not0002
    SLICE_X40Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.791ns logic, 3.371ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.988ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.270ns (Levels of Logic = 2)
  Clock Path Skew:      -3.940ns (1.621 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y71.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.A5         net (fanout=70)       1.299   dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.A          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X68Y73.B2         net (fanout=9)        1.298   dvi.dvi0/N62
    SLICE_X68Y73.B          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(1)
                                                          dvi.dvi0/v_ram_address_mux0002(1)1
    RAMB36_X2Y14.ADDRBL7    net (fanout=1)        0.667   dvi.dvi0/write_pointer_fifo(1)
    RAMB36_X2Y14.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.270ns (1.006ns logic, 3.264ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay:                  8.930ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_16 (FF)
  Data Path Delay:      4.108ns (Levels of Logic = 2)
  Clock Path Skew:      -4.044ns (1.517 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y71.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D2      net (fanout=70)       1.239   dvi.dvi0/sync_c.s3_1
    SLICE_X69Y77.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y87.C2      net (fanout=35)       2.275   dvi.dvi0/r.status_cst
    SLICE_X43Y87.CLK     Tas                   0.029   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000181
                                                       dvi.dvi0/r.adress_16
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (0.594ns logic, 3.514ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  8.910ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.192ns (Levels of Logic = 2)
  Clock Path Skew:      -3.940ns (1.621 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y71.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.A5         net (fanout=70)       1.299   dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.A          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X68Y73.A1         net (fanout=9)        1.413   dvi.dvi0/N62
    SLICE_X68Y73.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(1)
                                                          dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y14.ADDRBL10   net (fanout=1)        0.474   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y14.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.192ns (1.006ns logic, 3.186ns route)
                                                          (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay:                  8.898ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.180ns (Levels of Logic = 2)
  Clock Path Skew:      -3.940ns (1.621 - 5.561)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y71.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.C3         net (fanout=70)       1.506   dvi.dvi0/sync_c.s3_1
    SLICE_X72Y76.C          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X69Y73.D1         net (fanout=9)        1.184   dvi.dvi0/N49
    SLICE_X69Y73.D          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                          dvi.dvi0/v_ram_address_mux0002(0)1
    RAMB36_X2Y14.ADDRBL6    net (fanout=1)        0.484   dvi.dvi0/write_pointer_fifo(0)
    RAMB36_X2Y14.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.180ns (1.006ns logic, 3.174ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.674ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.502ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.502ns (1.565ns logic, 4.937ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay:                  6.666ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.494ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.494ns (1.562ns logic, 4.932ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay:                  6.596ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.338ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.338ns (1.565ns logic, 4.773ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  6.588ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.330ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.330ns (1.562ns logic, 4.768ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  6.550ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.378ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X68Y71.D1         net (fanout=8)        1.052   dvi.dvi0/N77
    SLICE_X68Y71.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y13.ADDRAL12   net (fanout=1)        0.524   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.378ns (1.565ns logic, 4.813ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.545ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.373ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y69.D1         net (fanout=48)       1.374   dvi.dvi0/N47
    SLICE_X70Y69.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y13.ADDRAL9    net (fanout=1)        0.643   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.373ns (1.565ns logic, 4.808ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay:                  6.542ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.370ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X68Y71.D1         net (fanout=8)        1.052   dvi.dvi0/N77
    SLICE_X68Y71.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y13.ADDRAL12   net (fanout=1)        0.524   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.370ns (1.562ns logic, 4.808ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.537ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.365ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y69.D1         net (fanout=48)       1.374   dvi.dvi0/N47
    SLICE_X70Y69.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y13.ADDRAL9    net (fanout=1)        0.643   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.365ns (1.562ns logic, 4.803ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.505ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.333ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y70.A2         net (fanout=48)       1.283   dvi.dvi0/N47
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.333ns (1.565ns logic, 4.768ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  6.497ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.325ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y70.A2         net (fanout=48)       1.283   dvi.dvi0/N47
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.325ns (1.562ns logic, 4.763ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  6.480ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.222ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X73Y73.B2         net (fanout=2)        0.742   dvi.dvi0/t.read_pointer_out_2
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.222ns (1.565ns logic, 4.657ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  6.472ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.214ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X68Y71.D1         net (fanout=8)        1.052   dvi.dvi0/N77
    SLICE_X68Y71.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y13.ADDRAL12   net (fanout=1)        0.524   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.214ns (1.565ns logic, 4.649ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  6.472ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.214ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X73Y73.B2         net (fanout=2)        0.742   dvi.dvi0/t.read_pointer_out_2
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.214ns (1.562ns logic, 4.652ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay:                  6.467ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.209ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y69.D1         net (fanout=48)       1.374   dvi.dvi0/N47
    SLICE_X70Y69.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y13.ADDRAL9    net (fanout=1)        0.643   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.209ns (1.565ns logic, 4.644ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  6.464ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.206ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X68Y71.D1         net (fanout=8)        1.052   dvi.dvi0/N77
    SLICE_X68Y71.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y13.ADDRAL12   net (fanout=1)        0.524   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.206ns (1.562ns logic, 4.644ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  6.459ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.201ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y69.D1         net (fanout=48)       1.374   dvi.dvi0/N47
    SLICE_X70Y69.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y13.ADDRAL9    net (fanout=1)        0.643   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.201ns (1.562ns logic, 4.639ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  6.456ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.284ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.B1         net (fanout=8)        1.004   dvi.dvi0/N77
    SLICE_X71Y70.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y13.ADDRAL8    net (fanout=1)        0.478   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.284ns (1.565ns logic, 4.719ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay:                  6.448ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.276ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.B1         net (fanout=8)        1.004   dvi.dvi0/N77
    SLICE_X71Y70.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y13.ADDRAL8    net (fanout=1)        0.478   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.276ns (1.562ns logic, 4.714ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay:                  6.438ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.266ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y69.C1         net (fanout=48)       1.362   dvi.dvi0/N47
    SLICE_X70Y69.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y13.ADDRAL13   net (fanout=1)        0.548   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.266ns (1.565ns logic, 4.701ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay:                  6.430ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.258ns (Levels of Logic = 5)
  Clock Path Skew:      0.135ns (0.609 - 0.474)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y70.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B6         net (fanout=20)       1.022   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y69.C1         net (fanout=48)       1.362   dvi.dvi0/N47
    SLICE_X70Y69.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y13.ADDRAL13   net (fanout=1)        0.548   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.258ns (1.562ns logic, 4.696ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay:                  6.427ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.169ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y70.A2         net (fanout=48)       1.283   dvi.dvi0/N47
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.169ns (1.565ns logic, 4.604ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay:                  6.419ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.161ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A2         net (fanout=15)       0.930   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y67.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y70.A2         net (fanout=48)       1.283   dvi.dvi0/N47
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.161ns (1.562ns logic, 4.599ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay:                  6.411ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_8 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      0.073ns (0.609 - 0.536)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_8 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_8
                                                          dvi.dvi0/t.read_pointer_out_8
    SLICE_X77Y72.A2         net (fanout=2)        1.328   dvi.dvi0/t.read_pointer_out_8
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.177ns (1.471ns logic, 4.706ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.403ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_8 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.169ns (Levels of Logic = 4)
  Clock Path Skew:      0.073ns (0.609 - 0.536)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_8 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_8
                                                          dvi.dvi0/t.read_pointer_out_8
    SLICE_X77Y72.A2         net (fanout=2)        1.328   dvi.dvi0/t.read_pointer_out_8
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.D6         net (fanout=3)        0.297   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.A1         net (fanout=8)        1.006   dvi.dvi0/N77
    SLICE_X71Y70.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y13.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.169ns (1.468ns logic, 4.701ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.378ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.120ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (0.609 - 0.560)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y73.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B1         net (fanout=2)        0.858   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y72.A5         net (fanout=1)        0.537   N1044
    SLICE_X77Y72.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X77Y71.C6         net (fanout=3)        0.302   dvi.dvi0/v1_lock_and0000
    SLICE_X77Y71.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B2         net (fanout=15)       1.376   dvi.dvi0/v1_lock_mux0002
    SLICE_X70Y69.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X71Y70.B1         net (fanout=8)        1.004   dvi.dvi0/N77
    SLICE_X71Y70.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y13.ADDRAL8    net (fanout=1)        0.478   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y13.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.120ns (1.565ns logic, 4.555ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.974ns|            0|            0|            0|  26954518148|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     19.948ns|          N/A|            0|            0|  26954518145|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.856ns|      4.977ns|            0|            0|         7320|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.977ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.948|         |    2.423|         |
clk_200_n      |    4.028|         |         |         |
clk_200_p      |    4.028|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.110|         |         |         |
clk_200_n      |    4.856|    3.733|    2.335|         |
clk_200_p      |    4.856|    3.733|    2.335|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.110|         |         |         |
clk_200_n      |    4.856|    3.733|    2.335|         |
clk_200_p      |    4.856|    3.733|    2.335|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26954585166 paths, 0 nets, and 39112 connections

Design statistics:
   Minimum period:  19.948ns{1}   (Maximum frequency:  50.130MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 23:47:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 747 MB



