\documentclass{beamer}

\usetheme{Warsaw}
\title{Getting started with SystemVerilog Assertions}
\author{Tudor Timi}
\institute{VerificationGentleman.com}
\date{April 15, 2020}
\begin{document}


\begin{frame}[fragile]{Non-overlapping implication revisited}
Non-overlapping implication can be built from overlapping implication and delay:

\pause
\begin{semiverbatim}
antecedent ##1 1 |-> consequent
\end{semiverbatim}

\pause
\begin{semiverbatim}
antecedent |-> 1 ##1 consequent
\end{semiverbatim}

\pause
\begin{semiverbatim}
antecedent |-> ##1 consequent
\end{semiverbatim}
\end{frame}


\begin{frame}[fragile]{Multi-cycle delay revisited}
Multi-cycle delay can be built from single cycle delay:

\pause
\begin{semiverbatim}
// a ##3 b
a ##1 1 ##1 1 ##1 b
\end{semiverbatim}
\end{frame}


\begin{frame}[fragile]{Consecutive repetition revisited}
Consecutive repetition can be built from single cycle delay:

\pause
\begin{semiverbatim}
// a [*3]
a ##1 a ##1 a
\end{semiverbatim}
\end{frame}


\begin{frame}{Throughout}
\begin{itemize}
 \item TODO Add code for throughout using consecutive repetition
\end{itemize}
\end{frame}


\end{document}