Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 30 22:06:28 2022
| Host         : LAPTOP-GRCVOBS5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS_CPU_TOP_timing_summary_routed.rpt -pb MIPS_CPU_TOP_timing_summary_routed.pb -rpx MIPS_CPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS_CPU_TOP
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   8           
TIMING-18  Warning   Missing input or output delay  82          
TIMING-20  Warning   Non-clocked latch              41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (542)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (18)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (542)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[15] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Interupt[9] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: areset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: emptyena (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IDc/state_MEM_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IDc/state_MEM_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IDc/state_MEM_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IDc/state_MEM_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IDc/state_MEM_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: IDc/state_MEM_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IDc/state_reg[0]_C/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: IDc/state_reg[0]_LDC/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IDc/state_reg[0]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IDc/state_reg[1]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IDc/state_reg[1]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IDc/state_reg[1]_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: IDc/state_reg[2]_C/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: IDc/state_reg[2]_LDC/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: IDc/state_reg[2]_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: IDc/state_reg[3]_C/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: IDc/state_reg[3]_LDC/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: IDc/state_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: If/PC_inter_next_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cp0/Reg_CP0_reg[12][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cp0/Reg_CP0_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: exemem/IntegerOverflow_inter_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: idexe/fun_inter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: idexe/fun_inter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: idexe/fun_inter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: idexe/opcode_inter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: idexe/opcode_inter_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.793        0.000                      0                17597        0.072        0.000                      0                17597       11.000        0.000                       0                  8905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
MainClk  {0.000 11.500}     23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MainClk             3.793        0.000                      0                17589        0.072        0.000                      0                17589       11.000        0.000                       0                  8905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MainClk            MainClk                 14.523        0.000                      0                    8        0.470        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MainClk
  To Clock:  MainClk

Setup :            0  Failing Endpoints,  Worst Slack        3.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[18][17]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.890ns (12.447%)  route 6.261ns (87.553%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 15.747 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.279     9.266    memwb/Register_Pile_reg[17][0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.390 r  memwb/Register_Pile[18][31]_i_1/O
                         net (fo=32, routed)          2.352    11.742    RF/Register_Pile_reg[18][0]_0
    SLICE_X53Y37         FDRE                                         r  RF/Register_Pile_reg[18][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.451    15.747    RF/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  RF/Register_Pile_reg[18][17]/C  (IS_INVERTED)
                         clock pessimism              0.249    15.996    
                         clock uncertainty           -0.035    15.961    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.426    15.535    RF/Register_Pile_reg[18][17]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[18][20]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.890ns (12.447%)  route 6.261ns (87.553%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 15.747 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.279     9.266    memwb/Register_Pile_reg[17][0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.390 r  memwb/Register_Pile[18][31]_i_1/O
                         net (fo=32, routed)          2.352    11.742    RF/Register_Pile_reg[18][0]_0
    SLICE_X53Y37         FDRE                                         r  RF/Register_Pile_reg[18][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.451    15.747    RF/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  RF/Register_Pile_reg[18][20]/C  (IS_INVERTED)
                         clock pessimism              0.249    15.996    
                         clock uncertainty           -0.035    15.961    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.426    15.535    RF/Register_Pile_reg[18][20]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[16][29]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.890ns (12.769%)  route 6.080ns (87.231%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 15.742 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.365     9.352    memwb/Register_Pile_reg[17][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.476 r  memwb/Register_Pile[16][31]_i_1/O
                         net (fo=32, routed)          2.085    11.561    RF/Register_Pile_reg[16][0]_0
    SLICE_X32Y39         FDRE                                         r  RF/Register_Pile_reg[16][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.446    15.742    RF/clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  RF/Register_Pile_reg[16][29]/C  (IS_INVERTED)
                         clock pessimism              0.321    16.063    
                         clock uncertainty           -0.035    16.028    
    SLICE_X32Y39         FDRE (Setup_fdre_C_R)       -0.426    15.602    RF/Register_Pile_reg[16][29]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[16][30]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.890ns (12.769%)  route 6.080ns (87.231%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 15.742 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.365     9.352    memwb/Register_Pile_reg[17][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.476 r  memwb/Register_Pile[16][31]_i_1/O
                         net (fo=32, routed)          2.085    11.561    RF/Register_Pile_reg[16][0]_0
    SLICE_X32Y39         FDRE                                         r  RF/Register_Pile_reg[16][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.446    15.742    RF/clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  RF/Register_Pile_reg[16][30]/C  (IS_INVERTED)
                         clock pessimism              0.321    16.063    
                         clock uncertainty           -0.035    16.028    
    SLICE_X32Y39         FDRE (Setup_fdre_C_R)       -0.426    15.602    RF/Register_Pile_reg[16][30]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[16][21]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.890ns (13.144%)  route 5.881ns (86.856%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 15.742 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.365     9.352    memwb/Register_Pile_reg[17][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.476 r  memwb/Register_Pile[16][31]_i_1/O
                         net (fo=32, routed)          1.886    11.362    RF/Register_Pile_reg[16][0]_0
    SLICE_X40Y37         FDRE                                         r  RF/Register_Pile_reg[16][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.446    15.742    RF/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  RF/Register_Pile_reg[16][21]/C  (IS_INVERTED)
                         clock pessimism              0.249    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.426    15.530    RF/Register_Pile_reg[16][21]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[16][24]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.890ns (13.144%)  route 5.881ns (86.856%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 15.742 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.365     9.352    memwb/Register_Pile_reg[17][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.476 r  memwb/Register_Pile[16][31]_i_1/O
                         net (fo=32, routed)          1.886    11.362    RF/Register_Pile_reg[16][0]_0
    SLICE_X40Y37         FDRE                                         r  RF/Register_Pile_reg[16][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.446    15.742    RF/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  RF/Register_Pile_reg[16][24]/C  (IS_INVERTED)
                         clock pessimism              0.249    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.426    15.530    RF/Register_Pile_reg[16][24]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[18][12]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.890ns (13.341%)  route 5.781ns (86.659%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.739 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.279     9.266    memwb/Register_Pile_reg[17][0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.390 r  memwb/Register_Pile[18][31]_i_1/O
                         net (fo=32, routed)          1.873    11.263    RF/Register_Pile_reg[18][0]_0
    SLICE_X52Y28         FDRE                                         r  RF/Register_Pile_reg[18][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.443    15.739    RF/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  RF/Register_Pile_reg[18][12]/C  (IS_INVERTED)
                         clock pessimism              0.249    15.988    
                         clock uncertainty           -0.035    15.953    
    SLICE_X52Y28         FDRE (Setup_fdre_C_R)       -0.519    15.434    RF/Register_Pile_reg[18][12]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[18][19]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.890ns (13.210%)  route 5.847ns (86.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.739 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.279     9.266    memwb/Register_Pile_reg[17][0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.390 r  memwb/Register_Pile[18][31]_i_1/O
                         net (fo=32, routed)          1.938    11.328    RF/Register_Pile_reg[18][0]_0
    SLICE_X34Y37         FDRE                                         r  RF/Register_Pile_reg[18][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.443    15.739    RF/clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  RF/Register_Pile_reg[18][19]/C  (IS_INVERTED)
                         clock pessimism              0.321    16.060    
                         clock uncertainty           -0.035    16.025    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.519    15.506    RF/Register_Pile_reg[18][19]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[16][19]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 0.890ns (13.091%)  route 5.908ns (86.909%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 15.740 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.365     9.352    memwb/Register_Pile_reg[17][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.476 r  memwb/Register_Pile[16][31]_i_1/O
                         net (fo=32, routed)          1.914    11.390    RF/Register_Pile_reg[16][0]_0
    SLICE_X35Y38         FDRE                                         r  RF/Register_Pile_reg[16][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.444    15.740    RF/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  RF/Register_Pile_reg[16][19]/C  (IS_INVERTED)
                         clock pessimism              0.321    16.061    
                         clock uncertainty           -0.035    16.026    
    SLICE_X35Y38         FDRE (Setup_fdre_C_R)       -0.426    15.600    RF/Register_Pile_reg[16][19]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 IDc/state_WB_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            RF/Register_Pile_reg[16][22]/R
                            (falling edge-triggered cell FDRE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (MainClk fall@11.500ns - MainClk rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 0.890ns (13.091%)  route 5.908ns (86.909%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 15.740 - 11.500 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.553     4.591    IDc/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  IDc/state_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE (Prop_fdpe_C_Q)         0.518     5.109 r  IDc/state_WB_reg[2]/Q
                         net (fo=10, routed)          1.279     6.388    IDc/state_WB_reg_n_0_[2]
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.512 r  IDc/Register_Pile[1][31]_i_4/O
                         net (fo=8, routed)           1.350     7.863    IDc/state_WB_reg[1]_0
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.987 f  IDc/Register_Pile[1][31]_i_3/O
                         net (fo=7, routed)           1.365     9.352    memwb/Register_Pile_reg[17][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.476 r  memwb/Register_Pile[16][31]_i_1/O
                         net (fo=32, routed)          1.914    11.390    RF/Register_Pile_reg[16][0]_0
    SLICE_X35Y38         FDRE                                         r  RF/Register_Pile_reg[16][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock MainClk fall edge)   11.500    11.500 f  
    J20                                               0.000    11.500 f  clk (IN)
                         net (fo=0)                   0.000    11.500    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    12.337 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.205    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.296 f  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.444    15.740    RF/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  RF/Register_Pile_reg[16][22]/C  (IS_INVERTED)
                         clock pessimism              0.321    16.061    
                         clock uncertainty           -0.035    16.026    
    SLICE_X35Y38         FDRE (Setup_fdre_C_R)       -0.426    15.600    RF/Register_Pile_reg[16][22]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  4.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 exemem/rf_write_addr_inter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/rf_write_addr_inter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.377%)  route 0.198ns (46.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.552     1.411    exemem/clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  exemem/rf_write_addr_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.128     1.539 r  exemem/rf_write_addr_inter_reg[0]/Q
                         net (fo=1, routed)           0.198     1.737    exemem/MEM_rf_write_addr[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.099     1.836 r  exemem/rf_write_addr_inter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    memwb/rf_write_addr_inter_reg[0]_3
    SLICE_X36Y26         FDCE                                         r  memwb/rf_write_addr_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.819     1.924    memwb/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  memwb/rf_write_addr_inter_reg[0]/C
                         clock pessimism             -0.252     1.673    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.091     1.764    memwb/rf_write_addr_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 exemem/ALU_Result_inter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/ALU_Result_inter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.334%)  route 0.252ns (54.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.561     1.420    exemem/clk_IBUF_BUFG
    SLICE_X38Y36         FDCE                                         r  exemem/ALU_Result_inter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164     1.584 r  exemem/ALU_Result_inter_reg[22]/Q
                         net (fo=3, routed)           0.252     1.836    exemem/MEM_ALU_Result[22]
    SLICE_X34Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  exemem/ALU_Result_inter[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    memwb/ALU_Result_inter_reg[22]_1
    SLICE_X34Y34         FDCE                                         r  memwb/ALU_Result_inter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.827     1.932    memwb/clk_IBUF_BUFG
    SLICE_X34Y34         FDCE                                         r  memwb/ALU_Result_inter_reg[22]/C
                         clock pessimism             -0.252     1.681    
    SLICE_X34Y34         FDCE (Hold_fdce_C_D)         0.121     1.802    memwb/ALU_Result_inter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 IDc/rd_id_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/rd_exe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.626%)  route 0.250ns (57.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.553     1.412    IDc/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  IDc/rd_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141     1.553 r  IDc/rd_id_reg[0]/Q
                         net (fo=1, routed)           0.250     1.803    IDc/rd_id[0]
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.848 r  IDc/rd_exe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    IDc/rd_exe[0]_i_1_n_0
    SLICE_X33Y22         FDCE                                         r  IDc/rd_exe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.821     1.926    IDc/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  IDc/rd_exe_reg[0]/C
                         clock pessimism             -0.252     1.675    
    SLICE_X33Y22         FDCE (Hold_fdce_C_D)         0.091     1.766    IDc/rd_exe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 exemem/ALU_Result_inter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/ALU_Result_inter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.190ns (39.695%)  route 0.289ns (60.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.561     1.420    exemem/clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  exemem/ALU_Result_inter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     1.561 r  exemem/ALU_Result_inter_reg[23]/Q
                         net (fo=3, routed)           0.289     1.850    exemem/MEM_ALU_Result[23]
    SLICE_X34Y34         LUT2 (Prop_lut2_I0_O)        0.049     1.899 r  exemem/ALU_Result_inter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.899    memwb/ALU_Result_inter_reg[23]_1
    SLICE_X34Y34         FDCE                                         r  memwb/ALU_Result_inter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.827     1.932    memwb/clk_IBUF_BUFG
    SLICE_X34Y34         FDCE                                         r  memwb/ALU_Result_inter_reg[23]/C
                         clock pessimism             -0.252     1.681    
    SLICE_X34Y34         FDCE (Hold_fdce_C_D)         0.131     1.812    memwb/ALU_Result_inter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 exemem/immediate_inter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/immediate_inter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.230ns (47.703%)  route 0.252ns (52.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    exemem/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  exemem/immediate_inter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.128     1.542 r  exemem/immediate_inter_reg[6]/Q
                         net (fo=189, routed)         0.252     1.794    exemem/immediate_inter_reg[11]_0[3]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.102     1.896 r  exemem/immediate_inter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    memwb/immediate_inter_reg[6]_0
    SLICE_X34Y28         FDCE                                         r  memwb/immediate_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.821     1.926    memwb/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  memwb/immediate_inter_reg[6]/C
                         clock pessimism             -0.252     1.675    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.131     1.806    memwb/immediate_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 exemem/ALU_Result_inter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/ALU_Result_inter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.331%)  route 0.287ns (60.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.560     1.419    exemem/clk_IBUF_BUFG
    SLICE_X35Y35         FDCE                                         r  exemem/ALU_Result_inter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  exemem/ALU_Result_inter_reg[28]/Q
                         net (fo=3, routed)           0.287     1.847    exemem/MEM_ALU_Result[28]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  exemem/ALU_Result_inter[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    memwb/ALU_Result_inter_reg[28]_0
    SLICE_X36Y35         FDCE                                         r  memwb/ALU_Result_inter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.829     1.934    memwb/clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  memwb/ALU_Result_inter_reg[28]/C
                         clock pessimism             -0.252     1.683    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.091     1.774    memwb/ALU_Result_inter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 exemem/rf_write_addr_inter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/rf_write_addr_inter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.208ns (42.155%)  route 0.285ns (57.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.551     1.410    exemem/clk_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  exemem/rf_write_addr_inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     1.574 r  exemem/rf_write_addr_inter_reg[4]/Q
                         net (fo=1, routed)           0.285     1.859    exemem/MEM_rf_write_addr[4]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.044     1.903 r  exemem/rf_write_addr_inter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.903    memwb/rf_write_addr_inter_reg[4]_6
    SLICE_X36Y24         FDCE                                         r  memwb/rf_write_addr_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.818     1.923    memwb/clk_IBUF_BUFG
    SLICE_X36Y24         FDCE                                         r  memwb/rf_write_addr_inter_reg[4]/C
                         clock pessimism             -0.252     1.672    
    SLICE_X36Y24         FDCE (Hold_fdce_C_D)         0.107     1.779    memwb/rf_write_addr_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ifid/Instruction_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            idexe/rf_write_addr_inter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.227ns (47.723%)  route 0.249ns (52.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.553     1.412    ifid/clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  ifid/Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     1.540 r  ifid/Instruction_reg[16]/Q
                         net (fo=34, routed)          0.249     1.789    IDc/Imm_inter_reg[24][8]
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.099     1.888 r  IDc/rf_write_addr_inter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.888    idexe/rf_write_addr_inter_reg[0]_1
    SLICE_X35Y25         FDCE                                         r  idexe/rf_write_addr_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.817     1.922    idexe/clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  idexe/rf_write_addr_inter_reg[0]/C
                         clock pessimism             -0.252     1.671    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.091     1.762    idexe/rf_write_addr_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 idexe/mdata_sel_inter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            exemem/mdata_sel_inter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.552     1.411    idexe/clk_IBUF_BUFG
    SLICE_X32Y24         FDCE                                         r  idexe/mdata_sel_inter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  idexe/mdata_sel_inter_reg[0]/Q
                         net (fo=1, routed)           0.293     1.845    idexe/EXE_mdata_sel[0]
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.890 r  idexe/mdata_sel_inter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    exemem/mdata_sel_inter_reg[0]_0
    SLICE_X37Y26         FDCE                                         r  exemem/mdata_sel_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.819     1.924    exemem/clk_IBUF_BUFG
    SLICE_X37Y26         FDCE                                         r  exemem/mdata_sel_inter_reg[0]/C
                         clock pessimism             -0.252     1.673    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.091     1.764    exemem/mdata_sel_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 exemem/rf_write_addr_inter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            memwb/rf_write_addr_inter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             MainClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.185ns (36.885%)  route 0.317ns (63.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.551     1.410    exemem/clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  exemem/rf_write_addr_inter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141     1.551 r  exemem/rf_write_addr_inter_reg[1]/Q
                         net (fo=1, routed)           0.317     1.867    exemem/MEM_rf_write_addr[1]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.044     1.911 r  exemem/rf_write_addr_inter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.911    memwb/rf_write_addr_inter_reg[1]_5
    SLICE_X36Y26         FDCE                                         r  memwb/rf_write_addr_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.819     1.924    memwb/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  memwb/rf_write_addr_inter_reg[1]/C
                         clock pessimism             -0.252     1.673    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.107     1.780    memwb/rf_write_addr_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MainClk
Waveform(ns):       { 0.000 11.500 }
Period(ns):         23.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X33Y22    IDc/rd_exe_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X33Y22    IDc/rd_exe_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X33Y22    IDc/rd_exe_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X37Y23    IDc/rd_id_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X33Y23    IDc/rd_id_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X35Y22    IDc/rd_id_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X31Y21    IDc/rd_mem_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X31Y21    IDc/rd_mem_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X33Y22    IDc/rd_mem_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X37Y23    IDc/rd_id_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X37Y23    IDc/rd_id_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y23    IDc/rd_id_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y23    IDc/rd_id_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y22    IDc/rd_exe_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X37Y23    IDc/rd_id_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X37Y23    IDc/rd_id_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y23    IDc/rd_id_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.500      11.000     SLICE_X33Y23    IDc/rd_id_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MainClk
  To Clock:  MainClk

Setup :            0  Failing Endpoints,  Worst Slack       14.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.523ns  (required time - arrival time)
  Source:                 If/PC_inter_next_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[1]_P/PRE
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.365ns (17.556%)  route 6.410ns (82.444%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 27.232 - 23.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.548     4.586    If/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  If/PC_inter_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.104 r  If/PC_inter_next_reg[5]/Q
                         net (fo=3, routed)           1.300     6.405    If/PC_inter_next[5]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.559 r  If/PC_out_OBUF[5]_inst_i_1/O
                         net (fo=14, routed)          1.696     8.254    If/PC_out_OBUF[5]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.327     8.581 r  If/state_ID[0]_i_2/O
                         net (fo=7, routed)           1.120     9.702    If/Instruction[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  If/state_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           1.166    10.992    IDc/state_reg[3]_C_2
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.116 f  IDc/state[1]_C_i_1/O
                         net (fo=4, routed)           0.435    11.551    IDc/state[1]_C_i_1_n_0
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.118    11.669 f  IDc/state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.692    12.361    IDc/state_reg[1]_LDC_i_1_n_0
    SLICE_X40Y22         FDPE                                         f  IDc/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.436    27.232    IDc/clk_IBUF_BUFG
    SLICE_X40Y22         FDPE                                         r  IDc/state_reg[1]_P/C
                         clock pessimism              0.249    27.481    
                         clock uncertainty           -0.035    27.446    
    SLICE_X40Y22         FDPE (Recov_fdpe_C_PRE)     -0.561    26.885    IDc/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         26.885    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                 14.523    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 If/PC_inter_next_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[1]_C/CLR
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.371ns (17.964%)  route 6.261ns (82.036%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 27.231 - 23.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.548     4.586    If/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  If/PC_inter_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.104 r  If/PC_inter_next_reg[5]/Q
                         net (fo=3, routed)           1.300     6.405    If/PC_inter_next[5]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.559 r  If/PC_out_OBUF[5]_inst_i_1/O
                         net (fo=14, routed)          1.696     8.254    If/PC_out_OBUF[5]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.327     8.581 f  If/state_ID[0]_i_2/O
                         net (fo=7, routed)           1.120     9.702    If/Instruction[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.826 f  If/state_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           1.166    10.992    IDc/state_reg[3]_C_2
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.116 r  IDc/state[1]_C_i_1/O
                         net (fo=4, routed)           0.435    11.551    IDc/state[1]_C_i_1_n_0
    SLICE_X40Y23         LUT3 (Prop_lut3_I1_O)        0.124    11.675 f  IDc/state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.543    12.218    IDc/state_reg[1]_LDC_i_2_n_0
    SLICE_X40Y23         FDCE                                         f  IDc/state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.435    27.231    IDc/clk_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  IDc/state_reg[1]_C/C
                         clock pessimism              0.249    27.480    
                         clock uncertainty           -0.035    27.445    
    SLICE_X40Y23         FDCE (Recov_fdce_C_CLR)     -0.405    27.040    IDc/state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         27.040    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                 14.822    

Slack (MET) :             14.846ns  (required time - arrival time)
  Source:                 If/PC_inter_next_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[0]_P/PRE
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 1.365ns (18.312%)  route 6.089ns (81.688%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 27.234 - 23.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.548     4.586    If/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  If/PC_inter_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.104 r  If/PC_inter_next_reg[5]/Q
                         net (fo=3, routed)           1.300     6.405    If/PC_inter_next[5]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.559 r  If/PC_out_OBUF[5]_inst_i_1/O
                         net (fo=14, routed)          1.696     8.254    If/PC_out_OBUF[5]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.327     8.581 f  If/state_ID[0]_i_2/O
                         net (fo=7, routed)           1.120     9.702    If/Instruction[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.826 f  If/state_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.787    10.613    IDc/state_reg[3]_C_2
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.737 f  IDc/state[0]_C_i_1/O
                         net (fo=4, routed)           0.586    11.322    IDc/state[0]_C_i_1_n_0
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.118    11.440 f  IDc/state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    12.040    IDc/state_reg[0]_LDC_i_1_n_0
    SLICE_X40Y21         FDPE                                         f  IDc/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.438    27.234    IDc/clk_IBUF_BUFG
    SLICE_X40Y21         FDPE                                         r  IDc/state_reg[0]_P/C
                         clock pessimism              0.249    27.483    
                         clock uncertainty           -0.035    27.448    
    SLICE_X40Y21         FDPE (Recov_fdpe_C_PRE)     -0.561    26.887    IDc/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         26.887    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                 14.846    

Slack (MET) :             14.943ns  (required time - arrival time)
  Source:                 If/PC_inter_next_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[0]_C/CLR
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.371ns (18.245%)  route 6.143ns (81.755%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 27.235 - 23.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.548     4.586    If/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  If/PC_inter_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.104 r  If/PC_inter_next_reg[5]/Q
                         net (fo=3, routed)           1.300     6.405    If/PC_inter_next[5]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.559 r  If/PC_out_OBUF[5]_inst_i_1/O
                         net (fo=14, routed)          1.696     8.254    If/PC_out_OBUF[5]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.327     8.581 r  If/state_ID[0]_i_2/O
                         net (fo=7, routed)           1.120     9.702    If/Instruction[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  If/state_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.787    10.613    IDc/state_reg[3]_C_2
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.737 r  IDc/state[0]_C_i_1/O
                         net (fo=4, routed)           0.586    11.322    IDc/state[0]_C_i_1_n_0
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.446 f  IDc/state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.654    12.100    IDc/state_reg[0]_LDC_i_2_n_0
    SLICE_X40Y20         FDCE                                         f  IDc/state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.439    27.235    IDc/clk_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  IDc/state_reg[0]_C/C
                         clock pessimism              0.249    27.484    
                         clock uncertainty           -0.035    27.449    
    SLICE_X40Y20         FDCE (Recov_fdce_C_CLR)     -0.405    27.044    IDc/state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         27.044    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                 14.943    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 If/PC_inter_next_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[3]_C/CLR
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.247ns (17.878%)  route 5.728ns (82.122%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 27.232 - 23.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.548     4.586    If/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  If/PC_inter_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.518     5.104 r  If/PC_inter_next_reg[5]/Q
                         net (fo=3, routed)           1.300     6.405    If/PC_inter_next[5]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.154     6.559 r  If/PC_out_OBUF[5]_inst_i_1/O
                         net (fo=14, routed)          1.696     8.254    If/PC_out_OBUF[5]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.327     8.581 f  If/state_ID[0]_i_2/O
                         net (fo=7, routed)           1.120     9.702    If/Instruction[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.826 f  If/state_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.949    10.775    IDc/state_reg[3]_C_2
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.899 f  IDc/state_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.662    11.561    IDc/state_reg[3]_LDC_i_2_n_0
    SLICE_X43Y22         FDCE                                         f  IDc/state_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.436    27.232    IDc/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  IDc/state_reg[3]_C/C
                         clock pessimism              0.249    27.481    
                         clock uncertainty           -0.035    27.446    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    27.041    IDc/state_reg[3]_C
  -------------------------------------------------------------------
                         required time                         27.041    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             19.571ns  (required time - arrival time)
  Source:                 IDc/state_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[3]_P/PRE
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.261%)  route 2.266ns (74.739%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 27.232 - 23.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.551     4.589    IDc/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  IDc/state_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.107 r  IDc/state_reg[3]_P/Q
                         net (fo=4, routed)           0.986     6.094    IDc/state_reg[3]_P_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.218 r  IDc/state_reg[3]_LDC_i_5/O
                         net (fo=3, routed)           0.473     6.690    IDc/state_reg[3]_LDC_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.814 f  IDc/state_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.807     7.622    IDc/state_reg[3]_LDC_i_1_n_0
    SLICE_X42Y22         FDPE                                         f  IDc/state_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.436    27.232    IDc/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  IDc/state_reg[3]_P/C
                         clock pessimism              0.357    27.589    
                         clock uncertainty           -0.035    27.554    
    SLICE_X42Y22         FDPE (Recov_fdpe_C_PRE)     -0.361    27.193    IDc/state_reg[3]_P
  -------------------------------------------------------------------
                         required time                         27.193    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 19.571    

Slack (MET) :             19.891ns  (required time - arrival time)
  Source:                 IDc/state_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[2]_C/CLR
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.704ns (26.589%)  route 1.944ns (73.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 27.232 - 23.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.550     4.588    IDc/clk_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  IDc/state_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     5.044 r  IDc/state_reg[1]_C/Q
                         net (fo=4, routed)           0.832     5.876    IDc/state_reg[1]_C_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.000 f  IDc/state_reg[2]_LDC_i_3/O
                         net (fo=4, routed)           0.610     6.610    IDc/state_reg[2]_LDC_i_3_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  IDc/state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.502     7.236    IDc/state_reg[2]_LDC_i_2_n_0
    SLICE_X41Y22         FDCE                                         f  IDc/state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.436    27.232    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
                         clock pessimism              0.335    27.567    
                         clock uncertainty           -0.035    27.532    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    27.127    IDc/state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         27.127    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                 19.891    

Slack (MET) :             20.983ns  (required time - arrival time)
  Source:                 IDc/state_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[2]_P/PRE
                            (recovery check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (MainClk rise@23.000ns - MainClk rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.580ns (36.334%)  route 1.016ns (63.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 27.234 - 23.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.555     4.593    IDc/clk_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  IDc/state_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456     5.049 f  IDc/state_reg[0]_C/Q
                         net (fo=5, routed)           0.674     5.723    IDc/state_reg[0]_C_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.847 f  IDc/state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.342     6.190    IDc/state_reg[2]_LDC_i_1_n_0
    SLICE_X42Y21         FDPE                                         f  IDc/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)   23.000    23.000 r  
    J20                                               0.000    23.000 r  clk (IN)
                         net (fo=0)                   0.000    23.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.837    23.837 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    25.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        1.438    27.234    IDc/clk_IBUF_BUFG
    SLICE_X42Y21         FDPE                                         r  IDc/state_reg[2]_P/C
                         clock pessimism              0.335    27.569    
                         clock uncertainty           -0.035    27.534    
    SLICE_X42Y21         FDPE (Recov_fdpe_C_PRE)     -0.361    27.173    IDc/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         27.173    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 20.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 IDc/state_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[2]_P/PRE
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.008%)  route 0.227ns (54.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X40Y21         FDPE                                         r  IDc/state_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  IDc/state_reg[0]_P/Q
                         net (fo=5, routed)           0.110     1.665    IDc/state_reg[0]_P_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.710 f  IDc/state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.117     1.827    IDc/state_reg[2]_LDC_i_1_n_0
    SLICE_X42Y21         FDPE                                         f  IDc/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.823     1.928    IDc/clk_IBUF_BUFG
    SLICE_X42Y21         FDPE                                         r  IDc/state_reg[2]_P/C
                         clock pessimism             -0.501     1.428    
    SLICE_X42Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.357    IDc/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 IDc/state_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[2]_C/CLR
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.203%)  route 0.358ns (65.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X40Y21         FDPE                                         r  IDc/state_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.555 r  IDc/state_reg[0]_P/Q
                         net (fo=5, routed)           0.171     1.726    IDc/state_reg[0]_P_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.771 f  IDc/state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.187     1.958    IDc/state_reg[2]_LDC_i_2_n_0
    SLICE_X41Y22         FDCE                                         f  IDc/state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.822     1.927    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
                         clock pessimism             -0.501     1.427    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.335    IDc/state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 IDc/state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[3]_C/CLR
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.720%)  route 0.573ns (71.280%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.555 f  IDc/state_reg[2]_C/Q
                         net (fo=3, routed)           0.156     1.711    IDc/state_reg[2]_C_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.756 f  IDc/state_reg[3]_LDC_i_5/O
                         net (fo=3, routed)           0.173     1.929    IDc/state_reg[3]_LDC_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.974 f  IDc/state_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.244     2.218    IDc/state_reg[3]_LDC_i_2_n_0
    SLICE_X43Y22         FDCE                                         f  IDc/state_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.822     1.927    IDc/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  IDc/state_reg[3]_C/C
                         clock pessimism             -0.501     1.427    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.335    IDc/state_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 IDc/state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[3]_P/PRE
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.395%)  route 0.644ns (73.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  IDc/state_reg[2]_C/Q
                         net (fo=3, routed)           0.156     1.711    IDc/state_reg[2]_C_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  IDc/state_reg[3]_LDC_i_5/O
                         net (fo=3, routed)           0.175     1.931    IDc/state_reg[3]_LDC_i_5_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.976 f  IDc/state_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.313     2.289    IDc/state_reg[3]_LDC_i_1_n_0
    SLICE_X42Y22         FDPE                                         f  IDc/state_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.822     1.927    IDc/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  IDc/state_reg[3]_P/C
                         clock pessimism             -0.501     1.427    
    SLICE_X42Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     1.356    IDc/state_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 IDc/state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[1]_C/CLR
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.276ns (28.951%)  route 0.677ns (71.049%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.555 f  IDc/state_reg[2]_C/Q
                         net (fo=3, routed)           0.156     1.711    IDc/state_reg[2]_C_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.756 f  IDc/state[1]_C_i_3/O
                         net (fo=5, routed)           0.162     1.919    IDc/state[2]
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.964 r  IDc/state[1]_C_i_1/O
                         net (fo=4, routed)           0.170     2.134    IDc/state[1]_C_i_1_n_0
    SLICE_X40Y23         LUT3 (Prop_lut3_I1_O)        0.045     2.179 f  IDc/state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.367    IDc/state_reg[1]_LDC_i_2_n_0
    SLICE_X40Y23         FDCE                                         f  IDc/state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.820     1.925    IDc/clk_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  IDc/state_reg[1]_C/C
                         clock pessimism             -0.501     1.425    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.333    IDc/state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 IDc/state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[1]_P/PRE
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.279ns (27.915%)  route 0.720ns (72.085%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  IDc/state_reg[2]_C/Q
                         net (fo=3, routed)           0.156     1.711    IDc/state_reg[2]_C_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  IDc/state[1]_C_i_3/O
                         net (fo=5, routed)           0.162     1.919    IDc/state[2]
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.964 f  IDc/state[1]_C_i_1/O
                         net (fo=4, routed)           0.170     2.134    IDc/state[1]_C_i_1_n_0
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.048     2.182 f  IDc/state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.231     2.413    IDc/state_reg[1]_LDC_i_1_n_0
    SLICE_X40Y22         FDPE                                         f  IDc/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.822     1.927    IDc/clk_IBUF_BUFG
    SLICE_X40Y22         FDPE                                         r  IDc/state_reg[1]_P/C
                         clock pessimism             -0.501     1.427    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.157     1.270    IDc/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 IDc/state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[0]_C/CLR
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.276ns (23.761%)  route 0.886ns (76.239%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  IDc/state_reg[2]_C/Q
                         net (fo=3, routed)           0.156     1.711    IDc/state_reg[2]_C_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  IDc/state[1]_C_i_3/O
                         net (fo=5, routed)           0.248     2.005    IDc/state[2]
    SLICE_X40Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.050 r  IDc/state[0]_C_i_1/O
                         net (fo=4, routed)           0.227     2.276    IDc/state[0]_C_i_1_n_0
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.045     2.321 f  IDc/state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.254     2.575    IDc/state_reg[0]_LDC_i_2_n_0
    SLICE_X40Y20         FDCE                                         f  IDc/state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.824     1.929    IDc/clk_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  IDc/state_reg[0]_C/C
                         clock pessimism             -0.501     1.429    
    SLICE_X40Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.337    IDc/state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 IDc/state_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Destination:            IDc/state_reg[0]_P/PRE
                            (removal check against rising-edge clock MainClk  {rise@0.000ns fall@11.500ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MainClk rise@0.000ns - MainClk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.279ns (25.055%)  route 0.835ns (74.945%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.833    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.555     1.414    IDc/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  IDc/state_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  IDc/state_reg[2]_C/Q
                         net (fo=3, routed)           0.156     1.711    IDc/state_reg[2]_C_n_0
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  IDc/state[1]_C_i_3/O
                         net (fo=5, routed)           0.248     2.005    IDc/state[2]
    SLICE_X40Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.050 f  IDc/state[0]_C_i_1/O
                         net (fo=4, routed)           0.227     2.276    IDc/state[0]_C_i_1_n_0
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.048     2.324 f  IDc/state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.203     2.527    IDc/state_reg[0]_LDC_i_1_n_0
    SLICE_X40Y21         FDPE                                         f  IDc/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MainClk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=8904, routed)        0.823     1.928    IDc/clk_IBUF_BUFG
    SLICE_X40Y21         FDPE                                         r  IDc/state_reg[0]_P/C
                         clock pessimism             -0.501     1.428    
    SLICE_X40Y21         FDPE (Remov_fdpe_C_PRE)     -0.157     1.271    IDc/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  1.257    





