PixelMateâ„¢ (C)
+++++++++++++++++++++++++++++++++++++++++++++

MIPI CSI-2 Pinout (4-Lane)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

This pinout scheme applies to all sensors that natively output image
data according to the MIPI CSI-2 standard. As by the definition in the
MIPI standard, this layout provides 1x4 or 2x2 data lanes on the
connector.

Legend:

- âš¡ Common Voltages
- ğŸ”‹ Sensor Specific Voltages
- ğŸ“¶ Sensor Signals
- â° Driving Clocks
- ğŸ”— Data Lines
- ğŸš« Reserved / Secondary Signals

+--------------+------------------+--------------+---------------------+
| Pin#         | Signal           | Pin#         | Signal              |
+==============+==================+==============+=====================+
| 1            | âš¡ 3V8           | 2            | âš¡ 1V8              |
+--------------+------------------+--------------+---------------------+
| 3            | âš¡ 3V8           | 4            | âš¡ 1V8              |
+--------------+------------------+--------------+---------------------+
| 5            | ğŸ”‹ V_ANA         | 6            | ğŸ”‹ V_DIG            |
+--------------+------------------+--------------+---------------------+
| 7            | ğŸ”‹ V_ANA         | 8            | ğŸ”‹ V_DIG            |
+--------------+------------------+--------------+---------------------+
| 9            | ğŸ“¶ V_IF          | 10           | ğŸ“¶ V_AUX            |
+--------------+------------------+--------------+---------------------+
| 11           | ğŸš« GND           | 12           | ğŸš« GND              |
+--------------+------------------+--------------+---------------------+
| 13           | ğŸš« GND           | 14           | ğŸš« GND              |
+--------------+------------------+--------------+---------------------+
| 15           | ğŸ“¶ RST_0         | 16           | ğŸ“¶ RST_1            |
+--------------+------------------+--------------+---------------------+
| 17           | ğŸ“¶ SPI_MISO      | 18           | ğŸ“¶ SPI_MOSI         |
+--------------+------------------+--------------+---------------------+
| 19           | ğŸ“¶ XMASTER0      | 20           | ğŸ“¶ XMASTER1         |
+--------------+------------------+--------------+---------------------+
| 21           | ğŸ“¶ I2C_0_SCL     | 22           | ğŸ“¶ I2C_1_SCL        |
+--------------+------------------+--------------+---------------------+
| 23           | ğŸ“¶ SPI_CS        | 24           | ğŸ“¶ SPI_SCK          |
+--------------+------------------+--------------+---------------------+
| 25           | ğŸ“¶ XVS0          | 26           | ğŸ“¶ XVS1             |
+--------------+------------------+--------------+---------------------+
| 27           | ğŸ“¶ I2C_0_SDA     | 28           | ğŸ“¶ I2C_1_SDA        |
+--------------+------------------+--------------+---------------------+
| 29           | ğŸ“¶ XHS0          | 30           | ğŸ“¶ XHS1             |
+--------------+------------------+--------------+---------------------+
| 31           | ğŸ“¶ XTRIG0        | 32           | ğŸ“¶ XTRIG1 / FSTROBE |
+--------------+------------------+--------------+---------------------+
| 33           | ğŸ“¶ PW_EN_0       | 34           | ğŸ“¶ PW_EN_1          |
+--------------+------------------+--------------+---------------------+
| 35           | ğŸ“¶ SLAMODE1      | 36           | ğŸ“¶ SLAMODE2         |
+--------------+------------------+--------------+---------------------+
| 37           | ğŸš« GND           | 38           | ğŸš« GND              |
+--------------+------------------+--------------+---------------------+
| 39           | â° INCK          | 40           | â° GPIO4 (MCLK2)    |
+--------------+------------------+--------------+---------------------+
| 41           | â° MCLK_1        | 42           | â° GPIO5 (MCLK3)    |
+--------------+------------------+--------------+---------------------+
| 43           | ğŸš« GND           | 44           | ğŸš« GND              |
+--------------+------------------+--------------+---------------------+
| 45           | â° D_CLK_1_P     | 46           | ğŸ”— D_DATA_3_P       |
+--------------+------------------+--------------+---------------------+
| 47           | â° D_CLK_1_N     | 48           | ğŸ”— D_DATA_3_N       |
+--------------+------------------+--------------+---------------------+
| 49           | ğŸš« GND           | 50           | ğŸš« GND              |
+--------------+------------------+--------------+---------------------+
| 51           | ğŸ”— D_DATA_0_N    | 52           | ğŸ”— D_DATA_1_N       |
+--------------+------------------+--------------+---------------------+
| 53           | ğŸ”— D_DATA_0_P    | 54           | ğŸ”— D_DATA_1_P       |
+--------------+------------------+--------------+---------------------+
| 55           | ğŸš« GND           | 56           | ğŸš« GND              |
+--------------+------------------+--------------+---------------------+
| 57           | ğŸ”— D_DATA_2_P    | 58           | â° D_CLK_0_P        |
+--------------+------------------+--------------+---------------------+
| 59           | ğŸ”— D_DATA_2_N    | 60           | â° D_CLK_0_N        |
+--------------+------------------+--------------+---------------------+


**Table 1**: Standard Pinout of MIPI CSI-2 (4-Lane) interface

The table above shows the position of each signal on the 60-pin
connector in case the image sensor provides it. For further details,
please refer to the image sensor Datasheet.

**Note:** The table shows the general signal assignment that applies to
all connections using PixelMateâ„¢ (C). The signals that are eventually
available depend on image sensor and adapter configuration. Please use
the *FSM Connector Pinout* from the individual FSM datasheet as
reference for the available signals.