entity freqdivider is
port(clkin : in std_logic;
k : in std_logic_vector(31 downto 0);
clkout : out std_logic);
end freqdivider;
architecture behavioral of freqdivider is
signal s_counter : unsigned(31 downto 0);
signal s_halfway : unsigned(31 downto 0);
begin
s_halfway <= (unsigned(k) / 2);
process(clkin)
begin
if (rising_edge(clkin)) then
-- complete o cÃ³digo
end if;
end process;
end behavioral;