.TH "Inc/stm32f407xx.h" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Inc/stm32f407xx.h \- CMSIS STM32F407xx Device Peripheral Access Layer Header File\&.  

.SH SYNOPSIS
.br
.PP
\fR#include 'core_cm4\&.h'\fP
.br
\fR#include 'system_stm32f4xx\&.h'\fP
.br
\fR#include <stdint\&.h>\fP
.br

.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBADC_TypeDef\fP"
.br
.RI "Analog to Digital Converter\&. "
.ti -1c
.RI "struct \fBADC_Common_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBCAN_TxMailBox_TypeDef\fP"
.br
.RI "Controller Area Network TxMailBox\&. "
.ti -1c
.RI "struct \fBCAN_FIFOMailBox_TypeDef\fP"
.br
.RI "Controller Area Network FIFOMailBox\&. "
.ti -1c
.RI "struct \fBCAN_FilterRegister_TypeDef\fP"
.br
.RI "Controller Area Network FilterRegister\&. "
.ti -1c
.RI "struct \fBCAN_TypeDef\fP"
.br
.RI "Controller Area Network\&. "
.ti -1c
.RI "struct \fBCRC_TypeDef\fP"
.br
.RI "CRC calculation unit\&. "
.ti -1c
.RI "struct \fBDAC_TypeDef\fP"
.br
.RI "Digital to Analog Converter\&. "
.ti -1c
.RI "struct \fBDBGMCU_TypeDef\fP"
.br
.RI "Debug MCU\&. "
.ti -1c
.RI "struct \fBDCMI_TypeDef\fP"
.br
.RI "DCMI\&. "
.ti -1c
.RI "struct \fBDMA_Stream_TypeDef\fP"
.br
.RI "DMA Controller\&. "
.ti -1c
.RI "struct \fBDMA_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBETH_TypeDef\fP"
.br
.RI "Ethernet MAC\&. "
.ti -1c
.RI "struct \fBEXTI_TypeDef\fP"
.br
.RI "External Interrupt/Event Controller\&. "
.ti -1c
.RI "struct \fBFLASH_TypeDef\fP"
.br
.RI "FLASH Registers\&. "
.ti -1c
.RI "struct \fBFSMC_Bank1_TypeDef\fP"
.br
.RI "Flexible Static Memory Controller\&. "
.ti -1c
.RI "struct \fBFSMC_Bank1E_TypeDef\fP"
.br
.RI "Flexible Static Memory Controller Bank1E\&. "
.ti -1c
.RI "struct \fBFSMC_Bank2_3_TypeDef\fP"
.br
.RI "Flexible Static Memory Controller Bank2\&. "
.ti -1c
.RI "struct \fBFSMC_Bank4_TypeDef\fP"
.br
.RI "Flexible Static Memory Controller Bank4\&. "
.ti -1c
.RI "struct \fBGPIO_TypeDef\fP"
.br
.RI "General Purpose I/O\&. "
.ti -1c
.RI "struct \fBSYSCFG_TypeDef\fP"
.br
.RI "System configuration controller\&. "
.ti -1c
.RI "struct \fBI2C_TypeDef\fP"
.br
.RI "Inter-integrated Circuit Interface\&. "
.ti -1c
.RI "struct \fBIWDG_TypeDef\fP"
.br
.RI "Independent WATCHDOG\&. "
.ti -1c
.RI "struct \fBPWR_TypeDef\fP"
.br
.RI "Power Control\&. "
.ti -1c
.RI "struct \fBRCC_TypeDef\fP"
.br
.RI "Reset and Clock Control\&. "
.ti -1c
.RI "struct \fBRTC_TypeDef\fP"
.br
.RI "Real-Time Clock\&. "
.ti -1c
.RI "struct \fBSDIO_TypeDef\fP"
.br
.RI "SD host Interface\&. "
.ti -1c
.RI "struct \fBSPI_TypeDef\fP"
.br
.RI "Serial Peripheral Interface\&. "
.ti -1c
.RI "struct \fBTIM_TypeDef\fP"
.br
.RI "TIM\&. "
.ti -1c
.RI "struct \fBUSART_TypeDef\fP"
.br
.RI "Universal Synchronous Asynchronous Receiver Transmitter\&. "
.ti -1c
.RI "struct \fBWWDG_TypeDef\fP"
.br
.RI "Window WATCHDOG\&. "
.ti -1c
.RI "struct \fBRNG_TypeDef\fP"
.br
.RI "RNG\&. "
.ti -1c
.RI "struct \fBUSB_OTG_GlobalTypeDef\fP"
.br
.RI "USB_OTG_Core_Registers\&. "
.ti -1c
.RI "struct \fBUSB_OTG_DeviceTypeDef\fP"
.br
.RI "USB_OTG_device_Registers\&. "
.ti -1c
.RI "struct \fBUSB_OTG_INEndpointTypeDef\fP"
.br
.RI "USB_OTG_IN_Endpoint-Specific_Register\&. "
.ti -1c
.RI "struct \fBUSB_OTG_OUTEndpointTypeDef\fP"
.br
.RI "USB_OTG_OUT_Endpoint-Specific_Registers\&. "
.ti -1c
.RI "struct \fBUSB_OTG_HostTypeDef\fP"
.br
.RI "USB_OTG_Host_Mode_Register_Structures\&. "
.ti -1c
.RI "struct \fBUSB_OTG_HostChannelTypeDef\fP"
.br
.RI "USB_OTG_Host_Channel_Specific_Registers\&. "
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__CM4_REV\fP   0x0001U"
.br
.RI "Configuration of the Cortex-M4 Processor and Core Peripherals\&. "
.ti -1c
.RI "#define \fB__MPU_PRESENT\fP   1U"
.br
.ti -1c
.RI "#define \fB__NVIC_PRIO_BITS\fP   4U"
.br
.ti -1c
.RI "#define \fB__Vendor_SysTickConfig\fP   0U"
.br
.ti -1c
.RI "#define \fB__FPU_PRESENT\fP   1U"
.br
.ti -1c
.RI "#define \fBHASH_RNG_IRQn\fP   \fBRNG_IRQn\fP"
.br
.ti -1c
.RI "#define \fBFLASH_BASE\fP   0x08000000UL"
.br
.ti -1c
.RI "#define \fBCCMDATARAM_BASE\fP   0x10000000UL"
.br
.ti -1c
.RI "#define \fBSRAM1_BASE\fP   0x20000000UL"
.br
.ti -1c
.RI "#define \fBSRAM2_BASE\fP   0x2001C000UL"
.br
.ti -1c
.RI "#define \fBPERIPH_BASE\fP   0x40000000UL"
.br
.ti -1c
.RI "#define \fBBKPSRAM_BASE\fP   0x40024000UL"
.br
.ti -1c
.RI "#define \fBFSMC_R_BASE\fP   0xA0000000UL"
.br
.ti -1c
.RI "#define \fBSRAM1_BB_BASE\fP   0x22000000UL"
.br
.ti -1c
.RI "#define \fBSRAM2_BB_BASE\fP   0x22380000UL"
.br
.ti -1c
.RI "#define \fBPERIPH_BB_BASE\fP   0x42000000UL"
.br
.ti -1c
.RI "#define \fBBKPSRAM_BB_BASE\fP   0x42480000UL"
.br
.ti -1c
.RI "#define \fBFLASH_END\fP   0x080FFFFFUL"
.br
.ti -1c
.RI "#define \fBFLASH_OTP_BASE\fP   0x1FFF7800UL"
.br
.ti -1c
.RI "#define \fBFLASH_OTP_END\fP   0x1FFF7A0FUL"
.br
.ti -1c
.RI "#define \fBCCMDATARAM_END\fP   0x1000FFFFUL"
.br
.ti -1c
.RI "#define \fBSRAM_BASE\fP   \fBSRAM1_BASE\fP"
.br
.ti -1c
.RI "#define \fBSRAM_BB_BASE\fP   \fBSRAM1_BB_BASE\fP"
.br
.ti -1c
.RI "#define \fBAPB1PERIPH_BASE\fP   \fBPERIPH_BASE\fP"
.br
.ti -1c
.RI "#define \fBAPB2PERIPH_BASE\fP   (\fBPERIPH_BASE\fP + 0x00010000UL)"
.br
.ti -1c
.RI "#define \fBAHB1PERIPH_BASE\fP   (\fBPERIPH_BASE\fP + 0x00020000UL)"
.br
.ti -1c
.RI "#define \fBAHB2PERIPH_BASE\fP   (\fBPERIPH_BASE\fP + 0x10000000UL)"
.br
.ti -1c
.RI "#define \fBTIM2_BASE\fP   (APB1PERIPH_BASE + 0x0000UL)"
.br
.ti -1c
.RI "#define \fBTIM3_BASE\fP   (APB1PERIPH_BASE + 0x0400UL)"
.br
.ti -1c
.RI "#define \fBTIM4_BASE\fP   (APB1PERIPH_BASE + 0x0800UL)"
.br
.ti -1c
.RI "#define \fBTIM5_BASE\fP   (APB1PERIPH_BASE + 0x0C00UL)"
.br
.ti -1c
.RI "#define \fBTIM6_BASE\fP   (APB1PERIPH_BASE + 0x1000UL)"
.br
.ti -1c
.RI "#define \fBTIM7_BASE\fP   (APB1PERIPH_BASE + 0x1400UL)"
.br
.ti -1c
.RI "#define \fBTIM12_BASE\fP   (APB1PERIPH_BASE + 0x1800UL)"
.br
.ti -1c
.RI "#define \fBTIM13_BASE\fP   (APB1PERIPH_BASE + 0x1C00UL)"
.br
.ti -1c
.RI "#define \fBTIM14_BASE\fP   (APB1PERIPH_BASE + 0x2000UL)"
.br
.ti -1c
.RI "#define \fBRTC_BASE\fP   (APB1PERIPH_BASE + 0x2800UL)"
.br
.ti -1c
.RI "#define \fBWWDG_BASE\fP   (APB1PERIPH_BASE + 0x2C00UL)"
.br
.ti -1c
.RI "#define \fBIWDG_BASE\fP   (APB1PERIPH_BASE + 0x3000UL)"
.br
.ti -1c
.RI "#define \fBI2S2ext_BASE\fP   (APB1PERIPH_BASE + 0x3400UL)"
.br
.ti -1c
.RI "#define \fBSPI2_BASE\fP   (APB1PERIPH_BASE + 0x3800UL)"
.br
.ti -1c
.RI "#define \fBSPI3_BASE\fP   (APB1PERIPH_BASE + 0x3C00UL)"
.br
.ti -1c
.RI "#define \fBI2S3ext_BASE\fP   (APB1PERIPH_BASE + 0x4000UL)"
.br
.ti -1c
.RI "#define \fBUSART2_BASE\fP   (APB1PERIPH_BASE + 0x4400UL)"
.br
.ti -1c
.RI "#define \fBUSART3_BASE\fP   (APB1PERIPH_BASE + 0x4800UL)"
.br
.ti -1c
.RI "#define \fBUART4_BASE\fP   (APB1PERIPH_BASE + 0x4C00UL)"
.br
.ti -1c
.RI "#define \fBUART5_BASE\fP   (APB1PERIPH_BASE + 0x5000UL)"
.br
.ti -1c
.RI "#define \fBI2C1_BASE\fP   (APB1PERIPH_BASE + 0x5400UL)"
.br
.ti -1c
.RI "#define \fBI2C2_BASE\fP   (APB1PERIPH_BASE + 0x5800UL)"
.br
.ti -1c
.RI "#define \fBI2C3_BASE\fP   (APB1PERIPH_BASE + 0x5C00UL)"
.br
.ti -1c
.RI "#define \fBCAN1_BASE\fP   (APB1PERIPH_BASE + 0x6400UL)"
.br
.ti -1c
.RI "#define \fBCAN2_BASE\fP   (APB1PERIPH_BASE + 0x6800UL)"
.br
.ti -1c
.RI "#define \fBPWR_BASE\fP   (APB1PERIPH_BASE + 0x7000UL)"
.br
.ti -1c
.RI "#define \fBDAC_BASE\fP   (APB1PERIPH_BASE + 0x7400UL)"
.br
.ti -1c
.RI "#define \fBTIM1_BASE\fP   (APB2PERIPH_BASE + 0x0000UL)"
.br
.ti -1c
.RI "#define \fBTIM8_BASE\fP   (APB2PERIPH_BASE + 0x0400UL)"
.br
.ti -1c
.RI "#define \fBUSART1_BASE\fP   (APB2PERIPH_BASE + 0x1000UL)"
.br
.ti -1c
.RI "#define \fBUSART6_BASE\fP   (APB2PERIPH_BASE + 0x1400UL)"
.br
.ti -1c
.RI "#define \fBADC1_BASE\fP   (APB2PERIPH_BASE + 0x2000UL)"
.br
.ti -1c
.RI "#define \fBADC2_BASE\fP   (APB2PERIPH_BASE + 0x2100UL)"
.br
.ti -1c
.RI "#define \fBADC3_BASE\fP   (APB2PERIPH_BASE + 0x2200UL)"
.br
.ti -1c
.RI "#define \fBADC123_COMMON_BASE\fP   (APB2PERIPH_BASE + 0x2300UL)"
.br
.ti -1c
.RI "#define \fBADC_BASE\fP   ADC123_COMMON_BASE"
.br
.ti -1c
.RI "#define \fBSDIO_BASE\fP   (APB2PERIPH_BASE + 0x2C00UL)"
.br
.ti -1c
.RI "#define \fBSPI1_BASE\fP   (APB2PERIPH_BASE + 0x3000UL)"
.br
.ti -1c
.RI "#define \fBSYSCFG_BASE\fP   (APB2PERIPH_BASE + 0x3800UL)"
.br
.ti -1c
.RI "#define \fBEXTI_BASE\fP   (APB2PERIPH_BASE + 0x3C00UL)"
.br
.ti -1c
.RI "#define \fBTIM9_BASE\fP   (APB2PERIPH_BASE + 0x4000UL)"
.br
.ti -1c
.RI "#define \fBTIM10_BASE\fP   (APB2PERIPH_BASE + 0x4400UL)"
.br
.ti -1c
.RI "#define \fBTIM11_BASE\fP   (APB2PERIPH_BASE + 0x4800UL)"
.br
.ti -1c
.RI "#define \fBGPIOA_BASE\fP   (AHB1PERIPH_BASE + 0x0000UL)"
.br
.ti -1c
.RI "#define \fBGPIOB_BASE\fP   (AHB1PERIPH_BASE + 0x0400UL)"
.br
.ti -1c
.RI "#define \fBGPIOC_BASE\fP   (AHB1PERIPH_BASE + 0x0800UL)"
.br
.ti -1c
.RI "#define \fBGPIOD_BASE\fP   (AHB1PERIPH_BASE + 0x0C00UL)"
.br
.ti -1c
.RI "#define \fBGPIOE_BASE\fP   (AHB1PERIPH_BASE + 0x1000UL)"
.br
.ti -1c
.RI "#define \fBGPIOF_BASE\fP   (AHB1PERIPH_BASE + 0x1400UL)"
.br
.ti -1c
.RI "#define \fBGPIOG_BASE\fP   (AHB1PERIPH_BASE + 0x1800UL)"
.br
.ti -1c
.RI "#define \fBGPIOH_BASE\fP   (AHB1PERIPH_BASE + 0x1C00UL)"
.br
.ti -1c
.RI "#define \fBGPIOI_BASE\fP   (AHB1PERIPH_BASE + 0x2000UL)"
.br
.ti -1c
.RI "#define \fBCRC_BASE\fP   (AHB1PERIPH_BASE + 0x3000UL)"
.br
.ti -1c
.RI "#define \fBRCC_BASE\fP   (AHB1PERIPH_BASE + 0x3800UL)"
.br
.ti -1c
.RI "#define \fBFLASH_R_BASE\fP   (AHB1PERIPH_BASE + 0x3C00UL)"
.br
.ti -1c
.RI "#define \fBDMA1_BASE\fP   (AHB1PERIPH_BASE + 0x6000UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream0_BASE\fP   (DMA1_BASE + 0x010UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream1_BASE\fP   (DMA1_BASE + 0x028UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream2_BASE\fP   (DMA1_BASE + 0x040UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream3_BASE\fP   (DMA1_BASE + 0x058UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream4_BASE\fP   (DMA1_BASE + 0x070UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream5_BASE\fP   (DMA1_BASE + 0x088UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream6_BASE\fP   (DMA1_BASE + 0x0A0UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream7_BASE\fP   (DMA1_BASE + 0x0B8UL)"
.br
.ti -1c
.RI "#define \fBDMA2_BASE\fP   (AHB1PERIPH_BASE + 0x6400UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream0_BASE\fP   (DMA2_BASE + 0x010UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream1_BASE\fP   (DMA2_BASE + 0x028UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream2_BASE\fP   (DMA2_BASE + 0x040UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream3_BASE\fP   (DMA2_BASE + 0x058UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream4_BASE\fP   (DMA2_BASE + 0x070UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream5_BASE\fP   (DMA2_BASE + 0x088UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream6_BASE\fP   (DMA2_BASE + 0x0A0UL)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream7_BASE\fP   (DMA2_BASE + 0x0B8UL)"
.br
.ti -1c
.RI "#define \fBETH_BASE\fP   (AHB1PERIPH_BASE + 0x8000UL)"
.br
.ti -1c
.RI "#define \fBETH_MAC_BASE\fP   (ETH_BASE)"
.br
.ti -1c
.RI "#define \fBETH_MMC_BASE\fP   (ETH_BASE + 0x0100UL)"
.br
.ti -1c
.RI "#define \fBETH_PTP_BASE\fP   (ETH_BASE + 0x0700UL)"
.br
.ti -1c
.RI "#define \fBETH_DMA_BASE\fP   (ETH_BASE + 0x1000UL)"
.br
.ti -1c
.RI "#define \fBDCMI_BASE\fP   (\fBAHB2PERIPH_BASE\fP + 0x50000UL)"
.br
.ti -1c
.RI "#define \fBRNG_BASE\fP   (\fBAHB2PERIPH_BASE\fP + 0x60800UL)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank1_R_BASE\fP   (\fBFSMC_R_BASE\fP + 0x0000UL)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank1E_R_BASE\fP   (\fBFSMC_R_BASE\fP + 0x0104UL)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank2_3_R_BASE\fP   (\fBFSMC_R_BASE\fP + 0x0060UL)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank4_R_BASE\fP   (\fBFSMC_R_BASE\fP + 0x00A0UL)"
.br
.ti -1c
.RI "#define \fBDBGMCU_BASE\fP   0xE0042000UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HS_PERIPH_BASE\fP   0x40040000UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FS_PERIPH_BASE\fP   0x50000000UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GLOBAL_BASE\fP   0x000UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEVICE_BASE\fP   0x800UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_IN_ENDPOINT_BASE\fP   0x900UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_OUT_ENDPOINT_BASE\fP   0xB00UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EP_REG_SIZE\fP   0x20UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HOST_BASE\fP   0x400UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HOST_PORT_BASE\fP   0x440UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HOST_CHANNEL_BASE\fP   0x500UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HOST_CHANNEL_SIZE\fP   0x20UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_BASE\fP   0xE00UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FIFO_BASE\fP   0x1000UL"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FIFO_SIZE\fP   0x1000UL"
.br
.ti -1c
.RI "#define \fBUID_BASE\fP   0x1FFF7A10UL"
.br
.ti -1c
.RI "#define \fBFLASHSIZE_BASE\fP   0x1FFF7A22UL"
.br
.ti -1c
.RI "#define \fBPACKAGE_BASE\fP   0x1FFF7BF0UL"
.br
.ti -1c
.RI "#define \fBTIM2\fP   ((\fBTIM_TypeDef\fP *) TIM2_BASE)"
.br
.ti -1c
.RI "#define \fBTIM3\fP   ((\fBTIM_TypeDef\fP *) TIM3_BASE)"
.br
.ti -1c
.RI "#define \fBTIM4\fP   ((\fBTIM_TypeDef\fP *) TIM4_BASE)"
.br
.ti -1c
.RI "#define \fBTIM5\fP   ((\fBTIM_TypeDef\fP *) TIM5_BASE)"
.br
.ti -1c
.RI "#define \fBTIM6\fP   ((\fBTIM_TypeDef\fP *) TIM6_BASE)"
.br
.ti -1c
.RI "#define \fBTIM7\fP   ((\fBTIM_TypeDef\fP *) TIM7_BASE)"
.br
.ti -1c
.RI "#define \fBTIM12\fP   ((\fBTIM_TypeDef\fP *) TIM12_BASE)"
.br
.ti -1c
.RI "#define \fBTIM13\fP   ((\fBTIM_TypeDef\fP *) TIM13_BASE)"
.br
.ti -1c
.RI "#define \fBTIM14\fP   ((\fBTIM_TypeDef\fP *) TIM14_BASE)"
.br
.ti -1c
.RI "#define \fBRTC\fP   ((\fBRTC_TypeDef\fP *) RTC_BASE)"
.br
.ti -1c
.RI "#define \fBWWDG\fP   ((\fBWWDG_TypeDef\fP *) WWDG_BASE)"
.br
.ti -1c
.RI "#define \fBIWDG\fP   ((\fBIWDG_TypeDef\fP *) IWDG_BASE)"
.br
.ti -1c
.RI "#define \fBI2S2ext\fP   ((\fBSPI_TypeDef\fP *) I2S2ext_BASE)"
.br
.ti -1c
.RI "#define \fBSPI2\fP   ((\fBSPI_TypeDef\fP *) SPI2_BASE)"
.br
.ti -1c
.RI "#define \fBSPI3\fP   ((\fBSPI_TypeDef\fP *) SPI3_BASE)"
.br
.ti -1c
.RI "#define \fBI2S3ext\fP   ((\fBSPI_TypeDef\fP *) I2S3ext_BASE)"
.br
.ti -1c
.RI "#define \fBUSART2\fP   ((\fBUSART_TypeDef\fP *) USART2_BASE)"
.br
.ti -1c
.RI "#define \fBUSART3\fP   ((\fBUSART_TypeDef\fP *) USART3_BASE)"
.br
.ti -1c
.RI "#define \fBUART4\fP   ((\fBUSART_TypeDef\fP *) UART4_BASE)"
.br
.ti -1c
.RI "#define \fBUART5\fP   ((\fBUSART_TypeDef\fP *) UART5_BASE)"
.br
.ti -1c
.RI "#define \fBI2C1\fP   ((\fBI2C_TypeDef\fP *) I2C1_BASE)"
.br
.ti -1c
.RI "#define \fBI2C2\fP   ((\fBI2C_TypeDef\fP *) I2C2_BASE)"
.br
.ti -1c
.RI "#define \fBI2C3\fP   ((\fBI2C_TypeDef\fP *) I2C3_BASE)"
.br
.ti -1c
.RI "#define \fBCAN1\fP   ((\fBCAN_TypeDef\fP *) CAN1_BASE)"
.br
.ti -1c
.RI "#define \fBCAN2\fP   ((\fBCAN_TypeDef\fP *) CAN2_BASE)"
.br
.ti -1c
.RI "#define \fBPWR\fP   ((\fBPWR_TypeDef\fP *) PWR_BASE)"
.br
.ti -1c
.RI "#define \fBDAC1\fP   ((\fBDAC_TypeDef\fP *) \fBDAC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDAC\fP   ((\fBDAC_TypeDef\fP *) \fBDAC_BASE\fP) /* Kept for legacy purpose */"
.br
.ti -1c
.RI "#define \fBTIM1\fP   ((\fBTIM_TypeDef\fP *) TIM1_BASE)"
.br
.ti -1c
.RI "#define \fBTIM8\fP   ((\fBTIM_TypeDef\fP *) TIM8_BASE)"
.br
.ti -1c
.RI "#define \fBUSART1\fP   ((\fBUSART_TypeDef\fP *) USART1_BASE)"
.br
.ti -1c
.RI "#define \fBUSART6\fP   ((\fBUSART_TypeDef\fP *) USART6_BASE)"
.br
.ti -1c
.RI "#define \fBADC1\fP   ((\fBADC_TypeDef\fP *) ADC1_BASE)"
.br
.ti -1c
.RI "#define \fBADC2\fP   ((\fBADC_TypeDef\fP *) ADC2_BASE)"
.br
.ti -1c
.RI "#define \fBADC3\fP   ((\fBADC_TypeDef\fP *) ADC3_BASE)"
.br
.ti -1c
.RI "#define \fBADC123_COMMON\fP   ((\fBADC_Common_TypeDef\fP *) ADC123_COMMON_BASE)"
.br
.ti -1c
.RI "#define \fBADC\fP   ADC123_COMMON"
.br
.ti -1c
.RI "#define \fBSDIO\fP   ((\fBSDIO_TypeDef\fP *) SDIO_BASE)"
.br
.ti -1c
.RI "#define \fBSPI1\fP   ((\fBSPI_TypeDef\fP *) SPI1_BASE)"
.br
.ti -1c
.RI "#define \fBSYSCFG\fP   ((\fBSYSCFG_TypeDef\fP *) SYSCFG_BASE)"
.br
.ti -1c
.RI "#define \fBEXTI\fP   ((\fBEXTI_TypeDef\fP *) EXTI_BASE)"
.br
.ti -1c
.RI "#define \fBTIM9\fP   ((\fBTIM_TypeDef\fP *) TIM9_BASE)"
.br
.ti -1c
.RI "#define \fBTIM10\fP   ((\fBTIM_TypeDef\fP *) TIM10_BASE)"
.br
.ti -1c
.RI "#define \fBTIM11\fP   ((\fBTIM_TypeDef\fP *) \fBTIM11_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOA\fP   ((\fBGPIO_TypeDef\fP *) GPIOA_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOB\fP   ((\fBGPIO_TypeDef\fP *) GPIOB_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOC\fP   ((\fBGPIO_TypeDef\fP *) GPIOC_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOD\fP   ((\fBGPIO_TypeDef\fP *) GPIOD_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOE\fP   ((\fBGPIO_TypeDef\fP *) GPIOE_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOF\fP   ((\fBGPIO_TypeDef\fP *) GPIOF_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOG\fP   ((\fBGPIO_TypeDef\fP *) GPIOG_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOH\fP   ((\fBGPIO_TypeDef\fP *) GPIOH_BASE)"
.br
.ti -1c
.RI "#define \fBGPIOI\fP   ((\fBGPIO_TypeDef\fP *) GPIOI_BASE)"
.br
.ti -1c
.RI "#define \fBCRC\fP   ((\fBCRC_TypeDef\fP *) CRC_BASE)"
.br
.ti -1c
.RI "#define \fBRCC\fP   ((\fBRCC_TypeDef\fP *) RCC_BASE)"
.br
.ti -1c
.RI "#define \fBFLASH\fP   ((\fBFLASH_TypeDef\fP *) FLASH_R_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1\fP   ((\fBDMA_TypeDef\fP *) DMA1_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream0\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream0_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream1\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream1_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream2\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream2_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream3\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream3_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream4\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream4_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream5\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream5_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream6\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream6_BASE)"
.br
.ti -1c
.RI "#define \fBDMA1_Stream7\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA1_Stream7_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2\fP   ((\fBDMA_TypeDef\fP *) DMA2_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream0\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream0_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream1\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream1_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream2\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream2_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream3\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream3_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream4\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream4_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream5\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream5_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream6\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream6_BASE)"
.br
.ti -1c
.RI "#define \fBDMA2_Stream7\fP   ((\fBDMA_Stream_TypeDef\fP *) DMA2_Stream7_BASE)"
.br
.ti -1c
.RI "#define \fBETH\fP   ((\fBETH_TypeDef\fP *) ETH_BASE)"
.br
.ti -1c
.RI "#define \fBDCMI\fP   ((\fBDCMI_TypeDef\fP *) DCMI_BASE)"
.br
.ti -1c
.RI "#define \fBRNG\fP   ((\fBRNG_TypeDef\fP *) \fBRNG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank1\fP   ((\fBFSMC_Bank1_TypeDef\fP *) FSMC_Bank1_R_BASE)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank1E\fP   ((\fBFSMC_Bank1E_TypeDef\fP *) FSMC_Bank1E_R_BASE)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank2_3\fP   ((\fBFSMC_Bank2_3_TypeDef\fP *) FSMC_Bank2_3_R_BASE)"
.br
.ti -1c
.RI "#define \fBFSMC_Bank4\fP   ((\fBFSMC_Bank4_TypeDef\fP *) \fBFSMC_Bank4_R_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU\fP   ((\fBDBGMCU_TypeDef\fP *) \fBDBGMCU_BASE\fP)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FS\fP   ((\fBUSB_OTG_GlobalTypeDef\fP *) USB_OTG_FS_PERIPH_BASE)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HS\fP   ((\fBUSB_OTG_GlobalTypeDef\fP *) USB_OTG_HS_PERIPH_BASE)"
.br
.ti -1c
.RI "#define \fBLSI_STARTUP_TIME\fP   40U"
.br
.ti -1c
.RI "#define \fBADC_MULTIMODE_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Msk\fP   (0x1UL << ADC_SR_AWD_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD\fP   \fBADC_SR_AWD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC_Msk\fP   (0x1UL << ADC_SR_EOC_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC\fP   \fBADC_SR_EOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC_Msk\fP   (0x1UL << ADC_SR_JEOC_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC\fP   \fBADC_SR_JEOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Msk\fP   (0x1UL << ADC_SR_JSTRT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT\fP   \fBADC_SR_JSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Msk\fP   (0x1UL << ADC_SR_STRT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT\fP   \fBADC_SR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_OVR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SR_OVR_Msk\fP   (0x1UL << ADC_SR_OVR_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_OVR\fP   \fBADC_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Msk\fP   (0x1FUL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH\fP   \fBADC_CR1_AWDCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_0\fP   (0x01UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_1\fP   (0x02UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_2\fP   (0x04UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_3\fP   (0x08UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_4\fP   (0x10UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE_Msk\fP   (0x1UL << ADC_CR1_EOCIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE\fP   \fBADC_CR1_EOCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Msk\fP   (0x1UL << ADC_CR1_AWDIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE\fP   \fBADC_CR1_AWDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE_Msk\fP   (0x1UL << ADC_CR1_JEOCIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE\fP   \fBADC_CR1_JEOCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Msk\fP   (0x1UL << ADC_CR1_SCAN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN\fP   \fBADC_CR1_SCAN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Msk\fP   (0x1UL << ADC_CR1_AWDSGL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL\fP   \fBADC_CR1_AWDSGL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Msk\fP   (0x1UL << ADC_CR1_JAUTO_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO\fP   \fBADC_CR1_JAUTO_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Msk\fP   (0x1UL << ADC_CR1_DISCEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN\fP   \fBADC_CR1_DISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Msk\fP   (0x1UL << ADC_CR1_JDISCEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN\fP   \fBADC_CR1_JDISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Msk\fP   (0x7UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM\fP   \fBADC_CR1_DISCNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_0\fP   (0x1UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_1\fP   (0x2UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_2\fP   (0x4UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Msk\fP   (0x1UL << ADC_CR1_JAWDEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN\fP   \fBADC_CR1_JAWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Msk\fP   (0x1UL << ADC_CR1_AWDEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN\fP   \fBADC_CR1_AWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_Msk\fP   (0x3UL << ADC_CR1_RES_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES\fP   \fBADC_CR1_RES_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_0\fP   (0x1UL << ADC_CR1_RES_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_1\fP   (0x2UL << ADC_CR1_RES_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_OVRIE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_OVRIE_Msk\fP   (0x1UL << ADC_CR1_OVRIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_OVRIE\fP   \fBADC_CR1_OVRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Msk\fP   (0x1UL << ADC_CR2_ADON_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON\fP   \fBADC_CR2_ADON_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Msk\fP   (0x1UL << ADC_CR2_CONT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT\fP   \fBADC_CR2_CONT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Msk\fP   (0x1UL << ADC_CR2_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA\fP   \fBADC_CR2_DMA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_DDS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DDS_Msk\fP   (0x1UL << ADC_CR2_DDS_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DDS\fP   \fBADC_CR2_DDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EOCS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EOCS_Msk\fP   (0x1UL << ADC_CR2_EOCS_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EOCS\fP   \fBADC_CR2_EOCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Msk\fP   (0x1UL << ADC_CR2_ALIGN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN\fP   \fBADC_CR2_ALIGN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Msk\fP   (0xFUL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL\fP   \fBADC_CR2_JEXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_0\fP   (0x1UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_1\fP   (0x2UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_2\fP   (0x4UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_3\fP   (0x8UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_Msk\fP   (0x3UL << ADC_CR2_JEXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN\fP   \fBADC_CR2_JEXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_0\fP   (0x1UL << ADC_CR2_JEXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_1\fP   (0x2UL << ADC_CR2_JEXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Msk\fP   (0x1UL << ADC_CR2_JSWSTART_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART\fP   \fBADC_CR2_JSWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Msk\fP   (0xFUL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL\fP   \fBADC_CR2_EXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_0\fP   (0x1UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_1\fP   (0x2UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_2\fP   (0x4UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_3\fP   (0x8UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_Msk\fP   (0x3UL << ADC_CR2_EXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN\fP   \fBADC_CR2_EXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_0\fP   (0x1UL << ADC_CR2_EXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_1\fP   (0x2UL << ADC_CR2_EXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Msk\fP   (0x1UL << ADC_CR2_SWSTART_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART\fP   \fBADC_CR2_SWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Msk\fP   (0x7UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10\fP   \fBADC_SMPR1_SMP10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_0\fP   (0x1UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_1\fP   (0x2UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_2\fP   (0x4UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Msk\fP   (0x7UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11\fP   \fBADC_SMPR1_SMP11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_0\fP   (0x1UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_1\fP   (0x2UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_2\fP   (0x4UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Msk\fP   (0x7UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12\fP   \fBADC_SMPR1_SMP12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_0\fP   (0x1UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_1\fP   (0x2UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_2\fP   (0x4UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Msk\fP   (0x7UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13\fP   \fBADC_SMPR1_SMP13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_0\fP   (0x1UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_1\fP   (0x2UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_2\fP   (0x4UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Msk\fP   (0x7UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14\fP   \fBADC_SMPR1_SMP14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_0\fP   (0x1UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_1\fP   (0x2UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_2\fP   (0x4UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Msk\fP   (0x7UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15\fP   \fBADC_SMPR1_SMP15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_0\fP   (0x1UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_1\fP   (0x2UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_2\fP   (0x4UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Msk\fP   (0x7UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16\fP   \fBADC_SMPR1_SMP16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_0\fP   (0x1UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_1\fP   (0x2UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_2\fP   (0x4UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Msk\fP   (0x7UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17\fP   \fBADC_SMPR1_SMP17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_0\fP   (0x1UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_1\fP   (0x2UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_2\fP   (0x4UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_Msk\fP   (0x7UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18\fP   \fBADC_SMPR1_SMP18_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_0\fP   (0x1UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_1\fP   (0x2UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_2\fP   (0x4UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Msk\fP   (0x7UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0\fP   \fBADC_SMPR2_SMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_0\fP   (0x1UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_1\fP   (0x2UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_2\fP   (0x4UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Msk\fP   (0x7UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1\fP   \fBADC_SMPR2_SMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_0\fP   (0x1UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_1\fP   (0x2UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_2\fP   (0x4UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Msk\fP   (0x7UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2\fP   \fBADC_SMPR2_SMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_0\fP   (0x1UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_1\fP   (0x2UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_2\fP   (0x4UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Msk\fP   (0x7UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3\fP   \fBADC_SMPR2_SMP3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_0\fP   (0x1UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_1\fP   (0x2UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_2\fP   (0x4UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Msk\fP   (0x7UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4\fP   \fBADC_SMPR2_SMP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_0\fP   (0x1UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_1\fP   (0x2UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_2\fP   (0x4UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Msk\fP   (0x7UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5\fP   \fBADC_SMPR2_SMP5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_0\fP   (0x1UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_1\fP   (0x2UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_2\fP   (0x4UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Msk\fP   (0x7UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6\fP   \fBADC_SMPR2_SMP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_0\fP   (0x1UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_1\fP   (0x2UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_2\fP   (0x4UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Msk\fP   (0x7UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7\fP   \fBADC_SMPR2_SMP7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_0\fP   (0x1UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_1\fP   (0x2UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_2\fP   (0x4UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Msk\fP   (0x7UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8\fP   \fBADC_SMPR2_SMP8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_0\fP   (0x1UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_1\fP   (0x2UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_2\fP   (0x4UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Msk\fP   (0x7UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9\fP   \fBADC_SMPR2_SMP9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_0\fP   (0x1UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_1\fP   (0x2UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_2\fP   (0x4UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Msk\fP   (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1\fP   \fBADC_JOFR1_JOFFSET1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Msk\fP   (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2\fP   \fBADC_JOFR2_JOFFSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Msk\fP   (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3\fP   \fBADC_JOFR3_JOFFSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Msk\fP   (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4\fP   \fBADC_JOFR4_JOFFSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Msk\fP   (0xFFFUL << ADC_HTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT\fP   \fBADC_HTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Msk\fP   (0xFFFUL << ADC_LTR_LT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT\fP   \fBADC_LTR_LT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Msk\fP   (0x1FUL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13\fP   \fBADC_SQR1_SQ13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_0\fP   (0x01UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_1\fP   (0x02UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_2\fP   (0x04UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_3\fP   (0x08UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_4\fP   (0x10UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Msk\fP   (0x1FUL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14\fP   \fBADC_SQR1_SQ14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_0\fP   (0x01UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_1\fP   (0x02UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_2\fP   (0x04UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_3\fP   (0x08UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_4\fP   (0x10UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Msk\fP   (0x1FUL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15\fP   \fBADC_SQR1_SQ15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_0\fP   (0x01UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_1\fP   (0x02UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_2\fP   (0x04UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_3\fP   (0x08UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_4\fP   (0x10UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Msk\fP   (0x1FUL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16\fP   \fBADC_SQR1_SQ16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_0\fP   (0x01UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_1\fP   (0x02UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_2\fP   (0x04UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_3\fP   (0x08UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_4\fP   (0x10UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Msk\fP   (0xFUL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L\fP   \fBADC_SQR1_L_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_0\fP   (0x1UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_1\fP   (0x2UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_2\fP   (0x4UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_3\fP   (0x8UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Msk\fP   (0x1FUL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7\fP   \fBADC_SQR2_SQ7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_0\fP   (0x01UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_1\fP   (0x02UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_2\fP   (0x04UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_3\fP   (0x08UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_4\fP   (0x10UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Msk\fP   (0x1FUL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8\fP   \fBADC_SQR2_SQ8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_0\fP   (0x01UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_1\fP   (0x02UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_2\fP   (0x04UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_3\fP   (0x08UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_4\fP   (0x10UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Msk\fP   (0x1FUL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9\fP   \fBADC_SQR2_SQ9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_0\fP   (0x01UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_1\fP   (0x02UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_2\fP   (0x04UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_3\fP   (0x08UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_4\fP   (0x10UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Msk\fP   (0x1FUL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10\fP   \fBADC_SQR2_SQ10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_0\fP   (0x01UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_1\fP   (0x02UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_2\fP   (0x04UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_3\fP   (0x08UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_4\fP   (0x10UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Msk\fP   (0x1FUL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11\fP   \fBADC_SQR2_SQ11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_0\fP   (0x01UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_1\fP   (0x02UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_2\fP   (0x04UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_3\fP   (0x08UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_4\fP   (0x10UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Msk\fP   (0x1FUL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12\fP   \fBADC_SQR2_SQ12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_0\fP   (0x01UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_1\fP   (0x02UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_2\fP   (0x04UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_3\fP   (0x08UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_4\fP   (0x10UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Msk\fP   (0x1FUL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1\fP   \fBADC_SQR3_SQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_0\fP   (0x01UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_1\fP   (0x02UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_2\fP   (0x04UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_3\fP   (0x08UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_4\fP   (0x10UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Msk\fP   (0x1FUL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2\fP   \fBADC_SQR3_SQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_0\fP   (0x01UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_1\fP   (0x02UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_2\fP   (0x04UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_3\fP   (0x08UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_4\fP   (0x10UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Msk\fP   (0x1FUL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3\fP   \fBADC_SQR3_SQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_0\fP   (0x01UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_1\fP   (0x02UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_2\fP   (0x04UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_3\fP   (0x08UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_4\fP   (0x10UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Msk\fP   (0x1FUL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4\fP   \fBADC_SQR3_SQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_0\fP   (0x01UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_1\fP   (0x02UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_2\fP   (0x04UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_3\fP   (0x08UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_4\fP   (0x10UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Msk\fP   (0x1FUL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5\fP   \fBADC_SQR3_SQ5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_0\fP   (0x01UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_1\fP   (0x02UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_2\fP   (0x04UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_3\fP   (0x08UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_4\fP   (0x10UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Msk\fP   (0x1FUL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6\fP   \fBADC_SQR3_SQ6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_0\fP   (0x01UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_1\fP   (0x02UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_2\fP   (0x04UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_3\fP   (0x08UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_4\fP   (0x10UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Msk\fP   (0x1FUL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1\fP   \fBADC_JSQR_JSQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_0\fP   (0x01UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_1\fP   (0x02UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_2\fP   (0x04UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_3\fP   (0x08UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_4\fP   (0x10UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Msk\fP   (0x1FUL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2\fP   \fBADC_JSQR_JSQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_0\fP   (0x01UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_1\fP   (0x02UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_2\fP   (0x04UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_3\fP   (0x08UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_4\fP   (0x10UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Msk\fP   (0x1FUL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3\fP   \fBADC_JSQR_JSQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_0\fP   (0x01UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_1\fP   (0x02UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_2\fP   (0x04UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_3\fP   (0x08UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_4\fP   (0x10UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Msk\fP   (0x1FUL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4\fP   \fBADC_JSQR_JSQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_0\fP   (0x01UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_1\fP   (0x02UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_2\fP   (0x04UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_3\fP   (0x08UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_4\fP   (0x10UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Msk\fP   (0x3UL << ADC_JSQR_JL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL\fP   \fBADC_JSQR_JL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_0\fP   (0x1UL << ADC_JSQR_JL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_1\fP   (0x2UL << ADC_JSQR_JL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR1_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA\fP   \fBADC_JDR1_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR2_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA\fP   \fBADC_JDR2_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR3_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA\fP   \fBADC_JDR3_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR4_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA\fP   \fBADC_JDR4_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Msk\fP   (0xFFFFUL << ADC_DR_DATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA\fP   \fBADC_DR_DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Msk\fP   (0xFFFFUL << ADC_DR_ADC2DATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA\fP   \fBADC_DR_ADC2DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD1_Msk\fP   (0x1UL << ADC_CSR_AWD1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD1\fP   \fBADC_CSR_AWD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC1_Msk\fP   (0x1UL << ADC_CSR_EOC1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC1\fP   \fBADC_CSR_EOC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC1_Msk\fP   (0x1UL << ADC_CSR_JEOC1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC1\fP   \fBADC_CSR_JEOC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT1_Msk\fP   (0x1UL << ADC_CSR_JSTRT1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT1\fP   \fBADC_CSR_JSTRT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT1_Msk\fP   (0x1UL << ADC_CSR_STRT1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT1\fP   \fBADC_CSR_STRT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR1_Msk\fP   (0x1UL << ADC_CSR_OVR1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR1\fP   \fBADC_CSR_OVR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD2_Msk\fP   (0x1UL << ADC_CSR_AWD2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD2\fP   \fBADC_CSR_AWD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC2_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC2_Msk\fP   (0x1UL << ADC_CSR_EOC2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC2\fP   \fBADC_CSR_EOC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC2_Msk\fP   (0x1UL << ADC_CSR_JEOC2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC2\fP   \fBADC_CSR_JEOC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT2_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT2_Msk\fP   (0x1UL << ADC_CSR_JSTRT2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT2\fP   \fBADC_CSR_JSTRT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT2_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT2_Msk\fP   (0x1UL << ADC_CSR_STRT2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT2\fP   \fBADC_CSR_STRT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR2_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR2_Msk\fP   (0x1UL << ADC_CSR_OVR2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR2\fP   \fBADC_CSR_OVR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD3_Msk\fP   (0x1UL << ADC_CSR_AWD3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD3\fP   \fBADC_CSR_AWD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC3_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC3_Msk\fP   (0x1UL << ADC_CSR_EOC3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC3\fP   \fBADC_CSR_EOC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC3_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC3_Msk\fP   (0x1UL << ADC_CSR_JEOC3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC3\fP   \fBADC_CSR_JEOC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT3_Msk\fP   (0x1UL << ADC_CSR_JSTRT3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT3\fP   \fBADC_CSR_JSTRT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT3_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT3_Msk\fP   (0x1UL << ADC_CSR_STRT3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT3\fP   \fBADC_CSR_STRT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR3_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR3_Msk\fP   (0x1UL << ADC_CSR_OVR3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR3\fP   \fBADC_CSR_OVR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_DOVR1\fP   \fBADC_CSR_OVR1\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_DOVR2\fP   \fBADC_CSR_OVR2\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_DOVR3\fP   \fBADC_CSR_OVR3\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_Msk\fP   (0x1FUL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI\fP   \fBADC_CCR_MULTI_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_0\fP   (0x01UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_1\fP   (0x02UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_2\fP   (0x04UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_3\fP   (0x08UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_4\fP   (0x10UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_Msk\fP   (0xFUL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY\fP   \fBADC_CCR_DELAY_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_0\fP   (0x1UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_1\fP   (0x2UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_2\fP   (0x4UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_3\fP   (0x8UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DDS_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DDS_Msk\fP   (0x1UL << ADC_CCR_DDS_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DDS\fP   \fBADC_CCR_DDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_Msk\fP   (0x3UL << ADC_CCR_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA\fP   \fBADC_CCR_DMA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_0\fP   (0x1UL << ADC_CCR_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_1\fP   (0x2UL << ADC_CCR_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_Msk\fP   (0x3UL << ADC_CCR_ADCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE\fP   \fBADC_CCR_ADCPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_0\fP   (0x1UL << ADC_CCR_ADCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_1\fP   (0x2UL << ADC_CCR_ADCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATE_Msk\fP   (0x1UL << ADC_CCR_VBATE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATE\fP   \fBADC_CCR_VBATE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSVREFE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSVREFE_Msk\fP   (0x1UL << ADC_CCR_TSVREFE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSVREFE\fP   \fBADC_CCR_TSVREFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA1_Msk\fP   (0xFFFFUL << ADC_CDR_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA1\fP   \fBADC_CDR_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA2_Msk\fP   (0xFFFFUL << ADC_CDR_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA2\fP   \fBADC_CDR_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_RDATA_MST\fP   \fBADC_CDR_DATA1\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_RDATA_SLV\fP   \fBADC_CDR_DATA2\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Msk\fP   (0x1UL << \fBCAN_MCR_INRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ\fP   \fBCAN_MCR_INRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Msk\fP   (0x1UL << CAN_MCR_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP\fP   \fBCAN_MCR_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Msk\fP   (0x1UL << CAN_MCR_TXFP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP\fP   \fBCAN_MCR_TXFP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Msk\fP   (0x1UL << CAN_MCR_RFLM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM\fP   \fBCAN_MCR_RFLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Msk\fP   (0x1UL << CAN_MCR_NART_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART\fP   \fBCAN_MCR_NART_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Msk\fP   (0x1UL << CAN_MCR_AWUM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM\fP   \fBCAN_MCR_AWUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Msk\fP   (0x1UL << CAN_MCR_ABOM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM\fP   \fBCAN_MCR_ABOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Msk\fP   (0x1UL << CAN_MCR_TTCM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM\fP   \fBCAN_MCR_TTCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Msk\fP   (0x1UL << CAN_MCR_RESET_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET\fP   \fBCAN_MCR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Msk\fP   (0x1UL << CAN_MCR_DBF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF\fP   \fBCAN_MCR_DBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Msk\fP   (0x1UL << CAN_MSR_INAK_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK\fP   \fBCAN_MSR_INAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Msk\fP   (0x1UL << CAN_MSR_SLAK_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK\fP   \fBCAN_MSR_SLAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Msk\fP   (0x1UL << CAN_MSR_ERRI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI\fP   \fBCAN_MSR_ERRI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Msk\fP   (0x1UL << CAN_MSR_WKUI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI\fP   \fBCAN_MSR_WKUI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Msk\fP   (0x1UL << CAN_MSR_SLAKI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI\fP   \fBCAN_MSR_SLAKI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Msk\fP   (0x1UL << CAN_MSR_TXM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM\fP   \fBCAN_MSR_TXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Msk\fP   (0x1UL << CAN_MSR_RXM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM\fP   \fBCAN_MSR_RXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Msk\fP   (0x1UL << CAN_MSR_SAMP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP\fP   \fBCAN_MSR_SAMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Msk\fP   (0x1UL << CAN_MSR_RX_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX\fP   \fBCAN_MSR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Msk\fP   (0x1UL << CAN_TSR_RQCP0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0\fP   \fBCAN_TSR_RQCP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Msk\fP   (0x1UL << CAN_TSR_TXOK0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0\fP   \fBCAN_TSR_TXOK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Msk\fP   (0x1UL << CAN_TSR_ALST0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0\fP   \fBCAN_TSR_ALST0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Msk\fP   (0x1UL << CAN_TSR_TERR0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0\fP   \fBCAN_TSR_TERR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Msk\fP   (0x1UL << CAN_TSR_ABRQ0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0\fP   \fBCAN_TSR_ABRQ0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Msk\fP   (0x1UL << CAN_TSR_RQCP1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1\fP   \fBCAN_TSR_RQCP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Msk\fP   (0x1UL << CAN_TSR_TXOK1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1\fP   \fBCAN_TSR_TXOK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Msk\fP   (0x1UL << CAN_TSR_ALST1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1\fP   \fBCAN_TSR_ALST1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Msk\fP   (0x1UL << CAN_TSR_TERR1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1\fP   \fBCAN_TSR_TERR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Msk\fP   (0x1UL << CAN_TSR_ABRQ1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1\fP   \fBCAN_TSR_ABRQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Msk\fP   (0x1UL << CAN_TSR_RQCP2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2\fP   \fBCAN_TSR_RQCP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Msk\fP   (0x1UL << CAN_TSR_TXOK2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2\fP   \fBCAN_TSR_TXOK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Msk\fP   (0x1UL << CAN_TSR_ALST2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2\fP   \fBCAN_TSR_ALST2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Msk\fP   (0x1UL << CAN_TSR_TERR2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2\fP   \fBCAN_TSR_TERR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Msk\fP   (0x1UL << CAN_TSR_ABRQ2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2\fP   \fBCAN_TSR_ABRQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Msk\fP   (0x3UL << CAN_TSR_CODE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE\fP   \fBCAN_TSR_CODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Msk\fP   (0x7UL << CAN_TSR_TME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME\fP   \fBCAN_TSR_TME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Msk\fP   (0x1UL << CAN_TSR_TME0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0\fP   \fBCAN_TSR_TME0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Msk\fP   (0x1UL << CAN_TSR_TME1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1\fP   \fBCAN_TSR_TME1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Msk\fP   (0x1UL << CAN_TSR_TME2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2\fP   \fBCAN_TSR_TME2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Msk\fP   (0x7UL << CAN_TSR_LOW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW\fP   \fBCAN_TSR_LOW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Msk\fP   (0x1UL << CAN_TSR_LOW0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0\fP   \fBCAN_TSR_LOW0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Msk\fP   (0x1UL << CAN_TSR_LOW1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1\fP   \fBCAN_TSR_LOW1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Msk\fP   (0x1UL << CAN_TSR_LOW2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2\fP   \fBCAN_TSR_LOW2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Msk\fP   (0x3UL << CAN_RF0R_FMP0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0\fP   \fBCAN_RF0R_FMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Msk\fP   (0x1UL << CAN_RF0R_FULL0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0\fP   \fBCAN_RF0R_FULL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Msk\fP   (0x1UL << CAN_RF0R_FOVR0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0\fP   \fBCAN_RF0R_FOVR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Msk\fP   (0x1UL << CAN_RF0R_RFOM0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0\fP   \fBCAN_RF0R_RFOM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Msk\fP   (0x3UL << CAN_RF1R_FMP1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1\fP   \fBCAN_RF1R_FMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Msk\fP   (0x1UL << CAN_RF1R_FULL1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1\fP   \fBCAN_RF1R_FULL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Msk\fP   (0x1UL << CAN_RF1R_FOVR1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1\fP   \fBCAN_RF1R_FOVR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Msk\fP   (0x1UL << CAN_RF1R_RFOM1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1\fP   \fBCAN_RF1R_RFOM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Msk\fP   (0x1UL << CAN_IER_TMEIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE\fP   \fBCAN_IER_TMEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Msk\fP   (0x1UL << CAN_IER_FMPIE0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0\fP   \fBCAN_IER_FMPIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Msk\fP   (0x1UL << CAN_IER_FFIE0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0\fP   \fBCAN_IER_FFIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Msk\fP   (0x1UL << CAN_IER_FOVIE0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0\fP   \fBCAN_IER_FOVIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Msk\fP   (0x1UL << CAN_IER_FMPIE1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1\fP   \fBCAN_IER_FMPIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Msk\fP   (0x1UL << CAN_IER_FFIE1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1\fP   \fBCAN_IER_FFIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Msk\fP   (0x1UL << CAN_IER_FOVIE1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1\fP   \fBCAN_IER_FOVIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Msk\fP   (0x1UL << CAN_IER_EWGIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE\fP   \fBCAN_IER_EWGIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Msk\fP   (0x1UL << CAN_IER_EPVIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE\fP   \fBCAN_IER_EPVIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Msk\fP   (0x1UL << CAN_IER_BOFIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE\fP   \fBCAN_IER_BOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Msk\fP   (0x1UL << CAN_IER_LECIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE\fP   \fBCAN_IER_LECIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Msk\fP   (0x1UL << CAN_IER_ERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE\fP   \fBCAN_IER_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Msk\fP   (0x1UL << CAN_IER_WKUIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE\fP   \fBCAN_IER_WKUIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Msk\fP   (0x1UL << CAN_IER_SLKIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE\fP   \fBCAN_IER_SLKIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Msk\fP   (0x1UL << CAN_ESR_EWGF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF\fP   \fBCAN_ESR_EWGF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Msk\fP   (0x1UL << CAN_ESR_EPVF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF\fP   \fBCAN_ESR_EPVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Msk\fP   (0x1UL << CAN_ESR_BOFF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF\fP   \fBCAN_ESR_BOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Msk\fP   (0x7UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC\fP   \fBCAN_ESR_LEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_0\fP   (0x1UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_1\fP   (0x2UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_2\fP   (0x4UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Msk\fP   (0xFFUL << CAN_ESR_TEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC\fP   \fBCAN_ESR_TEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Msk\fP   (0xFFUL << CAN_ESR_REC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC\fP   \fBCAN_ESR_REC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Msk\fP   (0x3FFUL << CAN_BTR_BRP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP\fP   \fBCAN_BTR_BRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Msk\fP   (0xFUL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1\fP   \fBCAN_BTR_TS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_0\fP   (0x1UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_1\fP   (0x2UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_2\fP   (0x4UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_3\fP   (0x8UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Msk\fP   (0x7UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2\fP   \fBCAN_BTR_TS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_0\fP   (0x1UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_1\fP   (0x2UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_2\fP   (0x4UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Msk\fP   (0x3UL << CAN_BTR_SJW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW\fP   \fBCAN_BTR_SJW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_0\fP   (0x1UL << CAN_BTR_SJW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_1\fP   (0x2UL << CAN_BTR_SJW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Msk\fP   (0x1UL << CAN_BTR_LBKM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM\fP   \fBCAN_BTR_LBKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Msk\fP   (0x1UL << CAN_BTR_SILM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM\fP   \fBCAN_BTR_SILM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Msk\fP   (0x1UL << CAN_TI0R_TXRQ_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ\fP   \fBCAN_TI0R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Msk\fP   (0x1UL << CAN_TI0R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR\fP   \fBCAN_TI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Msk\fP   (0x1UL << CAN_TI0R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE\fP   \fBCAN_TI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Msk\fP   (0x3FFFFUL << CAN_TI0R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID\fP   \fBCAN_TI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Msk\fP   (0x7FFUL << CAN_TI0R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID\fP   \fBCAN_TI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Msk\fP   (0xFUL << CAN_TDT0R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC\fP   \fBCAN_TDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Msk\fP   (0x1UL << CAN_TDT0R_TGT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT\fP   \fBCAN_TDT0R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Msk\fP   (0xFFFFUL << CAN_TDT0R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME\fP   \fBCAN_TDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Msk\fP   (0xFFUL << CAN_TDL0R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0\fP   \fBCAN_TDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Msk\fP   (0xFFUL << CAN_TDL0R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1\fP   \fBCAN_TDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Msk\fP   (0xFFUL << CAN_TDL0R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2\fP   \fBCAN_TDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Msk\fP   (0xFFUL << CAN_TDL0R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3\fP   \fBCAN_TDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Msk\fP   (0xFFUL << CAN_TDH0R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4\fP   \fBCAN_TDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Msk\fP   (0xFFUL << CAN_TDH0R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5\fP   \fBCAN_TDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Msk\fP   (0xFFUL << CAN_TDH0R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6\fP   \fBCAN_TDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Msk\fP   (0xFFUL << CAN_TDH0R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7\fP   \fBCAN_TDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Msk\fP   (0x1UL << CAN_TI1R_TXRQ_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ\fP   \fBCAN_TI1R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Msk\fP   (0x1UL << CAN_TI1R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR\fP   \fBCAN_TI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Msk\fP   (0x1UL << CAN_TI1R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE\fP   \fBCAN_TI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Msk\fP   (0x3FFFFUL << CAN_TI1R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID\fP   \fBCAN_TI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Msk\fP   (0x7FFUL << CAN_TI1R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID\fP   \fBCAN_TI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Msk\fP   (0xFUL << CAN_TDT1R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC\fP   \fBCAN_TDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Msk\fP   (0x1UL << CAN_TDT1R_TGT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT\fP   \fBCAN_TDT1R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Msk\fP   (0xFFFFUL << CAN_TDT1R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME\fP   \fBCAN_TDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Msk\fP   (0xFFUL << CAN_TDL1R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0\fP   \fBCAN_TDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Msk\fP   (0xFFUL << CAN_TDL1R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1\fP   \fBCAN_TDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Msk\fP   (0xFFUL << CAN_TDL1R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2\fP   \fBCAN_TDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Msk\fP   (0xFFUL << CAN_TDL1R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3\fP   \fBCAN_TDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Msk\fP   (0xFFUL << CAN_TDH1R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4\fP   \fBCAN_TDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Msk\fP   (0xFFUL << CAN_TDH1R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5\fP   \fBCAN_TDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Msk\fP   (0xFFUL << CAN_TDH1R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6\fP   \fBCAN_TDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Msk\fP   (0xFFUL << CAN_TDH1R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7\fP   \fBCAN_TDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Msk\fP   (0x1UL << CAN_TI2R_TXRQ_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ\fP   \fBCAN_TI2R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Msk\fP   (0x1UL << CAN_TI2R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR\fP   \fBCAN_TI2R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Msk\fP   (0x1UL << CAN_TI2R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE\fP   \fBCAN_TI2R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Msk\fP   (0x3FFFFUL << CAN_TI2R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID\fP   \fBCAN_TI2R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Msk\fP   (0x7FFUL << CAN_TI2R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID\fP   \fBCAN_TI2R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Msk\fP   (0xFUL << CAN_TDT2R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC\fP   \fBCAN_TDT2R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Msk\fP   (0x1UL << CAN_TDT2R_TGT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT\fP   \fBCAN_TDT2R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Msk\fP   (0xFFFFUL << CAN_TDT2R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME\fP   \fBCAN_TDT2R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Msk\fP   (0xFFUL << CAN_TDL2R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0\fP   \fBCAN_TDL2R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Msk\fP   (0xFFUL << CAN_TDL2R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1\fP   \fBCAN_TDL2R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Msk\fP   (0xFFUL << CAN_TDL2R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2\fP   \fBCAN_TDL2R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Msk\fP   (0xFFUL << CAN_TDL2R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3\fP   \fBCAN_TDL2R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Msk\fP   (0xFFUL << CAN_TDH2R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4\fP   \fBCAN_TDH2R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Msk\fP   (0xFFUL << CAN_TDH2R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5\fP   \fBCAN_TDH2R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Msk\fP   (0xFFUL << CAN_TDH2R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6\fP   \fBCAN_TDH2R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Msk\fP   (0xFFUL << CAN_TDH2R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7\fP   \fBCAN_TDH2R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Msk\fP   (0x1UL << CAN_RI0R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR\fP   \fBCAN_RI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Msk\fP   (0x1UL << CAN_RI0R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE\fP   \fBCAN_RI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Msk\fP   (0x3FFFFUL << CAN_RI0R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID\fP   \fBCAN_RI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Msk\fP   (0x7FFUL << CAN_RI0R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID\fP   \fBCAN_RI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Msk\fP   (0xFUL << CAN_RDT0R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC\fP   \fBCAN_RDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Msk\fP   (0xFFUL << CAN_RDT0R_FMI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI\fP   \fBCAN_RDT0R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Msk\fP   (0xFFFFUL << CAN_RDT0R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME\fP   \fBCAN_RDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Msk\fP   (0xFFUL << CAN_RDL0R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0\fP   \fBCAN_RDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Msk\fP   (0xFFUL << CAN_RDL0R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1\fP   \fBCAN_RDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Msk\fP   (0xFFUL << CAN_RDL0R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2\fP   \fBCAN_RDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Msk\fP   (0xFFUL << CAN_RDL0R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3\fP   \fBCAN_RDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Msk\fP   (0xFFUL << CAN_RDH0R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4\fP   \fBCAN_RDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Msk\fP   (0xFFUL << CAN_RDH0R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5\fP   \fBCAN_RDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Msk\fP   (0xFFUL << CAN_RDH0R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6\fP   \fBCAN_RDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Msk\fP   (0xFFUL << CAN_RDH0R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7\fP   \fBCAN_RDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Msk\fP   (0x1UL << CAN_RI1R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR\fP   \fBCAN_RI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Msk\fP   (0x1UL << CAN_RI1R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE\fP   \fBCAN_RI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Msk\fP   (0x3FFFFUL << CAN_RI1R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID\fP   \fBCAN_RI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Msk\fP   (0x7FFUL << CAN_RI1R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID\fP   \fBCAN_RI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Msk\fP   (0xFUL << CAN_RDT1R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC\fP   \fBCAN_RDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Msk\fP   (0xFFUL << CAN_RDT1R_FMI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI\fP   \fBCAN_RDT1R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Msk\fP   (0xFFFFUL << CAN_RDT1R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME\fP   \fBCAN_RDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Msk\fP   (0xFFUL << CAN_RDL1R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0\fP   \fBCAN_RDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Msk\fP   (0xFFUL << CAN_RDL1R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1\fP   \fBCAN_RDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Msk\fP   (0xFFUL << CAN_RDL1R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2\fP   \fBCAN_RDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Msk\fP   (0xFFUL << CAN_RDL1R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3\fP   \fBCAN_RDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Msk\fP   (0xFFUL << CAN_RDH1R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4\fP   \fBCAN_RDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Msk\fP   (0xFFUL << CAN_RDH1R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5\fP   \fBCAN_RDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Msk\fP   (0xFFUL << CAN_RDH1R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6\fP   \fBCAN_RDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Msk\fP   (0xFFUL << CAN_RDH1R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7\fP   \fBCAN_RDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Msk\fP   (0x1UL << CAN_FMR_FINIT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT\fP   \fBCAN_FMR_FINIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Msk\fP   (0x3FUL << CAN_FMR_CAN2SB_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB\fP   \fBCAN_FMR_CAN2SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Msk\fP   (0xFFFFFFFUL << CAN_FM1R_FBM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM\fP   \fBCAN_FM1R_FBM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Msk\fP   (0x1UL << CAN_FM1R_FBM0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0\fP   \fBCAN_FM1R_FBM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Msk\fP   (0x1UL << CAN_FM1R_FBM1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1\fP   \fBCAN_FM1R_FBM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Msk\fP   (0x1UL << CAN_FM1R_FBM2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2\fP   \fBCAN_FM1R_FBM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Msk\fP   (0x1UL << CAN_FM1R_FBM3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3\fP   \fBCAN_FM1R_FBM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Msk\fP   (0x1UL << CAN_FM1R_FBM4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4\fP   \fBCAN_FM1R_FBM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Msk\fP   (0x1UL << CAN_FM1R_FBM5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5\fP   \fBCAN_FM1R_FBM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Msk\fP   (0x1UL << CAN_FM1R_FBM6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6\fP   \fBCAN_FM1R_FBM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Msk\fP   (0x1UL << CAN_FM1R_FBM7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7\fP   \fBCAN_FM1R_FBM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Msk\fP   (0x1UL << CAN_FM1R_FBM8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8\fP   \fBCAN_FM1R_FBM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Msk\fP   (0x1UL << CAN_FM1R_FBM9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9\fP   \fBCAN_FM1R_FBM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Msk\fP   (0x1UL << CAN_FM1R_FBM10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10\fP   \fBCAN_FM1R_FBM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Msk\fP   (0x1UL << CAN_FM1R_FBM11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11\fP   \fBCAN_FM1R_FBM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Msk\fP   (0x1UL << CAN_FM1R_FBM12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12\fP   \fBCAN_FM1R_FBM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Msk\fP   (0x1UL << CAN_FM1R_FBM13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13\fP   \fBCAN_FM1R_FBM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM14_Msk\fP   (0x1UL << CAN_FM1R_FBM14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM14\fP   \fBCAN_FM1R_FBM14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM15_Msk\fP   (0x1UL << CAN_FM1R_FBM15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM15\fP   \fBCAN_FM1R_FBM15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM16_Msk\fP   (0x1UL << CAN_FM1R_FBM16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM16\fP   \fBCAN_FM1R_FBM16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM17_Msk\fP   (0x1UL << CAN_FM1R_FBM17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM17\fP   \fBCAN_FM1R_FBM17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM18_Msk\fP   (0x1UL << CAN_FM1R_FBM18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM18\fP   \fBCAN_FM1R_FBM18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM19_Msk\fP   (0x1UL << CAN_FM1R_FBM19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM19\fP   \fBCAN_FM1R_FBM19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM20_Msk\fP   (0x1UL << CAN_FM1R_FBM20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM20\fP   \fBCAN_FM1R_FBM20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM21_Msk\fP   (0x1UL << CAN_FM1R_FBM21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM21\fP   \fBCAN_FM1R_FBM21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM22_Msk\fP   (0x1UL << CAN_FM1R_FBM22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM22\fP   \fBCAN_FM1R_FBM22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM23_Msk\fP   (0x1UL << CAN_FM1R_FBM23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM23\fP   \fBCAN_FM1R_FBM23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM24_Msk\fP   (0x1UL << CAN_FM1R_FBM24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM24\fP   \fBCAN_FM1R_FBM24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM25_Msk\fP   (0x1UL << CAN_FM1R_FBM25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM25\fP   \fBCAN_FM1R_FBM25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM26_Msk\fP   (0x1UL << CAN_FM1R_FBM26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM26\fP   \fBCAN_FM1R_FBM26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM27_Msk\fP   (0x1UL << CAN_FM1R_FBM27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM27\fP   \fBCAN_FM1R_FBM27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Msk\fP   (0xFFFFFFFUL << CAN_FS1R_FSC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC\fP   \fBCAN_FS1R_FSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Msk\fP   (0x1UL << CAN_FS1R_FSC0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0\fP   \fBCAN_FS1R_FSC0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Msk\fP   (0x1UL << CAN_FS1R_FSC1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1\fP   \fBCAN_FS1R_FSC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Msk\fP   (0x1UL << CAN_FS1R_FSC2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2\fP   \fBCAN_FS1R_FSC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Msk\fP   (0x1UL << CAN_FS1R_FSC3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3\fP   \fBCAN_FS1R_FSC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Msk\fP   (0x1UL << CAN_FS1R_FSC4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4\fP   \fBCAN_FS1R_FSC4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Msk\fP   (0x1UL << CAN_FS1R_FSC5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5\fP   \fBCAN_FS1R_FSC5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Msk\fP   (0x1UL << CAN_FS1R_FSC6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6\fP   \fBCAN_FS1R_FSC6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Msk\fP   (0x1UL << CAN_FS1R_FSC7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7\fP   \fBCAN_FS1R_FSC7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Msk\fP   (0x1UL << CAN_FS1R_FSC8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8\fP   \fBCAN_FS1R_FSC8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Msk\fP   (0x1UL << CAN_FS1R_FSC9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9\fP   \fBCAN_FS1R_FSC9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Msk\fP   (0x1UL << CAN_FS1R_FSC10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10\fP   \fBCAN_FS1R_FSC10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Msk\fP   (0x1UL << CAN_FS1R_FSC11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11\fP   \fBCAN_FS1R_FSC11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Msk\fP   (0x1UL << CAN_FS1R_FSC12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12\fP   \fBCAN_FS1R_FSC12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Msk\fP   (0x1UL << CAN_FS1R_FSC13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13\fP   \fBCAN_FS1R_FSC13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC14_Msk\fP   (0x1UL << CAN_FS1R_FSC14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC14\fP   \fBCAN_FS1R_FSC14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC15_Msk\fP   (0x1UL << CAN_FS1R_FSC15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC15\fP   \fBCAN_FS1R_FSC15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC16_Msk\fP   (0x1UL << CAN_FS1R_FSC16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC16\fP   \fBCAN_FS1R_FSC16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC17_Msk\fP   (0x1UL << CAN_FS1R_FSC17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC17\fP   \fBCAN_FS1R_FSC17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC18_Msk\fP   (0x1UL << CAN_FS1R_FSC18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC18\fP   \fBCAN_FS1R_FSC18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC19_Msk\fP   (0x1UL << CAN_FS1R_FSC19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC19\fP   \fBCAN_FS1R_FSC19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC20_Msk\fP   (0x1UL << CAN_FS1R_FSC20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC20\fP   \fBCAN_FS1R_FSC20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC21_Msk\fP   (0x1UL << CAN_FS1R_FSC21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC21\fP   \fBCAN_FS1R_FSC21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC22_Msk\fP   (0x1UL << CAN_FS1R_FSC22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC22\fP   \fBCAN_FS1R_FSC22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC23_Msk\fP   (0x1UL << CAN_FS1R_FSC23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC23\fP   \fBCAN_FS1R_FSC23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC24_Msk\fP   (0x1UL << CAN_FS1R_FSC24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC24\fP   \fBCAN_FS1R_FSC24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC25_Msk\fP   (0x1UL << CAN_FS1R_FSC25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC25\fP   \fBCAN_FS1R_FSC25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC26_Msk\fP   (0x1UL << CAN_FS1R_FSC26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC26\fP   \fBCAN_FS1R_FSC26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC27_Msk\fP   (0x1UL << CAN_FS1R_FSC27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC27\fP   \fBCAN_FS1R_FSC27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Msk\fP   (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA\fP   \fBCAN_FFA1R_FFA_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Msk\fP   (0x1UL << CAN_FFA1R_FFA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0\fP   \fBCAN_FFA1R_FFA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Msk\fP   (0x1UL << CAN_FFA1R_FFA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1\fP   \fBCAN_FFA1R_FFA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Msk\fP   (0x1UL << CAN_FFA1R_FFA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2\fP   \fBCAN_FFA1R_FFA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Msk\fP   (0x1UL << CAN_FFA1R_FFA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3\fP   \fBCAN_FFA1R_FFA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Msk\fP   (0x1UL << CAN_FFA1R_FFA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4\fP   \fBCAN_FFA1R_FFA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Msk\fP   (0x1UL << CAN_FFA1R_FFA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5\fP   \fBCAN_FFA1R_FFA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Msk\fP   (0x1UL << CAN_FFA1R_FFA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6\fP   \fBCAN_FFA1R_FFA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Msk\fP   (0x1UL << CAN_FFA1R_FFA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7\fP   \fBCAN_FFA1R_FFA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Msk\fP   (0x1UL << CAN_FFA1R_FFA8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8\fP   \fBCAN_FFA1R_FFA8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Msk\fP   (0x1UL << CAN_FFA1R_FFA9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9\fP   \fBCAN_FFA1R_FFA9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Msk\fP   (0x1UL << CAN_FFA1R_FFA10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10\fP   \fBCAN_FFA1R_FFA10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Msk\fP   (0x1UL << CAN_FFA1R_FFA11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11\fP   \fBCAN_FFA1R_FFA11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Msk\fP   (0x1UL << CAN_FFA1R_FFA12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12\fP   \fBCAN_FFA1R_FFA12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Msk\fP   (0x1UL << CAN_FFA1R_FFA13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13\fP   \fBCAN_FFA1R_FFA13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA14_Msk\fP   (0x1UL << CAN_FFA1R_FFA14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA14\fP   \fBCAN_FFA1R_FFA14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA15_Msk\fP   (0x1UL << CAN_FFA1R_FFA15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA15\fP   \fBCAN_FFA1R_FFA15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA16_Msk\fP   (0x1UL << CAN_FFA1R_FFA16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA16\fP   \fBCAN_FFA1R_FFA16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA17_Msk\fP   (0x1UL << CAN_FFA1R_FFA17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA17\fP   \fBCAN_FFA1R_FFA17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA18_Msk\fP   (0x1UL << CAN_FFA1R_FFA18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA18\fP   \fBCAN_FFA1R_FFA18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA19_Msk\fP   (0x1UL << CAN_FFA1R_FFA19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA19\fP   \fBCAN_FFA1R_FFA19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA20_Msk\fP   (0x1UL << CAN_FFA1R_FFA20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA20\fP   \fBCAN_FFA1R_FFA20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA21_Msk\fP   (0x1UL << CAN_FFA1R_FFA21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA21\fP   \fBCAN_FFA1R_FFA21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA22_Msk\fP   (0x1UL << CAN_FFA1R_FFA22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA22\fP   \fBCAN_FFA1R_FFA22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA23_Msk\fP   (0x1UL << CAN_FFA1R_FFA23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA23\fP   \fBCAN_FFA1R_FFA23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA24_Msk\fP   (0x1UL << CAN_FFA1R_FFA24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA24\fP   \fBCAN_FFA1R_FFA24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA25_Msk\fP   (0x1UL << CAN_FFA1R_FFA25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA25\fP   \fBCAN_FFA1R_FFA25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA26_Msk\fP   (0x1UL << CAN_FFA1R_FFA26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA26\fP   \fBCAN_FFA1R_FFA26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA27_Msk\fP   (0x1UL << CAN_FFA1R_FFA27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA27\fP   \fBCAN_FFA1R_FFA27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Msk\fP   (0xFFFFFFFUL << CAN_FA1R_FACT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT\fP   \fBCAN_FA1R_FACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Msk\fP   (0x1UL << CAN_FA1R_FACT0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0\fP   \fBCAN_FA1R_FACT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Msk\fP   (0x1UL << CAN_FA1R_FACT1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1\fP   \fBCAN_FA1R_FACT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Msk\fP   (0x1UL << CAN_FA1R_FACT2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2\fP   \fBCAN_FA1R_FACT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Msk\fP   (0x1UL << CAN_FA1R_FACT3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3\fP   \fBCAN_FA1R_FACT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Msk\fP   (0x1UL << CAN_FA1R_FACT4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4\fP   \fBCAN_FA1R_FACT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Msk\fP   (0x1UL << CAN_FA1R_FACT5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5\fP   \fBCAN_FA1R_FACT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Msk\fP   (0x1UL << CAN_FA1R_FACT6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6\fP   \fBCAN_FA1R_FACT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Msk\fP   (0x1UL << CAN_FA1R_FACT7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7\fP   \fBCAN_FA1R_FACT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Msk\fP   (0x1UL << CAN_FA1R_FACT8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8\fP   \fBCAN_FA1R_FACT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Msk\fP   (0x1UL << CAN_FA1R_FACT9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9\fP   \fBCAN_FA1R_FACT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Msk\fP   (0x1UL << CAN_FA1R_FACT10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10\fP   \fBCAN_FA1R_FACT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Msk\fP   (0x1UL << CAN_FA1R_FACT11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11\fP   \fBCAN_FA1R_FACT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Msk\fP   (0x1UL << CAN_FA1R_FACT12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12\fP   \fBCAN_FA1R_FACT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Msk\fP   (0x1UL << CAN_FA1R_FACT13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13\fP   \fBCAN_FA1R_FACT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT14_Msk\fP   (0x1UL << CAN_FA1R_FACT14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT14\fP   \fBCAN_FA1R_FACT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT15_Msk\fP   (0x1UL << CAN_FA1R_FACT15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT15\fP   \fBCAN_FA1R_FACT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT16_Msk\fP   (0x1UL << CAN_FA1R_FACT16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT16\fP   \fBCAN_FA1R_FACT16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT17_Msk\fP   (0x1UL << CAN_FA1R_FACT17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT17\fP   \fBCAN_FA1R_FACT17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT18_Msk\fP   (0x1UL << CAN_FA1R_FACT18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT18\fP   \fBCAN_FA1R_FACT18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT19_Msk\fP   (0x1UL << CAN_FA1R_FACT19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT19\fP   \fBCAN_FA1R_FACT19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT20_Msk\fP   (0x1UL << CAN_FA1R_FACT20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT20\fP   \fBCAN_FA1R_FACT20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT21_Msk\fP   (0x1UL << CAN_FA1R_FACT21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT21\fP   \fBCAN_FA1R_FACT21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT22_Msk\fP   (0x1UL << CAN_FA1R_FACT22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT22\fP   \fBCAN_FA1R_FACT22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT23_Msk\fP   (0x1UL << CAN_FA1R_FACT23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT23\fP   \fBCAN_FA1R_FACT23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT24_Msk\fP   (0x1UL << CAN_FA1R_FACT24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT24\fP   \fBCAN_FA1R_FACT24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT25_Msk\fP   (0x1UL << CAN_FA1R_FACT25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT25\fP   \fBCAN_FA1R_FACT25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT26_Msk\fP   (0x1UL << CAN_FA1R_FACT26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT26\fP   \fBCAN_FA1R_FACT26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT27_Msk\fP   (0x1UL << CAN_FA1R_FACT27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT27\fP   \fBCAN_FA1R_FACT27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Msk\fP   (0x1UL << CAN_F0R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0\fP   \fBCAN_F0R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Msk\fP   (0x1UL << CAN_F0R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1\fP   \fBCAN_F0R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Msk\fP   (0x1UL << CAN_F0R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2\fP   \fBCAN_F0R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Msk\fP   (0x1UL << CAN_F0R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3\fP   \fBCAN_F0R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Msk\fP   (0x1UL << CAN_F0R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4\fP   \fBCAN_F0R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Msk\fP   (0x1UL << CAN_F0R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5\fP   \fBCAN_F0R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Msk\fP   (0x1UL << CAN_F0R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6\fP   \fBCAN_F0R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Msk\fP   (0x1UL << CAN_F0R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7\fP   \fBCAN_F0R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Msk\fP   (0x1UL << CAN_F0R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8\fP   \fBCAN_F0R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Msk\fP   (0x1UL << CAN_F0R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9\fP   \fBCAN_F0R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Msk\fP   (0x1UL << CAN_F0R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10\fP   \fBCAN_F0R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Msk\fP   (0x1UL << CAN_F0R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11\fP   \fBCAN_F0R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Msk\fP   (0x1UL << CAN_F0R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12\fP   \fBCAN_F0R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Msk\fP   (0x1UL << CAN_F0R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13\fP   \fBCAN_F0R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Msk\fP   (0x1UL << CAN_F0R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14\fP   \fBCAN_F0R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Msk\fP   (0x1UL << CAN_F0R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15\fP   \fBCAN_F0R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Msk\fP   (0x1UL << CAN_F0R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16\fP   \fBCAN_F0R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Msk\fP   (0x1UL << CAN_F0R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17\fP   \fBCAN_F0R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Msk\fP   (0x1UL << CAN_F0R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18\fP   \fBCAN_F0R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Msk\fP   (0x1UL << CAN_F0R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19\fP   \fBCAN_F0R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Msk\fP   (0x1UL << CAN_F0R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20\fP   \fBCAN_F0R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Msk\fP   (0x1UL << CAN_F0R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21\fP   \fBCAN_F0R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Msk\fP   (0x1UL << CAN_F0R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22\fP   \fBCAN_F0R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Msk\fP   (0x1UL << CAN_F0R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23\fP   \fBCAN_F0R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Msk\fP   (0x1UL << CAN_F0R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24\fP   \fBCAN_F0R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Msk\fP   (0x1UL << CAN_F0R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25\fP   \fBCAN_F0R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Msk\fP   (0x1UL << CAN_F0R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26\fP   \fBCAN_F0R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Msk\fP   (0x1UL << CAN_F0R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27\fP   \fBCAN_F0R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Msk\fP   (0x1UL << CAN_F0R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28\fP   \fBCAN_F0R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Msk\fP   (0x1UL << CAN_F0R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29\fP   \fBCAN_F0R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Msk\fP   (0x1UL << CAN_F0R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30\fP   \fBCAN_F0R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Msk\fP   (0x1UL << CAN_F0R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31\fP   \fBCAN_F0R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Msk\fP   (0x1UL << CAN_F1R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0\fP   \fBCAN_F1R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Msk\fP   (0x1UL << CAN_F1R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1\fP   \fBCAN_F1R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Msk\fP   (0x1UL << CAN_F1R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2\fP   \fBCAN_F1R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Msk\fP   (0x1UL << CAN_F1R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3\fP   \fBCAN_F1R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Msk\fP   (0x1UL << CAN_F1R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4\fP   \fBCAN_F1R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Msk\fP   (0x1UL << CAN_F1R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5\fP   \fBCAN_F1R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Msk\fP   (0x1UL << CAN_F1R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6\fP   \fBCAN_F1R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Msk\fP   (0x1UL << CAN_F1R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7\fP   \fBCAN_F1R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Msk\fP   (0x1UL << CAN_F1R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8\fP   \fBCAN_F1R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Msk\fP   (0x1UL << CAN_F1R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9\fP   \fBCAN_F1R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Msk\fP   (0x1UL << CAN_F1R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10\fP   \fBCAN_F1R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Msk\fP   (0x1UL << CAN_F1R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11\fP   \fBCAN_F1R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Msk\fP   (0x1UL << CAN_F1R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12\fP   \fBCAN_F1R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Msk\fP   (0x1UL << CAN_F1R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13\fP   \fBCAN_F1R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Msk\fP   (0x1UL << CAN_F1R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14\fP   \fBCAN_F1R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Msk\fP   (0x1UL << CAN_F1R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15\fP   \fBCAN_F1R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Msk\fP   (0x1UL << CAN_F1R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16\fP   \fBCAN_F1R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Msk\fP   (0x1UL << CAN_F1R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17\fP   \fBCAN_F1R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Msk\fP   (0x1UL << CAN_F1R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18\fP   \fBCAN_F1R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Msk\fP   (0x1UL << CAN_F1R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19\fP   \fBCAN_F1R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Msk\fP   (0x1UL << CAN_F1R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20\fP   \fBCAN_F1R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Msk\fP   (0x1UL << CAN_F1R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21\fP   \fBCAN_F1R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Msk\fP   (0x1UL << CAN_F1R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22\fP   \fBCAN_F1R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Msk\fP   (0x1UL << CAN_F1R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23\fP   \fBCAN_F1R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Msk\fP   (0x1UL << CAN_F1R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24\fP   \fBCAN_F1R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Msk\fP   (0x1UL << CAN_F1R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25\fP   \fBCAN_F1R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Msk\fP   (0x1UL << CAN_F1R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26\fP   \fBCAN_F1R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Msk\fP   (0x1UL << CAN_F1R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27\fP   \fBCAN_F1R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Msk\fP   (0x1UL << CAN_F1R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28\fP   \fBCAN_F1R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Msk\fP   (0x1UL << CAN_F1R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29\fP   \fBCAN_F1R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Msk\fP   (0x1UL << CAN_F1R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30\fP   \fBCAN_F1R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Msk\fP   (0x1UL << CAN_F1R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31\fP   \fBCAN_F1R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Msk\fP   (0x1UL << CAN_F2R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0\fP   \fBCAN_F2R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Msk\fP   (0x1UL << CAN_F2R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1\fP   \fBCAN_F2R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Msk\fP   (0x1UL << CAN_F2R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2\fP   \fBCAN_F2R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Msk\fP   (0x1UL << CAN_F2R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3\fP   \fBCAN_F2R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Msk\fP   (0x1UL << CAN_F2R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4\fP   \fBCAN_F2R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Msk\fP   (0x1UL << CAN_F2R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5\fP   \fBCAN_F2R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Msk\fP   (0x1UL << CAN_F2R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6\fP   \fBCAN_F2R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Msk\fP   (0x1UL << CAN_F2R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7\fP   \fBCAN_F2R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Msk\fP   (0x1UL << CAN_F2R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8\fP   \fBCAN_F2R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Msk\fP   (0x1UL << CAN_F2R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9\fP   \fBCAN_F2R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Msk\fP   (0x1UL << CAN_F2R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10\fP   \fBCAN_F2R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Msk\fP   (0x1UL << CAN_F2R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11\fP   \fBCAN_F2R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Msk\fP   (0x1UL << CAN_F2R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12\fP   \fBCAN_F2R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Msk\fP   (0x1UL << CAN_F2R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13\fP   \fBCAN_F2R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Msk\fP   (0x1UL << CAN_F2R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14\fP   \fBCAN_F2R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Msk\fP   (0x1UL << CAN_F2R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15\fP   \fBCAN_F2R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Msk\fP   (0x1UL << CAN_F2R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16\fP   \fBCAN_F2R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Msk\fP   (0x1UL << CAN_F2R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17\fP   \fBCAN_F2R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Msk\fP   (0x1UL << CAN_F2R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18\fP   \fBCAN_F2R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Msk\fP   (0x1UL << CAN_F2R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19\fP   \fBCAN_F2R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Msk\fP   (0x1UL << CAN_F2R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20\fP   \fBCAN_F2R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Msk\fP   (0x1UL << CAN_F2R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21\fP   \fBCAN_F2R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Msk\fP   (0x1UL << CAN_F2R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22\fP   \fBCAN_F2R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Msk\fP   (0x1UL << CAN_F2R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23\fP   \fBCAN_F2R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Msk\fP   (0x1UL << CAN_F2R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24\fP   \fBCAN_F2R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Msk\fP   (0x1UL << CAN_F2R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25\fP   \fBCAN_F2R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Msk\fP   (0x1UL << CAN_F2R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26\fP   \fBCAN_F2R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Msk\fP   (0x1UL << CAN_F2R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27\fP   \fBCAN_F2R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Msk\fP   (0x1UL << CAN_F2R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28\fP   \fBCAN_F2R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Msk\fP   (0x1UL << CAN_F2R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29\fP   \fBCAN_F2R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Msk\fP   (0x1UL << CAN_F2R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30\fP   \fBCAN_F2R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Msk\fP   (0x1UL << CAN_F2R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31\fP   \fBCAN_F2R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Msk\fP   (0x1UL << CAN_F3R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0\fP   \fBCAN_F3R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Msk\fP   (0x1UL << CAN_F3R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1\fP   \fBCAN_F3R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Msk\fP   (0x1UL << CAN_F3R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2\fP   \fBCAN_F3R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Msk\fP   (0x1UL << CAN_F3R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3\fP   \fBCAN_F3R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Msk\fP   (0x1UL << CAN_F3R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4\fP   \fBCAN_F3R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Msk\fP   (0x1UL << CAN_F3R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5\fP   \fBCAN_F3R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Msk\fP   (0x1UL << CAN_F3R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6\fP   \fBCAN_F3R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Msk\fP   (0x1UL << CAN_F3R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7\fP   \fBCAN_F3R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Msk\fP   (0x1UL << CAN_F3R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8\fP   \fBCAN_F3R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Msk\fP   (0x1UL << CAN_F3R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9\fP   \fBCAN_F3R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Msk\fP   (0x1UL << CAN_F3R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10\fP   \fBCAN_F3R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Msk\fP   (0x1UL << CAN_F3R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11\fP   \fBCAN_F3R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Msk\fP   (0x1UL << CAN_F3R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12\fP   \fBCAN_F3R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Msk\fP   (0x1UL << CAN_F3R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13\fP   \fBCAN_F3R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Msk\fP   (0x1UL << CAN_F3R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14\fP   \fBCAN_F3R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Msk\fP   (0x1UL << CAN_F3R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15\fP   \fBCAN_F3R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Msk\fP   (0x1UL << CAN_F3R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16\fP   \fBCAN_F3R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Msk\fP   (0x1UL << CAN_F3R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17\fP   \fBCAN_F3R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Msk\fP   (0x1UL << CAN_F3R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18\fP   \fBCAN_F3R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Msk\fP   (0x1UL << CAN_F3R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19\fP   \fBCAN_F3R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Msk\fP   (0x1UL << CAN_F3R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20\fP   \fBCAN_F3R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Msk\fP   (0x1UL << CAN_F3R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21\fP   \fBCAN_F3R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Msk\fP   (0x1UL << CAN_F3R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22\fP   \fBCAN_F3R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Msk\fP   (0x1UL << CAN_F3R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23\fP   \fBCAN_F3R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Msk\fP   (0x1UL << CAN_F3R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24\fP   \fBCAN_F3R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Msk\fP   (0x1UL << CAN_F3R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25\fP   \fBCAN_F3R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Msk\fP   (0x1UL << CAN_F3R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26\fP   \fBCAN_F3R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Msk\fP   (0x1UL << CAN_F3R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27\fP   \fBCAN_F3R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Msk\fP   (0x1UL << CAN_F3R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28\fP   \fBCAN_F3R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Msk\fP   (0x1UL << CAN_F3R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29\fP   \fBCAN_F3R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Msk\fP   (0x1UL << CAN_F3R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30\fP   \fBCAN_F3R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Msk\fP   (0x1UL << CAN_F3R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31\fP   \fBCAN_F3R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Msk\fP   (0x1UL << CAN_F4R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0\fP   \fBCAN_F4R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Msk\fP   (0x1UL << CAN_F4R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1\fP   \fBCAN_F4R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Msk\fP   (0x1UL << CAN_F4R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2\fP   \fBCAN_F4R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Msk\fP   (0x1UL << CAN_F4R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3\fP   \fBCAN_F4R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Msk\fP   (0x1UL << CAN_F4R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4\fP   \fBCAN_F4R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Msk\fP   (0x1UL << CAN_F4R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5\fP   \fBCAN_F4R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Msk\fP   (0x1UL << CAN_F4R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6\fP   \fBCAN_F4R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Msk\fP   (0x1UL << CAN_F4R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7\fP   \fBCAN_F4R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Msk\fP   (0x1UL << CAN_F4R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8\fP   \fBCAN_F4R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Msk\fP   (0x1UL << CAN_F4R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9\fP   \fBCAN_F4R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Msk\fP   (0x1UL << CAN_F4R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10\fP   \fBCAN_F4R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Msk\fP   (0x1UL << CAN_F4R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11\fP   \fBCAN_F4R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Msk\fP   (0x1UL << CAN_F4R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12\fP   \fBCAN_F4R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Msk\fP   (0x1UL << CAN_F4R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13\fP   \fBCAN_F4R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Msk\fP   (0x1UL << CAN_F4R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14\fP   \fBCAN_F4R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Msk\fP   (0x1UL << CAN_F4R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15\fP   \fBCAN_F4R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Msk\fP   (0x1UL << CAN_F4R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16\fP   \fBCAN_F4R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Msk\fP   (0x1UL << CAN_F4R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17\fP   \fBCAN_F4R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Msk\fP   (0x1UL << CAN_F4R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18\fP   \fBCAN_F4R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Msk\fP   (0x1UL << CAN_F4R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19\fP   \fBCAN_F4R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Msk\fP   (0x1UL << CAN_F4R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20\fP   \fBCAN_F4R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Msk\fP   (0x1UL << CAN_F4R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21\fP   \fBCAN_F4R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Msk\fP   (0x1UL << CAN_F4R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22\fP   \fBCAN_F4R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Msk\fP   (0x1UL << CAN_F4R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23\fP   \fBCAN_F4R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Msk\fP   (0x1UL << CAN_F4R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24\fP   \fBCAN_F4R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Msk\fP   (0x1UL << CAN_F4R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25\fP   \fBCAN_F4R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Msk\fP   (0x1UL << CAN_F4R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26\fP   \fBCAN_F4R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Msk\fP   (0x1UL << CAN_F4R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27\fP   \fBCAN_F4R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Msk\fP   (0x1UL << CAN_F4R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28\fP   \fBCAN_F4R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Msk\fP   (0x1UL << CAN_F4R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29\fP   \fBCAN_F4R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Msk\fP   (0x1UL << CAN_F4R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30\fP   \fBCAN_F4R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Msk\fP   (0x1UL << CAN_F4R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31\fP   \fBCAN_F4R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Msk\fP   (0x1UL << CAN_F5R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0\fP   \fBCAN_F5R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Msk\fP   (0x1UL << CAN_F5R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1\fP   \fBCAN_F5R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Msk\fP   (0x1UL << CAN_F5R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2\fP   \fBCAN_F5R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Msk\fP   (0x1UL << CAN_F5R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3\fP   \fBCAN_F5R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Msk\fP   (0x1UL << CAN_F5R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4\fP   \fBCAN_F5R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Msk\fP   (0x1UL << CAN_F5R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5\fP   \fBCAN_F5R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Msk\fP   (0x1UL << CAN_F5R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6\fP   \fBCAN_F5R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Msk\fP   (0x1UL << CAN_F5R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7\fP   \fBCAN_F5R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Msk\fP   (0x1UL << CAN_F5R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8\fP   \fBCAN_F5R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Msk\fP   (0x1UL << CAN_F5R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9\fP   \fBCAN_F5R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Msk\fP   (0x1UL << CAN_F5R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10\fP   \fBCAN_F5R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Msk\fP   (0x1UL << CAN_F5R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11\fP   \fBCAN_F5R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Msk\fP   (0x1UL << CAN_F5R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12\fP   \fBCAN_F5R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Msk\fP   (0x1UL << CAN_F5R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13\fP   \fBCAN_F5R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Msk\fP   (0x1UL << CAN_F5R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14\fP   \fBCAN_F5R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Msk\fP   (0x1UL << CAN_F5R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15\fP   \fBCAN_F5R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Msk\fP   (0x1UL << CAN_F5R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16\fP   \fBCAN_F5R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Msk\fP   (0x1UL << CAN_F5R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17\fP   \fBCAN_F5R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Msk\fP   (0x1UL << CAN_F5R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18\fP   \fBCAN_F5R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Msk\fP   (0x1UL << CAN_F5R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19\fP   \fBCAN_F5R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Msk\fP   (0x1UL << CAN_F5R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20\fP   \fBCAN_F5R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Msk\fP   (0x1UL << CAN_F5R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21\fP   \fBCAN_F5R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Msk\fP   (0x1UL << CAN_F5R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22\fP   \fBCAN_F5R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Msk\fP   (0x1UL << CAN_F5R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23\fP   \fBCAN_F5R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Msk\fP   (0x1UL << CAN_F5R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24\fP   \fBCAN_F5R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Msk\fP   (0x1UL << CAN_F5R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25\fP   \fBCAN_F5R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Msk\fP   (0x1UL << CAN_F5R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26\fP   \fBCAN_F5R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Msk\fP   (0x1UL << CAN_F5R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27\fP   \fBCAN_F5R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Msk\fP   (0x1UL << CAN_F5R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28\fP   \fBCAN_F5R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Msk\fP   (0x1UL << CAN_F5R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29\fP   \fBCAN_F5R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Msk\fP   (0x1UL << CAN_F5R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30\fP   \fBCAN_F5R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Msk\fP   (0x1UL << CAN_F5R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31\fP   \fBCAN_F5R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Msk\fP   (0x1UL << CAN_F6R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0\fP   \fBCAN_F6R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Msk\fP   (0x1UL << CAN_F6R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1\fP   \fBCAN_F6R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Msk\fP   (0x1UL << CAN_F6R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2\fP   \fBCAN_F6R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Msk\fP   (0x1UL << CAN_F6R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3\fP   \fBCAN_F6R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Msk\fP   (0x1UL << CAN_F6R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4\fP   \fBCAN_F6R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Msk\fP   (0x1UL << CAN_F6R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5\fP   \fBCAN_F6R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Msk\fP   (0x1UL << CAN_F6R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6\fP   \fBCAN_F6R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Msk\fP   (0x1UL << CAN_F6R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7\fP   \fBCAN_F6R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Msk\fP   (0x1UL << CAN_F6R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8\fP   \fBCAN_F6R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Msk\fP   (0x1UL << CAN_F6R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9\fP   \fBCAN_F6R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Msk\fP   (0x1UL << CAN_F6R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10\fP   \fBCAN_F6R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Msk\fP   (0x1UL << CAN_F6R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11\fP   \fBCAN_F6R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Msk\fP   (0x1UL << CAN_F6R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12\fP   \fBCAN_F6R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Msk\fP   (0x1UL << CAN_F6R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13\fP   \fBCAN_F6R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Msk\fP   (0x1UL << CAN_F6R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14\fP   \fBCAN_F6R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Msk\fP   (0x1UL << CAN_F6R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15\fP   \fBCAN_F6R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Msk\fP   (0x1UL << CAN_F6R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16\fP   \fBCAN_F6R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Msk\fP   (0x1UL << CAN_F6R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17\fP   \fBCAN_F6R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Msk\fP   (0x1UL << CAN_F6R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18\fP   \fBCAN_F6R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Msk\fP   (0x1UL << CAN_F6R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19\fP   \fBCAN_F6R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Msk\fP   (0x1UL << CAN_F6R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20\fP   \fBCAN_F6R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Msk\fP   (0x1UL << CAN_F6R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21\fP   \fBCAN_F6R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Msk\fP   (0x1UL << CAN_F6R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22\fP   \fBCAN_F6R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Msk\fP   (0x1UL << CAN_F6R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23\fP   \fBCAN_F6R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Msk\fP   (0x1UL << CAN_F6R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24\fP   \fBCAN_F6R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Msk\fP   (0x1UL << CAN_F6R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25\fP   \fBCAN_F6R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Msk\fP   (0x1UL << CAN_F6R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26\fP   \fBCAN_F6R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Msk\fP   (0x1UL << CAN_F6R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27\fP   \fBCAN_F6R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Msk\fP   (0x1UL << CAN_F6R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28\fP   \fBCAN_F6R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Msk\fP   (0x1UL << CAN_F6R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29\fP   \fBCAN_F6R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Msk\fP   (0x1UL << CAN_F6R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30\fP   \fBCAN_F6R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Msk\fP   (0x1UL << CAN_F6R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31\fP   \fBCAN_F6R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Msk\fP   (0x1UL << CAN_F7R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0\fP   \fBCAN_F7R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Msk\fP   (0x1UL << CAN_F7R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1\fP   \fBCAN_F7R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Msk\fP   (0x1UL << CAN_F7R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2\fP   \fBCAN_F7R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Msk\fP   (0x1UL << CAN_F7R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3\fP   \fBCAN_F7R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Msk\fP   (0x1UL << CAN_F7R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4\fP   \fBCAN_F7R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Msk\fP   (0x1UL << CAN_F7R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5\fP   \fBCAN_F7R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Msk\fP   (0x1UL << CAN_F7R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6\fP   \fBCAN_F7R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Msk\fP   (0x1UL << CAN_F7R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7\fP   \fBCAN_F7R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Msk\fP   (0x1UL << CAN_F7R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8\fP   \fBCAN_F7R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Msk\fP   (0x1UL << CAN_F7R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9\fP   \fBCAN_F7R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Msk\fP   (0x1UL << CAN_F7R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10\fP   \fBCAN_F7R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Msk\fP   (0x1UL << CAN_F7R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11\fP   \fBCAN_F7R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Msk\fP   (0x1UL << CAN_F7R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12\fP   \fBCAN_F7R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Msk\fP   (0x1UL << CAN_F7R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13\fP   \fBCAN_F7R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Msk\fP   (0x1UL << CAN_F7R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14\fP   \fBCAN_F7R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Msk\fP   (0x1UL << CAN_F7R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15\fP   \fBCAN_F7R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Msk\fP   (0x1UL << CAN_F7R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16\fP   \fBCAN_F7R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Msk\fP   (0x1UL << CAN_F7R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17\fP   \fBCAN_F7R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Msk\fP   (0x1UL << CAN_F7R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18\fP   \fBCAN_F7R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Msk\fP   (0x1UL << CAN_F7R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19\fP   \fBCAN_F7R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Msk\fP   (0x1UL << CAN_F7R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20\fP   \fBCAN_F7R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Msk\fP   (0x1UL << CAN_F7R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21\fP   \fBCAN_F7R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Msk\fP   (0x1UL << CAN_F7R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22\fP   \fBCAN_F7R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Msk\fP   (0x1UL << CAN_F7R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23\fP   \fBCAN_F7R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Msk\fP   (0x1UL << CAN_F7R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24\fP   \fBCAN_F7R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Msk\fP   (0x1UL << CAN_F7R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25\fP   \fBCAN_F7R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Msk\fP   (0x1UL << CAN_F7R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26\fP   \fBCAN_F7R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Msk\fP   (0x1UL << CAN_F7R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27\fP   \fBCAN_F7R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Msk\fP   (0x1UL << CAN_F7R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28\fP   \fBCAN_F7R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Msk\fP   (0x1UL << CAN_F7R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29\fP   \fBCAN_F7R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Msk\fP   (0x1UL << CAN_F7R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30\fP   \fBCAN_F7R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Msk\fP   (0x1UL << CAN_F7R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31\fP   \fBCAN_F7R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Msk\fP   (0x1UL << CAN_F8R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0\fP   \fBCAN_F8R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Msk\fP   (0x1UL << CAN_F8R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1\fP   \fBCAN_F8R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Msk\fP   (0x1UL << CAN_F8R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2\fP   \fBCAN_F8R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Msk\fP   (0x1UL << CAN_F8R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3\fP   \fBCAN_F8R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Msk\fP   (0x1UL << CAN_F8R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4\fP   \fBCAN_F8R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Msk\fP   (0x1UL << CAN_F8R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5\fP   \fBCAN_F8R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Msk\fP   (0x1UL << CAN_F8R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6\fP   \fBCAN_F8R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Msk\fP   (0x1UL << CAN_F8R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7\fP   \fBCAN_F8R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Msk\fP   (0x1UL << CAN_F8R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8\fP   \fBCAN_F8R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Msk\fP   (0x1UL << CAN_F8R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9\fP   \fBCAN_F8R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Msk\fP   (0x1UL << CAN_F8R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10\fP   \fBCAN_F8R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Msk\fP   (0x1UL << CAN_F8R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11\fP   \fBCAN_F8R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Msk\fP   (0x1UL << CAN_F8R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12\fP   \fBCAN_F8R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Msk\fP   (0x1UL << CAN_F8R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13\fP   \fBCAN_F8R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Msk\fP   (0x1UL << CAN_F8R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14\fP   \fBCAN_F8R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Msk\fP   (0x1UL << CAN_F8R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15\fP   \fBCAN_F8R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Msk\fP   (0x1UL << CAN_F8R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16\fP   \fBCAN_F8R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Msk\fP   (0x1UL << CAN_F8R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17\fP   \fBCAN_F8R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Msk\fP   (0x1UL << CAN_F8R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18\fP   \fBCAN_F8R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Msk\fP   (0x1UL << CAN_F8R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19\fP   \fBCAN_F8R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Msk\fP   (0x1UL << CAN_F8R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20\fP   \fBCAN_F8R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Msk\fP   (0x1UL << CAN_F8R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21\fP   \fBCAN_F8R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Msk\fP   (0x1UL << CAN_F8R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22\fP   \fBCAN_F8R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Msk\fP   (0x1UL << CAN_F8R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23\fP   \fBCAN_F8R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Msk\fP   (0x1UL << CAN_F8R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24\fP   \fBCAN_F8R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Msk\fP   (0x1UL << CAN_F8R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25\fP   \fBCAN_F8R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Msk\fP   (0x1UL << CAN_F8R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26\fP   \fBCAN_F8R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Msk\fP   (0x1UL << CAN_F8R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27\fP   \fBCAN_F8R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Msk\fP   (0x1UL << CAN_F8R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28\fP   \fBCAN_F8R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Msk\fP   (0x1UL << CAN_F8R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29\fP   \fBCAN_F8R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Msk\fP   (0x1UL << CAN_F8R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30\fP   \fBCAN_F8R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Msk\fP   (0x1UL << CAN_F8R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31\fP   \fBCAN_F8R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Msk\fP   (0x1UL << CAN_F9R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0\fP   \fBCAN_F9R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Msk\fP   (0x1UL << CAN_F9R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1\fP   \fBCAN_F9R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Msk\fP   (0x1UL << CAN_F9R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2\fP   \fBCAN_F9R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Msk\fP   (0x1UL << CAN_F9R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3\fP   \fBCAN_F9R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Msk\fP   (0x1UL << CAN_F9R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4\fP   \fBCAN_F9R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Msk\fP   (0x1UL << CAN_F9R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5\fP   \fBCAN_F9R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Msk\fP   (0x1UL << CAN_F9R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6\fP   \fBCAN_F9R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Msk\fP   (0x1UL << CAN_F9R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7\fP   \fBCAN_F9R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Msk\fP   (0x1UL << CAN_F9R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8\fP   \fBCAN_F9R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Msk\fP   (0x1UL << CAN_F9R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9\fP   \fBCAN_F9R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Msk\fP   (0x1UL << CAN_F9R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10\fP   \fBCAN_F9R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Msk\fP   (0x1UL << CAN_F9R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11\fP   \fBCAN_F9R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Msk\fP   (0x1UL << CAN_F9R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12\fP   \fBCAN_F9R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Msk\fP   (0x1UL << CAN_F9R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13\fP   \fBCAN_F9R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Msk\fP   (0x1UL << CAN_F9R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14\fP   \fBCAN_F9R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Msk\fP   (0x1UL << CAN_F9R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15\fP   \fBCAN_F9R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Msk\fP   (0x1UL << CAN_F9R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16\fP   \fBCAN_F9R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Msk\fP   (0x1UL << CAN_F9R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17\fP   \fBCAN_F9R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Msk\fP   (0x1UL << CAN_F9R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18\fP   \fBCAN_F9R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Msk\fP   (0x1UL << CAN_F9R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19\fP   \fBCAN_F9R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Msk\fP   (0x1UL << CAN_F9R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20\fP   \fBCAN_F9R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Msk\fP   (0x1UL << CAN_F9R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21\fP   \fBCAN_F9R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Msk\fP   (0x1UL << CAN_F9R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22\fP   \fBCAN_F9R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Msk\fP   (0x1UL << CAN_F9R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23\fP   \fBCAN_F9R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Msk\fP   (0x1UL << CAN_F9R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24\fP   \fBCAN_F9R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Msk\fP   (0x1UL << CAN_F9R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25\fP   \fBCAN_F9R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Msk\fP   (0x1UL << CAN_F9R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26\fP   \fBCAN_F9R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Msk\fP   (0x1UL << CAN_F9R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27\fP   \fBCAN_F9R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Msk\fP   (0x1UL << CAN_F9R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28\fP   \fBCAN_F9R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Msk\fP   (0x1UL << CAN_F9R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29\fP   \fBCAN_F9R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Msk\fP   (0x1UL << CAN_F9R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30\fP   \fBCAN_F9R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Msk\fP   (0x1UL << CAN_F9R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31\fP   \fBCAN_F9R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Msk\fP   (0x1UL << CAN_F10R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0\fP   \fBCAN_F10R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Msk\fP   (0x1UL << CAN_F10R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1\fP   \fBCAN_F10R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Msk\fP   (0x1UL << CAN_F10R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2\fP   \fBCAN_F10R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Msk\fP   (0x1UL << CAN_F10R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3\fP   \fBCAN_F10R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Msk\fP   (0x1UL << CAN_F10R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4\fP   \fBCAN_F10R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Msk\fP   (0x1UL << CAN_F10R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5\fP   \fBCAN_F10R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Msk\fP   (0x1UL << CAN_F10R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6\fP   \fBCAN_F10R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Msk\fP   (0x1UL << CAN_F10R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7\fP   \fBCAN_F10R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Msk\fP   (0x1UL << CAN_F10R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8\fP   \fBCAN_F10R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Msk\fP   (0x1UL << CAN_F10R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9\fP   \fBCAN_F10R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Msk\fP   (0x1UL << CAN_F10R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10\fP   \fBCAN_F10R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Msk\fP   (0x1UL << CAN_F10R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11\fP   \fBCAN_F10R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Msk\fP   (0x1UL << CAN_F10R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12\fP   \fBCAN_F10R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Msk\fP   (0x1UL << CAN_F10R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13\fP   \fBCAN_F10R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Msk\fP   (0x1UL << CAN_F10R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14\fP   \fBCAN_F10R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Msk\fP   (0x1UL << CAN_F10R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15\fP   \fBCAN_F10R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Msk\fP   (0x1UL << CAN_F10R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16\fP   \fBCAN_F10R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Msk\fP   (0x1UL << CAN_F10R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17\fP   \fBCAN_F10R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Msk\fP   (0x1UL << CAN_F10R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18\fP   \fBCAN_F10R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Msk\fP   (0x1UL << CAN_F10R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19\fP   \fBCAN_F10R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Msk\fP   (0x1UL << CAN_F10R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20\fP   \fBCAN_F10R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Msk\fP   (0x1UL << CAN_F10R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21\fP   \fBCAN_F10R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Msk\fP   (0x1UL << CAN_F10R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22\fP   \fBCAN_F10R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Msk\fP   (0x1UL << CAN_F10R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23\fP   \fBCAN_F10R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Msk\fP   (0x1UL << CAN_F10R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24\fP   \fBCAN_F10R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Msk\fP   (0x1UL << CAN_F10R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25\fP   \fBCAN_F10R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Msk\fP   (0x1UL << CAN_F10R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26\fP   \fBCAN_F10R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Msk\fP   (0x1UL << CAN_F10R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27\fP   \fBCAN_F10R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Msk\fP   (0x1UL << CAN_F10R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28\fP   \fBCAN_F10R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Msk\fP   (0x1UL << CAN_F10R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29\fP   \fBCAN_F10R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Msk\fP   (0x1UL << CAN_F10R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30\fP   \fBCAN_F10R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Msk\fP   (0x1UL << CAN_F10R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31\fP   \fBCAN_F10R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Msk\fP   (0x1UL << CAN_F11R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0\fP   \fBCAN_F11R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Msk\fP   (0x1UL << CAN_F11R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1\fP   \fBCAN_F11R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Msk\fP   (0x1UL << CAN_F11R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2\fP   \fBCAN_F11R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Msk\fP   (0x1UL << CAN_F11R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3\fP   \fBCAN_F11R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Msk\fP   (0x1UL << CAN_F11R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4\fP   \fBCAN_F11R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Msk\fP   (0x1UL << CAN_F11R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5\fP   \fBCAN_F11R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Msk\fP   (0x1UL << CAN_F11R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6\fP   \fBCAN_F11R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Msk\fP   (0x1UL << CAN_F11R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7\fP   \fBCAN_F11R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Msk\fP   (0x1UL << CAN_F11R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8\fP   \fBCAN_F11R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Msk\fP   (0x1UL << CAN_F11R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9\fP   \fBCAN_F11R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Msk\fP   (0x1UL << CAN_F11R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10\fP   \fBCAN_F11R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Msk\fP   (0x1UL << CAN_F11R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11\fP   \fBCAN_F11R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Msk\fP   (0x1UL << CAN_F11R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12\fP   \fBCAN_F11R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Msk\fP   (0x1UL << CAN_F11R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13\fP   \fBCAN_F11R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Msk\fP   (0x1UL << CAN_F11R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14\fP   \fBCAN_F11R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Msk\fP   (0x1UL << CAN_F11R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15\fP   \fBCAN_F11R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Msk\fP   (0x1UL << CAN_F11R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16\fP   \fBCAN_F11R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Msk\fP   (0x1UL << CAN_F11R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17\fP   \fBCAN_F11R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Msk\fP   (0x1UL << CAN_F11R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18\fP   \fBCAN_F11R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Msk\fP   (0x1UL << CAN_F11R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19\fP   \fBCAN_F11R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Msk\fP   (0x1UL << CAN_F11R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20\fP   \fBCAN_F11R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Msk\fP   (0x1UL << CAN_F11R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21\fP   \fBCAN_F11R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Msk\fP   (0x1UL << CAN_F11R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22\fP   \fBCAN_F11R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Msk\fP   (0x1UL << CAN_F11R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23\fP   \fBCAN_F11R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Msk\fP   (0x1UL << CAN_F11R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24\fP   \fBCAN_F11R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Msk\fP   (0x1UL << CAN_F11R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25\fP   \fBCAN_F11R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Msk\fP   (0x1UL << CAN_F11R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26\fP   \fBCAN_F11R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Msk\fP   (0x1UL << CAN_F11R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27\fP   \fBCAN_F11R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Msk\fP   (0x1UL << CAN_F11R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28\fP   \fBCAN_F11R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Msk\fP   (0x1UL << CAN_F11R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29\fP   \fBCAN_F11R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Msk\fP   (0x1UL << CAN_F11R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30\fP   \fBCAN_F11R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Msk\fP   (0x1UL << CAN_F11R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31\fP   \fBCAN_F11R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Msk\fP   (0x1UL << CAN_F12R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0\fP   \fBCAN_F12R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Msk\fP   (0x1UL << CAN_F12R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1\fP   \fBCAN_F12R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Msk\fP   (0x1UL << CAN_F12R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2\fP   \fBCAN_F12R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Msk\fP   (0x1UL << CAN_F12R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3\fP   \fBCAN_F12R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Msk\fP   (0x1UL << CAN_F12R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4\fP   \fBCAN_F12R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Msk\fP   (0x1UL << CAN_F12R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5\fP   \fBCAN_F12R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Msk\fP   (0x1UL << CAN_F12R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6\fP   \fBCAN_F12R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Msk\fP   (0x1UL << CAN_F12R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7\fP   \fBCAN_F12R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Msk\fP   (0x1UL << CAN_F12R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8\fP   \fBCAN_F12R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Msk\fP   (0x1UL << CAN_F12R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9\fP   \fBCAN_F12R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Msk\fP   (0x1UL << CAN_F12R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10\fP   \fBCAN_F12R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Msk\fP   (0x1UL << CAN_F12R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11\fP   \fBCAN_F12R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Msk\fP   (0x1UL << CAN_F12R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12\fP   \fBCAN_F12R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Msk\fP   (0x1UL << CAN_F12R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13\fP   \fBCAN_F12R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Msk\fP   (0x1UL << CAN_F12R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14\fP   \fBCAN_F12R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Msk\fP   (0x1UL << CAN_F12R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15\fP   \fBCAN_F12R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Msk\fP   (0x1UL << CAN_F12R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16\fP   \fBCAN_F12R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Msk\fP   (0x1UL << CAN_F12R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17\fP   \fBCAN_F12R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Msk\fP   (0x1UL << CAN_F12R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18\fP   \fBCAN_F12R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Msk\fP   (0x1UL << CAN_F12R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19\fP   \fBCAN_F12R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Msk\fP   (0x1UL << CAN_F12R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20\fP   \fBCAN_F12R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Msk\fP   (0x1UL << CAN_F12R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21\fP   \fBCAN_F12R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Msk\fP   (0x1UL << CAN_F12R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22\fP   \fBCAN_F12R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Msk\fP   (0x1UL << CAN_F12R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23\fP   \fBCAN_F12R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Msk\fP   (0x1UL << CAN_F12R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24\fP   \fBCAN_F12R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Msk\fP   (0x1UL << CAN_F12R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25\fP   \fBCAN_F12R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Msk\fP   (0x1UL << CAN_F12R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26\fP   \fBCAN_F12R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Msk\fP   (0x1UL << CAN_F12R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27\fP   \fBCAN_F12R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Msk\fP   (0x1UL << CAN_F12R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28\fP   \fBCAN_F12R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Msk\fP   (0x1UL << CAN_F12R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29\fP   \fBCAN_F12R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Msk\fP   (0x1UL << CAN_F12R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30\fP   \fBCAN_F12R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Msk\fP   (0x1UL << CAN_F12R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31\fP   \fBCAN_F12R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Msk\fP   (0x1UL << CAN_F13R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0\fP   \fBCAN_F13R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Msk\fP   (0x1UL << CAN_F13R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1\fP   \fBCAN_F13R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Msk\fP   (0x1UL << CAN_F13R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2\fP   \fBCAN_F13R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Msk\fP   (0x1UL << CAN_F13R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3\fP   \fBCAN_F13R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Msk\fP   (0x1UL << CAN_F13R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4\fP   \fBCAN_F13R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Msk\fP   (0x1UL << CAN_F13R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5\fP   \fBCAN_F13R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Msk\fP   (0x1UL << CAN_F13R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6\fP   \fBCAN_F13R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Msk\fP   (0x1UL << CAN_F13R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7\fP   \fBCAN_F13R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Msk\fP   (0x1UL << CAN_F13R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8\fP   \fBCAN_F13R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Msk\fP   (0x1UL << CAN_F13R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9\fP   \fBCAN_F13R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Msk\fP   (0x1UL << CAN_F13R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10\fP   \fBCAN_F13R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Msk\fP   (0x1UL << CAN_F13R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11\fP   \fBCAN_F13R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Msk\fP   (0x1UL << CAN_F13R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12\fP   \fBCAN_F13R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Msk\fP   (0x1UL << CAN_F13R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13\fP   \fBCAN_F13R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Msk\fP   (0x1UL << CAN_F13R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14\fP   \fBCAN_F13R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Msk\fP   (0x1UL << CAN_F13R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15\fP   \fBCAN_F13R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Msk\fP   (0x1UL << CAN_F13R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16\fP   \fBCAN_F13R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Msk\fP   (0x1UL << CAN_F13R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17\fP   \fBCAN_F13R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Msk\fP   (0x1UL << CAN_F13R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18\fP   \fBCAN_F13R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Msk\fP   (0x1UL << CAN_F13R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19\fP   \fBCAN_F13R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Msk\fP   (0x1UL << CAN_F13R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20\fP   \fBCAN_F13R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Msk\fP   (0x1UL << CAN_F13R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21\fP   \fBCAN_F13R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Msk\fP   (0x1UL << CAN_F13R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22\fP   \fBCAN_F13R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Msk\fP   (0x1UL << CAN_F13R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23\fP   \fBCAN_F13R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Msk\fP   (0x1UL << CAN_F13R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24\fP   \fBCAN_F13R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Msk\fP   (0x1UL << CAN_F13R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25\fP   \fBCAN_F13R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Msk\fP   (0x1UL << CAN_F13R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26\fP   \fBCAN_F13R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Msk\fP   (0x1UL << CAN_F13R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27\fP   \fBCAN_F13R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Msk\fP   (0x1UL << CAN_F13R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28\fP   \fBCAN_F13R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Msk\fP   (0x1UL << CAN_F13R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29\fP   \fBCAN_F13R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Msk\fP   (0x1UL << CAN_F13R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30\fP   \fBCAN_F13R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Msk\fP   (0x1UL << CAN_F13R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31\fP   \fBCAN_F13R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Msk\fP   (0x1UL << CAN_F0R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0\fP   \fBCAN_F0R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Msk\fP   (0x1UL << CAN_F0R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1\fP   \fBCAN_F0R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Msk\fP   (0x1UL << CAN_F0R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2\fP   \fBCAN_F0R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Msk\fP   (0x1UL << CAN_F0R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3\fP   \fBCAN_F0R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Msk\fP   (0x1UL << CAN_F0R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4\fP   \fBCAN_F0R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Msk\fP   (0x1UL << CAN_F0R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5\fP   \fBCAN_F0R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Msk\fP   (0x1UL << CAN_F0R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6\fP   \fBCAN_F0R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Msk\fP   (0x1UL << CAN_F0R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7\fP   \fBCAN_F0R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Msk\fP   (0x1UL << CAN_F0R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8\fP   \fBCAN_F0R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Msk\fP   (0x1UL << CAN_F0R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9\fP   \fBCAN_F0R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Msk\fP   (0x1UL << CAN_F0R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10\fP   \fBCAN_F0R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Msk\fP   (0x1UL << CAN_F0R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11\fP   \fBCAN_F0R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Msk\fP   (0x1UL << CAN_F0R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12\fP   \fBCAN_F0R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Msk\fP   (0x1UL << CAN_F0R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13\fP   \fBCAN_F0R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Msk\fP   (0x1UL << CAN_F0R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14\fP   \fBCAN_F0R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Msk\fP   (0x1UL << CAN_F0R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15\fP   \fBCAN_F0R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Msk\fP   (0x1UL << CAN_F0R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16\fP   \fBCAN_F0R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Msk\fP   (0x1UL << CAN_F0R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17\fP   \fBCAN_F0R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Msk\fP   (0x1UL << CAN_F0R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18\fP   \fBCAN_F0R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Msk\fP   (0x1UL << CAN_F0R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19\fP   \fBCAN_F0R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Msk\fP   (0x1UL << CAN_F0R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20\fP   \fBCAN_F0R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Msk\fP   (0x1UL << CAN_F0R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21\fP   \fBCAN_F0R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Msk\fP   (0x1UL << CAN_F0R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22\fP   \fBCAN_F0R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Msk\fP   (0x1UL << CAN_F0R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23\fP   \fBCAN_F0R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Msk\fP   (0x1UL << CAN_F0R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24\fP   \fBCAN_F0R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Msk\fP   (0x1UL << CAN_F0R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25\fP   \fBCAN_F0R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Msk\fP   (0x1UL << CAN_F0R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26\fP   \fBCAN_F0R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Msk\fP   (0x1UL << CAN_F0R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27\fP   \fBCAN_F0R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Msk\fP   (0x1UL << CAN_F0R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28\fP   \fBCAN_F0R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Msk\fP   (0x1UL << CAN_F0R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29\fP   \fBCAN_F0R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Msk\fP   (0x1UL << CAN_F0R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30\fP   \fBCAN_F0R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Msk\fP   (0x1UL << CAN_F0R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31\fP   \fBCAN_F0R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Msk\fP   (0x1UL << CAN_F1R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0\fP   \fBCAN_F1R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Msk\fP   (0x1UL << CAN_F1R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1\fP   \fBCAN_F1R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Msk\fP   (0x1UL << CAN_F1R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2\fP   \fBCAN_F1R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Msk\fP   (0x1UL << CAN_F1R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3\fP   \fBCAN_F1R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Msk\fP   (0x1UL << CAN_F1R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4\fP   \fBCAN_F1R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Msk\fP   (0x1UL << CAN_F1R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5\fP   \fBCAN_F1R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Msk\fP   (0x1UL << CAN_F1R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6\fP   \fBCAN_F1R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Msk\fP   (0x1UL << CAN_F1R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7\fP   \fBCAN_F1R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Msk\fP   (0x1UL << CAN_F1R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8\fP   \fBCAN_F1R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Msk\fP   (0x1UL << CAN_F1R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9\fP   \fBCAN_F1R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Msk\fP   (0x1UL << CAN_F1R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10\fP   \fBCAN_F1R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Msk\fP   (0x1UL << CAN_F1R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11\fP   \fBCAN_F1R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Msk\fP   (0x1UL << CAN_F1R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12\fP   \fBCAN_F1R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Msk\fP   (0x1UL << CAN_F1R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13\fP   \fBCAN_F1R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Msk\fP   (0x1UL << CAN_F1R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14\fP   \fBCAN_F1R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Msk\fP   (0x1UL << CAN_F1R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15\fP   \fBCAN_F1R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Msk\fP   (0x1UL << CAN_F1R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16\fP   \fBCAN_F1R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Msk\fP   (0x1UL << CAN_F1R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17\fP   \fBCAN_F1R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Msk\fP   (0x1UL << CAN_F1R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18\fP   \fBCAN_F1R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Msk\fP   (0x1UL << CAN_F1R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19\fP   \fBCAN_F1R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Msk\fP   (0x1UL << CAN_F1R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20\fP   \fBCAN_F1R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Msk\fP   (0x1UL << CAN_F1R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21\fP   \fBCAN_F1R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Msk\fP   (0x1UL << CAN_F1R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22\fP   \fBCAN_F1R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Msk\fP   (0x1UL << CAN_F1R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23\fP   \fBCAN_F1R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Msk\fP   (0x1UL << CAN_F1R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24\fP   \fBCAN_F1R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Msk\fP   (0x1UL << CAN_F1R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25\fP   \fBCAN_F1R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Msk\fP   (0x1UL << CAN_F1R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26\fP   \fBCAN_F1R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Msk\fP   (0x1UL << CAN_F1R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27\fP   \fBCAN_F1R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Msk\fP   (0x1UL << CAN_F1R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28\fP   \fBCAN_F1R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Msk\fP   (0x1UL << CAN_F1R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29\fP   \fBCAN_F1R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Msk\fP   (0x1UL << CAN_F1R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30\fP   \fBCAN_F1R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Msk\fP   (0x1UL << CAN_F1R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31\fP   \fBCAN_F1R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Msk\fP   (0x1UL << CAN_F2R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0\fP   \fBCAN_F2R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Msk\fP   (0x1UL << CAN_F2R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1\fP   \fBCAN_F2R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Msk\fP   (0x1UL << CAN_F2R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2\fP   \fBCAN_F2R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Msk\fP   (0x1UL << CAN_F2R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3\fP   \fBCAN_F2R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Msk\fP   (0x1UL << CAN_F2R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4\fP   \fBCAN_F2R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Msk\fP   (0x1UL << CAN_F2R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5\fP   \fBCAN_F2R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Msk\fP   (0x1UL << CAN_F2R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6\fP   \fBCAN_F2R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Msk\fP   (0x1UL << CAN_F2R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7\fP   \fBCAN_F2R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Msk\fP   (0x1UL << CAN_F2R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8\fP   \fBCAN_F2R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Msk\fP   (0x1UL << CAN_F2R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9\fP   \fBCAN_F2R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Msk\fP   (0x1UL << CAN_F2R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10\fP   \fBCAN_F2R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Msk\fP   (0x1UL << CAN_F2R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11\fP   \fBCAN_F2R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Msk\fP   (0x1UL << CAN_F2R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12\fP   \fBCAN_F2R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Msk\fP   (0x1UL << CAN_F2R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13\fP   \fBCAN_F2R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Msk\fP   (0x1UL << CAN_F2R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14\fP   \fBCAN_F2R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Msk\fP   (0x1UL << CAN_F2R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15\fP   \fBCAN_F2R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Msk\fP   (0x1UL << CAN_F2R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16\fP   \fBCAN_F2R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Msk\fP   (0x1UL << CAN_F2R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17\fP   \fBCAN_F2R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Msk\fP   (0x1UL << CAN_F2R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18\fP   \fBCAN_F2R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Msk\fP   (0x1UL << CAN_F2R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19\fP   \fBCAN_F2R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Msk\fP   (0x1UL << CAN_F2R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20\fP   \fBCAN_F2R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Msk\fP   (0x1UL << CAN_F2R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21\fP   \fBCAN_F2R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Msk\fP   (0x1UL << CAN_F2R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22\fP   \fBCAN_F2R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Msk\fP   (0x1UL << CAN_F2R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23\fP   \fBCAN_F2R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Msk\fP   (0x1UL << CAN_F2R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24\fP   \fBCAN_F2R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Msk\fP   (0x1UL << CAN_F2R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25\fP   \fBCAN_F2R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Msk\fP   (0x1UL << CAN_F2R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26\fP   \fBCAN_F2R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Msk\fP   (0x1UL << CAN_F2R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27\fP   \fBCAN_F2R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Msk\fP   (0x1UL << CAN_F2R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28\fP   \fBCAN_F2R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Msk\fP   (0x1UL << CAN_F2R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29\fP   \fBCAN_F2R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Msk\fP   (0x1UL << CAN_F2R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30\fP   \fBCAN_F2R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Msk\fP   (0x1UL << CAN_F2R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31\fP   \fBCAN_F2R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Msk\fP   (0x1UL << CAN_F3R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0\fP   \fBCAN_F3R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Msk\fP   (0x1UL << CAN_F3R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1\fP   \fBCAN_F3R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Msk\fP   (0x1UL << CAN_F3R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2\fP   \fBCAN_F3R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Msk\fP   (0x1UL << CAN_F3R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3\fP   \fBCAN_F3R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Msk\fP   (0x1UL << CAN_F3R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4\fP   \fBCAN_F3R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Msk\fP   (0x1UL << CAN_F3R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5\fP   \fBCAN_F3R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Msk\fP   (0x1UL << CAN_F3R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6\fP   \fBCAN_F3R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Msk\fP   (0x1UL << CAN_F3R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7\fP   \fBCAN_F3R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Msk\fP   (0x1UL << CAN_F3R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8\fP   \fBCAN_F3R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Msk\fP   (0x1UL << CAN_F3R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9\fP   \fBCAN_F3R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Msk\fP   (0x1UL << CAN_F3R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10\fP   \fBCAN_F3R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Msk\fP   (0x1UL << CAN_F3R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11\fP   \fBCAN_F3R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Msk\fP   (0x1UL << CAN_F3R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12\fP   \fBCAN_F3R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Msk\fP   (0x1UL << CAN_F3R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13\fP   \fBCAN_F3R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Msk\fP   (0x1UL << CAN_F3R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14\fP   \fBCAN_F3R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Msk\fP   (0x1UL << CAN_F3R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15\fP   \fBCAN_F3R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Msk\fP   (0x1UL << CAN_F3R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16\fP   \fBCAN_F3R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Msk\fP   (0x1UL << CAN_F3R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17\fP   \fBCAN_F3R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Msk\fP   (0x1UL << CAN_F3R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18\fP   \fBCAN_F3R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Msk\fP   (0x1UL << CAN_F3R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19\fP   \fBCAN_F3R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Msk\fP   (0x1UL << CAN_F3R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20\fP   \fBCAN_F3R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Msk\fP   (0x1UL << CAN_F3R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21\fP   \fBCAN_F3R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Msk\fP   (0x1UL << CAN_F3R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22\fP   \fBCAN_F3R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Msk\fP   (0x1UL << CAN_F3R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23\fP   \fBCAN_F3R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Msk\fP   (0x1UL << CAN_F3R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24\fP   \fBCAN_F3R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Msk\fP   (0x1UL << CAN_F3R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25\fP   \fBCAN_F3R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Msk\fP   (0x1UL << CAN_F3R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26\fP   \fBCAN_F3R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Msk\fP   (0x1UL << CAN_F3R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27\fP   \fBCAN_F3R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Msk\fP   (0x1UL << CAN_F3R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28\fP   \fBCAN_F3R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Msk\fP   (0x1UL << CAN_F3R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29\fP   \fBCAN_F3R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Msk\fP   (0x1UL << CAN_F3R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30\fP   \fBCAN_F3R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Msk\fP   (0x1UL << CAN_F3R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31\fP   \fBCAN_F3R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Msk\fP   (0x1UL << CAN_F4R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0\fP   \fBCAN_F4R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Msk\fP   (0x1UL << CAN_F4R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1\fP   \fBCAN_F4R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Msk\fP   (0x1UL << CAN_F4R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2\fP   \fBCAN_F4R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Msk\fP   (0x1UL << CAN_F4R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3\fP   \fBCAN_F4R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Msk\fP   (0x1UL << CAN_F4R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4\fP   \fBCAN_F4R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Msk\fP   (0x1UL << CAN_F4R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5\fP   \fBCAN_F4R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Msk\fP   (0x1UL << CAN_F4R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6\fP   \fBCAN_F4R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Msk\fP   (0x1UL << CAN_F4R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7\fP   \fBCAN_F4R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Msk\fP   (0x1UL << CAN_F4R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8\fP   \fBCAN_F4R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Msk\fP   (0x1UL << CAN_F4R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9\fP   \fBCAN_F4R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Msk\fP   (0x1UL << CAN_F4R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10\fP   \fBCAN_F4R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Msk\fP   (0x1UL << CAN_F4R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11\fP   \fBCAN_F4R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Msk\fP   (0x1UL << CAN_F4R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12\fP   \fBCAN_F4R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Msk\fP   (0x1UL << CAN_F4R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13\fP   \fBCAN_F4R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Msk\fP   (0x1UL << CAN_F4R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14\fP   \fBCAN_F4R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Msk\fP   (0x1UL << CAN_F4R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15\fP   \fBCAN_F4R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Msk\fP   (0x1UL << CAN_F4R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16\fP   \fBCAN_F4R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Msk\fP   (0x1UL << CAN_F4R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17\fP   \fBCAN_F4R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Msk\fP   (0x1UL << CAN_F4R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18\fP   \fBCAN_F4R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Msk\fP   (0x1UL << CAN_F4R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19\fP   \fBCAN_F4R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Msk\fP   (0x1UL << CAN_F4R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20\fP   \fBCAN_F4R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Msk\fP   (0x1UL << CAN_F4R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21\fP   \fBCAN_F4R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Msk\fP   (0x1UL << CAN_F4R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22\fP   \fBCAN_F4R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Msk\fP   (0x1UL << CAN_F4R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23\fP   \fBCAN_F4R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Msk\fP   (0x1UL << CAN_F4R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24\fP   \fBCAN_F4R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Msk\fP   (0x1UL << CAN_F4R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25\fP   \fBCAN_F4R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Msk\fP   (0x1UL << CAN_F4R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26\fP   \fBCAN_F4R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Msk\fP   (0x1UL << CAN_F4R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27\fP   \fBCAN_F4R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Msk\fP   (0x1UL << CAN_F4R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28\fP   \fBCAN_F4R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Msk\fP   (0x1UL << CAN_F4R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29\fP   \fBCAN_F4R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Msk\fP   (0x1UL << CAN_F4R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30\fP   \fBCAN_F4R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Msk\fP   (0x1UL << CAN_F4R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31\fP   \fBCAN_F4R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Msk\fP   (0x1UL << CAN_F5R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0\fP   \fBCAN_F5R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Msk\fP   (0x1UL << CAN_F5R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1\fP   \fBCAN_F5R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Msk\fP   (0x1UL << CAN_F5R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2\fP   \fBCAN_F5R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Msk\fP   (0x1UL << CAN_F5R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3\fP   \fBCAN_F5R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Msk\fP   (0x1UL << CAN_F5R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4\fP   \fBCAN_F5R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Msk\fP   (0x1UL << CAN_F5R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5\fP   \fBCAN_F5R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Msk\fP   (0x1UL << CAN_F5R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6\fP   \fBCAN_F5R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Msk\fP   (0x1UL << CAN_F5R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7\fP   \fBCAN_F5R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Msk\fP   (0x1UL << CAN_F5R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8\fP   \fBCAN_F5R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Msk\fP   (0x1UL << CAN_F5R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9\fP   \fBCAN_F5R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Msk\fP   (0x1UL << CAN_F5R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10\fP   \fBCAN_F5R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Msk\fP   (0x1UL << CAN_F5R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11\fP   \fBCAN_F5R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Msk\fP   (0x1UL << CAN_F5R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12\fP   \fBCAN_F5R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Msk\fP   (0x1UL << CAN_F5R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13\fP   \fBCAN_F5R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Msk\fP   (0x1UL << CAN_F5R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14\fP   \fBCAN_F5R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Msk\fP   (0x1UL << CAN_F5R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15\fP   \fBCAN_F5R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Msk\fP   (0x1UL << CAN_F5R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16\fP   \fBCAN_F5R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Msk\fP   (0x1UL << CAN_F5R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17\fP   \fBCAN_F5R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Msk\fP   (0x1UL << CAN_F5R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18\fP   \fBCAN_F5R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Msk\fP   (0x1UL << CAN_F5R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19\fP   \fBCAN_F5R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Msk\fP   (0x1UL << CAN_F5R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20\fP   \fBCAN_F5R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Msk\fP   (0x1UL << CAN_F5R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21\fP   \fBCAN_F5R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Msk\fP   (0x1UL << CAN_F5R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22\fP   \fBCAN_F5R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Msk\fP   (0x1UL << CAN_F5R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23\fP   \fBCAN_F5R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Msk\fP   (0x1UL << CAN_F5R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24\fP   \fBCAN_F5R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Msk\fP   (0x1UL << CAN_F5R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25\fP   \fBCAN_F5R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Msk\fP   (0x1UL << CAN_F5R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26\fP   \fBCAN_F5R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Msk\fP   (0x1UL << CAN_F5R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27\fP   \fBCAN_F5R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Msk\fP   (0x1UL << CAN_F5R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28\fP   \fBCAN_F5R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Msk\fP   (0x1UL << CAN_F5R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29\fP   \fBCAN_F5R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Msk\fP   (0x1UL << CAN_F5R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30\fP   \fBCAN_F5R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Msk\fP   (0x1UL << CAN_F5R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31\fP   \fBCAN_F5R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Msk\fP   (0x1UL << CAN_F6R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0\fP   \fBCAN_F6R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Msk\fP   (0x1UL << CAN_F6R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1\fP   \fBCAN_F6R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Msk\fP   (0x1UL << CAN_F6R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2\fP   \fBCAN_F6R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Msk\fP   (0x1UL << CAN_F6R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3\fP   \fBCAN_F6R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Msk\fP   (0x1UL << CAN_F6R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4\fP   \fBCAN_F6R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Msk\fP   (0x1UL << CAN_F6R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5\fP   \fBCAN_F6R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Msk\fP   (0x1UL << CAN_F6R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6\fP   \fBCAN_F6R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Msk\fP   (0x1UL << CAN_F6R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7\fP   \fBCAN_F6R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Msk\fP   (0x1UL << CAN_F6R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8\fP   \fBCAN_F6R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Msk\fP   (0x1UL << CAN_F6R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9\fP   \fBCAN_F6R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Msk\fP   (0x1UL << CAN_F6R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10\fP   \fBCAN_F6R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Msk\fP   (0x1UL << CAN_F6R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11\fP   \fBCAN_F6R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Msk\fP   (0x1UL << CAN_F6R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12\fP   \fBCAN_F6R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Msk\fP   (0x1UL << CAN_F6R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13\fP   \fBCAN_F6R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Msk\fP   (0x1UL << CAN_F6R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14\fP   \fBCAN_F6R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Msk\fP   (0x1UL << CAN_F6R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15\fP   \fBCAN_F6R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Msk\fP   (0x1UL << CAN_F6R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16\fP   \fBCAN_F6R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Msk\fP   (0x1UL << CAN_F6R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17\fP   \fBCAN_F6R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Msk\fP   (0x1UL << CAN_F6R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18\fP   \fBCAN_F6R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Msk\fP   (0x1UL << CAN_F6R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19\fP   \fBCAN_F6R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Msk\fP   (0x1UL << CAN_F6R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20\fP   \fBCAN_F6R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Msk\fP   (0x1UL << CAN_F6R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21\fP   \fBCAN_F6R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Msk\fP   (0x1UL << CAN_F6R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22\fP   \fBCAN_F6R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Msk\fP   (0x1UL << CAN_F6R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23\fP   \fBCAN_F6R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Msk\fP   (0x1UL << CAN_F6R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24\fP   \fBCAN_F6R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Msk\fP   (0x1UL << CAN_F6R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25\fP   \fBCAN_F6R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Msk\fP   (0x1UL << CAN_F6R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26\fP   \fBCAN_F6R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Msk\fP   (0x1UL << CAN_F6R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27\fP   \fBCAN_F6R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Msk\fP   (0x1UL << CAN_F6R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28\fP   \fBCAN_F6R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Msk\fP   (0x1UL << CAN_F6R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29\fP   \fBCAN_F6R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Msk\fP   (0x1UL << CAN_F6R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30\fP   \fBCAN_F6R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Msk\fP   (0x1UL << CAN_F6R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31\fP   \fBCAN_F6R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Msk\fP   (0x1UL << CAN_F7R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0\fP   \fBCAN_F7R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Msk\fP   (0x1UL << CAN_F7R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1\fP   \fBCAN_F7R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Msk\fP   (0x1UL << CAN_F7R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2\fP   \fBCAN_F7R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Msk\fP   (0x1UL << CAN_F7R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3\fP   \fBCAN_F7R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Msk\fP   (0x1UL << CAN_F7R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4\fP   \fBCAN_F7R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Msk\fP   (0x1UL << CAN_F7R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5\fP   \fBCAN_F7R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Msk\fP   (0x1UL << CAN_F7R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6\fP   \fBCAN_F7R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Msk\fP   (0x1UL << CAN_F7R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7\fP   \fBCAN_F7R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Msk\fP   (0x1UL << CAN_F7R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8\fP   \fBCAN_F7R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Msk\fP   (0x1UL << CAN_F7R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9\fP   \fBCAN_F7R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Msk\fP   (0x1UL << CAN_F7R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10\fP   \fBCAN_F7R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Msk\fP   (0x1UL << CAN_F7R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11\fP   \fBCAN_F7R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Msk\fP   (0x1UL << CAN_F7R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12\fP   \fBCAN_F7R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Msk\fP   (0x1UL << CAN_F7R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13\fP   \fBCAN_F7R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Msk\fP   (0x1UL << CAN_F7R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14\fP   \fBCAN_F7R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Msk\fP   (0x1UL << CAN_F7R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15\fP   \fBCAN_F7R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Msk\fP   (0x1UL << CAN_F7R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16\fP   \fBCAN_F7R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Msk\fP   (0x1UL << CAN_F7R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17\fP   \fBCAN_F7R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Msk\fP   (0x1UL << CAN_F7R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18\fP   \fBCAN_F7R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Msk\fP   (0x1UL << CAN_F7R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19\fP   \fBCAN_F7R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Msk\fP   (0x1UL << CAN_F7R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20\fP   \fBCAN_F7R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Msk\fP   (0x1UL << CAN_F7R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21\fP   \fBCAN_F7R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Msk\fP   (0x1UL << CAN_F7R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22\fP   \fBCAN_F7R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Msk\fP   (0x1UL << CAN_F7R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23\fP   \fBCAN_F7R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Msk\fP   (0x1UL << CAN_F7R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24\fP   \fBCAN_F7R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Msk\fP   (0x1UL << CAN_F7R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25\fP   \fBCAN_F7R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Msk\fP   (0x1UL << CAN_F7R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26\fP   \fBCAN_F7R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Msk\fP   (0x1UL << CAN_F7R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27\fP   \fBCAN_F7R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Msk\fP   (0x1UL << CAN_F7R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28\fP   \fBCAN_F7R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Msk\fP   (0x1UL << CAN_F7R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29\fP   \fBCAN_F7R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Msk\fP   (0x1UL << CAN_F7R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30\fP   \fBCAN_F7R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Msk\fP   (0x1UL << CAN_F7R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31\fP   \fBCAN_F7R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Msk\fP   (0x1UL << CAN_F8R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0\fP   \fBCAN_F8R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Msk\fP   (0x1UL << CAN_F8R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1\fP   \fBCAN_F8R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Msk\fP   (0x1UL << CAN_F8R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2\fP   \fBCAN_F8R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Msk\fP   (0x1UL << CAN_F8R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3\fP   \fBCAN_F8R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Msk\fP   (0x1UL << CAN_F8R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4\fP   \fBCAN_F8R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Msk\fP   (0x1UL << CAN_F8R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5\fP   \fBCAN_F8R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Msk\fP   (0x1UL << CAN_F8R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6\fP   \fBCAN_F8R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Msk\fP   (0x1UL << CAN_F8R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7\fP   \fBCAN_F8R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Msk\fP   (0x1UL << CAN_F8R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8\fP   \fBCAN_F8R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Msk\fP   (0x1UL << CAN_F8R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9\fP   \fBCAN_F8R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Msk\fP   (0x1UL << CAN_F8R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10\fP   \fBCAN_F8R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Msk\fP   (0x1UL << CAN_F8R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11\fP   \fBCAN_F8R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Msk\fP   (0x1UL << CAN_F8R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12\fP   \fBCAN_F8R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Msk\fP   (0x1UL << CAN_F8R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13\fP   \fBCAN_F8R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Msk\fP   (0x1UL << CAN_F8R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14\fP   \fBCAN_F8R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Msk\fP   (0x1UL << CAN_F8R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15\fP   \fBCAN_F8R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Msk\fP   (0x1UL << CAN_F8R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16\fP   \fBCAN_F8R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Msk\fP   (0x1UL << CAN_F8R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17\fP   \fBCAN_F8R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Msk\fP   (0x1UL << CAN_F8R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18\fP   \fBCAN_F8R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Msk\fP   (0x1UL << CAN_F8R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19\fP   \fBCAN_F8R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Msk\fP   (0x1UL << CAN_F8R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20\fP   \fBCAN_F8R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Msk\fP   (0x1UL << CAN_F8R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21\fP   \fBCAN_F8R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Msk\fP   (0x1UL << CAN_F8R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22\fP   \fBCAN_F8R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Msk\fP   (0x1UL << CAN_F8R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23\fP   \fBCAN_F8R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Msk\fP   (0x1UL << CAN_F8R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24\fP   \fBCAN_F8R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Msk\fP   (0x1UL << CAN_F8R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25\fP   \fBCAN_F8R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Msk\fP   (0x1UL << CAN_F8R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26\fP   \fBCAN_F8R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Msk\fP   (0x1UL << CAN_F8R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27\fP   \fBCAN_F8R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Msk\fP   (0x1UL << CAN_F8R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28\fP   \fBCAN_F8R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Msk\fP   (0x1UL << CAN_F8R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29\fP   \fBCAN_F8R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Msk\fP   (0x1UL << CAN_F8R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30\fP   \fBCAN_F8R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Msk\fP   (0x1UL << CAN_F8R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31\fP   \fBCAN_F8R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Msk\fP   (0x1UL << CAN_F9R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0\fP   \fBCAN_F9R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Msk\fP   (0x1UL << CAN_F9R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1\fP   \fBCAN_F9R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Msk\fP   (0x1UL << CAN_F9R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2\fP   \fBCAN_F9R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Msk\fP   (0x1UL << CAN_F9R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3\fP   \fBCAN_F9R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Msk\fP   (0x1UL << CAN_F9R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4\fP   \fBCAN_F9R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Msk\fP   (0x1UL << CAN_F9R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5\fP   \fBCAN_F9R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Msk\fP   (0x1UL << CAN_F9R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6\fP   \fBCAN_F9R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Msk\fP   (0x1UL << CAN_F9R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7\fP   \fBCAN_F9R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Msk\fP   (0x1UL << CAN_F9R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8\fP   \fBCAN_F9R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Msk\fP   (0x1UL << CAN_F9R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9\fP   \fBCAN_F9R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Msk\fP   (0x1UL << CAN_F9R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10\fP   \fBCAN_F9R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Msk\fP   (0x1UL << CAN_F9R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11\fP   \fBCAN_F9R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Msk\fP   (0x1UL << CAN_F9R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12\fP   \fBCAN_F9R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Msk\fP   (0x1UL << CAN_F9R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13\fP   \fBCAN_F9R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Msk\fP   (0x1UL << CAN_F9R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14\fP   \fBCAN_F9R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Msk\fP   (0x1UL << CAN_F9R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15\fP   \fBCAN_F9R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Msk\fP   (0x1UL << CAN_F9R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16\fP   \fBCAN_F9R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Msk\fP   (0x1UL << CAN_F9R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17\fP   \fBCAN_F9R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Msk\fP   (0x1UL << CAN_F9R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18\fP   \fBCAN_F9R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Msk\fP   (0x1UL << CAN_F9R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19\fP   \fBCAN_F9R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Msk\fP   (0x1UL << CAN_F9R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20\fP   \fBCAN_F9R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Msk\fP   (0x1UL << CAN_F9R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21\fP   \fBCAN_F9R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Msk\fP   (0x1UL << CAN_F9R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22\fP   \fBCAN_F9R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Msk\fP   (0x1UL << CAN_F9R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23\fP   \fBCAN_F9R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Msk\fP   (0x1UL << CAN_F9R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24\fP   \fBCAN_F9R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Msk\fP   (0x1UL << CAN_F9R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25\fP   \fBCAN_F9R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Msk\fP   (0x1UL << CAN_F9R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26\fP   \fBCAN_F9R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Msk\fP   (0x1UL << CAN_F9R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27\fP   \fBCAN_F9R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Msk\fP   (0x1UL << CAN_F9R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28\fP   \fBCAN_F9R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Msk\fP   (0x1UL << CAN_F9R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29\fP   \fBCAN_F9R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Msk\fP   (0x1UL << CAN_F9R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30\fP   \fBCAN_F9R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Msk\fP   (0x1UL << CAN_F9R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31\fP   \fBCAN_F9R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Msk\fP   (0x1UL << CAN_F10R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0\fP   \fBCAN_F10R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Msk\fP   (0x1UL << CAN_F10R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1\fP   \fBCAN_F10R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Msk\fP   (0x1UL << CAN_F10R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2\fP   \fBCAN_F10R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Msk\fP   (0x1UL << CAN_F10R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3\fP   \fBCAN_F10R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Msk\fP   (0x1UL << CAN_F10R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4\fP   \fBCAN_F10R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Msk\fP   (0x1UL << CAN_F10R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5\fP   \fBCAN_F10R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Msk\fP   (0x1UL << CAN_F10R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6\fP   \fBCAN_F10R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Msk\fP   (0x1UL << CAN_F10R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7\fP   \fBCAN_F10R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Msk\fP   (0x1UL << CAN_F10R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8\fP   \fBCAN_F10R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Msk\fP   (0x1UL << CAN_F10R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9\fP   \fBCAN_F10R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Msk\fP   (0x1UL << CAN_F10R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10\fP   \fBCAN_F10R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Msk\fP   (0x1UL << CAN_F10R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11\fP   \fBCAN_F10R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Msk\fP   (0x1UL << CAN_F10R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12\fP   \fBCAN_F10R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Msk\fP   (0x1UL << CAN_F10R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13\fP   \fBCAN_F10R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Msk\fP   (0x1UL << CAN_F10R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14\fP   \fBCAN_F10R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Msk\fP   (0x1UL << CAN_F10R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15\fP   \fBCAN_F10R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Msk\fP   (0x1UL << CAN_F10R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16\fP   \fBCAN_F10R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Msk\fP   (0x1UL << CAN_F10R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17\fP   \fBCAN_F10R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Msk\fP   (0x1UL << CAN_F10R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18\fP   \fBCAN_F10R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Msk\fP   (0x1UL << CAN_F10R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19\fP   \fBCAN_F10R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Msk\fP   (0x1UL << CAN_F10R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20\fP   \fBCAN_F10R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Msk\fP   (0x1UL << CAN_F10R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21\fP   \fBCAN_F10R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Msk\fP   (0x1UL << CAN_F10R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22\fP   \fBCAN_F10R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Msk\fP   (0x1UL << CAN_F10R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23\fP   \fBCAN_F10R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Msk\fP   (0x1UL << CAN_F10R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24\fP   \fBCAN_F10R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Msk\fP   (0x1UL << CAN_F10R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25\fP   \fBCAN_F10R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Msk\fP   (0x1UL << CAN_F10R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26\fP   \fBCAN_F10R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Msk\fP   (0x1UL << CAN_F10R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27\fP   \fBCAN_F10R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Msk\fP   (0x1UL << CAN_F10R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28\fP   \fBCAN_F10R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Msk\fP   (0x1UL << CAN_F10R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29\fP   \fBCAN_F10R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Msk\fP   (0x1UL << CAN_F10R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30\fP   \fBCAN_F10R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Msk\fP   (0x1UL << CAN_F10R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31\fP   \fBCAN_F10R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Msk\fP   (0x1UL << CAN_F11R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0\fP   \fBCAN_F11R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Msk\fP   (0x1UL << CAN_F11R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1\fP   \fBCAN_F11R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Msk\fP   (0x1UL << CAN_F11R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2\fP   \fBCAN_F11R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Msk\fP   (0x1UL << CAN_F11R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3\fP   \fBCAN_F11R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Msk\fP   (0x1UL << CAN_F11R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4\fP   \fBCAN_F11R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Msk\fP   (0x1UL << CAN_F11R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5\fP   \fBCAN_F11R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Msk\fP   (0x1UL << CAN_F11R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6\fP   \fBCAN_F11R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Msk\fP   (0x1UL << CAN_F11R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7\fP   \fBCAN_F11R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Msk\fP   (0x1UL << CAN_F11R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8\fP   \fBCAN_F11R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Msk\fP   (0x1UL << CAN_F11R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9\fP   \fBCAN_F11R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Msk\fP   (0x1UL << CAN_F11R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10\fP   \fBCAN_F11R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Msk\fP   (0x1UL << CAN_F11R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11\fP   \fBCAN_F11R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Msk\fP   (0x1UL << CAN_F11R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12\fP   \fBCAN_F11R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Msk\fP   (0x1UL << CAN_F11R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13\fP   \fBCAN_F11R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Msk\fP   (0x1UL << CAN_F11R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14\fP   \fBCAN_F11R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Msk\fP   (0x1UL << CAN_F11R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15\fP   \fBCAN_F11R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Msk\fP   (0x1UL << CAN_F11R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16\fP   \fBCAN_F11R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Msk\fP   (0x1UL << CAN_F11R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17\fP   \fBCAN_F11R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Msk\fP   (0x1UL << CAN_F11R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18\fP   \fBCAN_F11R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Msk\fP   (0x1UL << CAN_F11R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19\fP   \fBCAN_F11R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Msk\fP   (0x1UL << CAN_F11R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20\fP   \fBCAN_F11R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Msk\fP   (0x1UL << CAN_F11R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21\fP   \fBCAN_F11R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Msk\fP   (0x1UL << CAN_F11R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22\fP   \fBCAN_F11R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Msk\fP   (0x1UL << CAN_F11R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23\fP   \fBCAN_F11R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Msk\fP   (0x1UL << CAN_F11R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24\fP   \fBCAN_F11R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Msk\fP   (0x1UL << CAN_F11R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25\fP   \fBCAN_F11R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Msk\fP   (0x1UL << CAN_F11R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26\fP   \fBCAN_F11R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Msk\fP   (0x1UL << CAN_F11R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27\fP   \fBCAN_F11R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Msk\fP   (0x1UL << CAN_F11R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28\fP   \fBCAN_F11R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Msk\fP   (0x1UL << CAN_F11R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29\fP   \fBCAN_F11R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Msk\fP   (0x1UL << CAN_F11R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30\fP   \fBCAN_F11R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Msk\fP   (0x1UL << CAN_F11R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31\fP   \fBCAN_F11R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Msk\fP   (0x1UL << CAN_F12R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0\fP   \fBCAN_F12R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Msk\fP   (0x1UL << CAN_F12R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1\fP   \fBCAN_F12R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Msk\fP   (0x1UL << CAN_F12R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2\fP   \fBCAN_F12R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Msk\fP   (0x1UL << CAN_F12R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3\fP   \fBCAN_F12R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Msk\fP   (0x1UL << CAN_F12R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4\fP   \fBCAN_F12R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Msk\fP   (0x1UL << CAN_F12R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5\fP   \fBCAN_F12R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Msk\fP   (0x1UL << CAN_F12R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6\fP   \fBCAN_F12R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Msk\fP   (0x1UL << CAN_F12R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7\fP   \fBCAN_F12R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Msk\fP   (0x1UL << CAN_F12R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8\fP   \fBCAN_F12R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Msk\fP   (0x1UL << CAN_F12R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9\fP   \fBCAN_F12R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Msk\fP   (0x1UL << CAN_F12R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10\fP   \fBCAN_F12R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Msk\fP   (0x1UL << CAN_F12R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11\fP   \fBCAN_F12R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Msk\fP   (0x1UL << CAN_F12R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12\fP   \fBCAN_F12R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Msk\fP   (0x1UL << CAN_F12R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13\fP   \fBCAN_F12R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Msk\fP   (0x1UL << CAN_F12R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14\fP   \fBCAN_F12R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Msk\fP   (0x1UL << CAN_F12R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15\fP   \fBCAN_F12R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Msk\fP   (0x1UL << CAN_F12R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16\fP   \fBCAN_F12R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Msk\fP   (0x1UL << CAN_F12R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17\fP   \fBCAN_F12R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Msk\fP   (0x1UL << CAN_F12R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18\fP   \fBCAN_F12R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Msk\fP   (0x1UL << CAN_F12R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19\fP   \fBCAN_F12R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Msk\fP   (0x1UL << CAN_F12R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20\fP   \fBCAN_F12R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Msk\fP   (0x1UL << CAN_F12R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21\fP   \fBCAN_F12R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Msk\fP   (0x1UL << CAN_F12R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22\fP   \fBCAN_F12R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Msk\fP   (0x1UL << CAN_F12R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23\fP   \fBCAN_F12R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Msk\fP   (0x1UL << CAN_F12R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24\fP   \fBCAN_F12R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Msk\fP   (0x1UL << CAN_F12R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25\fP   \fBCAN_F12R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Msk\fP   (0x1UL << CAN_F12R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26\fP   \fBCAN_F12R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Msk\fP   (0x1UL << CAN_F12R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27\fP   \fBCAN_F12R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Msk\fP   (0x1UL << CAN_F12R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28\fP   \fBCAN_F12R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Msk\fP   (0x1UL << CAN_F12R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29\fP   \fBCAN_F12R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Msk\fP   (0x1UL << CAN_F12R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30\fP   \fBCAN_F12R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Msk\fP   (0x1UL << CAN_F12R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31\fP   \fBCAN_F12R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Msk\fP   (0x1UL << CAN_F13R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0\fP   \fBCAN_F13R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Msk\fP   (0x1UL << CAN_F13R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1\fP   \fBCAN_F13R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Msk\fP   (0x1UL << CAN_F13R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2\fP   \fBCAN_F13R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Msk\fP   (0x1UL << CAN_F13R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3\fP   \fBCAN_F13R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Msk\fP   (0x1UL << CAN_F13R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4\fP   \fBCAN_F13R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Msk\fP   (0x1UL << CAN_F13R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5\fP   \fBCAN_F13R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Msk\fP   (0x1UL << CAN_F13R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6\fP   \fBCAN_F13R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Msk\fP   (0x1UL << CAN_F13R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7\fP   \fBCAN_F13R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Msk\fP   (0x1UL << CAN_F13R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8\fP   \fBCAN_F13R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Msk\fP   (0x1UL << CAN_F13R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9\fP   \fBCAN_F13R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Msk\fP   (0x1UL << CAN_F13R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10\fP   \fBCAN_F13R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Msk\fP   (0x1UL << CAN_F13R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11\fP   \fBCAN_F13R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Msk\fP   (0x1UL << CAN_F13R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12\fP   \fBCAN_F13R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Msk\fP   (0x1UL << CAN_F13R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13\fP   \fBCAN_F13R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Msk\fP   (0x1UL << CAN_F13R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14\fP   \fBCAN_F13R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Msk\fP   (0x1UL << CAN_F13R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15\fP   \fBCAN_F13R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Msk\fP   (0x1UL << CAN_F13R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16\fP   \fBCAN_F13R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Msk\fP   (0x1UL << CAN_F13R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17\fP   \fBCAN_F13R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Msk\fP   (0x1UL << CAN_F13R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18\fP   \fBCAN_F13R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Msk\fP   (0x1UL << CAN_F13R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19\fP   \fBCAN_F13R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Msk\fP   (0x1UL << CAN_F13R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20\fP   \fBCAN_F13R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Msk\fP   (0x1UL << CAN_F13R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21\fP   \fBCAN_F13R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Msk\fP   (0x1UL << CAN_F13R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22\fP   \fBCAN_F13R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Msk\fP   (0x1UL << CAN_F13R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23\fP   \fBCAN_F13R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Msk\fP   (0x1UL << CAN_F13R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24\fP   \fBCAN_F13R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Msk\fP   (0x1UL << CAN_F13R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25\fP   \fBCAN_F13R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Msk\fP   (0x1UL << CAN_F13R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26\fP   \fBCAN_F13R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Msk\fP   (0x1UL << CAN_F13R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27\fP   \fBCAN_F13R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Msk\fP   (0x1UL << CAN_F13R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28\fP   \fBCAN_F13R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Msk\fP   (0x1UL << CAN_F13R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29\fP   \fBCAN_F13R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Msk\fP   (0x1UL << CAN_F13R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30\fP   \fBCAN_F13R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Msk\fP   (0x1UL << CAN_F13R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31\fP   \fBCAN_F13R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Msk\fP   (0xFFFFFFFFUL << CRC_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR\fP   \fBCRC_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Msk\fP   (0xFFUL << CRC_IDR_IDR_Pos)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR\fP   \fBCRC_IDR_IDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Msk\fP   (0x1UL << CRC_CR_RESET_Pos)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET\fP   \fBCRC_CR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CHANNEL2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN1_Msk\fP   (0x1UL << DAC_CR_EN1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN1\fP   \fBDAC_CR_EN1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF1_Msk\fP   (0x1UL << DAC_CR_BOFF1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF1\fP   \fBDAC_CR_BOFF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN1_Msk\fP   (0x1UL << DAC_CR_TEN1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN1\fP   \fBDAC_CR_TEN1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_Msk\fP   (0x7UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1\fP   \fBDAC_CR_TSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_0\fP   (0x1UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_1\fP   (0x2UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_2\fP   (0x4UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_Msk\fP   (0x3UL << DAC_CR_WAVE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1\fP   \fBDAC_CR_WAVE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_0\fP   (0x1UL << DAC_CR_WAVE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_1\fP   (0x2UL << DAC_CR_WAVE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_Msk\fP   (0xFUL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1\fP   \fBDAC_CR_MAMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_0\fP   (0x1UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_1\fP   (0x2UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_2\fP   (0x4UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_3\fP   (0x8UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN1_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN1_Msk\fP   (0x1UL << DAC_CR_DMAEN1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN1\fP   \fBDAC_CR_DMAEN1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE1_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE1_Msk\fP   (0x1UL << DAC_CR_DMAUDRIE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE1\fP   \fBDAC_CR_DMAUDRIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN2_Msk\fP   (0x1UL << DAC_CR_EN2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN2\fP   \fBDAC_CR_EN2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF2_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF2_Msk\fP   (0x1UL << DAC_CR_BOFF2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF2\fP   \fBDAC_CR_BOFF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN2_Msk\fP   (0x1UL << DAC_CR_TEN2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN2\fP   \fBDAC_CR_TEN2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_Msk\fP   (0x7UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2\fP   \fBDAC_CR_TSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_0\fP   (0x1UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_1\fP   (0x2UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_2\fP   (0x4UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_Msk\fP   (0x3UL << DAC_CR_WAVE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2\fP   \fBDAC_CR_WAVE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_0\fP   (0x1UL << DAC_CR_WAVE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_1\fP   (0x2UL << DAC_CR_WAVE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_Msk\fP   (0xFUL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2\fP   \fBDAC_CR_MAMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_0\fP   (0x1UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_1\fP   (0x2UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_2\fP   (0x4UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_3\fP   (0x8UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN2_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN2_Msk\fP   (0x1UL << DAC_CR_DMAEN2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN2\fP   \fBDAC_CR_DMAEN2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE2_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE2_Msk\fP   (0x1UL << DAC_CR_DMAUDRIE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE2\fP   \fBDAC_CR_DMAUDRIE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG1_Msk\fP   (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG1\fP   \fBDAC_SWTRIGR_SWTRIG1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG2_Msk\fP   (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG2\fP   \fBDAC_SWTRIGR_SWTRIG2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R1_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R1_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R1_DACC1DHR\fP   \fBDAC_DHR12R1_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L1_DACC1DHR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L1_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L1_DACC1DHR\fP   \fBDAC_DHR12L1_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R1_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R1_DACC1DHR_Msk\fP   (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R1_DACC1DHR\fP   \fBDAC_DHR8R1_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R2_DACC2DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R2_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R2_DACC2DHR\fP   \fBDAC_DHR12R2_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L2_DACC2DHR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L2_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L2_DACC2DHR\fP   \fBDAC_DHR12L2_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R2_DACC2DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R2_DACC2DHR_Msk\fP   (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R2_DACC2DHR\fP   \fBDAC_DHR8R2_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC1DHR\fP   \fBDAC_DHR12RD_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC2DHR_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC2DHR\fP   \fBDAC_DHR12RD_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC1DHR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC1DHR\fP   \fBDAC_DHR12LD_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC2DHR_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC2DHR\fP   \fBDAC_DHR12LD_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC1DHR_Msk\fP   (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC1DHR\fP   \fBDAC_DHR8RD_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC2DHR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC2DHR_Msk\fP   (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC2DHR\fP   \fBDAC_DHR8RD_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DOR1_DACC1DOR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DOR1_DACC1DOR_Msk\fP   (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DOR1_DACC1DOR\fP   \fBDAC_DOR1_DACC1DOR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DOR2_DACC2DOR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DOR2_DACC2DOR_Msk\fP   (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DOR2_DACC2DOR\fP   \fBDAC_DOR2_DACC2DOR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR1_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR1_Msk\fP   (0x1UL << DAC_SR_DMAUDR1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR1\fP   \fBDAC_SR_DMAUDR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR2_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR2_Msk\fP   (0x1UL << DAC_SR_DMAUDR2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR2\fP   \fBDAC_SR_DMAUDR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CAPTURE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CAPTURE_Msk\fP   (0x1UL << DCMI_CR_CAPTURE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CAPTURE\fP   \fBDCMI_CR_CAPTURE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CM_Msk\fP   (0x1UL << DCMI_CR_CM_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CM\fP   \fBDCMI_CR_CM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CROP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CROP_Msk\fP   (0x1UL << DCMI_CR_CROP_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CROP\fP   \fBDCMI_CR_CROP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_JPEG_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_JPEG_Msk\fP   (0x1UL << DCMI_CR_JPEG_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_JPEG\fP   \fBDCMI_CR_JPEG_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ESS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ESS_Msk\fP   (0x1UL << DCMI_CR_ESS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ESS\fP   \fBDCMI_CR_ESS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_PCKPOL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_PCKPOL_Msk\fP   (0x1UL << DCMI_CR_PCKPOL_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_PCKPOL\fP   \fBDCMI_CR_PCKPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_HSPOL_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_HSPOL_Msk\fP   (0x1UL << DCMI_CR_HSPOL_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_HSPOL\fP   \fBDCMI_CR_HSPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_VSPOL_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_VSPOL_Msk\fP   (0x1UL << DCMI_CR_VSPOL_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_VSPOL\fP   \fBDCMI_CR_VSPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_FCRC_0\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_FCRC_1\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_EDM_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_EDM_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CRE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CRE_Msk\fP   (0x1UL << DCMI_CR_CRE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CRE\fP   \fBDCMI_CR_CRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ENABLE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ENABLE_Msk\fP   (0x1UL << DCMI_CR_ENABLE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ENABLE\fP   \fBDCMI_CR_ENABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_SR_HSYNC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_HSYNC_Msk\fP   (0x1UL << DCMI_SR_HSYNC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_HSYNC\fP   \fBDCMI_SR_HSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_SR_VSYNC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_VSYNC_Msk\fP   (0x1UL << DCMI_SR_VSYNC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_VSYNC\fP   \fBDCMI_SR_VSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_SR_FNE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_FNE_Msk\fP   (0x1UL << DCMI_SR_FNE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_FNE\fP   \fBDCMI_SR_FNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_FRAME_RIS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_FRAME_RIS_Msk\fP   (0x1UL << DCMI_RIS_FRAME_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_FRAME_RIS\fP   \fBDCMI_RIS_FRAME_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_OVR_RIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_OVR_RIS_Msk\fP   (0x1UL << DCMI_RIS_OVR_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_OVR_RIS\fP   \fBDCMI_RIS_OVR_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_ERR_RIS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_ERR_RIS_Msk\fP   (0x1UL << DCMI_RIS_ERR_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_ERR_RIS\fP   \fBDCMI_RIS_ERR_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_VSYNC_RIS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_VSYNC_RIS_Msk\fP   (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_VSYNC_RIS\fP   \fBDCMI_RIS_VSYNC_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_LINE_RIS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_LINE_RIS_Msk\fP   (0x1UL << DCMI_RIS_LINE_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_LINE_RIS\fP   \fBDCMI_RIS_LINE_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_FRAME_RIS\fP   DCMI_RIS_FRAME_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_OVR_RIS\fP   DCMI_RIS_OVR_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_ERR_RIS\fP   DCMI_RIS_ERR_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_VSYNC_RIS\fP   DCMI_RIS_VSYNC_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_LINE_RIS\fP   DCMI_RIS_LINE_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_OVF_RIS\fP   DCMI_RIS_OVR_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_IER_FRAME_IE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_FRAME_IE_Msk\fP   (0x1UL << DCMI_IER_FRAME_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_FRAME_IE\fP   \fBDCMI_IER_FRAME_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVR_IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVR_IE_Msk\fP   (0x1UL << DCMI_IER_OVR_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVR_IE\fP   \fBDCMI_IER_OVR_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_ERR_IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_ERR_IE_Msk\fP   (0x1UL << DCMI_IER_ERR_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_ERR_IE\fP   \fBDCMI_IER_ERR_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_VSYNC_IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_VSYNC_IE_Msk\fP   (0x1UL << DCMI_IER_VSYNC_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_VSYNC_IE\fP   \fBDCMI_IER_VSYNC_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_LINE_IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_LINE_IE_Msk\fP   (0x1UL << DCMI_IER_LINE_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_LINE_IE\fP   \fBDCMI_IER_LINE_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVF_IE\fP   DCMI_IER_OVR_IE"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_FRAME_MIS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_FRAME_MIS_Msk\fP   (0x1UL << DCMI_MIS_FRAME_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_FRAME_MIS\fP   \fBDCMI_MIS_FRAME_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_OVR_MIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_OVR_MIS_Msk\fP   (0x1UL << DCMI_MIS_OVR_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_OVR_MIS\fP   \fBDCMI_MIS_OVR_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_ERR_MIS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_ERR_MIS_Msk\fP   (0x1UL << DCMI_MIS_ERR_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_ERR_MIS\fP   \fBDCMI_MIS_ERR_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_VSYNC_MIS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_VSYNC_MIS_Msk\fP   (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_VSYNC_MIS\fP   \fBDCMI_MIS_VSYNC_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_LINE_MIS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_LINE_MIS_Msk\fP   (0x1UL << DCMI_MIS_LINE_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_LINE_MIS\fP   \fBDCMI_MIS_LINE_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_FRAME_MIS\fP   DCMI_MIS_FRAME_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_OVF_MIS\fP   DCMI_MIS_OVR_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_ERR_MIS\fP   DCMI_MIS_ERR_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_VSYNC_MIS\fP   DCMI_MIS_VSYNC_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_LINE_MIS\fP   DCMI_MIS_LINE_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_FRAME_ISC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_FRAME_ISC_Msk\fP   (0x1UL << DCMI_ICR_FRAME_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_FRAME_ISC\fP   \fBDCMI_ICR_FRAME_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVR_ISC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVR_ISC_Msk\fP   (0x1UL << DCMI_ICR_OVR_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVR_ISC\fP   \fBDCMI_ICR_OVR_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_ERR_ISC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_ERR_ISC_Msk\fP   (0x1UL << DCMI_ICR_ERR_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_ERR_ISC\fP   \fBDCMI_ICR_ERR_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_VSYNC_ISC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_VSYNC_ISC_Msk\fP   (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_VSYNC_ISC\fP   \fBDCMI_ICR_VSYNC_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_LINE_ISC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_LINE_ISC_Msk\fP   (0x1UL << DCMI_ICR_LINE_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_LINE_ISC\fP   \fBDCMI_ICR_LINE_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVF_ISC\fP   DCMI_ICR_OVR_ISC"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FSC_Msk\fP   (0xFFUL << DCMI_ESCR_FSC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FSC\fP   \fBDCMI_ESCR_FSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LSC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LSC_Msk\fP   (0xFFUL << DCMI_ESCR_LSC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LSC\fP   \fBDCMI_ESCR_LSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LEC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LEC_Msk\fP   (0xFFUL << DCMI_ESCR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LEC\fP   \fBDCMI_ESCR_LEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FEC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FEC_Msk\fP   (0xFFUL << DCMI_ESCR_FEC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FEC\fP   \fBDCMI_ESCR_FEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FSU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FSU_Msk\fP   (0xFFUL << DCMI_ESUR_FSU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FSU\fP   \fBDCMI_ESUR_FSU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LSU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LSU_Msk\fP   (0xFFUL << DCMI_ESUR_LSU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LSU\fP   \fBDCMI_ESUR_LSU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LEU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LEU_Msk\fP   (0xFFUL << DCMI_ESUR_LEU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LEU\fP   \fBDCMI_ESUR_LEU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FEU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FEU_Msk\fP   (0xFFUL << DCMI_ESUR_FEU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FEU\fP   \fBDCMI_ESUR_FEU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_HOFFCNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_HOFFCNT_Msk\fP   (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_HOFFCNT\fP   \fBDCMI_CWSTRT_HOFFCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_VST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_VST_Msk\fP   (0x1FFFUL << DCMI_CWSTRT_VST_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_VST\fP   \fBDCMI_CWSTRT_VST_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_CAPCNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_CAPCNT_Msk\fP   (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_CAPCNT\fP   \fBDCMI_CWSIZE_CAPCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_VLINE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_VLINE_Msk\fP   (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_VLINE\fP   \fBDCMI_CWSIZE_VLINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE0_Msk\fP   (0xFFUL << DCMI_DR_BYTE0_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE0\fP   \fBDCMI_DR_BYTE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE1_Msk\fP   (0xFFUL << DCMI_DR_BYTE1_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE1\fP   \fBDCMI_DR_BYTE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE2_Msk\fP   (0xFFUL << DCMI_DR_BYTE2_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE2\fP   \fBDCMI_DR_BYTE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE3_Msk\fP   (0xFFUL << DCMI_DR_BYTE3_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE3\fP   \fBDCMI_DR_BYTE3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_Msk\fP   (0x7UL << DMA_SxCR_CHSEL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL\fP   \fBDMA_SxCR_CHSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_0\fP   0x02000000U"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_1\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_2\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_Msk\fP   (0x3UL << DMA_SxCR_MBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST\fP   \fBDMA_SxCR_MBURST_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_0\fP   (0x1UL << DMA_SxCR_MBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_1\fP   (0x2UL << DMA_SxCR_MBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_Msk\fP   (0x3UL << DMA_SxCR_PBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST\fP   \fBDMA_SxCR_PBURST_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_0\fP   (0x1UL << DMA_SxCR_PBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_1\fP   (0x2UL << DMA_SxCR_PBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CT_Msk\fP   (0x1UL << DMA_SxCR_CT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CT\fP   \fBDMA_SxCR_CT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DBM_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DBM_Msk\fP   (0x1UL << DMA_SxCR_DBM_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DBM\fP   \fBDMA_SxCR_DBM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_Msk\fP   (0x3UL << DMA_SxCR_PL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL\fP   \fBDMA_SxCR_PL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_0\fP   (0x1UL << DMA_SxCR_PL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_1\fP   (0x2UL << DMA_SxCR_PL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINCOS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINCOS_Msk\fP   (0x1UL << DMA_SxCR_PINCOS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINCOS\fP   \fBDMA_SxCR_PINCOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_Msk\fP   (0x3UL << DMA_SxCR_MSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE\fP   \fBDMA_SxCR_MSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_0\fP   (0x1UL << DMA_SxCR_MSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_1\fP   (0x2UL << DMA_SxCR_MSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_Msk\fP   (0x3UL << DMA_SxCR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE\fP   \fBDMA_SxCR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_0\fP   (0x1UL << DMA_SxCR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_1\fP   (0x2UL << DMA_SxCR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MINC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MINC_Msk\fP   (0x1UL << DMA_SxCR_MINC_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MINC\fP   \fBDMA_SxCR_MINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINC_Msk\fP   (0x1UL << DMA_SxCR_PINC_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINC\fP   \fBDMA_SxCR_PINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CIRC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CIRC_Msk\fP   (0x1UL << DMA_SxCR_CIRC_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CIRC\fP   \fBDMA_SxCR_CIRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_Msk\fP   (0x3UL << DMA_SxCR_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR\fP   \fBDMA_SxCR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_0\fP   (0x1UL << DMA_SxCR_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_1\fP   (0x2UL << DMA_SxCR_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PFCTRL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PFCTRL_Msk\fP   (0x1UL << DMA_SxCR_PFCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PFCTRL\fP   \fBDMA_SxCR_PFCTRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TCIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TCIE_Msk\fP   (0x1UL << DMA_SxCR_TCIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TCIE\fP   \fBDMA_SxCR_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_HTIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_HTIE_Msk\fP   (0x1UL << DMA_SxCR_HTIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_HTIE\fP   \fBDMA_SxCR_HTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TEIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TEIE_Msk\fP   (0x1UL << DMA_SxCR_TEIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TEIE\fP   \fBDMA_SxCR_TEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DMEIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DMEIE_Msk\fP   (0x1UL << DMA_SxCR_DMEIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DMEIE\fP   \fBDMA_SxCR_DMEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_EN_Msk\fP   (0x1UL << DMA_SxCR_EN_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_EN\fP   \fBDMA_SxCR_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_ACK_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_ACK_Msk\fP   (0x1UL << DMA_SxCR_ACK_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_ACK\fP   \fBDMA_SxCR_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_Msk\fP   (0xFFFFUL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT\fP   \fBDMA_SxNDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_0\fP   (0x0001UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_1\fP   (0x0002UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_2\fP   (0x0004UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_3\fP   (0x0008UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_4\fP   (0x0010UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_5\fP   (0x0020UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_6\fP   (0x0040UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_7\fP   (0x0080UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_8\fP   (0x0100UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_9\fP   (0x0200UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_10\fP   (0x0400UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_11\fP   (0x0800UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_12\fP   (0x1000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_13\fP   (0x2000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_14\fP   (0x4000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_15\fP   (0x8000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FEIE_Msk\fP   (0x1UL << DMA_SxFCR_FEIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FEIE\fP   \fBDMA_SxFCR_FEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_Msk\fP   (0x7UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS\fP   \fBDMA_SxFCR_FS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_0\fP   (0x1UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_1\fP   (0x2UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_2\fP   (0x4UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_DMDIS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_DMDIS_Msk\fP   (0x1UL << DMA_SxFCR_DMDIS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_DMDIS\fP   \fBDMA_SxFCR_DMDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_Msk\fP   (0x3UL << DMA_SxFCR_FTH_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH\fP   \fBDMA_SxFCR_FTH_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_0\fP   (0x1UL << DMA_SxFCR_FTH_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_1\fP   (0x2UL << DMA_SxFCR_FTH_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF3_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF3_Msk\fP   (0x1UL << DMA_LISR_TCIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF3\fP   \fBDMA_LISR_TCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF3_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF3_Msk\fP   (0x1UL << DMA_LISR_HTIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF3\fP   \fBDMA_LISR_HTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF3_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF3_Msk\fP   (0x1UL << DMA_LISR_TEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF3\fP   \fBDMA_LISR_TEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF3_Msk\fP   (0x1UL << DMA_LISR_DMEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF3\fP   \fBDMA_LISR_DMEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF3_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF3_Msk\fP   (0x1UL << DMA_LISR_FEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF3\fP   \fBDMA_LISR_FEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF2_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF2_Msk\fP   (0x1UL << DMA_LISR_TCIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF2\fP   \fBDMA_LISR_TCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF2_Msk\fP   (0x1UL << DMA_LISR_HTIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF2\fP   \fBDMA_LISR_HTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF2_Msk\fP   (0x1UL << DMA_LISR_TEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF2\fP   \fBDMA_LISR_TEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF2_Msk\fP   (0x1UL << DMA_LISR_DMEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF2\fP   \fBDMA_LISR_DMEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF2_Msk\fP   (0x1UL << DMA_LISR_FEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF2\fP   \fBDMA_LISR_FEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF1_Msk\fP   (0x1UL << DMA_LISR_TCIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF1\fP   \fBDMA_LISR_TCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF1_Msk\fP   (0x1UL << DMA_LISR_HTIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF1\fP   \fBDMA_LISR_HTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF1_Msk\fP   (0x1UL << DMA_LISR_TEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF1\fP   \fBDMA_LISR_TEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF1_Msk\fP   (0x1UL << DMA_LISR_DMEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF1\fP   \fBDMA_LISR_DMEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF1_Msk\fP   (0x1UL << DMA_LISR_FEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF1\fP   \fBDMA_LISR_FEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF0_Msk\fP   (0x1UL << DMA_LISR_TCIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF0\fP   \fBDMA_LISR_TCIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF0_Msk\fP   (0x1UL << DMA_LISR_HTIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF0\fP   \fBDMA_LISR_HTIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF0_Msk\fP   (0x1UL << DMA_LISR_TEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF0\fP   \fBDMA_LISR_TEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF0_Msk\fP   (0x1UL << DMA_LISR_DMEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF0\fP   \fBDMA_LISR_DMEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF0_Msk\fP   (0x1UL << DMA_LISR_FEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF0\fP   \fBDMA_LISR_FEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF7_Msk\fP   (0x1UL << DMA_HISR_TCIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF7\fP   \fBDMA_HISR_TCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF7_Msk\fP   (0x1UL << DMA_HISR_HTIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF7\fP   \fBDMA_HISR_HTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF7_Msk\fP   (0x1UL << DMA_HISR_TEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF7\fP   \fBDMA_HISR_TEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF7_Msk\fP   (0x1UL << DMA_HISR_DMEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF7\fP   \fBDMA_HISR_DMEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF7_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF7_Msk\fP   (0x1UL << DMA_HISR_FEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF7\fP   \fBDMA_HISR_FEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF6_Msk\fP   (0x1UL << DMA_HISR_TCIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF6\fP   \fBDMA_HISR_TCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF6_Msk\fP   (0x1UL << DMA_HISR_HTIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF6\fP   \fBDMA_HISR_HTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF6_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF6_Msk\fP   (0x1UL << DMA_HISR_TEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF6\fP   \fBDMA_HISR_TEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF6_Msk\fP   (0x1UL << DMA_HISR_DMEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF6\fP   \fBDMA_HISR_DMEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF6_Msk\fP   (0x1UL << DMA_HISR_FEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF6\fP   \fBDMA_HISR_FEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF5_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF5_Msk\fP   (0x1UL << DMA_HISR_TCIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF5\fP   \fBDMA_HISR_TCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF5_Msk\fP   (0x1UL << DMA_HISR_HTIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF5\fP   \fBDMA_HISR_HTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF5_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF5_Msk\fP   (0x1UL << DMA_HISR_TEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF5\fP   \fBDMA_HISR_TEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF5_Msk\fP   (0x1UL << DMA_HISR_DMEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF5\fP   \fBDMA_HISR_DMEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF5_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF5_Msk\fP   (0x1UL << DMA_HISR_FEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF5\fP   \fBDMA_HISR_FEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF4_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF4_Msk\fP   (0x1UL << DMA_HISR_TCIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF4\fP   \fBDMA_HISR_TCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF4_Msk\fP   (0x1UL << DMA_HISR_HTIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF4\fP   \fBDMA_HISR_HTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF4_Msk\fP   (0x1UL << DMA_HISR_TEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF4\fP   \fBDMA_HISR_TEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF4_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF4_Msk\fP   (0x1UL << DMA_HISR_DMEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF4\fP   \fBDMA_HISR_DMEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF4_Msk\fP   (0x1UL << DMA_HISR_FEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF4\fP   \fBDMA_HISR_FEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF3_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF3_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF3\fP   \fBDMA_LIFCR_CTCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF3_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF3_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF3\fP   \fBDMA_LIFCR_CHTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF3_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF3_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF3\fP   \fBDMA_LIFCR_CTEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF3_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF3\fP   \fBDMA_LIFCR_CDMEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF3_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF3_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF3\fP   \fBDMA_LIFCR_CFEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF2_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF2_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF2\fP   \fBDMA_LIFCR_CTCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF2_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF2\fP   \fBDMA_LIFCR_CHTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF2_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF2\fP   \fBDMA_LIFCR_CTEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF2_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF2\fP   \fBDMA_LIFCR_CDMEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF2_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF2\fP   \fBDMA_LIFCR_CFEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF1_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF1\fP   \fBDMA_LIFCR_CTCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF1_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF1\fP   \fBDMA_LIFCR_CHTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF1_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF1\fP   \fBDMA_LIFCR_CTEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF1_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF1\fP   \fBDMA_LIFCR_CDMEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF1_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF1\fP   \fBDMA_LIFCR_CFEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF0_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF0\fP   \fBDMA_LIFCR_CTCIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF0_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF0\fP   \fBDMA_LIFCR_CHTIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF0_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF0\fP   \fBDMA_LIFCR_CTEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF0_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF0\fP   \fBDMA_LIFCR_CDMEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF0_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF0\fP   \fBDMA_LIFCR_CFEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF7_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF7\fP   \fBDMA_HIFCR_CTCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF7_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF7\fP   \fBDMA_HIFCR_CHTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF7_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF7\fP   \fBDMA_HIFCR_CTEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF7_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF7\fP   \fBDMA_HIFCR_CDMEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF7_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF7_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF7\fP   \fBDMA_HIFCR_CFEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF6_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF6\fP   \fBDMA_HIFCR_CTCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF6_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF6\fP   \fBDMA_HIFCR_CHTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF6_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF6_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF6\fP   \fBDMA_HIFCR_CTEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF6_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF6\fP   \fBDMA_HIFCR_CDMEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF6_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF6\fP   \fBDMA_HIFCR_CFEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF5_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF5_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF5\fP   \fBDMA_HIFCR_CTCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF5_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF5\fP   \fBDMA_HIFCR_CHTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF5_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF5_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF5\fP   \fBDMA_HIFCR_CTEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF5_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF5\fP   \fBDMA_HIFCR_CDMEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF5_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF5_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF5\fP   \fBDMA_HIFCR_CFEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF4_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF4_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF4\fP   \fBDMA_HIFCR_CTCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF4_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF4\fP   \fBDMA_HIFCR_CHTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF4_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF4\fP   \fBDMA_HIFCR_CTEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF4_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF4_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF4\fP   \fBDMA_HIFCR_CDMEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF4_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF4\fP   \fBDMA_HIFCR_CFEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxPAR_PA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxPAR_PA_Msk\fP   (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxPAR_PA\fP   \fBDMA_SxPAR_PA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxM0AR_M0A_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxM0AR_M0A_Msk\fP   (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxM0AR_M0A\fP   \fBDMA_SxM0AR_M0A_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxM1AR_M1A_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxM1AR_M1A_Msk\fP   (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxM1AR_M1A\fP   \fBDMA_SxM1AR_M1A_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Msk\fP   (0x1UL << EXTI_IMR_MR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0\fP   \fBEXTI_IMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Msk\fP   (0x1UL << EXTI_IMR_MR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1\fP   \fBEXTI_IMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Msk\fP   (0x1UL << EXTI_IMR_MR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2\fP   \fBEXTI_IMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Msk\fP   (0x1UL << EXTI_IMR_MR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3\fP   \fBEXTI_IMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Msk\fP   (0x1UL << EXTI_IMR_MR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4\fP   \fBEXTI_IMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Msk\fP   (0x1UL << EXTI_IMR_MR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5\fP   \fBEXTI_IMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Msk\fP   (0x1UL << EXTI_IMR_MR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6\fP   \fBEXTI_IMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Msk\fP   (0x1UL << EXTI_IMR_MR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7\fP   \fBEXTI_IMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Msk\fP   (0x1UL << EXTI_IMR_MR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8\fP   \fBEXTI_IMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Msk\fP   (0x1UL << EXTI_IMR_MR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9\fP   \fBEXTI_IMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Msk\fP   (0x1UL << EXTI_IMR_MR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10\fP   \fBEXTI_IMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Msk\fP   (0x1UL << EXTI_IMR_MR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11\fP   \fBEXTI_IMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Msk\fP   (0x1UL << EXTI_IMR_MR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12\fP   \fBEXTI_IMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Msk\fP   (0x1UL << EXTI_IMR_MR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13\fP   \fBEXTI_IMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Msk\fP   (0x1UL << EXTI_IMR_MR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14\fP   \fBEXTI_IMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Msk\fP   (0x1UL << EXTI_IMR_MR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15\fP   \fBEXTI_IMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Msk\fP   (0x1UL << EXTI_IMR_MR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16\fP   \fBEXTI_IMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Msk\fP   (0x1UL << EXTI_IMR_MR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17\fP   \fBEXTI_IMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Msk\fP   (0x1UL << EXTI_IMR_MR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18\fP   \fBEXTI_IMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR19_Msk\fP   (0x1UL << EXTI_IMR_MR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR19\fP   \fBEXTI_IMR_MR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR20_Msk\fP   (0x1UL << EXTI_IMR_MR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR20\fP   \fBEXTI_IMR_MR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR21_Msk\fP   (0x1UL << EXTI_IMR_MR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR21\fP   \fBEXTI_IMR_MR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR22_Msk\fP   (0x1UL << EXTI_IMR_MR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR22\fP   \fBEXTI_IMR_MR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM0\fP   \fBEXTI_IMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM1\fP   \fBEXTI_IMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM2\fP   \fBEXTI_IMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM3\fP   \fBEXTI_IMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM4\fP   \fBEXTI_IMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM5\fP   \fBEXTI_IMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM6\fP   \fBEXTI_IMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM7\fP   \fBEXTI_IMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM8\fP   \fBEXTI_IMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM9\fP   \fBEXTI_IMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM10\fP   \fBEXTI_IMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM11\fP   \fBEXTI_IMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM12\fP   \fBEXTI_IMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM13\fP   \fBEXTI_IMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM14\fP   \fBEXTI_IMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM15\fP   \fBEXTI_IMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM16\fP   \fBEXTI_IMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM17\fP   \fBEXTI_IMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM18\fP   \fBEXTI_IMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM19\fP   \fBEXTI_IMR_MR19\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM20\fP   \fBEXTI_IMR_MR20\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM21\fP   \fBEXTI_IMR_MR21\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM22\fP   \fBEXTI_IMR_MR22\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM_Msk\fP   (0x7FFFFFUL << EXTI_IMR_IM_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM\fP   \fBEXTI_IMR_IM_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Msk\fP   (0x1UL << EXTI_EMR_MR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0\fP   \fBEXTI_EMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Msk\fP   (0x1UL << EXTI_EMR_MR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1\fP   \fBEXTI_EMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Msk\fP   (0x1UL << EXTI_EMR_MR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2\fP   \fBEXTI_EMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Msk\fP   (0x1UL << EXTI_EMR_MR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3\fP   \fBEXTI_EMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Msk\fP   (0x1UL << EXTI_EMR_MR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4\fP   \fBEXTI_EMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Msk\fP   (0x1UL << EXTI_EMR_MR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5\fP   \fBEXTI_EMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Msk\fP   (0x1UL << EXTI_EMR_MR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6\fP   \fBEXTI_EMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Msk\fP   (0x1UL << EXTI_EMR_MR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7\fP   \fBEXTI_EMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Msk\fP   (0x1UL << EXTI_EMR_MR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8\fP   \fBEXTI_EMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Msk\fP   (0x1UL << EXTI_EMR_MR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9\fP   \fBEXTI_EMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Msk\fP   (0x1UL << EXTI_EMR_MR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10\fP   \fBEXTI_EMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Msk\fP   (0x1UL << EXTI_EMR_MR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11\fP   \fBEXTI_EMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Msk\fP   (0x1UL << EXTI_EMR_MR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12\fP   \fBEXTI_EMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Msk\fP   (0x1UL << EXTI_EMR_MR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13\fP   \fBEXTI_EMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Msk\fP   (0x1UL << EXTI_EMR_MR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14\fP   \fBEXTI_EMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Msk\fP   (0x1UL << EXTI_EMR_MR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15\fP   \fBEXTI_EMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Msk\fP   (0x1UL << EXTI_EMR_MR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16\fP   \fBEXTI_EMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Msk\fP   (0x1UL << EXTI_EMR_MR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17\fP   \fBEXTI_EMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Msk\fP   (0x1UL << EXTI_EMR_MR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18\fP   \fBEXTI_EMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR19_Msk\fP   (0x1UL << EXTI_EMR_MR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR19\fP   \fBEXTI_EMR_MR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR20_Msk\fP   (0x1UL << EXTI_EMR_MR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR20\fP   \fBEXTI_EMR_MR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR21_Msk\fP   (0x1UL << EXTI_EMR_MR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR21\fP   \fBEXTI_EMR_MR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR22_Msk\fP   (0x1UL << EXTI_EMR_MR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR22\fP   \fBEXTI_EMR_MR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM0\fP   \fBEXTI_EMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM1\fP   \fBEXTI_EMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM2\fP   \fBEXTI_EMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM3\fP   \fBEXTI_EMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM4\fP   \fBEXTI_EMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM5\fP   \fBEXTI_EMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM6\fP   \fBEXTI_EMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM7\fP   \fBEXTI_EMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM8\fP   \fBEXTI_EMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM9\fP   \fBEXTI_EMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM10\fP   \fBEXTI_EMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM11\fP   \fBEXTI_EMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM12\fP   \fBEXTI_EMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM13\fP   \fBEXTI_EMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM14\fP   \fBEXTI_EMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM15\fP   \fBEXTI_EMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM16\fP   \fBEXTI_EMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM17\fP   \fBEXTI_EMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM18\fP   \fBEXTI_EMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM19\fP   \fBEXTI_EMR_MR19\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM20\fP   \fBEXTI_EMR_MR20\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM21\fP   \fBEXTI_EMR_MR21\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM22\fP   \fBEXTI_EMR_MR22\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Msk\fP   (0x1UL << EXTI_RTSR_TR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0\fP   \fBEXTI_RTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Msk\fP   (0x1UL << EXTI_RTSR_TR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1\fP   \fBEXTI_RTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Msk\fP   (0x1UL << EXTI_RTSR_TR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2\fP   \fBEXTI_RTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Msk\fP   (0x1UL << EXTI_RTSR_TR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3\fP   \fBEXTI_RTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Msk\fP   (0x1UL << EXTI_RTSR_TR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4\fP   \fBEXTI_RTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Msk\fP   (0x1UL << EXTI_RTSR_TR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5\fP   \fBEXTI_RTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Msk\fP   (0x1UL << EXTI_RTSR_TR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6\fP   \fBEXTI_RTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Msk\fP   (0x1UL << EXTI_RTSR_TR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7\fP   \fBEXTI_RTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Msk\fP   (0x1UL << EXTI_RTSR_TR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8\fP   \fBEXTI_RTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Msk\fP   (0x1UL << EXTI_RTSR_TR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9\fP   \fBEXTI_RTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Msk\fP   (0x1UL << EXTI_RTSR_TR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10\fP   \fBEXTI_RTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Msk\fP   (0x1UL << EXTI_RTSR_TR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11\fP   \fBEXTI_RTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Msk\fP   (0x1UL << EXTI_RTSR_TR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12\fP   \fBEXTI_RTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Msk\fP   (0x1UL << EXTI_RTSR_TR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13\fP   \fBEXTI_RTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Msk\fP   (0x1UL << EXTI_RTSR_TR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14\fP   \fBEXTI_RTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Msk\fP   (0x1UL << EXTI_RTSR_TR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15\fP   \fBEXTI_RTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Msk\fP   (0x1UL << EXTI_RTSR_TR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16\fP   \fBEXTI_RTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Msk\fP   (0x1UL << EXTI_RTSR_TR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17\fP   \fBEXTI_RTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Msk\fP   (0x1UL << EXTI_RTSR_TR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18\fP   \fBEXTI_RTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR19_Msk\fP   (0x1UL << EXTI_RTSR_TR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR19\fP   \fBEXTI_RTSR_TR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR20_Msk\fP   (0x1UL << EXTI_RTSR_TR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR20\fP   \fBEXTI_RTSR_TR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR21_Msk\fP   (0x1UL << EXTI_RTSR_TR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR21\fP   \fBEXTI_RTSR_TR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR22_Msk\fP   (0x1UL << EXTI_RTSR_TR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR22\fP   \fBEXTI_RTSR_TR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Msk\fP   (0x1UL << EXTI_FTSR_TR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0\fP   \fBEXTI_FTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Msk\fP   (0x1UL << EXTI_FTSR_TR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1\fP   \fBEXTI_FTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Msk\fP   (0x1UL << EXTI_FTSR_TR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2\fP   \fBEXTI_FTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Msk\fP   (0x1UL << EXTI_FTSR_TR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3\fP   \fBEXTI_FTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Msk\fP   (0x1UL << EXTI_FTSR_TR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4\fP   \fBEXTI_FTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Msk\fP   (0x1UL << EXTI_FTSR_TR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5\fP   \fBEXTI_FTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Msk\fP   (0x1UL << EXTI_FTSR_TR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6\fP   \fBEXTI_FTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Msk\fP   (0x1UL << EXTI_FTSR_TR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7\fP   \fBEXTI_FTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Msk\fP   (0x1UL << EXTI_FTSR_TR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8\fP   \fBEXTI_FTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Msk\fP   (0x1UL << EXTI_FTSR_TR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9\fP   \fBEXTI_FTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Msk\fP   (0x1UL << EXTI_FTSR_TR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10\fP   \fBEXTI_FTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Msk\fP   (0x1UL << EXTI_FTSR_TR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11\fP   \fBEXTI_FTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Msk\fP   (0x1UL << EXTI_FTSR_TR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12\fP   \fBEXTI_FTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Msk\fP   (0x1UL << EXTI_FTSR_TR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13\fP   \fBEXTI_FTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Msk\fP   (0x1UL << EXTI_FTSR_TR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14\fP   \fBEXTI_FTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Msk\fP   (0x1UL << EXTI_FTSR_TR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15\fP   \fBEXTI_FTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Msk\fP   (0x1UL << EXTI_FTSR_TR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16\fP   \fBEXTI_FTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Msk\fP   (0x1UL << EXTI_FTSR_TR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17\fP   \fBEXTI_FTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Msk\fP   (0x1UL << EXTI_FTSR_TR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18\fP   \fBEXTI_FTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR19_Msk\fP   (0x1UL << EXTI_FTSR_TR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR19\fP   \fBEXTI_FTSR_TR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR20_Msk\fP   (0x1UL << EXTI_FTSR_TR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR20\fP   \fBEXTI_FTSR_TR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR21_Msk\fP   (0x1UL << EXTI_FTSR_TR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR21\fP   \fBEXTI_FTSR_TR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR22_Msk\fP   (0x1UL << EXTI_FTSR_TR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR22\fP   \fBEXTI_FTSR_TR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Msk\fP   (0x1UL << EXTI_SWIER_SWIER0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0\fP   \fBEXTI_SWIER_SWIER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Msk\fP   (0x1UL << EXTI_SWIER_SWIER1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1\fP   \fBEXTI_SWIER_SWIER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Msk\fP   (0x1UL << EXTI_SWIER_SWIER2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2\fP   \fBEXTI_SWIER_SWIER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Msk\fP   (0x1UL << EXTI_SWIER_SWIER3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3\fP   \fBEXTI_SWIER_SWIER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Msk\fP   (0x1UL << EXTI_SWIER_SWIER4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4\fP   \fBEXTI_SWIER_SWIER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Msk\fP   (0x1UL << EXTI_SWIER_SWIER5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5\fP   \fBEXTI_SWIER_SWIER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Msk\fP   (0x1UL << EXTI_SWIER_SWIER6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6\fP   \fBEXTI_SWIER_SWIER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Msk\fP   (0x1UL << EXTI_SWIER_SWIER7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7\fP   \fBEXTI_SWIER_SWIER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Msk\fP   (0x1UL << EXTI_SWIER_SWIER8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8\fP   \fBEXTI_SWIER_SWIER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Msk\fP   (0x1UL << EXTI_SWIER_SWIER9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9\fP   \fBEXTI_SWIER_SWIER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Msk\fP   (0x1UL << EXTI_SWIER_SWIER10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10\fP   \fBEXTI_SWIER_SWIER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Msk\fP   (0x1UL << EXTI_SWIER_SWIER11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11\fP   \fBEXTI_SWIER_SWIER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Msk\fP   (0x1UL << EXTI_SWIER_SWIER12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12\fP   \fBEXTI_SWIER_SWIER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Msk\fP   (0x1UL << EXTI_SWIER_SWIER13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13\fP   \fBEXTI_SWIER_SWIER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Msk\fP   (0x1UL << EXTI_SWIER_SWIER14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14\fP   \fBEXTI_SWIER_SWIER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Msk\fP   (0x1UL << EXTI_SWIER_SWIER15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15\fP   \fBEXTI_SWIER_SWIER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Msk\fP   (0x1UL << EXTI_SWIER_SWIER16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16\fP   \fBEXTI_SWIER_SWIER16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Msk\fP   (0x1UL << EXTI_SWIER_SWIER17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17\fP   \fBEXTI_SWIER_SWIER17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Msk\fP   (0x1UL << EXTI_SWIER_SWIER18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18\fP   \fBEXTI_SWIER_SWIER18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER19_Msk\fP   (0x1UL << EXTI_SWIER_SWIER19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER19\fP   \fBEXTI_SWIER_SWIER19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER20_Msk\fP   (0x1UL << EXTI_SWIER_SWIER20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER20\fP   \fBEXTI_SWIER_SWIER20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER21_Msk\fP   (0x1UL << EXTI_SWIER_SWIER21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER21\fP   \fBEXTI_SWIER_SWIER21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER22_Msk\fP   (0x1UL << EXTI_SWIER_SWIER22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER22\fP   \fBEXTI_SWIER_SWIER22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Msk\fP   (0x1UL << EXTI_PR_PR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0\fP   \fBEXTI_PR_PR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Msk\fP   (0x1UL << EXTI_PR_PR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1\fP   \fBEXTI_PR_PR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Msk\fP   (0x1UL << EXTI_PR_PR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2\fP   \fBEXTI_PR_PR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Msk\fP   (0x1UL << EXTI_PR_PR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3\fP   \fBEXTI_PR_PR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Msk\fP   (0x1UL << EXTI_PR_PR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4\fP   \fBEXTI_PR_PR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Msk\fP   (0x1UL << EXTI_PR_PR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5\fP   \fBEXTI_PR_PR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Msk\fP   (0x1UL << EXTI_PR_PR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6\fP   \fBEXTI_PR_PR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Msk\fP   (0x1UL << EXTI_PR_PR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7\fP   \fBEXTI_PR_PR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Msk\fP   (0x1UL << EXTI_PR_PR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8\fP   \fBEXTI_PR_PR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Msk\fP   (0x1UL << EXTI_PR_PR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9\fP   \fBEXTI_PR_PR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Msk\fP   (0x1UL << EXTI_PR_PR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10\fP   \fBEXTI_PR_PR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Msk\fP   (0x1UL << EXTI_PR_PR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11\fP   \fBEXTI_PR_PR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Msk\fP   (0x1UL << EXTI_PR_PR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12\fP   \fBEXTI_PR_PR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Msk\fP   (0x1UL << EXTI_PR_PR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13\fP   \fBEXTI_PR_PR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Msk\fP   (0x1UL << EXTI_PR_PR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14\fP   \fBEXTI_PR_PR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Msk\fP   (0x1UL << EXTI_PR_PR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15\fP   \fBEXTI_PR_PR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Msk\fP   (0x1UL << EXTI_PR_PR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16\fP   \fBEXTI_PR_PR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Msk\fP   (0x1UL << EXTI_PR_PR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17\fP   \fBEXTI_PR_PR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Msk\fP   (0x1UL << EXTI_PR_PR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18\fP   \fBEXTI_PR_PR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR19_Msk\fP   (0x1UL << EXTI_PR_PR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR19\fP   \fBEXTI_PR_PR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR20_Msk\fP   (0x1UL << EXTI_PR_PR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR20\fP   \fBEXTI_PR_PR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR21_Msk\fP   (0x1UL << EXTI_PR_PR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR21\fP   \fBEXTI_PR_PR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR22_Msk\fP   (0x1UL << EXTI_PR_PR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR22\fP   \fBEXTI_PR_PR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Msk\fP   (0x7UL << FLASH_ACR_LATENCY_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY\fP   \fBFLASH_ACR_LATENCY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_0WS\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_1WS\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_2WS\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_3WS\fP   0x00000003U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_4WS\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_5WS\fP   0x00000005U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_6WS\fP   0x00000006U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_7WS\fP   0x00000007U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Msk\fP   (0x1UL << FLASH_ACR_PRFTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN\fP   \fBFLASH_ACR_PRFTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Msk\fP   (0x1UL << FLASH_ACR_ICEN_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN\fP   \fBFLASH_ACR_ICEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCEN_Msk\fP   (0x1UL << FLASH_ACR_DCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCEN\fP   \fBFLASH_ACR_DCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Msk\fP   (0x1UL << FLASH_ACR_ICRST_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST\fP   \fBFLASH_ACR_ICRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCRST_Msk\fP   (0x1UL << FLASH_ACR_DCRST_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCRST\fP   \fBFLASH_ACR_DCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE0_ADDRESS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE0_ADDRESS_Msk\fP   (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE0_ADDRESS\fP   \fBFLASH_ACR_BYTE0_ADDRESS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE2_ADDRESS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE2_ADDRESS_Msk\fP   (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE2_ADDRESS\fP   \fBFLASH_ACR_BYTE2_ADDRESS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Msk\fP   (0x1UL << FLASH_SR_EOP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP\fP   \fBFLASH_SR_EOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SOP_Msk\fP   (0x1UL << FLASH_SR_SOP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SOP\fP   \fBFLASH_SR_SOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Msk\fP   (0x1UL << FLASH_SR_WRPERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR\fP   \fBFLASH_SR_WRPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Msk\fP   (0x1UL << FLASH_SR_PGAERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR\fP   \fBFLASH_SR_PGAERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGPERR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGPERR_Msk\fP   (0x1UL << FLASH_SR_PGPERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGPERR\fP   \fBFLASH_SR_PGPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Msk\fP   (0x1UL << FLASH_SR_PGSERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR\fP   \fBFLASH_SR_PGSERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Msk\fP   (0x1UL << FLASH_SR_BSY_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY\fP   \fBFLASH_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Msk\fP   (0x1UL << FLASH_CR_PG_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG\fP   \fBFLASH_CR_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SER_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SER_Msk\fP   (0x1UL << FLASH_CR_SER_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SER\fP   \fBFLASH_CR_SER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Msk\fP   (0x1UL << FLASH_CR_MER_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER\fP   \fBFLASH_CR_MER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_Msk\fP   (0x1FUL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB\fP   \fBFLASH_CR_SNB_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_0\fP   (0x01UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_1\fP   (0x02UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_2\fP   (0x04UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_3\fP   (0x08UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_4\fP   (0x10UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_Msk\fP   (0x3UL << FLASH_CR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE\fP   \fBFLASH_CR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_0\fP   (0x1UL << FLASH_CR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_1\fP   (0x2UL << FLASH_CR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Msk\fP   (0x1UL << FLASH_CR_STRT_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT\fP   \fBFLASH_CR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Msk\fP   (0x1UL << FLASH_CR_EOPIE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE\fP   \fBFLASH_CR_EOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Msk\fP   (0x1UL << FLASH_CR_ERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE\fP   FLASH_CR_ERRIE_Msk"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Msk\fP   (0x1UL << FLASH_CR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK\fP   \fBFLASH_CR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTLOCK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTLOCK_Msk\fP   (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTLOCK\fP   \fBFLASH_OPTCR_OPTLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTSTRT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTSTRT_Msk\fP   (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTSTRT\fP   \fBFLASH_OPTCR_OPTSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_0\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_1\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_Msk\fP   (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV\fP   \fBFLASH_OPTCR_BOR_LEV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_WDG_SW_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_WDG_SW_Msk\fP   (0x1UL << FLASH_OPTCR_WDG_SW_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_WDG_SW\fP   \fBFLASH_OPTCR_WDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STOP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STOP_Msk\fP   (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STOP\fP   \fBFLASH_OPTCR_nRST_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STDBY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STDBY_Msk\fP   (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STDBY\fP   \fBFLASH_OPTCR_nRST_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_Msk\fP   (0xFFUL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP\fP   \fBFLASH_OPTCR_RDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_0\fP   (0x01UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_1\fP   (0x02UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_2\fP   (0x04UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_3\fP   (0x08UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_4\fP   (0x10UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_5\fP   (0x20UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_6\fP   (0x40UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_7\fP   (0x80UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_Msk\fP   (0xFFFUL << FLASH_OPTCR_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP\fP   \fBFLASH_OPTCR_nWRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_0\fP   0x00010000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_1\fP   0x00020000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_2\fP   0x00040000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_3\fP   0x00080000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_4\fP   0x00100000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_5\fP   0x00200000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_6\fP   0x00400000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_7\fP   0x00800000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_8\fP   0x01000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_9\fP   0x02000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_10\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_11\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_Msk\fP   (0xFFFUL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP\fP   \fBFLASH_OPTCR1_nWRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_0\fP   (0x001UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_1\fP   (0x002UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_2\fP   (0x004UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_3\fP   (0x008UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_4\fP   (0x010UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_5\fP   (0x020UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_6\fP   (0x040UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_7\fP   (0x080UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_8\fP   (0x100UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_9\fP   (0x200UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_10\fP   (0x400UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_11\fP   (0x800UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MBKEN_Msk\fP   (0x1UL << FSMC_BCR1_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MBKEN\fP   \fBFSMC_BCR1_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MUXEN_Msk\fP   (0x1UL << FSMC_BCR1_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MUXEN\fP   \fBFSMC_BCR1_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_Msk\fP   (0x3UL << FSMC_BCR1_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP\fP   \fBFSMC_BCR1_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_0\fP   (0x1UL << FSMC_BCR1_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_1\fP   (0x2UL << FSMC_BCR1_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_Msk\fP   (0x3UL << FSMC_BCR1_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID\fP   \fBFSMC_BCR1_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_0\fP   (0x1UL << FSMC_BCR1_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_1\fP   (0x2UL << FSMC_BCR1_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_FACCEN_Msk\fP   (0x1UL << FSMC_BCR1_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_FACCEN\fP   \fBFSMC_BCR1_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR1_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_BURSTEN\fP   \fBFSMC_BCR1_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR1_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITPOL\fP   \fBFSMC_BCR1_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR1_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WRAPMOD\fP   \fBFSMC_BCR1_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR1_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITCFG\fP   \fBFSMC_BCR1_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WREN_Msk\fP   (0x1UL << FSMC_BCR1_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WREN\fP   \fBFSMC_BCR1_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITEN_Msk\fP   (0x1UL << FSMC_BCR1_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITEN\fP   \fBFSMC_BCR1_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR1_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_EXTMOD\fP   \fBFSMC_BCR1_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_ASYNCWAIT\fP   \fBFSMC_BCR1_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE\fP   \fBFSMC_BCR1_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_0\fP   (0x1UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_1\fP   (0x2UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_2\fP   (0x4UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR1_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CBURSTRW\fP   \fBFSMC_BCR1_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MBKEN_Msk\fP   (0x1UL << FSMC_BCR2_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MBKEN\fP   \fBFSMC_BCR2_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MUXEN_Msk\fP   (0x1UL << FSMC_BCR2_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MUXEN\fP   \fBFSMC_BCR2_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_Msk\fP   (0x3UL << FSMC_BCR2_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP\fP   \fBFSMC_BCR2_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_0\fP   (0x1UL << FSMC_BCR2_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_1\fP   (0x2UL << FSMC_BCR2_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_Msk\fP   (0x3UL << FSMC_BCR2_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID\fP   \fBFSMC_BCR2_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_0\fP   (0x1UL << FSMC_BCR2_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_1\fP   (0x2UL << FSMC_BCR2_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_FACCEN_Msk\fP   (0x1UL << FSMC_BCR2_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_FACCEN\fP   \fBFSMC_BCR2_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR2_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_BURSTEN\fP   \fBFSMC_BCR2_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR2_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITPOL\fP   \fBFSMC_BCR2_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR2_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WRAPMOD\fP   \fBFSMC_BCR2_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR2_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITCFG\fP   \fBFSMC_BCR2_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WREN_Msk\fP   (0x1UL << FSMC_BCR2_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WREN\fP   \fBFSMC_BCR2_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITEN_Msk\fP   (0x1UL << FSMC_BCR2_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITEN\fP   \fBFSMC_BCR2_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR2_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_EXTMOD\fP   \fBFSMC_BCR2_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_ASYNCWAIT\fP   \fBFSMC_BCR2_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE\fP   \fBFSMC_BCR2_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_0\fP   (0x1UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_1\fP   (0x2UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_2\fP   (0x4UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR2_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CBURSTRW\fP   \fBFSMC_BCR2_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MBKEN_Msk\fP   (0x1UL << FSMC_BCR3_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MBKEN\fP   \fBFSMC_BCR3_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MUXEN_Msk\fP   (0x1UL << FSMC_BCR3_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MUXEN\fP   \fBFSMC_BCR3_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_Msk\fP   (0x3UL << FSMC_BCR3_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP\fP   \fBFSMC_BCR3_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_0\fP   (0x1UL << FSMC_BCR3_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_1\fP   (0x2UL << FSMC_BCR3_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_Msk\fP   (0x3UL << FSMC_BCR3_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID\fP   \fBFSMC_BCR3_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_0\fP   (0x1UL << FSMC_BCR3_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_1\fP   (0x2UL << FSMC_BCR3_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_FACCEN_Msk\fP   (0x1UL << FSMC_BCR3_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_FACCEN\fP   \fBFSMC_BCR3_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR3_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_BURSTEN\fP   \fBFSMC_BCR3_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR3_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITPOL\fP   \fBFSMC_BCR3_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR3_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WRAPMOD\fP   \fBFSMC_BCR3_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR3_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITCFG\fP   \fBFSMC_BCR3_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WREN_Msk\fP   (0x1UL << FSMC_BCR3_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WREN\fP   \fBFSMC_BCR3_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITEN_Msk\fP   (0x1UL << FSMC_BCR3_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITEN\fP   \fBFSMC_BCR3_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR3_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_EXTMOD\fP   \fBFSMC_BCR3_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_ASYNCWAIT\fP   \fBFSMC_BCR3_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE\fP   \fBFSMC_BCR3_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_0\fP   (0x1UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_1\fP   (0x2UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_2\fP   (0x4UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR3_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CBURSTRW\fP   \fBFSMC_BCR3_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MBKEN_Msk\fP   (0x1UL << FSMC_BCR4_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MBKEN\fP   \fBFSMC_BCR4_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MUXEN_Msk\fP   (0x1UL << FSMC_BCR4_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MUXEN\fP   \fBFSMC_BCR4_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_Msk\fP   (0x3UL << FSMC_BCR4_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP\fP   \fBFSMC_BCR4_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_0\fP   (0x1UL << FSMC_BCR4_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_1\fP   (0x2UL << FSMC_BCR4_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_Msk\fP   (0x3UL << FSMC_BCR4_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID\fP   \fBFSMC_BCR4_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_0\fP   (0x1UL << FSMC_BCR4_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_1\fP   (0x2UL << FSMC_BCR4_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_FACCEN_Msk\fP   (0x1UL << FSMC_BCR4_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_FACCEN\fP   \fBFSMC_BCR4_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR4_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_BURSTEN\fP   \fBFSMC_BCR4_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR4_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITPOL\fP   \fBFSMC_BCR4_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR4_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WRAPMOD\fP   \fBFSMC_BCR4_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR4_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITCFG\fP   \fBFSMC_BCR4_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WREN_Msk\fP   (0x1UL << FSMC_BCR4_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WREN\fP   \fBFSMC_BCR4_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITEN_Msk\fP   (0x1UL << FSMC_BCR4_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITEN\fP   \fBFSMC_BCR4_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR4_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_EXTMOD\fP   \fBFSMC_BCR4_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_ASYNCWAIT\fP   \fBFSMC_BCR4_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE\fP   \fBFSMC_BCR4_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_0\fP   (0x1UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_1\fP   (0x2UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_2\fP   (0x4UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR4_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CBURSTRW\fP   \fBFSMC_BCR4_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_Msk\fP   (0xFUL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET\fP   \fBFSMC_BTR1_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_0\fP   (0x1UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_1\fP   (0x2UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_2\fP   (0x4UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_3\fP   (0x8UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD\fP   \fBFSMC_BTR1_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_0\fP   (0x1UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_1\fP   (0x2UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_2\fP   (0x4UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_3\fP   (0x8UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_Msk\fP   (0xFFUL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST\fP   \fBFSMC_BTR1_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_0\fP   (0x01UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_1\fP   (0x02UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_2\fP   (0x04UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_3\fP   (0x08UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_4\fP   (0x10UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_5\fP   (0x20UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_6\fP   (0x40UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_7\fP   (0x80UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN\fP   \fBFSMC_BTR1_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_0\fP   (0x1UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_1\fP   (0x2UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_2\fP   (0x4UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_3\fP   (0x8UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV\fP   \fBFSMC_BTR1_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_0\fP   (0x1UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_1\fP   (0x2UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_2\fP   (0x4UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_3\fP   (0x8UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_Msk\fP   (0xFUL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT\fP   \fBFSMC_BTR1_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_0\fP   (0x1UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_1\fP   (0x2UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_2\fP   (0x4UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_3\fP   (0x8UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD\fP   \fBFSMC_BTR1_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_0\fP   (0x1UL << FSMC_BTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_1\fP   (0x2UL << FSMC_BTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_Msk\fP   (0xFUL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET\fP   \fBFSMC_BTR2_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_0\fP   (0x1UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_1\fP   (0x2UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_2\fP   (0x4UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_3\fP   (0x8UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD\fP   \fBFSMC_BTR2_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_0\fP   (0x1UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_1\fP   (0x2UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_2\fP   (0x4UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_3\fP   (0x8UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_Msk\fP   (0xFFUL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST\fP   \fBFSMC_BTR2_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_0\fP   (0x01UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_1\fP   (0x02UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_2\fP   (0x04UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_3\fP   (0x08UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_4\fP   (0x10UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_5\fP   (0x20UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_6\fP   (0x40UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_7\fP   (0x80UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN\fP   \fBFSMC_BTR2_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_0\fP   (0x1UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_1\fP   (0x2UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_2\fP   (0x4UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_3\fP   (0x8UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV\fP   \fBFSMC_BTR2_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_0\fP   (0x1UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_1\fP   (0x2UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_2\fP   (0x4UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_3\fP   (0x8UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_Msk\fP   (0xFUL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT\fP   \fBFSMC_BTR2_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_0\fP   (0x1UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_1\fP   (0x2UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_2\fP   (0x4UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_3\fP   (0x8UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD\fP   \fBFSMC_BTR2_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_0\fP   (0x1UL << FSMC_BTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_1\fP   (0x2UL << FSMC_BTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_Msk\fP   (0xFUL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET\fP   \fBFSMC_BTR3_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_0\fP   (0x1UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_1\fP   (0x2UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_2\fP   (0x4UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_3\fP   (0x8UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD\fP   \fBFSMC_BTR3_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_0\fP   (0x1UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_1\fP   (0x2UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_2\fP   (0x4UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_3\fP   (0x8UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_Msk\fP   (0xFFUL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST\fP   \fBFSMC_BTR3_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_0\fP   (0x01UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_1\fP   (0x02UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_2\fP   (0x04UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_3\fP   (0x08UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_4\fP   (0x10UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_5\fP   (0x20UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_6\fP   (0x40UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_7\fP   (0x80UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN\fP   \fBFSMC_BTR3_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_0\fP   (0x1UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_1\fP   (0x2UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_2\fP   (0x4UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_3\fP   (0x8UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV\fP   \fBFSMC_BTR3_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_0\fP   (0x1UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_1\fP   (0x2UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_2\fP   (0x4UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_3\fP   (0x8UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_Msk\fP   (0xFUL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT\fP   \fBFSMC_BTR3_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_0\fP   (0x1UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_1\fP   (0x2UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_2\fP   (0x4UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_3\fP   (0x8UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD\fP   \fBFSMC_BTR3_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_0\fP   (0x1UL << FSMC_BTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_1\fP   (0x2UL << FSMC_BTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_Msk\fP   (0xFUL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET\fP   \fBFSMC_BTR4_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_0\fP   (0x1UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_1\fP   (0x2UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_2\fP   (0x4UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_3\fP   (0x8UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD\fP   \fBFSMC_BTR4_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_0\fP   (0x1UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_1\fP   (0x2UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_2\fP   (0x4UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_3\fP   (0x8UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_Msk\fP   (0xFFUL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST\fP   \fBFSMC_BTR4_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_0\fP   (0x01UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_1\fP   (0x02UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_2\fP   (0x04UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_3\fP   (0x08UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_4\fP   (0x10UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_5\fP   (0x20UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_6\fP   (0x40UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_7\fP   (0x80UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN\fP   \fBFSMC_BTR4_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_0\fP   (0x1UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_1\fP   (0x2UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_2\fP   (0x4UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_3\fP   (0x8UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV\fP   \fBFSMC_BTR4_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_0\fP   (0x1UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_1\fP   (0x2UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_2\fP   (0x4UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_3\fP   (0x8UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_Msk\fP   (0xFUL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT\fP   \fBFSMC_BTR4_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_0\fP   (0x1UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_1\fP   (0x2UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_2\fP   (0x4UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_3\fP   (0x8UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD\fP   \fBFSMC_BTR4_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_0\fP   (0x1UL << FSMC_BTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_1\fP   (0x2UL << FSMC_BTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET\fP   \fBFSMC_BWTR1_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_0\fP   (0x1UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_1\fP   (0x2UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_2\fP   (0x4UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_3\fP   (0x8UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD\fP   \fBFSMC_BWTR1_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_0\fP   (0x1UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_1\fP   (0x2UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_2\fP   (0x4UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_3\fP   (0x8UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST\fP   \fBFSMC_BWTR1_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_0\fP   (0x01UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_1\fP   (0x02UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_2\fP   (0x04UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_3\fP   (0x08UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_4\fP   (0x10UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_5\fP   (0x20UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_6\fP   (0x40UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_7\fP   (0x80UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN\fP   \fBFSMC_BWTR1_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_0\fP   (0x1UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_1\fP   (0x2UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_2\fP   (0x4UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_3\fP   (0x8UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD\fP   \fBFSMC_BWTR1_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_0\fP   (0x1UL << FSMC_BWTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_1\fP   (0x2UL << FSMC_BWTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET\fP   \fBFSMC_BWTR2_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_0\fP   (0x1UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_1\fP   (0x2UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_2\fP   (0x4UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_3\fP   (0x8UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD\fP   \fBFSMC_BWTR2_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_0\fP   (0x1UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_1\fP   (0x2UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_2\fP   (0x4UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_3\fP   (0x8UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST\fP   \fBFSMC_BWTR2_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_0\fP   (0x01UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_1\fP   (0x02UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_2\fP   (0x04UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_3\fP   (0x08UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_4\fP   (0x10UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_5\fP   (0x20UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_6\fP   (0x40UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_7\fP   (0x80UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN\fP   \fBFSMC_BWTR2_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_0\fP   (0x1UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_1\fP   (0x2UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_2\fP   (0x4UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_3\fP   (0x8UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD\fP   \fBFSMC_BWTR2_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_0\fP   (0x1UL << FSMC_BWTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_1\fP   (0x2UL << FSMC_BWTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET\fP   \fBFSMC_BWTR3_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_0\fP   (0x1UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_1\fP   (0x2UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_2\fP   (0x4UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_3\fP   (0x8UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD\fP   \fBFSMC_BWTR3_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_0\fP   (0x1UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_1\fP   (0x2UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_2\fP   (0x4UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_3\fP   (0x8UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST\fP   \fBFSMC_BWTR3_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_0\fP   (0x01UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_1\fP   (0x02UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_2\fP   (0x04UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_3\fP   (0x08UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_4\fP   (0x10UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_5\fP   (0x20UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_6\fP   (0x40UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_7\fP   (0x80UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN\fP   \fBFSMC_BWTR3_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_0\fP   (0x1UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_1\fP   (0x2UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_2\fP   (0x4UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_3\fP   (0x8UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD\fP   \fBFSMC_BWTR3_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_0\fP   (0x1UL << FSMC_BWTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_1\fP   (0x2UL << FSMC_BWTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET\fP   \fBFSMC_BWTR4_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_0\fP   (0x1UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_1\fP   (0x2UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_2\fP   (0x4UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_3\fP   (0x8UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD\fP   \fBFSMC_BWTR4_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_0\fP   (0x1UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_1\fP   (0x2UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_2\fP   (0x4UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_3\fP   (0x8UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST\fP   \fBFSMC_BWTR4_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_0\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_1\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_2\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_3\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_4\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_5\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_6\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_7\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN\fP   \fBFSMC_BWTR4_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_0\fP   (0x1UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_1\fP   (0x2UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_2\fP   (0x4UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_3\fP   (0x8UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD\fP   \fBFSMC_BWTR4_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_0\fP   (0x1UL << FSMC_BWTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_1\fP   (0x2UL << FSMC_BWTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWAITEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWAITEN_Msk\fP   (0x1UL << FSMC_PCR2_PWAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWAITEN\fP   \fBFSMC_PCR2_PWAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PBKEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PBKEN_Msk\fP   (0x1UL << FSMC_PCR2_PBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PBKEN\fP   \fBFSMC_PCR2_PBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PTYP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PTYP_Msk\fP   (0x1UL << FSMC_PCR2_PTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PTYP\fP   \fBFSMC_PCR2_PTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_Msk\fP   (0x3UL << FSMC_PCR2_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID\fP   \fBFSMC_PCR2_PWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_0\fP   (0x1UL << FSMC_PCR2_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_1\fP   (0x2UL << FSMC_PCR2_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCEN_Msk\fP   (0x1UL << FSMC_PCR2_ECCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCEN\fP   \fBFSMC_PCR2_ECCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_Msk\fP   (0xFUL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR\fP   \fBFSMC_PCR2_TCLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_0\fP   (0x1UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_1\fP   (0x2UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_2\fP   (0x4UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_3\fP   (0x8UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_Msk\fP   (0xFUL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR\fP   \fBFSMC_PCR2_TAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_0\fP   (0x1UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_1\fP   (0x2UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_2\fP   (0x4UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_3\fP   (0x8UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_Msk\fP   (0x7UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS\fP   \fBFSMC_PCR2_ECCPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_0\fP   (0x1UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_1\fP   (0x2UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_2\fP   (0x4UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWAITEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWAITEN_Msk\fP   (0x1UL << FSMC_PCR3_PWAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWAITEN\fP   \fBFSMC_PCR3_PWAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PBKEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PBKEN_Msk\fP   (0x1UL << FSMC_PCR3_PBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PBKEN\fP   \fBFSMC_PCR3_PBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PTYP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PTYP_Msk\fP   (0x1UL << FSMC_PCR3_PTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PTYP\fP   \fBFSMC_PCR3_PTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_Msk\fP   (0x3UL << FSMC_PCR3_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID\fP   \fBFSMC_PCR3_PWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_0\fP   (0x1UL << FSMC_PCR3_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_1\fP   (0x2UL << FSMC_PCR3_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCEN_Msk\fP   (0x1UL << FSMC_PCR3_ECCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCEN\fP   \fBFSMC_PCR3_ECCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_Msk\fP   (0xFUL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR\fP   \fBFSMC_PCR3_TCLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_0\fP   (0x1UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_1\fP   (0x2UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_2\fP   (0x4UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_3\fP   (0x8UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_Msk\fP   (0xFUL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR\fP   \fBFSMC_PCR3_TAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_0\fP   (0x1UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_1\fP   (0x2UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_2\fP   (0x4UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_3\fP   (0x8UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_Msk\fP   (0x7UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS\fP   \fBFSMC_PCR3_ECCPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_0\fP   (0x1UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_1\fP   (0x2UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_2\fP   (0x4UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWAITEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWAITEN_Msk\fP   (0x1UL << FSMC_PCR4_PWAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWAITEN\fP   \fBFSMC_PCR4_PWAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PBKEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PBKEN_Msk\fP   (0x1UL << FSMC_PCR4_PBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PBKEN\fP   \fBFSMC_PCR4_PBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PTYP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PTYP_Msk\fP   (0x1UL << FSMC_PCR4_PTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PTYP\fP   \fBFSMC_PCR4_PTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_Msk\fP   (0x3UL << FSMC_PCR4_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID\fP   \fBFSMC_PCR4_PWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_0\fP   (0x1UL << FSMC_PCR4_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_1\fP   (0x2UL << FSMC_PCR4_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCEN_Msk\fP   (0x1UL << FSMC_PCR4_ECCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCEN\fP   \fBFSMC_PCR4_ECCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_Msk\fP   (0xFUL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR\fP   \fBFSMC_PCR4_TCLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_0\fP   (0x1UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_1\fP   (0x2UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_2\fP   (0x4UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_3\fP   (0x8UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_Msk\fP   (0xFUL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR\fP   \fBFSMC_PCR4_TAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_0\fP   (0x1UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_1\fP   (0x2UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_2\fP   (0x4UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_3\fP   (0x8UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_Msk\fP   (0x7UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS\fP   \fBFSMC_PCR4_ECCPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_0\fP   (0x1UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_1\fP   (0x2UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_2\fP   (0x4UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IRS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IRS_Msk\fP   (0x1UL << FSMC_SR2_IRS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IRS\fP   \fBFSMC_SR2_IRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILS_Msk\fP   (0x1UL << FSMC_SR2_ILS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILS\fP   \fBFSMC_SR2_ILS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFS_Msk\fP   (0x1UL << FSMC_SR2_IFS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFS\fP   \fBFSMC_SR2_IFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IREN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IREN_Msk\fP   (0x1UL << FSMC_SR2_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IREN\fP   \fBFSMC_SR2_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILEN_Msk\fP   (0x1UL << FSMC_SR2_ILEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILEN\fP   \fBFSMC_SR2_ILEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFEN_Msk\fP   (0x1UL << FSMC_SR2_IFEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFEN\fP   \fBFSMC_SR2_IFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_FEMPT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_FEMPT_Msk\fP   (0x1UL << FSMC_SR2_FEMPT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_FEMPT\fP   \fBFSMC_SR2_FEMPT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IRS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IRS_Msk\fP   (0x1UL << FSMC_SR3_IRS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IRS\fP   \fBFSMC_SR3_IRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILS_Msk\fP   (0x1UL << FSMC_SR3_ILS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILS\fP   \fBFSMC_SR3_ILS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFS_Msk\fP   (0x1UL << FSMC_SR3_IFS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFS\fP   \fBFSMC_SR3_IFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IREN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IREN_Msk\fP   (0x1UL << FSMC_SR3_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IREN\fP   \fBFSMC_SR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILEN_Msk\fP   (0x1UL << FSMC_SR3_ILEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILEN\fP   \fBFSMC_SR3_ILEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFEN_Msk\fP   (0x1UL << FSMC_SR3_IFEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFEN\fP   \fBFSMC_SR3_IFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_FEMPT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_FEMPT_Msk\fP   (0x1UL << FSMC_SR3_FEMPT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_FEMPT\fP   \fBFSMC_SR3_FEMPT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IRS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IRS_Msk\fP   (0x1UL << FSMC_SR4_IRS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IRS\fP   \fBFSMC_SR4_IRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILS_Msk\fP   (0x1UL << FSMC_SR4_ILS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILS\fP   \fBFSMC_SR4_ILS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFS_Msk\fP   (0x1UL << FSMC_SR4_IFS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFS\fP   \fBFSMC_SR4_IFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IREN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IREN_Msk\fP   (0x1UL << FSMC_SR4_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IREN\fP   \fBFSMC_SR4_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILEN_Msk\fP   (0x1UL << FSMC_SR4_ILEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILEN\fP   \fBFSMC_SR4_ILEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFEN_Msk\fP   (0x1UL << FSMC_SR4_IFEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFEN\fP   \fBFSMC_SR4_IFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_FEMPT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_FEMPT_Msk\fP   (0x1UL << FSMC_SR4_FEMPT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_FEMPT\fP   \fBFSMC_SR4_FEMPT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2\fP   \fBFSMC_PMEM2_MEMSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_0\fP   (0x01UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_1\fP   (0x02UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_2\fP   (0x04UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_3\fP   (0x08UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_4\fP   (0x10UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_5\fP   (0x20UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_6\fP   (0x40UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_7\fP   (0x80UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2\fP   \fBFSMC_PMEM2_MEMWAIT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_0\fP   (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_1\fP   (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_2\fP   (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_3\fP   (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_4\fP   (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_5\fP   (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_6\fP   (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_7\fP   (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2\fP   \fBFSMC_PMEM2_MEMHOLD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_0\fP   (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_1\fP   (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_2\fP   (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_3\fP   (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_4\fP   (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_5\fP   (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_6\fP   (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_7\fP   (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2\fP   \fBFSMC_PMEM2_MEMHIZ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_0\fP   (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_1\fP   (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_2\fP   (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_3\fP   (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_4\fP   (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_5\fP   (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_6\fP   (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_7\fP   (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3\fP   \fBFSMC_PMEM3_MEMSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_0\fP   (0x01UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_1\fP   (0x02UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_2\fP   (0x04UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_3\fP   (0x08UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_4\fP   (0x10UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_5\fP   (0x20UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_6\fP   (0x40UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_7\fP   (0x80UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3\fP   \fBFSMC_PMEM3_MEMWAIT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_0\fP   (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_1\fP   (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_2\fP   (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_3\fP   (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_4\fP   (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_5\fP   (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_6\fP   (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_7\fP   (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3\fP   \fBFSMC_PMEM3_MEMHOLD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_0\fP   (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_1\fP   (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_2\fP   (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_3\fP   (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_4\fP   (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_5\fP   (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_6\fP   (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_7\fP   (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3\fP   \fBFSMC_PMEM3_MEMHIZ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_0\fP   (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_1\fP   (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_2\fP   (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_3\fP   (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_4\fP   (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_5\fP   (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_6\fP   (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_7\fP   (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4\fP   \fBFSMC_PMEM4_MEMSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_0\fP   (0x01UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_1\fP   (0x02UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_2\fP   (0x04UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_3\fP   (0x08UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_4\fP   (0x10UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_5\fP   (0x20UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_6\fP   (0x40UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_7\fP   (0x80UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4\fP   \fBFSMC_PMEM4_MEMWAIT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_0\fP   (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_1\fP   (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_2\fP   (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_3\fP   (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_4\fP   (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_5\fP   (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_6\fP   (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_7\fP   (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4\fP   \fBFSMC_PMEM4_MEMHOLD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_0\fP   (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_1\fP   (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_2\fP   (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_3\fP   (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_4\fP   (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_5\fP   (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_6\fP   (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_7\fP   (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4\fP   \fBFSMC_PMEM4_MEMHIZ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_0\fP   (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_1\fP   (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_2\fP   (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_3\fP   (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_4\fP   (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_5\fP   (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_6\fP   (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_7\fP   (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2\fP   \fBFSMC_PATT2_ATTSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_0\fP   (0x01UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_1\fP   (0x02UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_2\fP   (0x04UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_3\fP   (0x08UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_4\fP   (0x10UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_5\fP   (0x20UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_6\fP   (0x40UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_7\fP   (0x80UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2\fP   \fBFSMC_PATT2_ATTWAIT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_0\fP   (0x01UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_1\fP   (0x02UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_2\fP   (0x04UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_3\fP   (0x08UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_4\fP   (0x10UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_5\fP   (0x20UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_6\fP   (0x40UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_7\fP   (0x80UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2\fP   \fBFSMC_PATT2_ATTHOLD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_0\fP   (0x01UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_1\fP   (0x02UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_2\fP   (0x04UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_3\fP   (0x08UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_4\fP   (0x10UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_5\fP   (0x20UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_6\fP   (0x40UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_7\fP   (0x80UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2\fP   \fBFSMC_PATT2_ATTHIZ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_0\fP   (0x01UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_1\fP   (0x02UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_2\fP   (0x04UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_3\fP   (0x08UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_4\fP   (0x10UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_5\fP   (0x20UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_6\fP   (0x40UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_7\fP   (0x80UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3\fP   \fBFSMC_PATT3_ATTSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_0\fP   (0x01UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_1\fP   (0x02UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_2\fP   (0x04UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_3\fP   (0x08UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_4\fP   (0x10UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_5\fP   (0x20UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_6\fP   (0x40UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_7\fP   (0x80UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3\fP   \fBFSMC_PATT3_ATTWAIT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_0\fP   (0x01UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_1\fP   (0x02UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_2\fP   (0x04UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_3\fP   (0x08UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_4\fP   (0x10UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_5\fP   (0x20UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_6\fP   (0x40UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_7\fP   (0x80UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3\fP   \fBFSMC_PATT3_ATTHOLD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_0\fP   (0x01UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_1\fP   (0x02UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_2\fP   (0x04UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_3\fP   (0x08UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_4\fP   (0x10UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_5\fP   (0x20UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_6\fP   (0x40UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_7\fP   (0x80UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3\fP   \fBFSMC_PATT3_ATTHIZ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_0\fP   (0x01UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_1\fP   (0x02UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_2\fP   (0x04UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_3\fP   (0x08UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_4\fP   (0x10UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_5\fP   (0x20UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_6\fP   (0x40UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_7\fP   (0x80UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4\fP   \fBFSMC_PATT4_ATTSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_0\fP   (0x01UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_1\fP   (0x02UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_2\fP   (0x04UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_3\fP   (0x08UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_4\fP   (0x10UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_5\fP   (0x20UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_6\fP   (0x40UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_7\fP   (0x80UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4\fP   \fBFSMC_PATT4_ATTWAIT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_0\fP   (0x01UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_1\fP   (0x02UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_2\fP   (0x04UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_3\fP   (0x08UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_4\fP   (0x10UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_5\fP   (0x20UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_6\fP   (0x40UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_7\fP   (0x80UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4\fP   \fBFSMC_PATT4_ATTHOLD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_0\fP   (0x01UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_1\fP   (0x02UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_2\fP   (0x04UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_3\fP   (0x08UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_4\fP   (0x10UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_5\fP   (0x20UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_6\fP   (0x40UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_7\fP   (0x80UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4\fP   \fBFSMC_PATT4_ATTHIZ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_0\fP   (0x01UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_1\fP   (0x02UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_2\fP   (0x04UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_3\fP   (0x08UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_4\fP   (0x10UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_5\fP   (0x20UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_6\fP   (0x40UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_7\fP   (0x80UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_Msk\fP   (0xFFUL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4\fP   \fBFSMC_PIO4_IOSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_0\fP   (0x01UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_1\fP   (0x02UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_2\fP   (0x04UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_3\fP   (0x08UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_4\fP   (0x10UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_5\fP   (0x20UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_6\fP   (0x40UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_7\fP   (0x80UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_Msk\fP   (0xFFUL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4\fP   \fBFSMC_PIO4_IOWAIT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_0\fP   (0x01UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_1\fP   (0x02UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_2\fP   (0x04UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_3\fP   (0x08UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_4\fP   (0x10UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_5\fP   (0x20UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_6\fP   (0x40UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_7\fP   (0x80UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_Msk\fP   (0xFFUL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4\fP   \fBFSMC_PIO4_IOHOLD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_0\fP   (0x01UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_1\fP   (0x02UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_2\fP   (0x04UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_3\fP   (0x08UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_4\fP   (0x10UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_5\fP   (0x20UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_6\fP   (0x40UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_7\fP   (0x80UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_Msk\fP   (0xFFUL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4\fP   \fBFSMC_PIO4_IOHIZ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_0\fP   (0x01UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_1\fP   (0x02UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_2\fP   (0x04UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_3\fP   (0x08UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_4\fP   (0x10UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_5\fP   (0x20UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_6\fP   (0x40UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_7\fP   (0x80UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR2_ECC2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR2_ECC2_Msk\fP   (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR2_ECC2\fP   \fBFSMC_ECCR2_ECC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR3_ECC3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR3_ECC3_Msk\fP   (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR3_ECC3\fP   \fBFSMC_ECCR3_ECC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_Msk\fP   (0x3UL << GPIO_MODER_MODER0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0\fP   \fBGPIO_MODER_MODER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_0\fP   (0x1UL << GPIO_MODER_MODER0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_1\fP   (0x2UL << GPIO_MODER_MODER0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_Msk\fP   (0x3UL << GPIO_MODER_MODER1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1\fP   \fBGPIO_MODER_MODER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_0\fP   (0x1UL << GPIO_MODER_MODER1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_1\fP   (0x2UL << GPIO_MODER_MODER1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_Msk\fP   (0x3UL << GPIO_MODER_MODER2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2\fP   \fBGPIO_MODER_MODER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_0\fP   (0x1UL << GPIO_MODER_MODER2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_1\fP   (0x2UL << GPIO_MODER_MODER2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_Msk\fP   (0x3UL << GPIO_MODER_MODER3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3\fP   \fBGPIO_MODER_MODER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_0\fP   (0x1UL << GPIO_MODER_MODER3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_1\fP   (0x2UL << GPIO_MODER_MODER3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_Msk\fP   (0x3UL << GPIO_MODER_MODER4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4\fP   \fBGPIO_MODER_MODER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_0\fP   (0x1UL << GPIO_MODER_MODER4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_1\fP   (0x2UL << GPIO_MODER_MODER4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_Msk\fP   (0x3UL << GPIO_MODER_MODER5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5\fP   \fBGPIO_MODER_MODER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_0\fP   (0x1UL << GPIO_MODER_MODER5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_1\fP   (0x2UL << GPIO_MODER_MODER5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_Msk\fP   (0x3UL << GPIO_MODER_MODER6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6\fP   \fBGPIO_MODER_MODER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_0\fP   (0x1UL << GPIO_MODER_MODER6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_1\fP   (0x2UL << GPIO_MODER_MODER6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_Msk\fP   (0x3UL << GPIO_MODER_MODER7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7\fP   \fBGPIO_MODER_MODER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_0\fP   (0x1UL << GPIO_MODER_MODER7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_1\fP   (0x2UL << GPIO_MODER_MODER7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_Msk\fP   (0x3UL << GPIO_MODER_MODER8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8\fP   \fBGPIO_MODER_MODER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_0\fP   (0x1UL << GPIO_MODER_MODER8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_1\fP   (0x2UL << GPIO_MODER_MODER8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_Msk\fP   (0x3UL << GPIO_MODER_MODER9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9\fP   \fBGPIO_MODER_MODER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_0\fP   (0x1UL << GPIO_MODER_MODER9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_1\fP   (0x2UL << GPIO_MODER_MODER9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_Msk\fP   (0x3UL << GPIO_MODER_MODER10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10\fP   \fBGPIO_MODER_MODER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_0\fP   (0x1UL << GPIO_MODER_MODER10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_1\fP   (0x2UL << GPIO_MODER_MODER10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_Msk\fP   (0x3UL << GPIO_MODER_MODER11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11\fP   \fBGPIO_MODER_MODER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_0\fP   (0x1UL << GPIO_MODER_MODER11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_1\fP   (0x2UL << GPIO_MODER_MODER11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_Msk\fP   (0x3UL << GPIO_MODER_MODER12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12\fP   \fBGPIO_MODER_MODER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_0\fP   (0x1UL << GPIO_MODER_MODER12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_1\fP   (0x2UL << GPIO_MODER_MODER12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_Msk\fP   (0x3UL << GPIO_MODER_MODER13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13\fP   \fBGPIO_MODER_MODER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_0\fP   (0x1UL << GPIO_MODER_MODER13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_1\fP   (0x2UL << GPIO_MODER_MODER13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_Msk\fP   (0x3UL << GPIO_MODER_MODER14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14\fP   \fBGPIO_MODER_MODER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_0\fP   (0x1UL << GPIO_MODER_MODER14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_1\fP   (0x2UL << GPIO_MODER_MODER14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_Msk\fP   (0x3UL << GPIO_MODER_MODER15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15\fP   \fBGPIO_MODER_MODER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_0\fP   (0x1UL << GPIO_MODER_MODER15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_1\fP   (0x2UL << GPIO_MODER_MODER15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Pos\fP   GPIO_MODER_MODER0_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Msk\fP   \fBGPIO_MODER_MODER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0\fP   GPIO_MODER_MODER0"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_0\fP   \fBGPIO_MODER_MODER0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_1\fP   \fBGPIO_MODER_MODER0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Pos\fP   GPIO_MODER_MODER1_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Msk\fP   \fBGPIO_MODER_MODER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1\fP   GPIO_MODER_MODER1"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_0\fP   \fBGPIO_MODER_MODER1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_1\fP   \fBGPIO_MODER_MODER1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Pos\fP   GPIO_MODER_MODER2_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Msk\fP   \fBGPIO_MODER_MODER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2\fP   GPIO_MODER_MODER2"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_0\fP   \fBGPIO_MODER_MODER2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_1\fP   \fBGPIO_MODER_MODER2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Pos\fP   GPIO_MODER_MODER3_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Msk\fP   \fBGPIO_MODER_MODER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3\fP   GPIO_MODER_MODER3"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_0\fP   \fBGPIO_MODER_MODER3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_1\fP   \fBGPIO_MODER_MODER3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Pos\fP   GPIO_MODER_MODER4_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Msk\fP   \fBGPIO_MODER_MODER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4\fP   GPIO_MODER_MODER4"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_0\fP   \fBGPIO_MODER_MODER4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_1\fP   \fBGPIO_MODER_MODER4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Pos\fP   GPIO_MODER_MODER5_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Msk\fP   \fBGPIO_MODER_MODER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5\fP   GPIO_MODER_MODER5"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_0\fP   \fBGPIO_MODER_MODER5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_1\fP   \fBGPIO_MODER_MODER5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Pos\fP   GPIO_MODER_MODER6_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Msk\fP   \fBGPIO_MODER_MODER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6\fP   GPIO_MODER_MODER6"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_0\fP   \fBGPIO_MODER_MODER6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_1\fP   \fBGPIO_MODER_MODER6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Pos\fP   GPIO_MODER_MODER7_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Msk\fP   \fBGPIO_MODER_MODER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7\fP   GPIO_MODER_MODER7"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_0\fP   \fBGPIO_MODER_MODER7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_1\fP   \fBGPIO_MODER_MODER7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Pos\fP   GPIO_MODER_MODER8_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Msk\fP   \fBGPIO_MODER_MODER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8\fP   GPIO_MODER_MODER8"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_0\fP   \fBGPIO_MODER_MODER8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_1\fP   \fBGPIO_MODER_MODER8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Pos\fP   GPIO_MODER_MODER9_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Msk\fP   \fBGPIO_MODER_MODER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9\fP   GPIO_MODER_MODER9"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_0\fP   \fBGPIO_MODER_MODER9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_1\fP   \fBGPIO_MODER_MODER9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Pos\fP   GPIO_MODER_MODER10_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Msk\fP   \fBGPIO_MODER_MODER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10\fP   GPIO_MODER_MODER10"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_0\fP   \fBGPIO_MODER_MODER10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_1\fP   \fBGPIO_MODER_MODER10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Pos\fP   GPIO_MODER_MODER11_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Msk\fP   \fBGPIO_MODER_MODER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11\fP   GPIO_MODER_MODER11"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_0\fP   \fBGPIO_MODER_MODER11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_1\fP   \fBGPIO_MODER_MODER11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Pos\fP   GPIO_MODER_MODER12_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Msk\fP   \fBGPIO_MODER_MODER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12\fP   GPIO_MODER_MODER12"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_0\fP   \fBGPIO_MODER_MODER12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_1\fP   \fBGPIO_MODER_MODER12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Pos\fP   GPIO_MODER_MODER13_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Msk\fP   \fBGPIO_MODER_MODER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13\fP   GPIO_MODER_MODER13"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_0\fP   \fBGPIO_MODER_MODER13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_1\fP   \fBGPIO_MODER_MODER13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Pos\fP   GPIO_MODER_MODER14_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Msk\fP   \fBGPIO_MODER_MODER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14\fP   GPIO_MODER_MODER14"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_0\fP   \fBGPIO_MODER_MODER14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_1\fP   \fBGPIO_MODER_MODER14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Pos\fP   GPIO_MODER_MODER15_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Msk\fP   \fBGPIO_MODER_MODER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15\fP   GPIO_MODER_MODER15"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_0\fP   \fBGPIO_MODER_MODER15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_1\fP   \fBGPIO_MODER_MODER15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Msk\fP   (0x1UL << GPIO_OTYPER_OT0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0\fP   \fBGPIO_OTYPER_OT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Msk\fP   (0x1UL << GPIO_OTYPER_OT1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1\fP   \fBGPIO_OTYPER_OT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Msk\fP   (0x1UL << GPIO_OTYPER_OT2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2\fP   \fBGPIO_OTYPER_OT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Msk\fP   (0x1UL << GPIO_OTYPER_OT3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3\fP   \fBGPIO_OTYPER_OT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Msk\fP   (0x1UL << GPIO_OTYPER_OT4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4\fP   \fBGPIO_OTYPER_OT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Msk\fP   (0x1UL << GPIO_OTYPER_OT5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5\fP   \fBGPIO_OTYPER_OT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Msk\fP   (0x1UL << GPIO_OTYPER_OT6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6\fP   \fBGPIO_OTYPER_OT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Msk\fP   (0x1UL << GPIO_OTYPER_OT7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7\fP   \fBGPIO_OTYPER_OT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Msk\fP   (0x1UL << GPIO_OTYPER_OT8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8\fP   \fBGPIO_OTYPER_OT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Msk\fP   (0x1UL << GPIO_OTYPER_OT9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9\fP   \fBGPIO_OTYPER_OT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Msk\fP   (0x1UL << GPIO_OTYPER_OT10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10\fP   \fBGPIO_OTYPER_OT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Msk\fP   (0x1UL << GPIO_OTYPER_OT11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11\fP   \fBGPIO_OTYPER_OT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Msk\fP   (0x1UL << GPIO_OTYPER_OT12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12\fP   \fBGPIO_OTYPER_OT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Msk\fP   (0x1UL << GPIO_OTYPER_OT13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13\fP   \fBGPIO_OTYPER_OT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Msk\fP   (0x1UL << GPIO_OTYPER_OT14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14\fP   \fBGPIO_OTYPER_OT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Msk\fP   (0x1UL << GPIO_OTYPER_OT15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15\fP   \fBGPIO_OTYPER_OT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_0\fP   GPIO_OTYPER_OT0"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_1\fP   GPIO_OTYPER_OT1"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_2\fP   GPIO_OTYPER_OT2"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_3\fP   GPIO_OTYPER_OT3"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_4\fP   GPIO_OTYPER_OT4"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_5\fP   GPIO_OTYPER_OT5"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_6\fP   GPIO_OTYPER_OT6"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_7\fP   GPIO_OTYPER_OT7"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_8\fP   GPIO_OTYPER_OT8"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_9\fP   GPIO_OTYPER_OT9"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_10\fP   GPIO_OTYPER_OT10"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_11\fP   GPIO_OTYPER_OT11"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_12\fP   GPIO_OTYPER_OT12"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_13\fP   GPIO_OTYPER_OT13"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_14\fP   GPIO_OTYPER_OT14"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_15\fP   GPIO_OTYPER_OT15"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0\fP   \fBGPIO_OSPEEDR_OSPEED0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1\fP   \fBGPIO_OSPEEDR_OSPEED1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2\fP   \fBGPIO_OSPEEDR_OSPEED2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3\fP   \fBGPIO_OSPEEDR_OSPEED3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4\fP   \fBGPIO_OSPEEDR_OSPEED4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5\fP   \fBGPIO_OSPEEDR_OSPEED5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6\fP   \fBGPIO_OSPEEDR_OSPEED6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7\fP   \fBGPIO_OSPEEDR_OSPEED7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8\fP   \fBGPIO_OSPEEDR_OSPEED8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9\fP   \fBGPIO_OSPEEDR_OSPEED9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10\fP   \fBGPIO_OSPEEDR_OSPEED10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11\fP   \fBGPIO_OSPEEDR_OSPEED11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12\fP   \fBGPIO_OSPEEDR_OSPEED12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13\fP   \fBGPIO_OSPEEDR_OSPEED13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14\fP   \fBGPIO_OSPEEDR_OSPEED14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15\fP   \fBGPIO_OSPEEDR_OSPEED15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR0\fP   GPIO_OSPEEDR_OSPEED0"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR0_0\fP   \fBGPIO_OSPEEDR_OSPEED0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR0_1\fP   \fBGPIO_OSPEEDR_OSPEED0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR1\fP   GPIO_OSPEEDR_OSPEED1"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR1_0\fP   \fBGPIO_OSPEEDR_OSPEED1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR1_1\fP   \fBGPIO_OSPEEDR_OSPEED1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR2\fP   GPIO_OSPEEDR_OSPEED2"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR2_0\fP   \fBGPIO_OSPEEDR_OSPEED2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR2_1\fP   \fBGPIO_OSPEEDR_OSPEED2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR3\fP   GPIO_OSPEEDR_OSPEED3"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR3_0\fP   \fBGPIO_OSPEEDR_OSPEED3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR3_1\fP   \fBGPIO_OSPEEDR_OSPEED3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR4\fP   GPIO_OSPEEDR_OSPEED4"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR4_0\fP   \fBGPIO_OSPEEDR_OSPEED4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR4_1\fP   \fBGPIO_OSPEEDR_OSPEED4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR5\fP   GPIO_OSPEEDR_OSPEED5"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR5_0\fP   \fBGPIO_OSPEEDR_OSPEED5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR5_1\fP   \fBGPIO_OSPEEDR_OSPEED5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR6\fP   GPIO_OSPEEDR_OSPEED6"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR6_0\fP   \fBGPIO_OSPEEDR_OSPEED6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR6_1\fP   \fBGPIO_OSPEEDR_OSPEED6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR7\fP   GPIO_OSPEEDR_OSPEED7"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR7_0\fP   \fBGPIO_OSPEEDR_OSPEED7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR7_1\fP   \fBGPIO_OSPEEDR_OSPEED7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR8\fP   GPIO_OSPEEDR_OSPEED8"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR8_0\fP   \fBGPIO_OSPEEDR_OSPEED8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR8_1\fP   \fBGPIO_OSPEEDR_OSPEED8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR9\fP   GPIO_OSPEEDR_OSPEED9"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR9_0\fP   \fBGPIO_OSPEEDR_OSPEED9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR9_1\fP   \fBGPIO_OSPEEDR_OSPEED9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR10\fP   GPIO_OSPEEDR_OSPEED10"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR10_0\fP   \fBGPIO_OSPEEDR_OSPEED10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR10_1\fP   \fBGPIO_OSPEEDR_OSPEED10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR11\fP   GPIO_OSPEEDR_OSPEED11"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR11_0\fP   \fBGPIO_OSPEEDR_OSPEED11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR11_1\fP   \fBGPIO_OSPEEDR_OSPEED11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR12\fP   GPIO_OSPEEDR_OSPEED12"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR12_0\fP   \fBGPIO_OSPEEDR_OSPEED12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR12_1\fP   \fBGPIO_OSPEEDR_OSPEED12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR13\fP   GPIO_OSPEEDR_OSPEED13"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR13_0\fP   \fBGPIO_OSPEEDR_OSPEED13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR13_1\fP   \fBGPIO_OSPEEDR_OSPEED13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR14\fP   GPIO_OSPEEDR_OSPEED14"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR14_0\fP   \fBGPIO_OSPEEDR_OSPEED14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR14_1\fP   \fBGPIO_OSPEEDR_OSPEED14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR15\fP   GPIO_OSPEEDR_OSPEED15"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR15_0\fP   \fBGPIO_OSPEEDR_OSPEED15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR15_1\fP   \fBGPIO_OSPEEDR_OSPEED15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0\fP   \fBGPIO_PUPDR_PUPD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_0\fP   (0x1UL << GPIO_PUPDR_PUPD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_1\fP   (0x2UL << GPIO_PUPDR_PUPD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1\fP   \fBGPIO_PUPDR_PUPD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_0\fP   (0x1UL << GPIO_PUPDR_PUPD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_1\fP   (0x2UL << GPIO_PUPDR_PUPD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2\fP   \fBGPIO_PUPDR_PUPD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_0\fP   (0x1UL << GPIO_PUPDR_PUPD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_1\fP   (0x2UL << GPIO_PUPDR_PUPD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3\fP   \fBGPIO_PUPDR_PUPD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_0\fP   (0x1UL << GPIO_PUPDR_PUPD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_1\fP   (0x2UL << GPIO_PUPDR_PUPD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4\fP   \fBGPIO_PUPDR_PUPD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_0\fP   (0x1UL << GPIO_PUPDR_PUPD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_1\fP   (0x2UL << GPIO_PUPDR_PUPD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5\fP   \fBGPIO_PUPDR_PUPD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_0\fP   (0x1UL << GPIO_PUPDR_PUPD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_1\fP   (0x2UL << GPIO_PUPDR_PUPD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6\fP   \fBGPIO_PUPDR_PUPD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_0\fP   (0x1UL << GPIO_PUPDR_PUPD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_1\fP   (0x2UL << GPIO_PUPDR_PUPD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7\fP   \fBGPIO_PUPDR_PUPD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_0\fP   (0x1UL << GPIO_PUPDR_PUPD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_1\fP   (0x2UL << GPIO_PUPDR_PUPD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8\fP   \fBGPIO_PUPDR_PUPD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_0\fP   (0x1UL << GPIO_PUPDR_PUPD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_1\fP   (0x2UL << GPIO_PUPDR_PUPD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9\fP   \fBGPIO_PUPDR_PUPD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_0\fP   (0x1UL << GPIO_PUPDR_PUPD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_1\fP   (0x2UL << GPIO_PUPDR_PUPD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10\fP   \fBGPIO_PUPDR_PUPD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_0\fP   (0x1UL << GPIO_PUPDR_PUPD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_1\fP   (0x2UL << GPIO_PUPDR_PUPD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11\fP   \fBGPIO_PUPDR_PUPD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_0\fP   (0x1UL << GPIO_PUPDR_PUPD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_1\fP   (0x2UL << GPIO_PUPDR_PUPD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12\fP   \fBGPIO_PUPDR_PUPD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_0\fP   (0x1UL << GPIO_PUPDR_PUPD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_1\fP   (0x2UL << GPIO_PUPDR_PUPD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13\fP   \fBGPIO_PUPDR_PUPD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_0\fP   (0x1UL << GPIO_PUPDR_PUPD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_1\fP   (0x2UL << GPIO_PUPDR_PUPD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14\fP   \fBGPIO_PUPDR_PUPD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_0\fP   (0x1UL << GPIO_PUPDR_PUPD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_1\fP   (0x2UL << GPIO_PUPDR_PUPD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15\fP   \fBGPIO_PUPDR_PUPD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_0\fP   (0x1UL << GPIO_PUPDR_PUPD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_1\fP   (0x2UL << GPIO_PUPDR_PUPD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR0\fP   GPIO_PUPDR_PUPD0"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR0_0\fP   \fBGPIO_PUPDR_PUPD0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR0_1\fP   \fBGPIO_PUPDR_PUPD0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR1\fP   GPIO_PUPDR_PUPD1"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR1_0\fP   \fBGPIO_PUPDR_PUPD1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR1_1\fP   \fBGPIO_PUPDR_PUPD1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR2\fP   GPIO_PUPDR_PUPD2"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR2_0\fP   \fBGPIO_PUPDR_PUPD2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR2_1\fP   \fBGPIO_PUPDR_PUPD2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR3\fP   GPIO_PUPDR_PUPD3"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR3_0\fP   \fBGPIO_PUPDR_PUPD3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR3_1\fP   \fBGPIO_PUPDR_PUPD3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR4\fP   GPIO_PUPDR_PUPD4"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR4_0\fP   \fBGPIO_PUPDR_PUPD4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR4_1\fP   \fBGPIO_PUPDR_PUPD4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR5\fP   GPIO_PUPDR_PUPD5"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR5_0\fP   \fBGPIO_PUPDR_PUPD5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR5_1\fP   \fBGPIO_PUPDR_PUPD5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR6\fP   GPIO_PUPDR_PUPD6"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR6_0\fP   \fBGPIO_PUPDR_PUPD6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR6_1\fP   \fBGPIO_PUPDR_PUPD6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR7\fP   GPIO_PUPDR_PUPD7"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR7_0\fP   \fBGPIO_PUPDR_PUPD7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR7_1\fP   \fBGPIO_PUPDR_PUPD7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR8\fP   GPIO_PUPDR_PUPD8"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR8_0\fP   \fBGPIO_PUPDR_PUPD8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR8_1\fP   \fBGPIO_PUPDR_PUPD8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR9\fP   GPIO_PUPDR_PUPD9"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR9_0\fP   \fBGPIO_PUPDR_PUPD9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR9_1\fP   \fBGPIO_PUPDR_PUPD9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR10\fP   GPIO_PUPDR_PUPD10"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR10_0\fP   \fBGPIO_PUPDR_PUPD10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR10_1\fP   \fBGPIO_PUPDR_PUPD10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR11\fP   GPIO_PUPDR_PUPD11"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR11_0\fP   \fBGPIO_PUPDR_PUPD11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR11_1\fP   \fBGPIO_PUPDR_PUPD11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR12\fP   GPIO_PUPDR_PUPD12"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR12_0\fP   \fBGPIO_PUPDR_PUPD12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR12_1\fP   \fBGPIO_PUPDR_PUPD12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR13\fP   GPIO_PUPDR_PUPD13"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR13_0\fP   \fBGPIO_PUPDR_PUPD13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR13_1\fP   \fBGPIO_PUPDR_PUPD13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR14\fP   GPIO_PUPDR_PUPD14"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR14_0\fP   \fBGPIO_PUPDR_PUPD14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR14_1\fP   \fBGPIO_PUPDR_PUPD14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR15\fP   GPIO_PUPDR_PUPD15"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR15_0\fP   \fBGPIO_PUPDR_PUPD15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR15_1\fP   \fBGPIO_PUPDR_PUPD15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Msk\fP   (0x1UL << GPIO_IDR_ID0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0\fP   \fBGPIO_IDR_ID0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Msk\fP   (0x1UL << GPIO_IDR_ID1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1\fP   \fBGPIO_IDR_ID1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Msk\fP   (0x1UL << GPIO_IDR_ID2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2\fP   \fBGPIO_IDR_ID2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Msk\fP   (0x1UL << GPIO_IDR_ID3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3\fP   \fBGPIO_IDR_ID3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Msk\fP   (0x1UL << GPIO_IDR_ID4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4\fP   \fBGPIO_IDR_ID4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Msk\fP   (0x1UL << GPIO_IDR_ID5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5\fP   \fBGPIO_IDR_ID5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Msk\fP   (0x1UL << GPIO_IDR_ID6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6\fP   \fBGPIO_IDR_ID6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Msk\fP   (0x1UL << GPIO_IDR_ID7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7\fP   \fBGPIO_IDR_ID7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Msk\fP   (0x1UL << GPIO_IDR_ID8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8\fP   \fBGPIO_IDR_ID8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Msk\fP   (0x1UL << GPIO_IDR_ID9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9\fP   \fBGPIO_IDR_ID9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Msk\fP   (0x1UL << GPIO_IDR_ID10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10\fP   \fBGPIO_IDR_ID10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Msk\fP   (0x1UL << GPIO_IDR_ID11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11\fP   \fBGPIO_IDR_ID11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Msk\fP   (0x1UL << GPIO_IDR_ID12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12\fP   \fBGPIO_IDR_ID12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Msk\fP   (0x1UL << GPIO_IDR_ID13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13\fP   \fBGPIO_IDR_ID13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Msk\fP   (0x1UL << GPIO_IDR_ID14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14\fP   \fBGPIO_IDR_ID14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Msk\fP   (0x1UL << GPIO_IDR_ID15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15\fP   \fBGPIO_IDR_ID15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_0\fP   GPIO_IDR_ID0"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_1\fP   GPIO_IDR_ID1"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_2\fP   GPIO_IDR_ID2"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_3\fP   GPIO_IDR_ID3"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_4\fP   GPIO_IDR_ID4"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_5\fP   GPIO_IDR_ID5"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_6\fP   GPIO_IDR_ID6"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_7\fP   GPIO_IDR_ID7"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_8\fP   GPIO_IDR_ID8"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_9\fP   GPIO_IDR_ID9"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_10\fP   GPIO_IDR_ID10"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_11\fP   GPIO_IDR_ID11"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_12\fP   GPIO_IDR_ID12"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_13\fP   GPIO_IDR_ID13"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_14\fP   GPIO_IDR_ID14"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_15\fP   GPIO_IDR_ID15"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Msk\fP   (0x1UL << GPIO_ODR_OD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0\fP   \fBGPIO_ODR_OD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Msk\fP   (0x1UL << GPIO_ODR_OD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1\fP   \fBGPIO_ODR_OD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Msk\fP   (0x1UL << GPIO_ODR_OD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2\fP   \fBGPIO_ODR_OD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Msk\fP   (0x1UL << GPIO_ODR_OD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3\fP   \fBGPIO_ODR_OD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Msk\fP   (0x1UL << GPIO_ODR_OD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4\fP   \fBGPIO_ODR_OD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Msk\fP   (0x1UL << GPIO_ODR_OD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5\fP   \fBGPIO_ODR_OD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Msk\fP   (0x1UL << GPIO_ODR_OD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6\fP   \fBGPIO_ODR_OD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Msk\fP   (0x1UL << GPIO_ODR_OD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7\fP   \fBGPIO_ODR_OD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Msk\fP   (0x1UL << GPIO_ODR_OD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8\fP   \fBGPIO_ODR_OD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Msk\fP   (0x1UL << GPIO_ODR_OD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9\fP   \fBGPIO_ODR_OD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Msk\fP   (0x1UL << GPIO_ODR_OD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10\fP   \fBGPIO_ODR_OD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Msk\fP   (0x1UL << GPIO_ODR_OD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11\fP   \fBGPIO_ODR_OD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Msk\fP   (0x1UL << GPIO_ODR_OD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12\fP   \fBGPIO_ODR_OD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Msk\fP   (0x1UL << GPIO_ODR_OD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13\fP   \fBGPIO_ODR_OD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Msk\fP   (0x1UL << GPIO_ODR_OD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14\fP   \fBGPIO_ODR_OD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Msk\fP   (0x1UL << GPIO_ODR_OD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15\fP   \fBGPIO_ODR_OD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_0\fP   GPIO_ODR_OD0"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_1\fP   GPIO_ODR_OD1"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_2\fP   GPIO_ODR_OD2"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_3\fP   GPIO_ODR_OD3"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_4\fP   GPIO_ODR_OD4"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_5\fP   GPIO_ODR_OD5"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_6\fP   GPIO_ODR_OD6"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_7\fP   GPIO_ODR_OD7"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_8\fP   GPIO_ODR_OD8"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_9\fP   GPIO_ODR_OD9"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_10\fP   GPIO_ODR_OD10"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_11\fP   GPIO_ODR_OD11"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_12\fP   GPIO_ODR_OD12"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_13\fP   GPIO_ODR_OD13"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_14\fP   GPIO_ODR_OD14"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_15\fP   GPIO_ODR_OD15"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Msk\fP   (0x1UL << GPIO_BSRR_BS0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0\fP   \fBGPIO_BSRR_BS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Msk\fP   (0x1UL << GPIO_BSRR_BS1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1\fP   \fBGPIO_BSRR_BS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Msk\fP   (0x1UL << GPIO_BSRR_BS2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2\fP   \fBGPIO_BSRR_BS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Msk\fP   (0x1UL << GPIO_BSRR_BS3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3\fP   \fBGPIO_BSRR_BS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Msk\fP   (0x1UL << GPIO_BSRR_BS4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4\fP   \fBGPIO_BSRR_BS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Msk\fP   (0x1UL << GPIO_BSRR_BS5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5\fP   \fBGPIO_BSRR_BS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Msk\fP   (0x1UL << GPIO_BSRR_BS6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6\fP   \fBGPIO_BSRR_BS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Msk\fP   (0x1UL << GPIO_BSRR_BS7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7\fP   \fBGPIO_BSRR_BS7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Msk\fP   (0x1UL << GPIO_BSRR_BS8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8\fP   \fBGPIO_BSRR_BS8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Msk\fP   (0x1UL << GPIO_BSRR_BS9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9\fP   \fBGPIO_BSRR_BS9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Msk\fP   (0x1UL << GPIO_BSRR_BS10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10\fP   \fBGPIO_BSRR_BS10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Msk\fP   (0x1UL << GPIO_BSRR_BS11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11\fP   \fBGPIO_BSRR_BS11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Msk\fP   (0x1UL << GPIO_BSRR_BS12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12\fP   \fBGPIO_BSRR_BS12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Msk\fP   (0x1UL << GPIO_BSRR_BS13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13\fP   \fBGPIO_BSRR_BS13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Msk\fP   (0x1UL << GPIO_BSRR_BS14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14\fP   \fBGPIO_BSRR_BS14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Msk\fP   (0x1UL << GPIO_BSRR_BS15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15\fP   \fBGPIO_BSRR_BS15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Msk\fP   (0x1UL << GPIO_BSRR_BR0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Msk\fP   (0x1UL << GPIO_BSRR_BR1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Msk\fP   (0x1UL << GPIO_BSRR_BR2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Msk\fP   (0x1UL << GPIO_BSRR_BR3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Msk\fP   (0x1UL << GPIO_BSRR_BR4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Msk\fP   (0x1UL << GPIO_BSRR_BR5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Msk\fP   (0x1UL << GPIO_BSRR_BR6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Msk\fP   (0x1UL << GPIO_BSRR_BR7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Msk\fP   (0x1UL << GPIO_BSRR_BR8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Msk\fP   (0x1UL << GPIO_BSRR_BR9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Msk\fP   (0x1UL << GPIO_BSRR_BR10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Msk\fP   (0x1UL << GPIO_BSRR_BR11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Msk\fP   (0x1UL << GPIO_BSRR_BR12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Msk\fP   (0x1UL << GPIO_BSRR_BR13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Msk\fP   (0x1UL << GPIO_BSRR_BR14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Msk\fP   (0x1UL << GPIO_BSRR_BR15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_0\fP   GPIO_BSRR_BS0"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_1\fP   GPIO_BSRR_BS1"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_2\fP   GPIO_BSRR_BS2"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_3\fP   GPIO_BSRR_BS3"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_4\fP   GPIO_BSRR_BS4"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_5\fP   GPIO_BSRR_BS5"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_6\fP   GPIO_BSRR_BS6"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_7\fP   GPIO_BSRR_BS7"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_8\fP   GPIO_BSRR_BS8"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_9\fP   GPIO_BSRR_BS9"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_10\fP   GPIO_BSRR_BS10"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_11\fP   GPIO_BSRR_BS11"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_12\fP   GPIO_BSRR_BS12"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_13\fP   GPIO_BSRR_BS13"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_14\fP   GPIO_BSRR_BS14"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_15\fP   GPIO_BSRR_BS15"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_0\fP   GPIO_BSRR_BR0"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_1\fP   GPIO_BSRR_BR1"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_2\fP   GPIO_BSRR_BR2"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_3\fP   GPIO_BSRR_BR3"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_4\fP   GPIO_BSRR_BR4"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_5\fP   GPIO_BSRR_BR5"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_6\fP   GPIO_BSRR_BR6"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_7\fP   GPIO_BSRR_BR7"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_8\fP   GPIO_BSRR_BR8"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_9\fP   GPIO_BSRR_BR9"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_10\fP   GPIO_BSRR_BR10"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_11\fP   GPIO_BSRR_BR11"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_12\fP   GPIO_BSRR_BR12"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_13\fP   GPIO_BSRR_BR13"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_14\fP   GPIO_BSRR_BR14"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_15\fP   GPIO_BSRR_BR15"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0\fP   GPIO_BSRR_BR0"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Pos\fP   GPIO_BSRR_BR0_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Msk\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1\fP   GPIO_BSRR_BR1"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Pos\fP   GPIO_BSRR_BR1_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Msk\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2\fP   GPIO_BSRR_BR2"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Pos\fP   GPIO_BSRR_BR2_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Msk\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3\fP   GPIO_BSRR_BR3"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Pos\fP   GPIO_BSRR_BR3_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Msk\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4\fP   GPIO_BSRR_BR4"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Pos\fP   GPIO_BSRR_BR4_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Msk\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5\fP   GPIO_BSRR_BR5"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Pos\fP   GPIO_BSRR_BR5_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Msk\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6\fP   GPIO_BSRR_BR6"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Pos\fP   GPIO_BSRR_BR6_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Msk\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7\fP   GPIO_BSRR_BR7"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Pos\fP   GPIO_BSRR_BR7_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Msk\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8\fP   GPIO_BSRR_BR8"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Pos\fP   GPIO_BSRR_BR8_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Msk\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9\fP   GPIO_BSRR_BR9"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Pos\fP   GPIO_BSRR_BR9_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Msk\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10\fP   GPIO_BSRR_BR10"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Pos\fP   GPIO_BSRR_BR10_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Msk\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11\fP   GPIO_BSRR_BR11"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Pos\fP   GPIO_BSRR_BR11_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Msk\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12\fP   GPIO_BSRR_BR12"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Pos\fP   GPIO_BSRR_BR12_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Msk\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13\fP   GPIO_BSRR_BR13"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Pos\fP   GPIO_BSRR_BR13_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Msk\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14\fP   GPIO_BSRR_BR14"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Pos\fP   GPIO_BSRR_BR14_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Msk\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15\fP   GPIO_BSRR_BR15"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Pos\fP   GPIO_BSRR_BR15_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Msk\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Msk\fP   (0x1UL << GPIO_LCKR_LCK0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0\fP   \fBGPIO_LCKR_LCK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Msk\fP   (0x1UL << GPIO_LCKR_LCK1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1\fP   \fBGPIO_LCKR_LCK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Msk\fP   (0x1UL << GPIO_LCKR_LCK2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2\fP   \fBGPIO_LCKR_LCK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Msk\fP   (0x1UL << GPIO_LCKR_LCK3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3\fP   \fBGPIO_LCKR_LCK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Msk\fP   (0x1UL << GPIO_LCKR_LCK4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4\fP   \fBGPIO_LCKR_LCK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Msk\fP   (0x1UL << GPIO_LCKR_LCK5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5\fP   \fBGPIO_LCKR_LCK5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Msk\fP   (0x1UL << GPIO_LCKR_LCK6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6\fP   \fBGPIO_LCKR_LCK6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Msk\fP   (0x1UL << GPIO_LCKR_LCK7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7\fP   \fBGPIO_LCKR_LCK7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Msk\fP   (0x1UL << GPIO_LCKR_LCK8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8\fP   \fBGPIO_LCKR_LCK8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Msk\fP   (0x1UL << GPIO_LCKR_LCK9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9\fP   \fBGPIO_LCKR_LCK9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Msk\fP   (0x1UL << GPIO_LCKR_LCK10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10\fP   \fBGPIO_LCKR_LCK10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Msk\fP   (0x1UL << GPIO_LCKR_LCK11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11\fP   \fBGPIO_LCKR_LCK11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Msk\fP   (0x1UL << GPIO_LCKR_LCK12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12\fP   \fBGPIO_LCKR_LCK12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Msk\fP   (0x1UL << GPIO_LCKR_LCK13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13\fP   \fBGPIO_LCKR_LCK13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Msk\fP   (0x1UL << GPIO_LCKR_LCK14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14\fP   \fBGPIO_LCKR_LCK14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Msk\fP   (0x1UL << GPIO_LCKR_LCK15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15\fP   \fBGPIO_LCKR_LCK15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Msk\fP   (0x1UL << GPIO_LCKR_LCKK_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK\fP   \fBGPIO_LCKR_LCKK_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0\fP   \fBGPIO_AFRL_AFSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_0\fP   (0x1UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_1\fP   (0x2UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_2\fP   (0x4UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_3\fP   (0x8UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1\fP   \fBGPIO_AFRL_AFSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_0\fP   (0x1UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_1\fP   (0x2UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_2\fP   (0x4UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_3\fP   (0x8UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2\fP   \fBGPIO_AFRL_AFSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_0\fP   (0x1UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_1\fP   (0x2UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_2\fP   (0x4UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_3\fP   (0x8UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3\fP   \fBGPIO_AFRL_AFSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_0\fP   (0x1UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_1\fP   (0x2UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_2\fP   (0x4UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_3\fP   (0x8UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4\fP   \fBGPIO_AFRL_AFSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_0\fP   (0x1UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_1\fP   (0x2UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_2\fP   (0x4UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_3\fP   (0x8UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5\fP   \fBGPIO_AFRL_AFSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_0\fP   (0x1UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_1\fP   (0x2UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_2\fP   (0x4UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_3\fP   (0x8UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6\fP   \fBGPIO_AFRL_AFSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_0\fP   (0x1UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_1\fP   (0x2UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_2\fP   (0x4UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_3\fP   (0x8UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7\fP   \fBGPIO_AFRL_AFSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_0\fP   (0x1UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_1\fP   (0x2UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_2\fP   (0x4UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_3\fP   (0x8UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0\fP   GPIO_AFRL_AFSEL0"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_0\fP   \fBGPIO_AFRL_AFSEL0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_1\fP   \fBGPIO_AFRL_AFSEL0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_2\fP   \fBGPIO_AFRL_AFSEL0_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_3\fP   \fBGPIO_AFRL_AFSEL0_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1\fP   GPIO_AFRL_AFSEL1"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_0\fP   \fBGPIO_AFRL_AFSEL1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_1\fP   \fBGPIO_AFRL_AFSEL1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_2\fP   \fBGPIO_AFRL_AFSEL1_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_3\fP   \fBGPIO_AFRL_AFSEL1_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2\fP   GPIO_AFRL_AFSEL2"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_0\fP   \fBGPIO_AFRL_AFSEL2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_1\fP   \fBGPIO_AFRL_AFSEL2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_2\fP   \fBGPIO_AFRL_AFSEL2_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_3\fP   \fBGPIO_AFRL_AFSEL2_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3\fP   GPIO_AFRL_AFSEL3"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_0\fP   \fBGPIO_AFRL_AFSEL3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_1\fP   \fBGPIO_AFRL_AFSEL3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_2\fP   \fBGPIO_AFRL_AFSEL3_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_3\fP   \fBGPIO_AFRL_AFSEL3_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4\fP   GPIO_AFRL_AFSEL4"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_0\fP   \fBGPIO_AFRL_AFSEL4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_1\fP   \fBGPIO_AFRL_AFSEL4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_2\fP   \fBGPIO_AFRL_AFSEL4_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_3\fP   \fBGPIO_AFRL_AFSEL4_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5\fP   GPIO_AFRL_AFSEL5"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_0\fP   \fBGPIO_AFRL_AFSEL5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_1\fP   \fBGPIO_AFRL_AFSEL5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_2\fP   \fBGPIO_AFRL_AFSEL5_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_3\fP   \fBGPIO_AFRL_AFSEL5_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6\fP   GPIO_AFRL_AFSEL6"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_0\fP   \fBGPIO_AFRL_AFSEL6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_1\fP   \fBGPIO_AFRL_AFSEL6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_2\fP   \fBGPIO_AFRL_AFSEL6_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_3\fP   \fBGPIO_AFRL_AFSEL6_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7\fP   GPIO_AFRL_AFSEL7"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_0\fP   \fBGPIO_AFRL_AFSEL7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_1\fP   \fBGPIO_AFRL_AFSEL7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_2\fP   \fBGPIO_AFRL_AFSEL7_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_3\fP   \fBGPIO_AFRL_AFSEL7_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8\fP   \fBGPIO_AFRH_AFSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_0\fP   (0x1UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_1\fP   (0x2UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_2\fP   (0x4UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_3\fP   (0x8UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9\fP   \fBGPIO_AFRH_AFSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_0\fP   (0x1UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_1\fP   (0x2UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_2\fP   (0x4UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_3\fP   (0x8UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10\fP   \fBGPIO_AFRH_AFSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_0\fP   (0x1UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_1\fP   (0x2UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_2\fP   (0x4UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_3\fP   (0x8UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11\fP   \fBGPIO_AFRH_AFSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_0\fP   (0x1UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_1\fP   (0x2UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_2\fP   (0x4UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_3\fP   (0x8UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12\fP   \fBGPIO_AFRH_AFSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_0\fP   (0x1UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_1\fP   (0x2UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_2\fP   (0x4UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_3\fP   (0x8UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13\fP   \fBGPIO_AFRH_AFSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_0\fP   (0x1UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_1\fP   (0x2UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_2\fP   (0x4UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_3\fP   (0x8UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14\fP   \fBGPIO_AFRH_AFSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_0\fP   (0x1UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_1\fP   (0x2UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_2\fP   (0x4UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_3\fP   (0x8UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15\fP   \fBGPIO_AFRH_AFSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_0\fP   (0x1UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_1\fP   (0x2UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_2\fP   (0x4UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_3\fP   (0x8UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0\fP   GPIO_AFRH_AFSEL8"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_0\fP   \fBGPIO_AFRH_AFSEL8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_1\fP   \fBGPIO_AFRH_AFSEL8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_2\fP   \fBGPIO_AFRH_AFSEL8_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_3\fP   \fBGPIO_AFRH_AFSEL8_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1\fP   GPIO_AFRH_AFSEL9"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_0\fP   \fBGPIO_AFRH_AFSEL9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_1\fP   \fBGPIO_AFRH_AFSEL9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_2\fP   \fBGPIO_AFRH_AFSEL9_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_3\fP   \fBGPIO_AFRH_AFSEL9_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2\fP   GPIO_AFRH_AFSEL10"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_0\fP   \fBGPIO_AFRH_AFSEL10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_1\fP   \fBGPIO_AFRH_AFSEL10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_2\fP   \fBGPIO_AFRH_AFSEL10_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_3\fP   \fBGPIO_AFRH_AFSEL10_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3\fP   GPIO_AFRH_AFSEL11"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_0\fP   \fBGPIO_AFRH_AFSEL11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_1\fP   \fBGPIO_AFRH_AFSEL11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_2\fP   \fBGPIO_AFRH_AFSEL11_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_3\fP   \fBGPIO_AFRH_AFSEL11_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4\fP   GPIO_AFRH_AFSEL12"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_0\fP   \fBGPIO_AFRH_AFSEL12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_1\fP   \fBGPIO_AFRH_AFSEL12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_2\fP   \fBGPIO_AFRH_AFSEL12_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_3\fP   \fBGPIO_AFRH_AFSEL12_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5\fP   GPIO_AFRH_AFSEL13"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_0\fP   \fBGPIO_AFRH_AFSEL13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_1\fP   \fBGPIO_AFRH_AFSEL13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_2\fP   \fBGPIO_AFRH_AFSEL13_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_3\fP   \fBGPIO_AFRH_AFSEL13_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6\fP   GPIO_AFRH_AFSEL14"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_0\fP   \fBGPIO_AFRH_AFSEL14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_1\fP   \fBGPIO_AFRH_AFSEL14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_2\fP   \fBGPIO_AFRH_AFSEL14_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_3\fP   \fBGPIO_AFRH_AFSEL14_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7\fP   GPIO_AFRH_AFSEL15"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_0\fP   \fBGPIO_AFRH_AFSEL15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_1\fP   \fBGPIO_AFRH_AFSEL15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_2\fP   \fBGPIO_AFRH_AFSEL15_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_3\fP   \fBGPIO_AFRH_AFSEL15_3\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Msk\fP   (0x1UL << I2C_CR1_PE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE\fP   \fBI2C_CR1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Msk\fP   (0x1UL << I2C_CR1_SMBUS_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS\fP   \fBI2C_CR1_SMBUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Msk\fP   (0x1UL << I2C_CR1_SMBTYPE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE\fP   \fBI2C_CR1_SMBTYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Msk\fP   (0x1UL << I2C_CR1_ENARP_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP\fP   \fBI2C_CR1_ENARP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Msk\fP   (0x1UL << I2C_CR1_ENPEC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC\fP   \fBI2C_CR1_ENPEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Msk\fP   (0x1UL << I2C_CR1_ENGC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC\fP   \fBI2C_CR1_ENGC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Msk\fP   (0x1UL << I2C_CR1_NOSTRETCH_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH\fP   \fBI2C_CR1_NOSTRETCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Msk\fP   (0x1UL << I2C_CR1_START_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START\fP   \fBI2C_CR1_START_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Msk\fP   (0x1UL << I2C_CR1_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP\fP   \fBI2C_CR1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Msk\fP   (0x1UL << I2C_CR1_ACK_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK\fP   \fBI2C_CR1_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Msk\fP   (0x1UL << I2C_CR1_POS_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS\fP   \fBI2C_CR1_POS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Msk\fP   (0x1UL << I2C_CR1_PEC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC\fP   \fBI2C_CR1_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Msk\fP   (0x1UL << I2C_CR1_ALERT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT\fP   \fBI2C_CR1_ALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Msk\fP   (0x1UL << I2C_CR1_SWRST_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST\fP   \fBI2C_CR1_SWRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Msk\fP   (0x3FUL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ\fP   \fBI2C_CR2_FREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_0\fP   (0x01UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_1\fP   (0x02UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_2\fP   (0x04UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_3\fP   (0x08UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_4\fP   (0x10UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_5\fP   (0x20UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Msk\fP   (0x1UL << I2C_CR2_ITERREN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN\fP   \fBI2C_CR2_ITERREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Msk\fP   (0x1UL << I2C_CR2_ITEVTEN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN\fP   \fBI2C_CR2_ITEVTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Msk\fP   (0x1UL << I2C_CR2_ITBUFEN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN\fP   \fBI2C_CR2_ITBUFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Msk\fP   (0x1UL << I2C_CR2_DMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN\fP   \fBI2C_CR2_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Msk\fP   (0x1UL << I2C_CR2_LAST_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST\fP   \fBI2C_CR2_LAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_7\fP   0x000000FEU"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_9\fP   0x00000300U"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Msk\fP   (0x1UL << I2C_OAR1_ADD0_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0\fP   \fBI2C_OAR1_ADD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Msk\fP   (0x1UL << I2C_OAR1_ADD1_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1\fP   \fBI2C_OAR1_ADD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Msk\fP   (0x1UL << I2C_OAR1_ADD2_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2\fP   \fBI2C_OAR1_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Msk\fP   (0x1UL << I2C_OAR1_ADD3_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3\fP   \fBI2C_OAR1_ADD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Msk\fP   (0x1UL << I2C_OAR1_ADD4_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4\fP   \fBI2C_OAR1_ADD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Msk\fP   (0x1UL << I2C_OAR1_ADD5_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5\fP   \fBI2C_OAR1_ADD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Msk\fP   (0x1UL << I2C_OAR1_ADD6_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6\fP   \fBI2C_OAR1_ADD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Msk\fP   (0x1UL << I2C_OAR1_ADD7_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7\fP   \fBI2C_OAR1_ADD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Msk\fP   (0x1UL << I2C_OAR1_ADD8_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8\fP   \fBI2C_OAR1_ADD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Msk\fP   (0x1UL << I2C_OAR1_ADD9_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9\fP   \fBI2C_OAR1_ADD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Msk\fP   (0x1UL << I2C_OAR1_ADDMODE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE\fP   \fBI2C_OAR1_ADDMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Msk\fP   (0x1UL << I2C_OAR2_ENDUAL_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL\fP   \fBI2C_OAR2_ENDUAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Msk\fP   (0x7FUL << I2C_OAR2_ADD2_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2\fP   \fBI2C_OAR2_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Msk\fP   (0xFFUL << I2C_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR\fP   \fBI2C_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Msk\fP   (0x1UL << I2C_SR1_SB_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB\fP   \fBI2C_SR1_SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Msk\fP   (0x1UL << I2C_SR1_ADDR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR\fP   \fBI2C_SR1_ADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Msk\fP   (0x1UL << I2C_SR1_BTF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF\fP   \fBI2C_SR1_BTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Msk\fP   (0x1UL << I2C_SR1_ADD10_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10\fP   \fBI2C_SR1_ADD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Msk\fP   (0x1UL << I2C_SR1_STOPF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF\fP   \fBI2C_SR1_STOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Msk\fP   (0x1UL << I2C_SR1_RXNE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE\fP   \fBI2C_SR1_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Msk\fP   (0x1UL << I2C_SR1_TXE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE\fP   \fBI2C_SR1_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Msk\fP   (0x1UL << I2C_SR1_BERR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR\fP   \fBI2C_SR1_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Msk\fP   (0x1UL << I2C_SR1_ARLO_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO\fP   \fBI2C_SR1_ARLO_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Msk\fP   (0x1UL << I2C_SR1_AF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF\fP   \fBI2C_SR1_AF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Msk\fP   (0x1UL << I2C_SR1_OVR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR\fP   \fBI2C_SR1_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Msk\fP   (0x1UL << I2C_SR1_PECERR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR\fP   \fBI2C_SR1_PECERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Msk\fP   (0x1UL << I2C_SR1_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT\fP   \fBI2C_SR1_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Msk\fP   (0x1UL << I2C_SR1_SMBALERT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT\fP   \fBI2C_SR1_SMBALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Msk\fP   (0x1UL << I2C_SR2_MSL_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL\fP   \fBI2C_SR2_MSL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Msk\fP   (0x1UL << I2C_SR2_BUSY_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY\fP   \fBI2C_SR2_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Msk\fP   (0x1UL << I2C_SR2_TRA_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA\fP   \fBI2C_SR2_TRA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Msk\fP   (0x1UL << I2C_SR2_GENCALL_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL\fP   \fBI2C_SR2_GENCALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Msk\fP   (0x1UL << I2C_SR2_SMBDEFAULT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT\fP   \fBI2C_SR2_SMBDEFAULT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Msk\fP   (0x1UL << I2C_SR2_SMBHOST_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST\fP   \fBI2C_SR2_SMBHOST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Msk\fP   (0x1UL << I2C_SR2_DUALF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF\fP   \fBI2C_SR2_DUALF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Msk\fP   (0xFFUL << I2C_SR2_PEC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC\fP   \fBI2C_SR2_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Msk\fP   (0xFFFUL << I2C_CCR_CCR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR\fP   \fBI2C_CCR_CCR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Msk\fP   (0x1UL << I2C_CCR_DUTY_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY\fP   \fBI2C_CCR_DUTY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Msk\fP   (0x1UL << I2C_CCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS\fP   \fBI2C_CCR_FS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Msk\fP   (0x3FUL << I2C_TRISE_TRISE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE\fP   \fBI2C_TRISE_TRISE_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Msk\fP   (0xFFFFUL << IWDG_KR_KEY_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY\fP   \fBIWDG_KR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Msk\fP   (0x7UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR\fP   \fBIWDG_PR_PR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_0\fP   (0x1UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_1\fP   (0x2UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_2\fP   (0x4UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Msk\fP   (0xFFFUL << IWDG_RLR_RL_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL\fP   \fBIWDG_RLR_RL_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Msk\fP   (0x1UL << IWDG_SR_PVU_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU\fP   \fBIWDG_SR_PVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Msk\fP   (0x1UL << IWDG_SR_RVU_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU\fP   \fBIWDG_SR_RVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Msk\fP   (0x1UL << PWR_CR_LPDS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS\fP   \fBPWR_CR_LPDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Msk\fP   (0x1UL << PWR_CR_PDDS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS\fP   \fBPWR_CR_PDDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Msk\fP   (0x1UL << PWR_CR_CWUF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF\fP   \fBPWR_CR_CWUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Msk\fP   (0x1UL << PWR_CR_CSBF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF\fP   \fBPWR_CR_CSBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Msk\fP   (0x1UL << PWR_CR_PVDE_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE\fP   \fBPWR_CR_PVDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Msk\fP   (0x7UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS\fP   \fBPWR_CR_PLS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_0\fP   (0x1UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_1\fP   (0x2UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2\fP   (0x4UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV0\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV1\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV2\fP   0x00000040U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV3\fP   0x00000060U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV4\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV5\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV6\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV7\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Msk\fP   (0x1UL << PWR_CR_DBP_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP\fP   \fBPWR_CR_DBP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_FPDS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_FPDS_Msk\fP   (0x1UL << PWR_CR_FPDS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_FPDS\fP   \fBPWR_CR_FPDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_VOS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_VOS_Msk\fP   (0x1UL << PWR_CR_VOS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_VOS\fP   \fBPWR_CR_VOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PMODE\fP   \fBPWR_CR_VOS\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Msk\fP   (0x1UL << PWR_CSR_WUF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF\fP   \fBPWR_CSR_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Msk\fP   (0x1UL << PWR_CSR_SBF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF\fP   \fBPWR_CSR_SBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Msk\fP   (0x1UL << PWR_CSR_PVDO_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO\fP   \fBPWR_CSR_PVDO_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRR_Msk\fP   (0x1UL << PWR_CSR_BRR_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRR\fP   \fBPWR_CSR_BRR_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Msk\fP   (0x1UL << PWR_CSR_EWUP_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP\fP   \fBPWR_CSR_EWUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRE_Msk\fP   (0x1UL << PWR_CSR_BRE_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRE\fP   \fBPWR_CSR_BRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_VOSRDY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_VOSRDY_Msk\fP   (0x1UL << PWR_CSR_VOSRDY_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_VOSRDY\fP   \fBPWR_CSR_VOSRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_REGRDY\fP   \fBPWR_CSR_VOSRDY\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Msk\fP   (0x1UL << RCC_CR_HSION_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION\fP   \fBRCC_CR_HSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Msk\fP   (0x1UL << RCC_CR_HSIRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY\fP   \fBRCC_CR_HSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Msk\fP   (0x1FUL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM\fP   \fBRCC_CR_HSITRIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_0\fP   (0x01UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_1\fP   (0x02UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_2\fP   (0x04UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_3\fP   (0x08UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_4\fP   (0x10UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Msk\fP   (0xFFUL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL\fP   \fBRCC_CR_HSICAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_0\fP   (0x01UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_1\fP   (0x02UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_2\fP   (0x04UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_3\fP   (0x08UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_4\fP   (0x10UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_5\fP   (0x20UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_6\fP   (0x40UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_7\fP   (0x80UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Msk\fP   (0x1UL << RCC_CR_HSEON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON\fP   \fBRCC_CR_HSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Msk\fP   (0x1UL << RCC_CR_HSERDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY\fP   \fBRCC_CR_HSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Msk\fP   (0x1UL << RCC_CR_HSEBYP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP\fP   \fBRCC_CR_HSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Msk\fP   (0x1UL << RCC_CR_CSSON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON\fP   \fBRCC_CR_CSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Msk\fP   (0x1UL << RCC_CR_PLLON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON\fP   \fBRCC_CR_PLLON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Msk\fP   (0x1UL << RCC_CR_PLLRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY\fP   \fBRCC_CR_PLLRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2S_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SON_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SON_Msk\fP   (0x1UL << RCC_CR_PLLI2SON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SON\fP   \fBRCC_CR_PLLI2SON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SRDY_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SRDY_Msk\fP   (0x1UL << RCC_CR_PLLI2SRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SRDY\fP   \fBRCC_CR_PLLI2SRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Msk\fP   (0x3FUL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM\fP   \fBRCC_PLLCFGR_PLLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_0\fP   (0x01UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_1\fP   (0x02UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_2\fP   (0x04UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_3\fP   (0x08UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_4\fP   (0x10UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_5\fP   (0x20UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Msk\fP   (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN\fP   \fBRCC_PLLCFGR_PLLN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_0\fP   (0x001UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_1\fP   (0x002UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_2\fP   (0x004UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_3\fP   (0x008UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_4\fP   (0x010UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_5\fP   (0x020UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_6\fP   (0x040UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_7\fP   (0x080UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_8\fP   (0x100UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Msk\fP   (0x3UL << RCC_PLLCFGR_PLLP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP\fP   \fBRCC_PLLCFGR_PLLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_0\fP   (0x1UL << RCC_PLLCFGR_PLLP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_1\fP   (0x2UL << RCC_PLLCFGR_PLLP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Msk\fP   (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC\fP   \fBRCC_PLLCFGR_PLLSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP   (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE\fP   \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_Msk\fP   (0xFUL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ\fP   \fBRCC_PLLCFGR_PLLQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_0\fP   (0x1UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_1\fP   (0x2UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_2\fP   (0x4UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_3\fP   (0x8UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Msk\fP   (0x3UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW\fP   \fBRCC_CFGR_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_0\fP   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_1\fP   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSE\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_PLL\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Msk\fP   (0x3UL << RCC_CFGR_SWS_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS\fP   \fBRCC_CFGR_SWS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_0\fP   (0x1UL << RCC_CFGR_SWS_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_1\fP   (0x2UL << RCC_CFGR_SWS_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSE\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_PLL\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Msk\fP   (0xFUL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE\fP   \fBRCC_CFGR_HPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_0\fP   (0x1UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_1\fP   (0x2UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_2\fP   (0x4UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_3\fP   (0x8UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV2\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV4\fP   0x00000090U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV8\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV16\fP   0x000000B0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV64\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV128\fP   0x000000D0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV256\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV512\fP   0x000000F0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Msk\fP   (0x7UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1\fP   \fBRCC_CFGR_PPRE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_0\fP   (0x1UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_1\fP   (0x2UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_2\fP   (0x4UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV4\fP   0x00001400U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV8\fP   0x00001800U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV16\fP   0x00001C00U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Msk\fP   (0x7UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2\fP   \fBRCC_CFGR_PPRE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_0\fP   (0x1UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_1\fP   (0x2UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_2\fP   (0x4UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV2\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV4\fP   0x0000A000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV8\fP   0x0000C000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV16\fP   0x0000E000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_Msk\fP   (0x1FUL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE\fP   \fBRCC_CFGR_RTCPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_0\fP   (0x01UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_1\fP   (0x02UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_2\fP   (0x04UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_3\fP   (0x08UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_4\fP   (0x10UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_Msk\fP   (0x3UL << RCC_CFGR_MCO1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1\fP   \fBRCC_CFGR_MCO1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_0\fP   (0x1UL << RCC_CFGR_MCO1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_1\fP   (0x2UL << RCC_CFGR_MCO1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_I2SSRC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_I2SSRC_Msk\fP   (0x1UL << RCC_CFGR_I2SSRC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_I2SSRC\fP   \fBRCC_CFGR_I2SSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_Msk\fP   (0x7UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE\fP   \fBRCC_CFGR_MCO1PRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_0\fP   (0x1UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_1\fP   (0x2UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_2\fP   (0x4UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_Msk\fP   (0x7UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE\fP   \fBRCC_CFGR_MCO2PRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_0\fP   (0x1UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_1\fP   (0x2UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_2\fP   (0x4UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_Msk\fP   (0x3UL << RCC_CFGR_MCO2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2\fP   \fBRCC_CFGR_MCO2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_0\fP   (0x1UL << RCC_CFGR_MCO2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_1\fP   (0x2UL << RCC_CFGR_MCO2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Msk\fP   (0x1UL << RCC_CIR_LSIRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF\fP   \fBRCC_CIR_LSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Msk\fP   (0x1UL << RCC_CIR_LSERDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF\fP   \fBRCC_CIR_LSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Msk\fP   (0x1UL << RCC_CIR_HSIRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF\fP   \fBRCC_CIR_HSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Msk\fP   (0x1UL << RCC_CIR_HSERDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF\fP   \fBRCC_CIR_HSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Msk\fP   (0x1UL << RCC_CIR_PLLRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF\fP   \fBRCC_CIR_PLLRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYF_Msk\fP   (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYF\fP   \fBRCC_CIR_PLLI2SRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Msk\fP   (0x1UL << RCC_CIR_CSSF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF\fP   \fBRCC_CIR_CSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Msk\fP   (0x1UL << RCC_CIR_LSIRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE\fP   \fBRCC_CIR_LSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Msk\fP   (0x1UL << RCC_CIR_LSERDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE\fP   \fBRCC_CIR_LSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Msk\fP   (0x1UL << RCC_CIR_HSIRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE\fP   \fBRCC_CIR_HSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Msk\fP   (0x1UL << RCC_CIR_HSERDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE\fP   \fBRCC_CIR_HSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Msk\fP   (0x1UL << RCC_CIR_PLLRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE\fP   \fBRCC_CIR_PLLRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYIE_Msk\fP   (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYIE\fP   \fBRCC_CIR_PLLI2SRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Msk\fP   (0x1UL << RCC_CIR_LSIRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC\fP   \fBRCC_CIR_LSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Msk\fP   (0x1UL << RCC_CIR_LSERDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC\fP   \fBRCC_CIR_LSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Msk\fP   (0x1UL << RCC_CIR_HSIRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC\fP   \fBRCC_CIR_HSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Msk\fP   (0x1UL << RCC_CIR_HSERDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC\fP   \fBRCC_CIR_HSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Msk\fP   (0x1UL << RCC_CIR_PLLRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC\fP   \fBRCC_CIR_PLLRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYC_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYC_Msk\fP   (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYC\fP   \fBRCC_CIR_PLLI2SRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Msk\fP   (0x1UL << RCC_CIR_CSSC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC\fP   \fBRCC_CIR_CSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOARST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOARST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOARST\fP   \fBRCC_AHB1RSTR_GPIOARST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOBRST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOBRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOBRST\fP   \fBRCC_AHB1RSTR_GPIOBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOCRST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOCRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOCRST\fP   \fBRCC_AHB1RSTR_GPIOCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIODRST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIODRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIODRST\fP   \fBRCC_AHB1RSTR_GPIODRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOERST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOERST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOERST\fP   \fBRCC_AHB1RSTR_GPIOERST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOFRST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOFRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOFRST\fP   \fBRCC_AHB1RSTR_GPIOFRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOGRST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOGRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOGRST\fP   \fBRCC_AHB1RSTR_GPIOGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOHRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOHRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOHRST\fP   \fBRCC_AHB1RSTR_GPIOHRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOIRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOIRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOIRST\fP   \fBRCC_AHB1RSTR_GPIOIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_CRCRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_CRCRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_CRCRST\fP   \fBRCC_AHB1RSTR_CRCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA1RST_Msk\fP   (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA1RST\fP   \fBRCC_AHB1RSTR_DMA1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA2RST_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA2RST_Msk\fP   (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA2RST\fP   \fBRCC_AHB1RSTR_DMA2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_ETHMACRST_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_ETHMACRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_ETHMACRST\fP   \fBRCC_AHB1RSTR_ETHMACRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_OTGHRST_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_OTGHRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_OTGHRST\fP   \fBRCC_AHB1RSTR_OTGHRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_DCMIRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_DCMIRST_Msk\fP   (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_DCMIRST\fP   \fBRCC_AHB2RSTR_DCMIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_RNGRST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_RNGRST_Msk\fP   (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_RNGRST\fP   \fBRCC_AHB2RSTR_RNGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_OTGFSRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_OTGFSRST_Msk\fP   (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_OTGFSRST\fP   \fBRCC_AHB2RSTR_OTGFSRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3RSTR_FSMCRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3RSTR_FSMCRST_Msk\fP   (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3RSTR_FSMCRST\fP   \fBRCC_AHB3RSTR_FSMCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST\fP   \fBRCC_APB1RSTR_TIM2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST\fP   \fBRCC_APB1RSTR_TIM3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM4RST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM4RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM4RST\fP   \fBRCC_APB1RSTR_TIM4RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM5RST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM5RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM5RST\fP   \fBRCC_APB1RSTR_TIM5RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM6RST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM6RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM6RST\fP   \fBRCC_APB1RSTR_TIM6RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM7RST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM7RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM7RST\fP   \fBRCC_APB1RSTR_TIM7RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM12RST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM12RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM12RST\fP   \fBRCC_APB1RSTR_TIM12RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM13RST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM13RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM13RST\fP   \fBRCC_APB1RSTR_TIM13RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM14RST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM14RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM14RST\fP   \fBRCC_APB1RSTR_TIM14RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Msk\fP   (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST\fP   \fBRCC_APB1RSTR_WWDGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI2RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI2RST\fP   \fBRCC_APB1RSTR_SPI2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI3RST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI3RST\fP   \fBRCC_APB1RSTR_SPI3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_USART2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST\fP   \fBRCC_APB1RSTR_USART2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART3RST_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_USART3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART3RST\fP   \fBRCC_APB1RSTR_USART3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART4RST_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART4RST_Msk\fP   (0x1UL << RCC_APB1RSTR_UART4RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART4RST\fP   \fBRCC_APB1RSTR_UART4RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART5RST_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART5RST_Msk\fP   (0x1UL << RCC_APB1RSTR_UART5RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART5RST\fP   \fBRCC_APB1RSTR_UART5RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Msk\fP   (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST\fP   \fBRCC_APB1RSTR_I2C1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C2RST_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C2RST\fP   \fBRCC_APB1RSTR_I2C2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C3RST_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C3RST\fP   \fBRCC_APB1RSTR_I2C3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Msk\fP   (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST\fP   \fBRCC_APB1RSTR_CAN1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN2RST_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN2RST\fP   \fBRCC_APB1RSTR_CAN2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Msk\fP   (0x1UL << RCC_APB1RSTR_PWRRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST\fP   \fBRCC_APB1RSTR_PWRRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_DACRST_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_DACRST_Msk\fP   (0x1UL << RCC_APB1RSTR_DACRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_DACRST\fP   \fBRCC_APB1RSTR_DACRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST\fP   \fBRCC_APB2RSTR_TIM1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM8RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM8RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM8RST\fP   \fBRCC_APB2RSTR_TIM8RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Msk\fP   (0x1UL << RCC_APB2RSTR_USART1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST\fP   \fBRCC_APB2RSTR_USART1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART6RST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART6RST_Msk\fP   (0x1UL << RCC_APB2RSTR_USART6RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART6RST\fP   \fBRCC_APB2RSTR_USART6RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADCRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADCRST_Msk\fP   (0x1UL << RCC_APB2RSTR_ADCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADCRST\fP   \fBRCC_APB2RSTR_ADCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SDIORST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SDIORST_Msk\fP   (0x1UL << RCC_APB2RSTR_SDIORST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SDIORST\fP   \fBRCC_APB2RSTR_SDIORST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Msk\fP   (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST\fP   \fBRCC_APB2RSTR_SPI1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SYSCFGRST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SYSCFGRST_Msk\fP   (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SYSCFGRST\fP   \fBRCC_APB2RSTR_SYSCFGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM9RST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM9RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM9RST\fP   \fBRCC_APB2RSTR_TIM9RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM10RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM10RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM10RST\fP   \fBRCC_APB2RSTR_TIM10RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM11RST_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM11RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM11RST\fP   \fBRCC_APB2RSTR_TIM11RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1\fP   RCC_APB2RSTR_SPI1RST"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOAEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOAEN\fP   \fBRCC_AHB1ENR_GPIOAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOBEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOBEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOBEN\fP   \fBRCC_AHB1ENR_GPIOBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOCEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOCEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOCEN\fP   \fBRCC_AHB1ENR_GPIOCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIODEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIODEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIODEN\fP   \fBRCC_AHB1ENR_GPIODEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOEEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOEEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOEEN\fP   \fBRCC_AHB1ENR_GPIOEEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOFEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOFEN\fP   \fBRCC_AHB1ENR_GPIOFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOGEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOGEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOGEN\fP   \fBRCC_AHB1ENR_GPIOGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOHEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOHEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOHEN\fP   \fBRCC_AHB1ENR_GPIOHEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOIEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOIEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOIEN\fP   \fBRCC_AHB1ENR_GPIOIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CRCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CRCEN_Msk\fP   (0x1UL << RCC_AHB1ENR_CRCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CRCEN\fP   \fBRCC_AHB1ENR_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_BKPSRAMEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_BKPSRAMEN_Msk\fP   (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_BKPSRAMEN\fP   \fBRCC_AHB1ENR_BKPSRAMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CCMDATARAMEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CCMDATARAMEN_Msk\fP   (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CCMDATARAMEN\fP   \fBRCC_AHB1ENR_CCMDATARAMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA1EN_Msk\fP   (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA1EN\fP   \fBRCC_AHB1ENR_DMA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA2EN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA2EN_Msk\fP   (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA2EN\fP   \fBRCC_AHB1ENR_DMA2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACEN\fP   \fBRCC_AHB1ENR_ETHMACEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACTXEN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACTXEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACTXEN\fP   \fBRCC_AHB1ENR_ETHMACTXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACRXEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACRXEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACRXEN\fP   \fBRCC_AHB1ENR_ETHMACRXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACPTPEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACPTPEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACPTPEN\fP   \fBRCC_AHB1ENR_ETHMACPTPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSEN_Msk\fP   (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSEN\fP   \fBRCC_AHB1ENR_OTGHSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSULPIEN_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSULPIEN_Msk\fP   (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSULPIEN\fP   \fBRCC_AHB1ENR_OTGHSULPIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_DCMIEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_DCMIEN_Msk\fP   (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_DCMIEN\fP   \fBRCC_AHB2ENR_DCMIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_RNGEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_RNGEN_Msk\fP   (0x1UL << RCC_AHB2ENR_RNGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_RNGEN\fP   \fBRCC_AHB2ENR_RNGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_OTGFSEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_OTGFSEN_Msk\fP   (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_OTGFSEN\fP   \fBRCC_AHB2ENR_OTGFSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3ENR_FSMCEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3ENR_FSMCEN_Msk\fP   (0x1UL << RCC_AHB3ENR_FSMCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3ENR_FSMCEN\fP   \fBRCC_AHB3ENR_FSMCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN\fP   \fBRCC_APB1ENR_TIM2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN\fP   \fBRCC_APB1ENR_TIM3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM4EN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM4EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM4EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM4EN\fP   \fBRCC_APB1ENR_TIM4EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM5EN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM5EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM5EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM5EN\fP   \fBRCC_APB1ENR_TIM5EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM6EN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM6EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM6EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM6EN\fP   \fBRCC_APB1ENR_TIM6EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM7EN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM7EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM7EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM7EN\fP   \fBRCC_APB1ENR_TIM7EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM12EN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM12EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM12EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM12EN\fP   \fBRCC_APB1ENR_TIM12EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM13EN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM13EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM13EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM13EN\fP   \fBRCC_APB1ENR_TIM13EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM14EN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM14EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM14EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM14EN\fP   \fBRCC_APB1ENR_TIM14EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Msk\fP   (0x1UL << RCC_APB1ENR_WWDGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN\fP   \fBRCC_APB1ENR_WWDGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI2EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI2EN_Msk\fP   (0x1UL << RCC_APB1ENR_SPI2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI2EN\fP   \fBRCC_APB1ENR_SPI2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI3EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI3EN_Msk\fP   (0x1UL << RCC_APB1ENR_SPI3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI3EN\fP   \fBRCC_APB1ENR_SPI3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Msk\fP   (0x1UL << RCC_APB1ENR_USART2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN\fP   \fBRCC_APB1ENR_USART2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART3EN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART3EN_Msk\fP   (0x1UL << RCC_APB1ENR_USART3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART3EN\fP   \fBRCC_APB1ENR_USART3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART4EN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART4EN_Msk\fP   (0x1UL << RCC_APB1ENR_UART4EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART4EN\fP   \fBRCC_APB1ENR_UART4EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART5EN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART5EN_Msk\fP   (0x1UL << RCC_APB1ENR_UART5EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART5EN\fP   \fBRCC_APB1ENR_UART5EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Msk\fP   (0x1UL << RCC_APB1ENR_I2C1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN\fP   \fBRCC_APB1ENR_I2C1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C2EN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C2EN_Msk\fP   (0x1UL << RCC_APB1ENR_I2C2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C2EN\fP   \fBRCC_APB1ENR_I2C2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C3EN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C3EN_Msk\fP   (0x1UL << RCC_APB1ENR_I2C3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C3EN\fP   \fBRCC_APB1ENR_I2C3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Msk\fP   (0x1UL << RCC_APB1ENR_CAN1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN\fP   \fBRCC_APB1ENR_CAN1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN2EN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN2EN_Msk\fP   (0x1UL << RCC_APB1ENR_CAN2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN2EN\fP   \fBRCC_APB1ENR_CAN2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Msk\fP   (0x1UL << RCC_APB1ENR_PWREN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN\fP   \fBRCC_APB1ENR_PWREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_DACEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_DACEN_Msk\fP   (0x1UL << RCC_APB1ENR_DACEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_DACEN\fP   \fBRCC_APB1ENR_DACEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN\fP   \fBRCC_APB2ENR_TIM1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM8EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM8EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM8EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM8EN\fP   \fBRCC_APB2ENR_TIM8EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Msk\fP   (0x1UL << RCC_APB2ENR_USART1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN\fP   \fBRCC_APB2ENR_USART1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART6EN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART6EN_Msk\fP   (0x1UL << RCC_APB2ENR_USART6EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART6EN\fP   \fBRCC_APB2ENR_USART6EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Msk\fP   (0x1UL << RCC_APB2ENR_ADC1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN\fP   \fBRCC_APB2ENR_ADC1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Msk\fP   (0x1UL << RCC_APB2ENR_ADC2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN\fP   \fBRCC_APB2ENR_ADC2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC3EN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC3EN_Msk\fP   (0x1UL << RCC_APB2ENR_ADC3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC3EN\fP   \fBRCC_APB2ENR_ADC3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SDIOEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SDIOEN_Msk\fP   (0x1UL << RCC_APB2ENR_SDIOEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SDIOEN\fP   \fBRCC_APB2ENR_SDIOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Msk\fP   (0x1UL << RCC_APB2ENR_SPI1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN\fP   \fBRCC_APB2ENR_SPI1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SYSCFGEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SYSCFGEN_Msk\fP   (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SYSCFGEN\fP   \fBRCC_APB2ENR_SYSCFGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM9EN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM9EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM9EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM9EN\fP   \fBRCC_APB2ENR_TIM9EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM10EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM10EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM10EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM10EN\fP   \fBRCC_APB2ENR_TIM10EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM11EN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM11EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM11EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM11EN\fP   \fBRCC_APB2ENR_TIM11EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOALPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOALPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOALPEN\fP   \fBRCC_AHB1LPENR_GPIOALPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOBLPEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOBLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOBLPEN\fP   \fBRCC_AHB1LPENR_GPIOBLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOCLPEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOCLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOCLPEN\fP   \fBRCC_AHB1LPENR_GPIOCLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIODLPEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIODLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIODLPEN\fP   \fBRCC_AHB1LPENR_GPIODLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOELPEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOELPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOELPEN\fP   \fBRCC_AHB1LPENR_GPIOELPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOFLPEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOFLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOFLPEN\fP   \fBRCC_AHB1LPENR_GPIOFLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOGLPEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOGLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOGLPEN\fP   \fBRCC_AHB1LPENR_GPIOGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOHLPEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOHLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOHLPEN\fP   \fBRCC_AHB1LPENR_GPIOHLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOILPEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOILPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOILPEN\fP   \fBRCC_AHB1LPENR_GPIOILPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_CRCLPEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_CRCLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_CRCLPEN\fP   \fBRCC_AHB1LPENR_CRCLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_FLITFLPEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_FLITFLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_FLITFLPEN\fP   \fBRCC_AHB1LPENR_FLITFLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM1LPEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM1LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM1LPEN\fP   \fBRCC_AHB1LPENR_SRAM1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM2LPEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM2LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM2LPEN\fP   \fBRCC_AHB1LPENR_SRAM2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_BKPSRAMLPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_BKPSRAMLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_BKPSRAMLPEN\fP   \fBRCC_AHB1LPENR_BKPSRAMLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA1LPEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA1LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA1LPEN\fP   \fBRCC_AHB1LPENR_DMA1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA2LPEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA2LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA2LPEN\fP   \fBRCC_AHB1LPENR_DMA2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACLPEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACLPEN\fP   \fBRCC_AHB1LPENR_ETHMACLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACTXLPEN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACTXLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACTXLPEN\fP   \fBRCC_AHB1LPENR_ETHMACTXLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACRXLPEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACRXLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACRXLPEN\fP   \fBRCC_AHB1LPENR_ETHMACRXLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACPTPLPEN\fP   \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSLPEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSLPEN\fP   \fBRCC_AHB1LPENR_OTGHSLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSULPILPEN_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSULPILPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSULPILPEN\fP   \fBRCC_AHB1LPENR_OTGHSULPILPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_DCMILPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_DCMILPEN_Msk\fP   (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_DCMILPEN\fP   \fBRCC_AHB2LPENR_DCMILPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_RNGLPEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_RNGLPEN_Msk\fP   (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_RNGLPEN\fP   \fBRCC_AHB2LPENR_RNGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_OTGFSLPEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_OTGFSLPEN_Msk\fP   (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_OTGFSLPEN\fP   \fBRCC_AHB2LPENR_OTGFSLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3LPENR_FSMCLPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3LPENR_FSMCLPEN_Msk\fP   (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3LPENR_FSMCLPEN\fP   \fBRCC_AHB3LPENR_FSMCLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM2LPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM2LPEN\fP   \fBRCC_APB1LPENR_TIM2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM3LPEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM3LPEN\fP   \fBRCC_APB1LPENR_TIM3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM4LPEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM4LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM4LPEN\fP   \fBRCC_APB1LPENR_TIM4LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM5LPEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM5LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM5LPEN\fP   \fBRCC_APB1LPENR_TIM5LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM6LPEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM6LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM6LPEN\fP   \fBRCC_APB1LPENR_TIM6LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM7LPEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM7LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM7LPEN\fP   \fBRCC_APB1LPENR_TIM7LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM12LPEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM12LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM12LPEN\fP   \fBRCC_APB1LPENR_TIM12LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM13LPEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM13LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM13LPEN\fP   \fBRCC_APB1LPENR_TIM13LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM14LPEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM14LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM14LPEN\fP   \fBRCC_APB1LPENR_TIM14LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_WWDGLPEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_WWDGLPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_WWDGLPEN\fP   \fBRCC_APB1LPENR_WWDGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI2LPEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI2LPEN\fP   \fBRCC_APB1LPENR_SPI2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI3LPEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI3LPEN\fP   \fBRCC_APB1LPENR_SPI3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART2LPEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART2LPEN\fP   \fBRCC_APB1LPENR_USART2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART3LPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART3LPEN\fP   \fBRCC_APB1LPENR_USART3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART4LPEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART4LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART4LPEN\fP   \fBRCC_APB1LPENR_UART4LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART5LPEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART5LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART5LPEN\fP   \fBRCC_APB1LPENR_UART5LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C1LPEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C1LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C1LPEN\fP   \fBRCC_APB1LPENR_I2C1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C2LPEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C2LPEN\fP   \fBRCC_APB1LPENR_I2C2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C3LPEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C3LPEN\fP   \fBRCC_APB1LPENR_I2C3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN1LPEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN1LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN1LPEN\fP   \fBRCC_APB1LPENR_CAN1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN2LPEN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN2LPEN\fP   \fBRCC_APB1LPENR_CAN2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_PWRLPEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_PWRLPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_PWRLPEN\fP   \fBRCC_APB1LPENR_PWRLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_DACLPEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_DACLPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_DACLPEN\fP   \fBRCC_APB1LPENR_DACLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM1LPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM1LPEN\fP   \fBRCC_APB2LPENR_TIM1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM8LPEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM8LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM8LPEN\fP   \fBRCC_APB2LPENR_TIM8LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART1LPEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART1LPEN\fP   \fBRCC_APB2LPENR_USART1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART6LPEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART6LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART6LPEN\fP   \fBRCC_APB2LPENR_USART6LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC1LPEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC1LPEN\fP   \fBRCC_APB2LPENR_ADC1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC2LPEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC2LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC2LPEN\fP   \fBRCC_APB2LPENR_ADC2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC3LPEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC3LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC3LPEN\fP   \fBRCC_APB2LPENR_ADC3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SDIOLPEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SDIOLPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SDIOLPEN\fP   \fBRCC_APB2LPENR_SDIOLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SPI1LPEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SPI1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SPI1LPEN\fP   \fBRCC_APB2LPENR_SPI1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SYSCFGLPEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SYSCFGLPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SYSCFGLPEN\fP   \fBRCC_APB2LPENR_SYSCFGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM9LPEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM9LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM9LPEN\fP   \fBRCC_APB2LPENR_TIM9LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM10LPEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM10LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM10LPEN\fP   \fBRCC_APB2LPENR_TIM10LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM11LPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM11LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM11LPEN\fP   \fBRCC_APB2LPENR_TIM11LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Msk\fP   (0x1UL << RCC_BDCR_LSEON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON\fP   \fBRCC_BDCR_LSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Msk\fP   (0x1UL << RCC_BDCR_LSERDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY\fP   \fBRCC_BDCR_LSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Msk\fP   (0x1UL << RCC_BDCR_LSEBYP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP\fP   \fBRCC_BDCR_LSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Msk\fP   (0x3UL << RCC_BDCR_RTCSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL\fP   \fBRCC_BDCR_RTCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_0\fP   (0x1UL << RCC_BDCR_RTCSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_1\fP   (0x2UL << RCC_BDCR_RTCSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Msk\fP   (0x1UL << RCC_BDCR_RTCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN\fP   \fBRCC_BDCR_RTCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Msk\fP   (0x1UL << RCC_BDCR_BDRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST\fP   \fBRCC_BDCR_BDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Msk\fP   (0x1UL << RCC_CSR_LSION_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION\fP   \fBRCC_CSR_LSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Msk\fP   (0x1UL << RCC_CSR_LSIRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY\fP   \fBRCC_CSR_LSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Msk\fP   (0x1UL << RCC_CSR_RMVF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF\fP   \fBRCC_CSR_RMVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_BORRSTF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_BORRSTF_Msk\fP   (0x1UL << RCC_CSR_BORRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_BORRSTF\fP   \fBRCC_CSR_BORRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Msk\fP   (0x1UL << RCC_CSR_PINRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF\fP   \fBRCC_CSR_PINRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Msk\fP   (0x1UL << RCC_CSR_PORRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF\fP   \fBRCC_CSR_PORRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Msk\fP   (0x1UL << RCC_CSR_SFTRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF\fP   \fBRCC_CSR_SFTRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Msk\fP   (0x1UL << RCC_CSR_IWDGRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF\fP   \fBRCC_CSR_IWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Msk\fP   (0x1UL << RCC_CSR_WWDGRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF\fP   \fBRCC_CSR_WWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Msk\fP   (0x1UL << RCC_CSR_LPWRRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF\fP   \fBRCC_CSR_LPWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PADRSTF\fP   RCC_CSR_PINRSTF"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WDGRSTF\fP   RCC_CSR_IWDGRSTF"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_MODPER_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_MODPER_Msk\fP   (0x1FFFUL << RCC_SSCGR_MODPER_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_MODPER\fP   \fBRCC_SSCGR_MODPER_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_INCSTEP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_INCSTEP_Msk\fP   (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_INCSTEP\fP   \fBRCC_SSCGR_INCSTEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SPREADSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SPREADSEL_Msk\fP   (0x1UL << RCC_SSCGR_SPREADSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SPREADSEL\fP   \fBRCC_SSCGR_SPREADSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SSCGEN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SSCGEN_Msk\fP   (0x1UL << RCC_SSCGR_SSCGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SSCGEN\fP   \fBRCC_SSCGR_SSCGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_Msk\fP   (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN\fP   \fBRCC_PLLI2SCFGR_PLLI2SN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_0\fP   (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_1\fP   (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_2\fP   (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_3\fP   (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_4\fP   (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_5\fP   (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_6\fP   (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_7\fP   (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_8\fP   (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_Msk\fP   (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR\fP   \fBRCC_PLLI2SCFGR_PLLI2SR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_0\fP   (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_1\fP   (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_2\fP   (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_CR_RNGEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRNG_CR_RNGEN_Msk\fP   (0x1UL << RNG_CR_RNGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_CR_RNGEN\fP   \fBRNG_CR_RNGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_CR_IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRNG_CR_IE_Msk\fP   (0x1UL << RNG_CR_IE_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_CR_IE\fP   \fBRNG_CR_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_DRDY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_DRDY_Msk\fP   (0x1UL << RNG_SR_DRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_DRDY\fP   \fBRNG_SR_DRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_CECS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CECS_Msk\fP   (0x1UL << RNG_SR_CECS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CECS\fP   \fBRNG_SR_CECS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_SECS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SECS_Msk\fP   (0x1UL << RNG_SR_SECS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SECS\fP   \fBRNG_SR_SECS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_CEIS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CEIS_Msk\fP   (0x1UL << RNG_SR_CEIS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CEIS\fP   \fBRNG_SR_CEIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_SEIS_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SEIS_Msk\fP   (0x1UL << RNG_SR_SEIS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SEIS\fP   \fBRNG_SR_SEIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAMPER2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_AF2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Msk\fP   (0x1UL << RTC_TR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM\fP   \fBRTC_TR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Msk\fP   (0x3UL << RTC_TR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT\fP   \fBRTC_TR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_0\fP   (0x1UL << RTC_TR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_1\fP   (0x2UL << RTC_TR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Msk\fP   (0xFUL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU\fP   \fBRTC_TR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_0\fP   (0x1UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_1\fP   (0x2UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_2\fP   (0x4UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_3\fP   (0x8UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Msk\fP   (0x7UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT\fP   \fBRTC_TR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_0\fP   (0x1UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_1\fP   (0x2UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_2\fP   (0x4UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Msk\fP   (0xFUL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU\fP   \fBRTC_TR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_0\fP   (0x1UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_1\fP   (0x2UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_2\fP   (0x4UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_3\fP   (0x8UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Msk\fP   (0x7UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST\fP   \fBRTC_TR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_0\fP   (0x1UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_1\fP   (0x2UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_2\fP   (0x4UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Msk\fP   (0xFUL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU\fP   \fBRTC_TR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_0\fP   (0x1UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_1\fP   (0x2UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_2\fP   (0x4UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_3\fP   (0x8UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Msk\fP   (0xFUL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT\fP   \fBRTC_DR_YT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_0\fP   (0x1UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_1\fP   (0x2UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_2\fP   (0x4UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_3\fP   (0x8UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Msk\fP   (0xFUL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU\fP   \fBRTC_DR_YU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_0\fP   (0x1UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_1\fP   (0x2UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_2\fP   (0x4UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_3\fP   (0x8UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Msk\fP   (0x7UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU\fP   \fBRTC_DR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_0\fP   (0x1UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_1\fP   (0x2UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_2\fP   (0x4UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Msk\fP   (0x1UL << RTC_DR_MT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT\fP   \fBRTC_DR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Msk\fP   (0xFUL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU\fP   \fBRTC_DR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_0\fP   (0x1UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_1\fP   (0x2UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_2\fP   (0x4UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_3\fP   (0x8UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Msk\fP   (0x3UL << RTC_DR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT\fP   \fBRTC_DR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_0\fP   (0x1UL << RTC_DR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_1\fP   (0x2UL << RTC_DR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Msk\fP   (0xFUL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU\fP   \fBRTC_DR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_0\fP   (0x1UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_1\fP   (0x2UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_2\fP   (0x4UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_3\fP   (0x8UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Msk\fP   (0x1UL << RTC_CR_COE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE\fP   \fBRTC_CR_COE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Msk\fP   (0x3UL << RTC_CR_OSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL\fP   \fBRTC_CR_OSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_0\fP   (0x1UL << RTC_CR_OSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_1\fP   (0x2UL << RTC_CR_OSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Msk\fP   (0x1UL << RTC_CR_POL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL\fP   \fBRTC_CR_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Msk\fP   (0x1UL << RTC_CR_COSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL\fP   \fBRTC_CR_COSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Msk\fP   (0x1UL << RTC_CR_BKP_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP\fP   \fBRTC_CR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Msk\fP   (0x1UL << RTC_CR_SUB1H_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H\fP   \fBRTC_CR_SUB1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Msk\fP   (0x1UL << RTC_CR_ADD1H_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H\fP   \fBRTC_CR_ADD1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Msk\fP   (0x1UL << RTC_CR_TSIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE\fP   \fBRTC_CR_TSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Msk\fP   (0x1UL << RTC_CR_WUTIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE\fP   \fBRTC_CR_WUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Msk\fP   (0x1UL << RTC_CR_ALRBIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE\fP   \fBRTC_CR_ALRBIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Msk\fP   (0x1UL << RTC_CR_ALRAIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE\fP   \fBRTC_CR_ALRAIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Msk\fP   (0x1UL << RTC_CR_TSE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE\fP   \fBRTC_CR_TSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Msk\fP   (0x1UL << RTC_CR_WUTE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE\fP   \fBRTC_CR_WUTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Msk\fP   (0x1UL << RTC_CR_ALRBE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE\fP   \fBRTC_CR_ALRBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Msk\fP   (0x1UL << RTC_CR_ALRAE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE\fP   \fBRTC_CR_ALRAE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_DCE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_DCE_Msk\fP   (0x1UL << RTC_CR_DCE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_DCE\fP   \fBRTC_CR_DCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Msk\fP   (0x1UL << RTC_CR_FMT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT\fP   \fBRTC_CR_FMT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Msk\fP   (0x1UL << RTC_CR_BYPSHAD_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD\fP   \fBRTC_CR_BYPSHAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Msk\fP   (0x1UL << RTC_CR_REFCKON_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON\fP   \fBRTC_CR_REFCKON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Msk\fP   (0x1UL << RTC_CR_TSEDGE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE\fP   \fBRTC_CR_TSEDGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Msk\fP   (0x7UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL\fP   \fBRTC_CR_WUCKSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_0\fP   (0x1UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_1\fP   (0x2UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_2\fP   (0x4UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BCK\fP   RTC_CR_BKP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RECALPF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RECALPF_Msk\fP   (0x1UL << RTC_ISR_RECALPF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RECALPF\fP   \fBRTC_ISR_RECALPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP1F_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP1F_Msk\fP   (0x1UL << RTC_ISR_TAMP1F_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP1F\fP   \fBRTC_ISR_TAMP1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP2F_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP2F_Msk\fP   (0x1UL << RTC_ISR_TAMP2F_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP2F\fP   \fBRTC_ISR_TAMP2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSOVF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSOVF_Msk\fP   (0x1UL << RTC_ISR_TSOVF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSOVF\fP   \fBRTC_ISR_TSOVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSF_Msk\fP   (0x1UL << RTC_ISR_TSF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSF\fP   \fBRTC_ISR_TSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTF_Msk\fP   (0x1UL << RTC_ISR_WUTF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTF\fP   \fBRTC_ISR_WUTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBF_Msk\fP   (0x1UL << RTC_ISR_ALRBF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBF\fP   \fBRTC_ISR_ALRBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAF_Msk\fP   (0x1UL << RTC_ISR_ALRAF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAF\fP   \fBRTC_ISR_ALRAF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INIT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INIT_Msk\fP   (0x1UL << RTC_ISR_INIT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INIT\fP   \fBRTC_ISR_INIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITF_Msk\fP   (0x1UL << RTC_ISR_INITF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITF\fP   \fBRTC_ISR_INITF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RSF_Msk\fP   (0x1UL << RTC_ISR_RSF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RSF\fP   \fBRTC_ISR_RSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITS_Msk\fP   (0x1UL << RTC_ISR_INITS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITS\fP   \fBRTC_ISR_INITS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_SHPF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_SHPF_Msk\fP   (0x1UL << RTC_ISR_SHPF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_SHPF\fP   \fBRTC_ISR_SHPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTWF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTWF_Msk\fP   (0x1UL << RTC_ISR_WUTWF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTWF\fP   \fBRTC_ISR_WUTWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBWF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBWF_Msk\fP   (0x1UL << RTC_ISR_ALRBWF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBWF\fP   \fBRTC_ISR_ALRBWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAWF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAWF_Msk\fP   (0x1UL << RTC_ISR_ALRAWF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAWF\fP   \fBRTC_ISR_ALRAWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Msk\fP   (0x7FUL << RTC_PRER_PREDIV_A_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A\fP   \fBRTC_PRER_PREDIV_A_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Msk\fP   (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S\fP   \fBRTC_PRER_PREDIV_S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Msk\fP   (0xFFFFUL << RTC_WUTR_WUT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT\fP   \fBRTC_WUTR_WUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DCS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DCS_Msk\fP   (0x1UL << RTC_CALIBR_DCS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DCS\fP   \fBRTC_CALIBR_DCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DC_Msk\fP   (0x1FUL << RTC_CALIBR_DC_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DC\fP   \fBRTC_CALIBR_DC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Msk\fP   (0x1UL << RTC_ALRMAR_MSK4_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4\fP   \fBRTC_ALRMAR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Msk\fP   (0x1UL << RTC_ALRMAR_WDSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL\fP   \fBRTC_ALRMAR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Msk\fP   (0x3UL << RTC_ALRMAR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT\fP   \fBRTC_ALRMAR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_0\fP   (0x1UL << RTC_ALRMAR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_1\fP   (0x2UL << RTC_ALRMAR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Msk\fP   (0xFUL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU\fP   \fBRTC_ALRMAR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_0\fP   (0x1UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_1\fP   (0x2UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_2\fP   (0x4UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_3\fP   (0x8UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Msk\fP   (0x1UL << RTC_ALRMAR_MSK3_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3\fP   \fBRTC_ALRMAR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Msk\fP   (0x1UL << RTC_ALRMAR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM\fP   \fBRTC_ALRMAR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Msk\fP   (0x3UL << RTC_ALRMAR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT\fP   \fBRTC_ALRMAR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_0\fP   (0x1UL << RTC_ALRMAR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_1\fP   (0x2UL << RTC_ALRMAR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Msk\fP   (0xFUL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU\fP   \fBRTC_ALRMAR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_0\fP   (0x1UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_1\fP   (0x2UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_2\fP   (0x4UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_3\fP   (0x8UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Msk\fP   (0x1UL << RTC_ALRMAR_MSK2_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2\fP   \fBRTC_ALRMAR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Msk\fP   (0x7UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT\fP   \fBRTC_ALRMAR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_0\fP   (0x1UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_1\fP   (0x2UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_2\fP   (0x4UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Msk\fP   (0xFUL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU\fP   \fBRTC_ALRMAR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_0\fP   (0x1UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_1\fP   (0x2UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_2\fP   (0x4UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_3\fP   (0x8UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Msk\fP   (0x1UL << RTC_ALRMAR_MSK1_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1\fP   \fBRTC_ALRMAR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Msk\fP   (0x7UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST\fP   \fBRTC_ALRMAR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_0\fP   (0x1UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_1\fP   (0x2UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_2\fP   (0x4UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Msk\fP   (0xFUL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU\fP   \fBRTC_ALRMAR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_0\fP   (0x1UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_1\fP   (0x2UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_2\fP   (0x4UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_3\fP   (0x8UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Msk\fP   (0x1UL << RTC_ALRMBR_MSK4_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4\fP   \fBRTC_ALRMBR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Msk\fP   (0x1UL << RTC_ALRMBR_WDSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL\fP   \fBRTC_ALRMBR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Msk\fP   (0x3UL << RTC_ALRMBR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT\fP   \fBRTC_ALRMBR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_0\fP   (0x1UL << RTC_ALRMBR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_1\fP   (0x2UL << RTC_ALRMBR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Msk\fP   (0xFUL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU\fP   \fBRTC_ALRMBR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_0\fP   (0x1UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_1\fP   (0x2UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_2\fP   (0x4UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_3\fP   (0x8UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Msk\fP   (0x1UL << RTC_ALRMBR_MSK3_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3\fP   \fBRTC_ALRMBR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Msk\fP   (0x1UL << RTC_ALRMBR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM\fP   \fBRTC_ALRMBR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Msk\fP   (0x3UL << RTC_ALRMBR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT\fP   \fBRTC_ALRMBR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_0\fP   (0x1UL << RTC_ALRMBR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_1\fP   (0x2UL << RTC_ALRMBR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Msk\fP   (0xFUL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU\fP   \fBRTC_ALRMBR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_0\fP   (0x1UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_1\fP   (0x2UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_2\fP   (0x4UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_3\fP   (0x8UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Msk\fP   (0x1UL << RTC_ALRMBR_MSK2_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2\fP   \fBRTC_ALRMBR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Msk\fP   (0x7UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT\fP   \fBRTC_ALRMBR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_0\fP   (0x1UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_1\fP   (0x2UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_2\fP   (0x4UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Msk\fP   (0xFUL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU\fP   \fBRTC_ALRMBR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_0\fP   (0x1UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_1\fP   (0x2UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_2\fP   (0x4UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_3\fP   (0x8UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Msk\fP   (0x1UL << RTC_ALRMBR_MSK1_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1\fP   \fBRTC_ALRMBR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Msk\fP   (0x7UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST\fP   \fBRTC_ALRMBR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_0\fP   (0x1UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_1\fP   (0x2UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_2\fP   (0x4UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Msk\fP   (0xFUL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU\fP   \fBRTC_ALRMBR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_0\fP   (0x1UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_1\fP   (0x2UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_2\fP   (0x4UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_3\fP   (0x8UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Msk\fP   (0xFFUL << RTC_WPR_KEY_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY\fP   \fBRTC_WPR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Msk\fP   (0xFFFFUL << RTC_SSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS\fP   \fBRTC_SSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Msk\fP   (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS\fP   \fBRTC_SHIFTR_SUBFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Msk\fP   (0x1UL << RTC_SHIFTR_ADD1S_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S\fP   \fBRTC_SHIFTR_ADD1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Msk\fP   (0x1UL << RTC_TSTR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM\fP   \fBRTC_TSTR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Msk\fP   (0x3UL << RTC_TSTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT\fP   \fBRTC_TSTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_0\fP   (0x1UL << RTC_TSTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_1\fP   (0x2UL << RTC_TSTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Msk\fP   (0xFUL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU\fP   \fBRTC_TSTR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_0\fP   (0x1UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_1\fP   (0x2UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_2\fP   (0x4UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_3\fP   (0x8UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Msk\fP   (0x7UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT\fP   \fBRTC_TSTR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_0\fP   (0x1UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_1\fP   (0x2UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_2\fP   (0x4UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Msk\fP   (0xFUL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU\fP   \fBRTC_TSTR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_0\fP   (0x1UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_1\fP   (0x2UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_2\fP   (0x4UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_3\fP   (0x8UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Msk\fP   (0x7UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST\fP   \fBRTC_TSTR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_0\fP   (0x1UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_1\fP   (0x2UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_2\fP   (0x4UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Msk\fP   (0xFUL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU\fP   \fBRTC_TSTR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_0\fP   (0x1UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_1\fP   (0x2UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_2\fP   (0x4UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_3\fP   (0x8UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Msk\fP   (0x7UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU\fP   \fBRTC_TSDR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_0\fP   (0x1UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_1\fP   (0x2UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_2\fP   (0x4UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Msk\fP   (0x1UL << RTC_TSDR_MT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT\fP   \fBRTC_TSDR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Msk\fP   (0xFUL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU\fP   \fBRTC_TSDR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_0\fP   (0x1UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_1\fP   (0x2UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_2\fP   (0x4UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_3\fP   (0x8UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Msk\fP   (0x3UL << RTC_TSDR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT\fP   \fBRTC_TSDR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_0\fP   (0x1UL << RTC_TSDR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_1\fP   (0x2UL << RTC_TSDR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Msk\fP   (0xFUL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU\fP   \fBRTC_TSDR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_0\fP   (0x1UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_1\fP   (0x2UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_2\fP   (0x4UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_3\fP   (0x8UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Msk\fP   (0xFFFFUL << RTC_TSSSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS\fP   \fBRTC_TSSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Msk\fP   (0x1UL << RTC_CALR_CALP_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP\fP   \fBRTC_CALR_CALP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Msk\fP   (0x1UL << RTC_CALR_CALW8_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8\fP   \fBRTC_CALR_CALW8_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Msk\fP   (0x1UL << RTC_CALR_CALW16_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16\fP   \fBRTC_CALR_CALW16_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Msk\fP   (0x1FFUL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM\fP   \fBRTC_CALR_CALM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_0\fP   (0x001UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_1\fP   (0x002UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_2\fP   (0x004UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_3\fP   (0x008UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_4\fP   (0x010UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_5\fP   (0x020UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_6\fP   (0x040UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_7\fP   (0x080UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_8\fP   (0x100UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_ALARMOUTTYPE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_ALARMOUTTYPE_Msk\fP   (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_ALARMOUTTYPE\fP   \fBRTC_TAFCR_ALARMOUTTYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TSINSEL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TSINSEL_Msk\fP   (0x1UL << RTC_TAFCR_TSINSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TSINSEL\fP   \fBRTC_TAFCR_TSINSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1INSEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1INSEL_Msk\fP   (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1INSEL\fP   \fBRTC_TAFCR_TAMP1INSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPUDIS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPUDIS_Msk\fP   (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPUDIS\fP   \fBRTC_TAFCR_TAMPPUDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_Msk\fP   (0x3UL << RTC_TAFCR_TAMPPRCH_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH\fP   \fBRTC_TAFCR_TAMPPRCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_0\fP   (0x1UL << RTC_TAFCR_TAMPPRCH_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_1\fP   (0x2UL << RTC_TAFCR_TAMPPRCH_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_Msk\fP   (0x3UL << RTC_TAFCR_TAMPFLT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT\fP   \fBRTC_TAFCR_TAMPFLT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_0\fP   (0x1UL << RTC_TAFCR_TAMPFLT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_1\fP   (0x2UL << RTC_TAFCR_TAMPFLT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_Msk\fP   (0x7UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ\fP   \fBRTC_TAFCR_TAMPFREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_0\fP   (0x1UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_1\fP   (0x2UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_2\fP   (0x4UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPTS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPTS_Msk\fP   (0x1UL << RTC_TAFCR_TAMPTS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPTS\fP   \fBRTC_TAFCR_TAMPTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2TRG_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2TRG_Msk\fP   (0x1UL << RTC_TAFCR_TAMP2TRG_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2TRG\fP   \fBRTC_TAFCR_TAMP2TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2E_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2E_Msk\fP   (0x1UL << RTC_TAFCR_TAMP2E_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2E\fP   \fBRTC_TAFCR_TAMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPIE_Msk\fP   (0x1UL << RTC_TAFCR_TAMPIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPIE\fP   \fBRTC_TAFCR_TAMPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1TRG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1TRG_Msk\fP   (0x1UL << RTC_TAFCR_TAMP1TRG_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1TRG\fP   \fBRTC_TAFCR_TAMP1TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1E_Msk\fP   (0x1UL << RTC_TAFCR_TAMP1E_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1E\fP   \fBRTC_TAFCR_TAMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPINSEL\fP   RTC_TAFCR_TAMP1INSEL"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Msk\fP   (0xFUL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS\fP   \fBRTC_ALRMASSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_0\fP   (0x1UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_1\fP   (0x2UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_2\fP   (0x4UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_3\fP   (0x8UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Msk\fP   (0x7FFFUL << RTC_ALRMASSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS\fP   \fBRTC_ALRMASSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Msk\fP   (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS\fP   \fBRTC_ALRMBSSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_0\fP   (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_1\fP   (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_2\fP   (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_3\fP   (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Msk\fP   (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS\fP   \fBRTC_ALRMBSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP0R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP0R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP0R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP0R\fP   \fBRTC_BKP0R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP1R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP1R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP1R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP1R\fP   \fBRTC_BKP1R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP2R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP2R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP2R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP2R\fP   \fBRTC_BKP2R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP3R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP3R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP3R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP3R\fP   \fBRTC_BKP3R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP4R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP4R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP4R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP4R\fP   \fBRTC_BKP4R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP5R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP5R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP5R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP5R\fP   \fBRTC_BKP5R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP6R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP6R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP6R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP6R\fP   \fBRTC_BKP6R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP7R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP7R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP7R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP7R\fP   \fBRTC_BKP7R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP8R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP8R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP8R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP8R\fP   \fBRTC_BKP8R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP9R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP9R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP9R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP9R\fP   \fBRTC_BKP9R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP10R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP10R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP10R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP10R\fP   \fBRTC_BKP10R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP11R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP11R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP11R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP11R\fP   \fBRTC_BKP11R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP12R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP12R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP12R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP12R\fP   \fBRTC_BKP12R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP13R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP13R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP13R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP13R\fP   \fBRTC_BKP13R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP14R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP14R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP14R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP14R\fP   \fBRTC_BKP14R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP15R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP15R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP15R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP15R\fP   \fBRTC_BKP15R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP16R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP16R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP16R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP16R\fP   \fBRTC_BKP16R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP17R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP17R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP17R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP17R\fP   \fBRTC_BKP17R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP18R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP18R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP18R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP18R\fP   \fBRTC_BKP18R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP19R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP19R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP19R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP19R\fP   \fBRTC_BKP19R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP_NUMBER\fP   0x000000014U"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_Msk\fP   (0x3UL << SDIO_POWER_PWRCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL\fP   \fBSDIO_POWER_PWRCTRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_0\fP   (0x1UL << SDIO_POWER_PWRCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_1\fP   (0x2UL << SDIO_POWER_PWRCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKDIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKDIV_Msk\fP   (0xFFUL << SDIO_CLKCR_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKDIV\fP   \fBSDIO_CLKCR_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKEN_Msk\fP   (0x1UL << SDIO_CLKCR_CLKEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKEN\fP   \fBSDIO_CLKCR_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_PWRSAV_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_PWRSAV_Msk\fP   (0x1UL << SDIO_CLKCR_PWRSAV_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_PWRSAV\fP   \fBSDIO_CLKCR_PWRSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_BYPASS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_BYPASS_Msk\fP   (0x1UL << SDIO_CLKCR_BYPASS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_BYPASS\fP   \fBSDIO_CLKCR_BYPASS_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_Msk\fP   (0x3UL << SDIO_CLKCR_WIDBUS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS\fP   \fBSDIO_CLKCR_WIDBUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_0\fP   (0x1UL << SDIO_CLKCR_WIDBUS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_1\fP   (0x2UL << SDIO_CLKCR_WIDBUS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_NEGEDGE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_NEGEDGE_Msk\fP   (0x1UL << SDIO_CLKCR_NEGEDGE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_NEGEDGE\fP   \fBSDIO_CLKCR_NEGEDGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_HWFC_EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_HWFC_EN_Msk\fP   (0x1UL << SDIO_CLKCR_HWFC_EN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_HWFC_EN\fP   \fBSDIO_CLKCR_HWFC_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ARG_CMDARG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_ARG_CMDARG_Msk\fP   (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ARG_CMDARG\fP   \fBSDIO_ARG_CMDARG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CMDINDEX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CMDINDEX_Msk\fP   (0x3FUL << SDIO_CMD_CMDINDEX_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CMDINDEX\fP   \fBSDIO_CMD_CMDINDEX_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_Msk\fP   (0x3UL << SDIO_CMD_WAITRESP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP\fP   \fBSDIO_CMD_WAITRESP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_0\fP   (0x1UL << SDIO_CMD_WAITRESP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_1\fP   (0x2UL << SDIO_CMD_WAITRESP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITINT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITINT_Msk\fP   (0x1UL << SDIO_CMD_WAITINT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITINT\fP   \fBSDIO_CMD_WAITINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITPEND_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITPEND_Msk\fP   (0x1UL << SDIO_CMD_WAITPEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITPEND\fP   \fBSDIO_CMD_WAITPEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CPSMEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CPSMEN_Msk\fP   (0x1UL << SDIO_CMD_CPSMEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CPSMEN\fP   \fBSDIO_CMD_CPSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_SDIOSUSPEND_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_SDIOSUSPEND_Msk\fP   (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_SDIOSUSPEND\fP   \fBSDIO_CMD_SDIOSUSPEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_ENCMDCOMPL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_ENCMDCOMPL_Msk\fP   (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_ENCMDCOMPL\fP   \fBSDIO_CMD_ENCMDCOMPL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_NIEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_NIEN_Msk\fP   (0x1UL << SDIO_CMD_NIEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_NIEN\fP   \fBSDIO_CMD_NIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CEATACMD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CEATACMD_Msk\fP   (0x1UL << SDIO_CMD_CEATACMD_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CEATACMD\fP   \fBSDIO_CMD_CEATACMD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESPCMD_RESPCMD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESPCMD_RESPCMD_Msk\fP   (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESPCMD_RESPCMD\fP   \fBSDIO_RESPCMD_RESPCMD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP0_CARDSTATUS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP0_CARDSTATUS0_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP0_CARDSTATUS0\fP   \fBSDIO_RESP0_CARDSTATUS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP1_CARDSTATUS1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP1_CARDSTATUS1_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP1_CARDSTATUS1\fP   \fBSDIO_RESP1_CARDSTATUS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP2_CARDSTATUS2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP2_CARDSTATUS2_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP2_CARDSTATUS2\fP   \fBSDIO_RESP2_CARDSTATUS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP3_CARDSTATUS3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP3_CARDSTATUS3_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP3_CARDSTATUS3\fP   \fBSDIO_RESP3_CARDSTATUS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP4_CARDSTATUS4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP4_CARDSTATUS4_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP4_CARDSTATUS4\fP   \fBSDIO_RESP4_CARDSTATUS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DTIMER_DATATIME_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DTIMER_DATATIME_Msk\fP   (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DTIMER_DATATIME\fP   \fBSDIO_DTIMER_DATATIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DLEN_DATALENGTH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DLEN_DATALENGTH_Msk\fP   (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DLEN_DATALENGTH\fP   \fBSDIO_DLEN_DATALENGTH_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTEN_Msk\fP   (0x1UL << SDIO_DCTRL_DTEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTEN\fP   \fBSDIO_DCTRL_DTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTDIR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTDIR_Msk\fP   (0x1UL << SDIO_DCTRL_DTDIR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTDIR\fP   \fBSDIO_DCTRL_DTDIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTMODE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTMODE_Msk\fP   (0x1UL << SDIO_DCTRL_DTMODE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTMODE\fP   \fBSDIO_DCTRL_DTMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DMAEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DMAEN_Msk\fP   (0x1UL << SDIO_DCTRL_DMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DMAEN\fP   \fBSDIO_DCTRL_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_Msk\fP   (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE\fP   \fBSDIO_DCTRL_DBLOCKSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_0\fP   (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_1\fP   (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_2\fP   (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_3\fP   (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTART_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTART_Msk\fP   (0x1UL << SDIO_DCTRL_RWSTART_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTART\fP   \fBSDIO_DCTRL_RWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTOP_Msk\fP   (0x1UL << SDIO_DCTRL_RWSTOP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTOP\fP   \fBSDIO_DCTRL_RWSTOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWMOD_Msk\fP   (0x1UL << SDIO_DCTRL_RWMOD_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWMOD\fP   \fBSDIO_DCTRL_RWMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_SDIOEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_SDIOEN_Msk\fP   (0x1UL << SDIO_DCTRL_SDIOEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_SDIOEN\fP   \fBSDIO_DCTRL_SDIOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCOUNT_DATACOUNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCOUNT_DATACOUNT_Msk\fP   (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCOUNT_DATACOUNT\fP   \fBSDIO_DCOUNT_DATACOUNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CCRCFAIL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CCRCFAIL_Msk\fP   (0x1UL << SDIO_STA_CCRCFAIL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CCRCFAIL\fP   \fBSDIO_STA_CCRCFAIL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DCRCFAIL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DCRCFAIL_Msk\fP   (0x1UL << SDIO_STA_DCRCFAIL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DCRCFAIL\fP   \fBSDIO_STA_DCRCFAIL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CTIMEOUT_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CTIMEOUT_Msk\fP   (0x1UL << SDIO_STA_CTIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CTIMEOUT\fP   \fBSDIO_STA_CTIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DTIMEOUT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DTIMEOUT_Msk\fP   (0x1UL << SDIO_STA_DTIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DTIMEOUT\fP   \fBSDIO_STA_DTIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXUNDERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXUNDERR_Msk\fP   (0x1UL << SDIO_STA_TXUNDERR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXUNDERR\fP   \fBSDIO_STA_TXUNDERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXOVERR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXOVERR_Msk\fP   (0x1UL << SDIO_STA_RXOVERR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXOVERR\fP   \fBSDIO_STA_RXOVERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDREND_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDREND_Msk\fP   (0x1UL << SDIO_STA_CMDREND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDREND\fP   \fBSDIO_STA_CMDREND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDSENT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDSENT_Msk\fP   (0x1UL << SDIO_STA_CMDSENT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDSENT\fP   \fBSDIO_STA_CMDSENT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DATAEND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DATAEND_Msk\fP   (0x1UL << SDIO_STA_DATAEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DATAEND\fP   \fBSDIO_STA_DATAEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_STBITERR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_STBITERR_Msk\fP   (0x1UL << SDIO_STA_STBITERR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_STBITERR\fP   \fBSDIO_STA_STBITERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DBCKEND_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DBCKEND_Msk\fP   (0x1UL << SDIO_STA_DBCKEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DBCKEND\fP   \fBSDIO_STA_DBCKEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDACT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDACT_Msk\fP   (0x1UL << SDIO_STA_CMDACT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDACT\fP   \fBSDIO_STA_CMDACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXACT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXACT_Msk\fP   (0x1UL << SDIO_STA_TXACT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXACT\fP   \fBSDIO_STA_TXACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXACT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXACT_Msk\fP   (0x1UL << SDIO_STA_RXACT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXACT\fP   \fBSDIO_STA_RXACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOHE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOHE_Msk\fP   (0x1UL << SDIO_STA_TXFIFOHE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOHE\fP   \fBSDIO_STA_TXFIFOHE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOHF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOHF_Msk\fP   (0x1UL << SDIO_STA_RXFIFOHF_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOHF\fP   \fBSDIO_STA_RXFIFOHF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOF_Msk\fP   (0x1UL << SDIO_STA_TXFIFOF_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOF\fP   \fBSDIO_STA_TXFIFOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOF_Msk\fP   (0x1UL << SDIO_STA_RXFIFOF_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOF\fP   \fBSDIO_STA_RXFIFOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOE_Msk\fP   (0x1UL << SDIO_STA_TXFIFOE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOE\fP   \fBSDIO_STA_TXFIFOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOE_Msk\fP   (0x1UL << SDIO_STA_RXFIFOE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOE\fP   \fBSDIO_STA_RXFIFOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXDAVL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXDAVL_Msk\fP   (0x1UL << SDIO_STA_TXDAVL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXDAVL\fP   \fBSDIO_STA_TXDAVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXDAVL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXDAVL_Msk\fP   (0x1UL << SDIO_STA_RXDAVL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXDAVL\fP   \fBSDIO_STA_RXDAVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_SDIOIT_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_SDIOIT_Msk\fP   (0x1UL << SDIO_STA_SDIOIT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_SDIOIT\fP   \fBSDIO_STA_SDIOIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CEATAEND_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CEATAEND_Msk\fP   (0x1UL << SDIO_STA_CEATAEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CEATAEND\fP   \fBSDIO_STA_CEATAEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CCRCFAILC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CCRCFAILC_Msk\fP   (0x1UL << SDIO_ICR_CCRCFAILC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CCRCFAILC\fP   \fBSDIO_ICR_CCRCFAILC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DCRCFAILC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DCRCFAILC_Msk\fP   (0x1UL << SDIO_ICR_DCRCFAILC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DCRCFAILC\fP   \fBSDIO_ICR_DCRCFAILC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CTIMEOUTC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CTIMEOUTC_Msk\fP   (0x1UL << SDIO_ICR_CTIMEOUTC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CTIMEOUTC\fP   \fBSDIO_ICR_CTIMEOUTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DTIMEOUTC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DTIMEOUTC_Msk\fP   (0x1UL << SDIO_ICR_DTIMEOUTC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DTIMEOUTC\fP   \fBSDIO_ICR_DTIMEOUTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_TXUNDERRC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_TXUNDERRC_Msk\fP   (0x1UL << SDIO_ICR_TXUNDERRC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_TXUNDERRC\fP   \fBSDIO_ICR_TXUNDERRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_RXOVERRC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_RXOVERRC_Msk\fP   (0x1UL << SDIO_ICR_RXOVERRC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_RXOVERRC\fP   \fBSDIO_ICR_RXOVERRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDRENDC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDRENDC_Msk\fP   (0x1UL << SDIO_ICR_CMDRENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDRENDC\fP   \fBSDIO_ICR_CMDRENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDSENTC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDSENTC_Msk\fP   (0x1UL << SDIO_ICR_CMDSENTC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDSENTC\fP   \fBSDIO_ICR_CMDSENTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DATAENDC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DATAENDC_Msk\fP   (0x1UL << SDIO_ICR_DATAENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DATAENDC\fP   \fBSDIO_ICR_DATAENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_STBITERRC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_STBITERRC_Msk\fP   (0x1UL << SDIO_ICR_STBITERRC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_STBITERRC\fP   \fBSDIO_ICR_STBITERRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DBCKENDC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DBCKENDC_Msk\fP   (0x1UL << SDIO_ICR_DBCKENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DBCKENDC\fP   \fBSDIO_ICR_DBCKENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_SDIOITC_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_SDIOITC_Msk\fP   (0x1UL << SDIO_ICR_SDIOITC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_SDIOITC\fP   \fBSDIO_ICR_SDIOITC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CEATAENDC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CEATAENDC_Msk\fP   (0x1UL << SDIO_ICR_CEATAENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CEATAENDC\fP   \fBSDIO_ICR_CEATAENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CCRCFAILIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CCRCFAILIE_Msk\fP   (0x1UL << SDIO_MASK_CCRCFAILIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CCRCFAILIE\fP   \fBSDIO_MASK_CCRCFAILIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DCRCFAILIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DCRCFAILIE_Msk\fP   (0x1UL << SDIO_MASK_DCRCFAILIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DCRCFAILIE\fP   \fBSDIO_MASK_DCRCFAILIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CTIMEOUTIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CTIMEOUTIE_Msk\fP   (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CTIMEOUTIE\fP   \fBSDIO_MASK_CTIMEOUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DTIMEOUTIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DTIMEOUTIE_Msk\fP   (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DTIMEOUTIE\fP   \fBSDIO_MASK_DTIMEOUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXUNDERRIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXUNDERRIE_Msk\fP   (0x1UL << SDIO_MASK_TXUNDERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXUNDERRIE\fP   \fBSDIO_MASK_TXUNDERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXOVERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXOVERRIE_Msk\fP   (0x1UL << SDIO_MASK_RXOVERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXOVERRIE\fP   \fBSDIO_MASK_RXOVERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDRENDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDRENDIE_Msk\fP   (0x1UL << SDIO_MASK_CMDRENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDRENDIE\fP   \fBSDIO_MASK_CMDRENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDSENTIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDSENTIE_Msk\fP   (0x1UL << SDIO_MASK_CMDSENTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDSENTIE\fP   \fBSDIO_MASK_CMDSENTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DATAENDIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DATAENDIE_Msk\fP   (0x1UL << SDIO_MASK_DATAENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DATAENDIE\fP   \fBSDIO_MASK_DATAENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_STBITERRIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_STBITERRIE_Msk\fP   (0x1UL << SDIO_MASK_STBITERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_STBITERRIE\fP   \fBSDIO_MASK_STBITERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DBCKENDIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DBCKENDIE_Msk\fP   (0x1UL << SDIO_MASK_DBCKENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DBCKENDIE\fP   \fBSDIO_MASK_DBCKENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDACTIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDACTIE_Msk\fP   (0x1UL << SDIO_MASK_CMDACTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDACTIE\fP   \fBSDIO_MASK_CMDACTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXACTIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXACTIE_Msk\fP   (0x1UL << SDIO_MASK_TXACTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXACTIE\fP   \fBSDIO_MASK_TXACTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXACTIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXACTIE_Msk\fP   (0x1UL << SDIO_MASK_RXACTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXACTIE\fP   \fBSDIO_MASK_RXACTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOHEIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOHEIE_Msk\fP   (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOHEIE\fP   \fBSDIO_MASK_TXFIFOHEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOHFIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOHFIE_Msk\fP   (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOHFIE\fP   \fBSDIO_MASK_RXFIFOHFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOFIE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOFIE_Msk\fP   (0x1UL << SDIO_MASK_TXFIFOFIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOFIE\fP   \fBSDIO_MASK_TXFIFOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOFIE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOFIE_Msk\fP   (0x1UL << SDIO_MASK_RXFIFOFIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOFIE\fP   \fBSDIO_MASK_RXFIFOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOEIE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOEIE_Msk\fP   (0x1UL << SDIO_MASK_TXFIFOEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOEIE\fP   \fBSDIO_MASK_TXFIFOEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOEIE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOEIE_Msk\fP   (0x1UL << SDIO_MASK_RXFIFOEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOEIE\fP   \fBSDIO_MASK_RXFIFOEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXDAVLIE_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXDAVLIE_Msk\fP   (0x1UL << SDIO_MASK_TXDAVLIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXDAVLIE\fP   \fBSDIO_MASK_TXDAVLIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXDAVLIE_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXDAVLIE_Msk\fP   (0x1UL << SDIO_MASK_RXDAVLIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXDAVLIE\fP   \fBSDIO_MASK_RXDAVLIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_SDIOITIE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_SDIOITIE_Msk\fP   (0x1UL << SDIO_MASK_SDIOITIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_SDIOITIE\fP   \fBSDIO_MASK_SDIOITIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CEATAENDIE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CEATAENDIE_Msk\fP   (0x1UL << SDIO_MASK_CEATAENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CEATAENDIE\fP   \fBSDIO_MASK_CEATAENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_FIFOCNT_FIFOCOUNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFOCNT_FIFOCOUNT_Msk\fP   (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFOCNT_FIFOCOUNT\fP   \fBSDIO_FIFOCNT_FIFOCOUNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_FIFO_FIFODATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFO_FIFODATA_Msk\fP   (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFO_FIFODATA\fP   \fBSDIO_FIFO_FIFODATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2S_FULLDUPLEX_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Msk\fP   (0x1UL << SPI_CR1_CPHA_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA\fP   \fBSPI_CR1_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Msk\fP   (0x1UL << SPI_CR1_CPOL_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL\fP   \fBSPI_CR1_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Msk\fP   (0x1UL << SPI_CR1_MSTR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR\fP   \fBSPI_CR1_MSTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Msk\fP   (0x7UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR\fP   \fBSPI_CR1_BR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_0\fP   (0x1UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_1\fP   (0x2UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_2\fP   (0x4UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Msk\fP   (0x1UL << SPI_CR1_SPE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE\fP   \fBSPI_CR1_SPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Msk\fP   (0x1UL << SPI_CR1_LSBFIRST_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST\fP   \fBSPI_CR1_LSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Msk\fP   (0x1UL << SPI_CR1_SSI_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI\fP   \fBSPI_CR1_SSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Msk\fP   (0x1UL << SPI_CR1_SSM_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM\fP   \fBSPI_CR1_SSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Msk\fP   (0x1UL << SPI_CR1_RXONLY_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY\fP   \fBSPI_CR1_RXONLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Msk\fP   (0x1UL << SPI_CR1_DFF_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF\fP   \fBSPI_CR1_DFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Msk\fP   (0x1UL << SPI_CR1_CRCNEXT_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT\fP   \fBSPI_CR1_CRCNEXT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Msk\fP   (0x1UL << SPI_CR1_CRCEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN\fP   \fBSPI_CR1_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Msk\fP   (0x1UL << SPI_CR1_BIDIOE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE\fP   \fBSPI_CR1_BIDIOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Msk\fP   (0x1UL << SPI_CR1_BIDIMODE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE\fP   \fBSPI_CR1_BIDIMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Msk\fP   (0x1UL << SPI_CR2_RXDMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN\fP   \fBSPI_CR2_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Msk\fP   (0x1UL << SPI_CR2_TXDMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN\fP   \fBSPI_CR2_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Msk\fP   (0x1UL << SPI_CR2_SSOE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE\fP   \fBSPI_CR2_SSOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Msk\fP   (0x1UL << SPI_CR2_FRF_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF\fP   \fBSPI_CR2_FRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Msk\fP   (0x1UL << SPI_CR2_ERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE\fP   \fBSPI_CR2_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Msk\fP   (0x1UL << SPI_CR2_RXNEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE\fP   \fBSPI_CR2_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Msk\fP   (0x1UL << SPI_CR2_TXEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE\fP   \fBSPI_CR2_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Msk\fP   (0x1UL << SPI_SR_RXNE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE\fP   \fBSPI_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Msk\fP   (0x1UL << SPI_SR_TXE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE\fP   \fBSPI_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Msk\fP   (0x1UL << SPI_SR_CHSIDE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE\fP   \fBSPI_SR_CHSIDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Msk\fP   (0x1UL << SPI_SR_UDR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR\fP   \fBSPI_SR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Msk\fP   (0x1UL << SPI_SR_CRCERR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR\fP   \fBSPI_SR_CRCERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Msk\fP   (0x1UL << SPI_SR_MODF_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF\fP   \fBSPI_SR_MODF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Msk\fP   (0x1UL << SPI_SR_OVR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR\fP   \fBSPI_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Msk\fP   (0x1UL << SPI_SR_BSY_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY\fP   \fBSPI_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Msk\fP   (0x1UL << SPI_SR_FRE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE\fP   \fBSPI_SR_FRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Msk\fP   (0xFFFFUL << SPI_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR\fP   \fBSPI_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Msk\fP   (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY\fP   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Msk\fP   (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC\fP   \fBSPI_RXCRCR_RXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Msk\fP   (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC\fP   \fBSPI_TXCRCR_TXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Msk\fP   (0x1UL << SPI_I2SCFGR_CHLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN\fP   \fBSPI_I2SCFGR_CHLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Msk\fP   (0x3UL << SPI_I2SCFGR_DATLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN\fP   \fBSPI_I2SCFGR_DATLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_0\fP   (0x1UL << SPI_I2SCFGR_DATLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_1\fP   (0x2UL << SPI_I2SCFGR_DATLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Msk\fP   (0x1UL << SPI_I2SCFGR_CKPOL_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL\fP   \fBSPI_I2SCFGR_CKPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Msk\fP   (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD\fP   \fBSPI_I2SCFGR_I2SSTD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_0\fP   (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_1\fP   (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Msk\fP   (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC\fP   \fBSPI_I2SCFGR_PCMSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Msk\fP   (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG\fP   \fBSPI_I2SCFGR_I2SCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_0\fP   (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_1\fP   (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Msk\fP   (0x1UL << SPI_I2SCFGR_I2SE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE\fP   \fBSPI_I2SCFGR_I2SE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Msk\fP   (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD\fP   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Msk\fP   (0xFFUL << SPI_I2SPR_I2SDIV_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV\fP   \fBSPI_I2SPR_I2SDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Msk\fP   (0x1UL << SPI_I2SPR_ODD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD\fP   \fBSPI_I2SPR_ODD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Msk\fP   (0x1UL << SPI_I2SPR_MCKOE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE\fP   \fBSPI_I2SPR_MCKOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_Msk\fP   (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE\fP   \fBSYSCFG_MEMRMP_MEM_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_0\fP   (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_1\fP   (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII_SEL_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII_SEL_Msk\fP   (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII_SEL\fP   \fBSYSCFG_PMC_MII_RMII_SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII\fP   \fBSYSCFG_PMC_MII_RMII_SEL\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0\fP   \fBSYSCFG_EXTICR1_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1\fP   \fBSYSCFG_EXTICR1_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2\fP   \fBSYSCFG_EXTICR1_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3\fP   \fBSYSCFG_EXTICR1_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PA\fP   0x0000U"
.br
.RI "EXTI0 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PI\fP   0x0008U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PA\fP   0x0000U"
.br
.RI "EXTI1 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PI\fP   0x0080U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PA\fP   0x0000U"
.br
.RI "EXTI2 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PI\fP   0x0800U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PA\fP   0x0000U"
.br
.RI "EXTI3 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PI\fP   0x8000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4\fP   \fBSYSCFG_EXTICR2_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5\fP   \fBSYSCFG_EXTICR2_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6\fP   \fBSYSCFG_EXTICR2_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7\fP   \fBSYSCFG_EXTICR2_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PA\fP   0x0000U"
.br
.RI "EXTI4 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PI\fP   0x0008U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PA\fP   0x0000U"
.br
.RI "EXTI5 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PI\fP   0x0080U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PA\fP   0x0000U"
.br
.RI "EXTI6 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PI\fP   0x0800U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PA\fP   0x0000U"
.br
.RI "EXTI7 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PI\fP   0x8000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8\fP   \fBSYSCFG_EXTICR3_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9\fP   \fBSYSCFG_EXTICR3_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10\fP   \fBSYSCFG_EXTICR3_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11\fP   \fBSYSCFG_EXTICR3_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PA\fP   0x0000U"
.br
.RI "EXTI8 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PI\fP   0x0008U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PA\fP   0x0000U"
.br
.RI "EXTI9 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PI\fP   0x0080U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PA\fP   0x0000U"
.br
.RI "EXTI10 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PI\fP   0x0800U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PA\fP   0x0000U"
.br
.RI "EXTI11 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PI\fP   0x8000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12\fP   \fBSYSCFG_EXTICR4_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13\fP   \fBSYSCFG_EXTICR4_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14\fP   \fBSYSCFG_EXTICR4_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15\fP   \fBSYSCFG_EXTICR4_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PA\fP   0x0000U"
.br
.RI "EXTI12 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PA\fP   0x0000U"
.br
.RI "EXTI13 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PA\fP   0x0000U"
.br
.RI "EXTI14 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PA\fP   0x0000U"
.br
.RI "EXTI15 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_CMP_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_CMP_PD_Msk\fP   (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_CMP_PD\fP   \fBSYSCFG_CMPCR_CMP_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_READY_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_READY_Msk\fP   (0x1UL << SYSCFG_CMPCR_READY_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_READY\fP   \fBSYSCFG_CMPCR_READY_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Msk\fP   (0x1UL << TIM_CR1_CEN_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN\fP   \fBTIM_CR1_CEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Msk\fP   (0x1UL << TIM_CR1_UDIS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS\fP   \fBTIM_CR1_UDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Msk\fP   (0x1UL << TIM_CR1_URS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS\fP   \fBTIM_CR1_URS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Msk\fP   (0x1UL << TIM_CR1_OPM_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM\fP   \fBTIM_CR1_OPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Msk\fP   (0x1UL << TIM_CR1_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR\fP   \fBTIM_CR1_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Msk\fP   (0x3UL << TIM_CR1_CMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS\fP   \fBTIM_CR1_CMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_0\fP   (0x1UL << TIM_CR1_CMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_1\fP   (0x2UL << TIM_CR1_CMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Msk\fP   (0x1UL << TIM_CR1_ARPE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE\fP   \fBTIM_CR1_ARPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Msk\fP   (0x3UL << TIM_CR1_CKD_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD\fP   \fBTIM_CR1_CKD_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_0\fP   (0x1UL << TIM_CR1_CKD_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_1\fP   (0x2UL << TIM_CR1_CKD_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Msk\fP   (0x1UL << TIM_CR2_CCPC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC\fP   \fBTIM_CR2_CCPC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Msk\fP   (0x1UL << TIM_CR2_CCUS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS\fP   \fBTIM_CR2_CCUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Msk\fP   (0x1UL << TIM_CR2_CCDS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS\fP   \fBTIM_CR2_CCDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Msk\fP   (0x7UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS\fP   \fBTIM_CR2_MMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_0\fP   (0x1UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_1\fP   (0x2UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_2\fP   (0x4UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Msk\fP   (0x1UL << TIM_CR2_TI1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S\fP   \fBTIM_CR2_TI1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Msk\fP   (0x1UL << TIM_CR2_OIS1_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1\fP   \fBTIM_CR2_OIS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Msk\fP   (0x1UL << TIM_CR2_OIS1N_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N\fP   \fBTIM_CR2_OIS1N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Msk\fP   (0x1UL << TIM_CR2_OIS2_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2\fP   \fBTIM_CR2_OIS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Msk\fP   (0x1UL << TIM_CR2_OIS2N_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N\fP   \fBTIM_CR2_OIS2N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Msk\fP   (0x1UL << TIM_CR2_OIS3_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3\fP   \fBTIM_CR2_OIS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Msk\fP   (0x1UL << TIM_CR2_OIS3N_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N\fP   \fBTIM_CR2_OIS3N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Msk\fP   (0x1UL << TIM_CR2_OIS4_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4\fP   \fBTIM_CR2_OIS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Msk\fP   (0x7UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS\fP   \fBTIM_SMCR_SMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_0\fP   (0x1UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_1\fP   (0x2UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_2\fP   (0x4UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Msk\fP   (0x7UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS\fP   \fBTIM_SMCR_TS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_0\fP   (0x1UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_1\fP   (0x2UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_2\fP   (0x4UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Msk\fP   (0x1UL << TIM_SMCR_MSM_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM\fP   \fBTIM_SMCR_MSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Msk\fP   (0xFUL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF\fP   \fBTIM_SMCR_ETF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_0\fP   (0x1UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_1\fP   (0x2UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_2\fP   (0x4UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_3\fP   (0x8UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Msk\fP   (0x3UL << TIM_SMCR_ETPS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS\fP   \fBTIM_SMCR_ETPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_0\fP   (0x1UL << TIM_SMCR_ETPS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_1\fP   (0x2UL << TIM_SMCR_ETPS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Msk\fP   (0x1UL << TIM_SMCR_ECE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE\fP   \fBTIM_SMCR_ECE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Msk\fP   (0x1UL << TIM_SMCR_ETP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP\fP   \fBTIM_SMCR_ETP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Msk\fP   (0x1UL << TIM_DIER_UIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE\fP   \fBTIM_DIER_UIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Msk\fP   (0x1UL << TIM_DIER_CC1IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE\fP   \fBTIM_DIER_CC1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Msk\fP   (0x1UL << TIM_DIER_CC2IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE\fP   \fBTIM_DIER_CC2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Msk\fP   (0x1UL << TIM_DIER_CC3IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE\fP   \fBTIM_DIER_CC3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Msk\fP   (0x1UL << TIM_DIER_CC4IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE\fP   \fBTIM_DIER_CC4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Msk\fP   (0x1UL << TIM_DIER_COMIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE\fP   \fBTIM_DIER_COMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Msk\fP   (0x1UL << TIM_DIER_TIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE\fP   \fBTIM_DIER_TIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Msk\fP   (0x1UL << TIM_DIER_BIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE\fP   \fBTIM_DIER_BIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Msk\fP   (0x1UL << TIM_DIER_UDE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE\fP   \fBTIM_DIER_UDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Msk\fP   (0x1UL << TIM_DIER_CC1DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE\fP   \fBTIM_DIER_CC1DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Msk\fP   (0x1UL << TIM_DIER_CC2DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE\fP   \fBTIM_DIER_CC2DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Msk\fP   (0x1UL << TIM_DIER_CC3DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE\fP   \fBTIM_DIER_CC3DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Msk\fP   (0x1UL << TIM_DIER_CC4DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE\fP   \fBTIM_DIER_CC4DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Msk\fP   (0x1UL << TIM_DIER_COMDE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE\fP   \fBTIM_DIER_COMDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Msk\fP   (0x1UL << TIM_DIER_TDE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE\fP   \fBTIM_DIER_TDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Msk\fP   (0x1UL << TIM_SR_UIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF\fP   \fBTIM_SR_UIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Msk\fP   (0x1UL << TIM_SR_CC1IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF\fP   \fBTIM_SR_CC1IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Msk\fP   (0x1UL << TIM_SR_CC2IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF\fP   \fBTIM_SR_CC2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Msk\fP   (0x1UL << TIM_SR_CC3IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF\fP   \fBTIM_SR_CC3IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Msk\fP   (0x1UL << TIM_SR_CC4IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF\fP   \fBTIM_SR_CC4IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Msk\fP   (0x1UL << TIM_SR_COMIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF\fP   \fBTIM_SR_COMIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Msk\fP   (0x1UL << TIM_SR_TIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF\fP   \fBTIM_SR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Msk\fP   (0x1UL << TIM_SR_BIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF\fP   \fBTIM_SR_BIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Msk\fP   (0x1UL << TIM_SR_CC1OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF\fP   \fBTIM_SR_CC1OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Msk\fP   (0x1UL << TIM_SR_CC2OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF\fP   \fBTIM_SR_CC2OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Msk\fP   (0x1UL << TIM_SR_CC3OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF\fP   \fBTIM_SR_CC3OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Msk\fP   (0x1UL << TIM_SR_CC4OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF\fP   \fBTIM_SR_CC4OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Msk\fP   (0x1UL << TIM_EGR_UG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG\fP   \fBTIM_EGR_UG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Msk\fP   (0x1UL << TIM_EGR_CC1G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G\fP   \fBTIM_EGR_CC1G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Msk\fP   (0x1UL << TIM_EGR_CC2G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G\fP   \fBTIM_EGR_CC2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Msk\fP   (0x1UL << TIM_EGR_CC3G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G\fP   \fBTIM_EGR_CC3G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Msk\fP   (0x1UL << TIM_EGR_CC4G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G\fP   \fBTIM_EGR_CC4G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Msk\fP   (0x1UL << TIM_EGR_COMG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG\fP   \fBTIM_EGR_COMG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Msk\fP   (0x1UL << TIM_EGR_TG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG\fP   \fBTIM_EGR_TG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Msk\fP   (0x1UL << TIM_EGR_BG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG\fP   \fBTIM_EGR_BG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Msk\fP   (0x3UL << TIM_CCMR1_CC1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S\fP   \fBTIM_CCMR1_CC1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_0\fP   (0x1UL << TIM_CCMR1_CC1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_1\fP   (0x2UL << TIM_CCMR1_CC1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Msk\fP   (0x1UL << TIM_CCMR1_OC1FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE\fP   \fBTIM_CCMR1_OC1FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Msk\fP   (0x1UL << TIM_CCMR1_OC1PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE\fP   \fBTIM_CCMR1_OC1PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Msk\fP   (0x7UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M\fP   \fBTIM_CCMR1_OC1M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_0\fP   (0x1UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_1\fP   (0x2UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_2\fP   (0x4UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Msk\fP   (0x1UL << TIM_CCMR1_OC1CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE\fP   \fBTIM_CCMR1_OC1CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Msk\fP   (0x3UL << TIM_CCMR1_CC2S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S\fP   \fBTIM_CCMR1_CC2S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_0\fP   (0x1UL << TIM_CCMR1_CC2S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_1\fP   (0x2UL << TIM_CCMR1_CC2S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Msk\fP   (0x1UL << TIM_CCMR1_OC2FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE\fP   \fBTIM_CCMR1_OC2FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Msk\fP   (0x1UL << TIM_CCMR1_OC2PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE\fP   \fBTIM_CCMR1_OC2PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Msk\fP   (0x7UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M\fP   \fBTIM_CCMR1_OC2M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_0\fP   (0x1UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_1\fP   (0x2UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_2\fP   (0x4UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Msk\fP   (0x1UL << TIM_CCMR1_OC2CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE\fP   \fBTIM_CCMR1_OC2CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Msk\fP   (0x3UL << TIM_CCMR1_IC1PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC\fP   \fBTIM_CCMR1_IC1PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_0\fP   (0x1UL << TIM_CCMR1_IC1PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_1\fP   (0x2UL << TIM_CCMR1_IC1PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Msk\fP   (0xFUL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F\fP   \fBTIM_CCMR1_IC1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_0\fP   (0x1UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_1\fP   (0x2UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_2\fP   (0x4UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_3\fP   (0x8UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Msk\fP   (0x3UL << TIM_CCMR1_IC2PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC\fP   \fBTIM_CCMR1_IC2PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_0\fP   (0x1UL << TIM_CCMR1_IC2PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_1\fP   (0x2UL << TIM_CCMR1_IC2PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Msk\fP   (0xFUL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F\fP   \fBTIM_CCMR1_IC2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_0\fP   (0x1UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_1\fP   (0x2UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_2\fP   (0x4UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_3\fP   (0x8UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Msk\fP   (0x3UL << TIM_CCMR2_CC3S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S\fP   \fBTIM_CCMR2_CC3S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_0\fP   (0x1UL << TIM_CCMR2_CC3S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_1\fP   (0x2UL << TIM_CCMR2_CC3S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Msk\fP   (0x1UL << TIM_CCMR2_OC3FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE\fP   \fBTIM_CCMR2_OC3FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Msk\fP   (0x1UL << TIM_CCMR2_OC3PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE\fP   \fBTIM_CCMR2_OC3PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Msk\fP   (0x7UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M\fP   \fBTIM_CCMR2_OC3M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_0\fP   (0x1UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_1\fP   (0x2UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_2\fP   (0x4UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Msk\fP   (0x1UL << TIM_CCMR2_OC3CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE\fP   \fBTIM_CCMR2_OC3CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Msk\fP   (0x3UL << TIM_CCMR2_CC4S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S\fP   \fBTIM_CCMR2_CC4S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_0\fP   (0x1UL << TIM_CCMR2_CC4S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_1\fP   (0x2UL << TIM_CCMR2_CC4S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Msk\fP   (0x1UL << TIM_CCMR2_OC4FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE\fP   \fBTIM_CCMR2_OC4FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Msk\fP   (0x1UL << TIM_CCMR2_OC4PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE\fP   \fBTIM_CCMR2_OC4PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Msk\fP   (0x7UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M\fP   \fBTIM_CCMR2_OC4M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_0\fP   (0x1UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_1\fP   (0x2UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_2\fP   (0x4UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Msk\fP   (0x1UL << TIM_CCMR2_OC4CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE\fP   \fBTIM_CCMR2_OC4CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Msk\fP   (0x3UL << TIM_CCMR2_IC3PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC\fP   \fBTIM_CCMR2_IC3PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_0\fP   (0x1UL << TIM_CCMR2_IC3PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_1\fP   (0x2UL << TIM_CCMR2_IC3PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Msk\fP   (0xFUL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F\fP   \fBTIM_CCMR2_IC3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_0\fP   (0x1UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_1\fP   (0x2UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_2\fP   (0x4UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_3\fP   (0x8UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Msk\fP   (0x3UL << TIM_CCMR2_IC4PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC\fP   \fBTIM_CCMR2_IC4PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_0\fP   (0x1UL << TIM_CCMR2_IC4PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_1\fP   (0x2UL << TIM_CCMR2_IC4PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Msk\fP   (0xFUL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F\fP   \fBTIM_CCMR2_IC4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_0\fP   (0x1UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_1\fP   (0x2UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_2\fP   (0x4UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_3\fP   (0x8UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Msk\fP   (0x1UL << TIM_CCER_CC1E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E\fP   \fBTIM_CCER_CC1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Msk\fP   (0x1UL << TIM_CCER_CC1P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P\fP   \fBTIM_CCER_CC1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Msk\fP   (0x1UL << TIM_CCER_CC1NE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE\fP   \fBTIM_CCER_CC1NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Msk\fP   (0x1UL << TIM_CCER_CC1NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP\fP   \fBTIM_CCER_CC1NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Msk\fP   (0x1UL << TIM_CCER_CC2E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E\fP   \fBTIM_CCER_CC2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Msk\fP   (0x1UL << TIM_CCER_CC2P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P\fP   \fBTIM_CCER_CC2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Msk\fP   (0x1UL << TIM_CCER_CC2NE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE\fP   \fBTIM_CCER_CC2NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Msk\fP   (0x1UL << TIM_CCER_CC2NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP\fP   \fBTIM_CCER_CC2NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Msk\fP   (0x1UL << TIM_CCER_CC3E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E\fP   \fBTIM_CCER_CC3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Msk\fP   (0x1UL << TIM_CCER_CC3P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P\fP   \fBTIM_CCER_CC3P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Msk\fP   (0x1UL << TIM_CCER_CC3NE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE\fP   \fBTIM_CCER_CC3NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Msk\fP   (0x1UL << TIM_CCER_CC3NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP\fP   \fBTIM_CCER_CC3NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Msk\fP   (0x1UL << TIM_CCER_CC4E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E\fP   \fBTIM_CCER_CC4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Msk\fP   (0x1UL << TIM_CCER_CC4P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P\fP   \fBTIM_CCER_CC4P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Msk\fP   (0x1UL << TIM_CCER_CC4NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP\fP   \fBTIM_CCER_CC4NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Msk\fP   (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT\fP   \fBTIM_CNT_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Msk\fP   (0xFFFFUL << TIM_PSC_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC\fP   \fBTIM_PSC_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Msk\fP   (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR\fP   \fBTIM_ARR_ARR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Msk\fP   (0xFFUL << TIM_RCR_REP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP\fP   \fBTIM_RCR_REP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Msk\fP   (0xFFFFUL << TIM_CCR1_CCR1_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1\fP   \fBTIM_CCR1_CCR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Msk\fP   (0xFFFFUL << TIM_CCR2_CCR2_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2\fP   \fBTIM_CCR2_CCR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Msk\fP   (0xFFFFUL << TIM_CCR3_CCR3_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3\fP   \fBTIM_CCR3_CCR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Msk\fP   (0xFFFFUL << TIM_CCR4_CCR4_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4\fP   \fBTIM_CCR4_CCR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Msk\fP   (0xFFUL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG\fP   \fBTIM_BDTR_DTG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_0\fP   (0x01UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_1\fP   (0x02UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_2\fP   (0x04UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_3\fP   (0x08UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_4\fP   (0x10UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_5\fP   (0x20UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_6\fP   (0x40UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_7\fP   (0x80UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Msk\fP   (0x3UL << TIM_BDTR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK\fP   \fBTIM_BDTR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_0\fP   (0x1UL << TIM_BDTR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_1\fP   (0x2UL << TIM_BDTR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Msk\fP   (0x1UL << TIM_BDTR_OSSI_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI\fP   \fBTIM_BDTR_OSSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Msk\fP   (0x1UL << TIM_BDTR_OSSR_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR\fP   \fBTIM_BDTR_OSSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Msk\fP   (0x1UL << TIM_BDTR_BKE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE\fP   \fBTIM_BDTR_BKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Msk\fP   (0x1UL << TIM_BDTR_BKP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP\fP   \fBTIM_BDTR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Msk\fP   (0x1UL << TIM_BDTR_AOE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE\fP   \fBTIM_BDTR_AOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Msk\fP   (0x1UL << TIM_BDTR_MOE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE\fP   \fBTIM_BDTR_MOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Msk\fP   (0x1FUL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA\fP   \fBTIM_DCR_DBA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_0\fP   (0x01UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_1\fP   (0x02UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_2\fP   (0x04UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_3\fP   (0x08UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_4\fP   (0x10UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Msk\fP   (0x1FUL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL\fP   \fBTIM_DCR_DBL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_0\fP   (0x01UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_1\fP   (0x02UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_2\fP   (0x04UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_3\fP   (0x08UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_4\fP   (0x10UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Msk\fP   (0xFFFFUL << TIM_DMAR_DMAB_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB\fP   \fBTIM_DMAR_DMAB_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_Msk\fP   (0x3UL << TIM_OR_TI1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP\fP   \fBTIM_OR_TI1_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_0\fP   (0x1UL << TIM_OR_TI1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_1\fP   (0x2UL << TIM_OR_TI1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_Msk\fP   (0x3UL << TIM_OR_TI4_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP\fP   \fBTIM_OR_TI4_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_0\fP   (0x1UL << TIM_OR_TI4_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_1\fP   (0x2UL << TIM_OR_TI4_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_Msk\fP   (0x3UL << TIM_OR_ITR1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP\fP   \fBTIM_OR_ITR1_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_0\fP   (0x1UL << TIM_OR_ITR1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_1\fP   (0x2UL << TIM_OR_ITR1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Msk\fP   (0x1UL << USART_SR_PE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE\fP   \fBUSART_SR_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Msk\fP   (0x1UL << USART_SR_FE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE\fP   \fBUSART_SR_FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Msk\fP   (0x1UL << USART_SR_NE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE\fP   \fBUSART_SR_NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Msk\fP   (0x1UL << USART_SR_ORE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE\fP   \fBUSART_SR_ORE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Msk\fP   (0x1UL << USART_SR_IDLE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE\fP   \fBUSART_SR_IDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Msk\fP   (0x1UL << USART_SR_RXNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE\fP   \fBUSART_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Msk\fP   (0x1UL << USART_SR_TC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC\fP   \fBUSART_SR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Msk\fP   (0x1UL << USART_SR_TXE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE\fP   \fBUSART_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Msk\fP   (0x1UL << USART_SR_LBD_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD\fP   \fBUSART_SR_LBD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Msk\fP   (0x1UL << USART_SR_CTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS\fP   \fBUSART_SR_CTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Msk\fP   (0x1FFUL << USART_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR\fP   \fBUSART_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Msk\fP   (0xFUL << USART_BRR_DIV_Fraction_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction\fP   \fBUSART_BRR_DIV_Fraction_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Msk\fP   (0xFFFUL << USART_BRR_DIV_Mantissa_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa\fP   \fBUSART_BRR_DIV_Mantissa_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Msk\fP   (0x1UL << USART_CR1_SBK_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK\fP   \fBUSART_CR1_SBK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Msk\fP   (0x1UL << USART_CR1_RWU_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU\fP   \fBUSART_CR1_RWU_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Msk\fP   (0x1UL << USART_CR1_RE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE\fP   \fBUSART_CR1_RE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Msk\fP   (0x1UL << USART_CR1_TE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE\fP   \fBUSART_CR1_TE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Msk\fP   (0x1UL << USART_CR1_IDLEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE\fP   \fBUSART_CR1_IDLEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Msk\fP   (0x1UL << USART_CR1_RXNEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE\fP   \fBUSART_CR1_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Msk\fP   (0x1UL << USART_CR1_TCIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE\fP   \fBUSART_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Msk\fP   (0x1UL << USART_CR1_TXEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE\fP   \fBUSART_CR1_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Msk\fP   (0x1UL << USART_CR1_PEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE\fP   \fBUSART_CR1_PEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Msk\fP   (0x1UL << USART_CR1_PS_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS\fP   \fBUSART_CR1_PS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Msk\fP   (0x1UL << USART_CR1_PCE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE\fP   \fBUSART_CR1_PCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Msk\fP   (0x1UL << USART_CR1_WAKE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE\fP   \fBUSART_CR1_WAKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Msk\fP   (0x1UL << USART_CR1_M_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M\fP   \fBUSART_CR1_M_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Msk\fP   (0x1UL << USART_CR1_UE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE\fP   \fBUSART_CR1_UE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Msk\fP   (0x1UL << USART_CR1_OVER8_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8\fP   \fBUSART_CR1_OVER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Msk\fP   (0xFUL << USART_CR2_ADD_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD\fP   \fBUSART_CR2_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Msk\fP   (0x1UL << USART_CR2_LBDL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL\fP   \fBUSART_CR2_LBDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Msk\fP   (0x1UL << USART_CR2_LBDIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE\fP   \fBUSART_CR2_LBDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Msk\fP   (0x1UL << USART_CR2_LBCL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL\fP   \fBUSART_CR2_LBCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Msk\fP   (0x1UL << USART_CR2_CPHA_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA\fP   \fBUSART_CR2_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Msk\fP   (0x1UL << USART_CR2_CPOL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL\fP   \fBUSART_CR2_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Msk\fP   (0x1UL << USART_CR2_CLKEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN\fP   \fBUSART_CR2_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Msk\fP   (0x3UL << USART_CR2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP\fP   \fBUSART_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_0\fP   (0x1UL << USART_CR2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_1\fP   (0x2UL << USART_CR2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Msk\fP   (0x1UL << USART_CR2_LINEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN\fP   \fBUSART_CR2_LINEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Msk\fP   (0x1UL << USART_CR3_EIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE\fP   \fBUSART_CR3_EIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Msk\fP   (0x1UL << USART_CR3_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN\fP   \fBUSART_CR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Msk\fP   (0x1UL << USART_CR3_IRLP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP\fP   \fBUSART_CR3_IRLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Msk\fP   (0x1UL << USART_CR3_HDSEL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL\fP   \fBUSART_CR3_HDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Msk\fP   (0x1UL << USART_CR3_NACK_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK\fP   \fBUSART_CR3_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Msk\fP   (0x1UL << USART_CR3_SCEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN\fP   \fBUSART_CR3_SCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Msk\fP   (0x1UL << USART_CR3_DMAR_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR\fP   \fBUSART_CR3_DMAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Msk\fP   (0x1UL << USART_CR3_DMAT_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT\fP   \fBUSART_CR3_DMAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Msk\fP   (0x1UL << USART_CR3_RTSE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE\fP   \fBUSART_CR3_RTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Msk\fP   (0x1UL << USART_CR3_CTSE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE\fP   \fBUSART_CR3_CTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Msk\fP   (0x1UL << USART_CR3_CTSIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE\fP   \fBUSART_CR3_CTSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Msk\fP   (0x1UL << USART_CR3_ONEBIT_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT\fP   \fBUSART_CR3_ONEBIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Msk\fP   (0xFFUL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC\fP   \fBUSART_GTPR_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_0\fP   (0x01UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_1\fP   (0x02UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_2\fP   (0x04UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_3\fP   (0x08UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_4\fP   (0x10UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_5\fP   (0x20UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_6\fP   (0x40UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_7\fP   (0x80UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Msk\fP   (0xFFUL << USART_GTPR_GT_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT\fP   \fBUSART_GTPR_GT_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Msk\fP   (0x7FUL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T\fP   \fBWWDG_CR_T_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_0\fP   (0x01UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_1\fP   (0x02UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_2\fP   (0x04UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_3\fP   (0x08UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_4\fP   (0x10UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_5\fP   (0x20UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_6\fP   (0x40UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T0\fP   \fBWWDG_CR_T_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T1\fP   \fBWWDG_CR_T_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T2\fP   \fBWWDG_CR_T_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T3\fP   \fBWWDG_CR_T_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T4\fP   \fBWWDG_CR_T_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T5\fP   \fBWWDG_CR_T_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T6\fP   \fBWWDG_CR_T_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Msk\fP   (0x1UL << WWDG_CR_WDGA_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA\fP   \fBWWDG_CR_WDGA_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Msk\fP   (0x7FUL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W\fP   \fBWWDG_CFR_W_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_0\fP   (0x01UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_1\fP   (0x02UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_2\fP   (0x04UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_3\fP   (0x08UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_4\fP   (0x10UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_5\fP   (0x20UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_6\fP   (0x40UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W0\fP   \fBWWDG_CFR_W_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W1\fP   \fBWWDG_CFR_W_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W2\fP   \fBWWDG_CFR_W_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W3\fP   \fBWWDG_CFR_W_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W4\fP   \fBWWDG_CFR_W_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W5\fP   \fBWWDG_CFR_W_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W6\fP   \fBWWDG_CFR_W_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Msk\fP   (0x3UL << WWDG_CFR_WDGTB_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB\fP   \fBWWDG_CFR_WDGTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_0\fP   (0x1UL << WWDG_CFR_WDGTB_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_1\fP   (0x2UL << WWDG_CFR_WDGTB_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB0\fP   \fBWWDG_CFR_WDGTB_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB1\fP   \fBWWDG_CFR_WDGTB_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Msk\fP   (0x1UL << WWDG_CFR_EWI_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI\fP   \fBWWDG_CFR_EWI_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Msk\fP   (0x1UL << WWDG_SR_EWIF_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF\fP   \fBWWDG_SR_EWIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Msk\fP   (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID\fP   \fBDBGMCU_IDCODE_DEV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Msk\fP   (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID\fP   \fBDBGMCU_IDCODE_REV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Msk\fP   (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP\fP   \fBDBGMCU_CR_DBG_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Msk\fP   (0x1UL << DBGMCU_CR_DBG_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP\fP   \fBDBGMCU_CR_DBG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Msk\fP   (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY\fP   \fBDBGMCU_CR_DBG_STANDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Msk\fP   (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN\fP   \fBDBGMCU_CR_TRACE_IOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Msk\fP   (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE\fP   \fBDBGMCU_CR_TRACE_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_0\fP   (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_1\fP   (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_RTC_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT\fP   \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT\fP   \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT\fP   \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDEG_STOP\fP   DBGMCU_APB1_FZ_DBG_IWDG_STOP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSTF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSTF_Msk\fP   (0x1UL << ETH_MACCR_CSTF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSTF\fP   \fBETH_MACCR_CSTF_Msk\fP       /* CRC stripping for Type frames */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_WD_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_WD_Msk\fP   (0x1UL << ETH_MACCR_WD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_WD\fP   \fBETH_MACCR_WD_Msk\fP         /* Watchdog disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_JD_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_JD_Msk\fP   (0x1UL << ETH_MACCR_JD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_JD\fP   \fBETH_MACCR_JD_Msk\fP         /* Jabber disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_Msk\fP   (0x7UL << ETH_MACCR_IFG_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG\fP   \fBETH_MACCR_IFG_Msk\fP        /* Inter\-frame gap */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_96Bit\fP   0x00000000U              /* Minimum IFG between frames during transmission is 96Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_88Bit\fP   0x00020000U              /* Minimum IFG between frames during transmission is 88Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_80Bit\fP   0x00040000U              /* Minimum IFG between frames during transmission is 80Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_72Bit\fP   0x00060000U              /* Minimum IFG between frames during transmission is 72Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_64Bit\fP   0x00080000U              /* Minimum IFG between frames during transmission is 64Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_56Bit\fP   0x000A0000U              /* Minimum IFG between frames during transmission is 56Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_48Bit\fP   0x000C0000U              /* Minimum IFG between frames during transmission is 48Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_40Bit\fP   0x000E0000U              /* Minimum IFG between frames during transmission is 40Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSD_Msk\fP   (0x1UL << ETH_MACCR_CSD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSD\fP   \fBETH_MACCR_CSD_Msk\fP        /* Carrier sense disable (during transmission) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_FES_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_FES_Msk\fP   (0x1UL << ETH_MACCR_FES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_FES\fP   \fBETH_MACCR_FES_Msk\fP        /* Fast ethernet speed */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_ROD_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_ROD_Msk\fP   (0x1UL << ETH_MACCR_ROD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_ROD\fP   \fBETH_MACCR_ROD_Msk\fP        /* Receive own disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_LM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_LM_Msk\fP   (0x1UL << ETH_MACCR_LM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_LM\fP   \fBETH_MACCR_LM_Msk\fP         /* loopback mode */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DM_Msk\fP   (0x1UL << ETH_MACCR_DM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DM\fP   \fBETH_MACCR_DM_Msk\fP         /* Duplex mode */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IPCO_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IPCO_Msk\fP   (0x1UL << ETH_MACCR_IPCO_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IPCO\fP   \fBETH_MACCR_IPCO_Msk\fP       /* IP Checksum offload */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RD_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RD_Msk\fP   (0x1UL << ETH_MACCR_RD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RD\fP   \fBETH_MACCR_RD_Msk\fP         /* Retry disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_APCS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_APCS_Msk\fP   (0x1UL << ETH_MACCR_APCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_APCS\fP   \fBETH_MACCR_APCS_Msk\fP       /* Automatic Pad/CRC stripping */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_Msk\fP   (0x3UL << ETH_MACCR_BL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL\fP"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_10\fP   0x00000000U              /* k = min (n, 10) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_8\fP   0x00000020U              /* k = min (n, 8) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_4\fP   0x00000040U              /* k = min (n, 4) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_1\fP   0x00000060U              /* k = min (n, 1) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DC_Msk\fP   (0x1UL << ETH_MACCR_DC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DC\fP   \fBETH_MACCR_DC_Msk\fP         /* Defferal check */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_TE_Msk\fP   (0x1UL << ETH_MACCR_TE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_TE\fP   \fBETH_MACCR_TE_Msk\fP         /* Transmitter enable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RE_Msk\fP   (0x1UL << ETH_MACCR_RE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RE\fP   \fBETH_MACCR_RE_Msk\fP         /* Receiver enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_RA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_RA_Msk\fP   (0x1UL << ETH_MACFFR_RA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_RA\fP   \fBETH_MACFFR_RA_Msk\fP        /* Receive all */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HPF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HPF_Msk\fP   (0x1UL << ETH_MACFFR_HPF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HPF\fP   \fBETH_MACFFR_HPF_Msk\fP       /* Hash or perfect filter */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAF_Msk\fP   (0x1UL << ETH_MACFFR_SAF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAF\fP   \fBETH_MACFFR_SAF_Msk\fP       /* Source address filter enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAIF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAIF_Msk\fP   (0x1UL << ETH_MACFFR_SAIF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAIF\fP   \fBETH_MACFFR_SAIF_Msk\fP      /* SA inverse filtering */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_Msk\fP   (0x3UL << ETH_MACFFR_PCF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF\fP   \fBETH_MACFFR_PCF_Msk\fP       /* Pass control frames: 3 cases */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_BlockAll_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_BlockAll_Msk\fP   (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_BlockAll\fP   \fBETH_MACFFR_PCF_BlockAll_Msk\fP /* MAC filters all control frames from reaching the application */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardAll_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardAll_Msk\fP   (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardAll\fP   \fBETH_MACFFR_PCF_ForwardAll_Msk\fP /* MAC forwards all control frames to application even if they fail the Address Filter */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk\fP   (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardPassedAddrFilter\fP   \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk\fP /* MAC forwards control frames that pass the Address Filter\&. */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_BFD_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_BFD_Msk\fP   (0x1UL << ETH_MACFFR_BFD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_BFD\fP   \fBETH_MACFFR_BFD_Msk\fP       /* Broadcast frame disable */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PAM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PAM_Msk\fP   (0x1UL << ETH_MACFFR_PAM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PAM\fP   \fBETH_MACFFR_PAM_Msk\fP       /* Pass all mutlicast */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_DAIF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_DAIF_Msk\fP   (0x1UL << ETH_MACFFR_DAIF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_DAIF\fP   \fBETH_MACFFR_DAIF_Msk\fP      /* DA Inverse filtering */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HM_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HM_Msk\fP   (0x1UL << ETH_MACFFR_HM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HM\fP   \fBETH_MACFFR_HM_Msk\fP        /* Hash multicast */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HU_Msk\fP   (0x1UL << ETH_MACFFR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HU\fP   \fBETH_MACFFR_HU_Msk\fP        /* Hash unicast */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PM_Msk\fP   (0x1UL << ETH_MACFFR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PM\fP   \fBETH_MACFFR_PM_Msk\fP        /* Promiscuous mode */"
.br
.ti -1c
.RI "#define \fBETH_MACHTHR_HTH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACHTHR_HTH_Msk\fP   (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACHTHR_HTH\fP   \fBETH_MACHTHR_HTH_Msk\fP      /* Hash table high */"
.br
.ti -1c
.RI "#define \fBETH_MACHTLR_HTL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACHTLR_HTL_Msk\fP   (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACHTLR_HTL\fP   \fBETH_MACHTLR_HTL_Msk\fP      /* Hash table low */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_PA_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_PA_Msk\fP   (0x1FUL << ETH_MACMIIAR_PA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_PA\fP   \fBETH_MACMIIAR_PA_Msk\fP      /* Physical layer address */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MR_Msk\fP   (0x1FUL << ETH_MACMIIAR_MR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MR\fP   \fBETH_MACMIIAR_MR_Msk\fP      /* MII register in the selected PHY */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Msk\fP   (0x7UL << ETH_MACMIIAR_CR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR\fP   \fBETH_MACMIIAR_CR_Msk\fP      /* CR clock range: 6 cases */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div42\fP   0x00000000U              /* HCLK:60\-100 MHz; MDC clock= HCLK/42   */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div62_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div62_Msk\fP   (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div62\fP   \fBETH_MACMIIAR_CR_Div62_Msk\fP /* HCLK:100\-150 MHz; MDC clock= HCLK/62  */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div16_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div16_Msk\fP   (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div16\fP   \fBETH_MACMIIAR_CR_Div16_Msk\fP /* HCLK:20\-35 MHz; MDC clock= HCLK/16    */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div26_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div26_Msk\fP   (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div26\fP   \fBETH_MACMIIAR_CR_Div26_Msk\fP /* HCLK:35\-60 MHz; MDC clock= HCLK/26    */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div102_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div102_Msk\fP   (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div102\fP   \fBETH_MACMIIAR_CR_Div102_Msk\fP /* HCLK:150\-168 MHz; MDC clock= HCLK/102 */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MW_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MW_Msk\fP   (0x1UL << ETH_MACMIIAR_MW_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MW\fP   \fBETH_MACMIIAR_MW_Msk\fP      /* MII write */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MB_Msk\fP   (0x1UL << ETH_MACMIIAR_MB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MB\fP   \fBETH_MACMIIAR_MB_Msk\fP      /* MII busy  */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIDR_MD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIDR_MD_Msk\fP   (0xFFFFUL << ETH_MACMIIDR_MD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIDR_MD\fP   \fBETH_MACMIIDR_MD_Msk\fP      /* MII data: read/write data from/to PHY */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PT_Msk\fP   (0xFFFFUL << ETH_MACFCR_PT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PT\fP   \fBETH_MACFCR_PT_Msk\fP        /* Pause time */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_ZQPD_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_ZQPD_Msk\fP   (0x1UL << ETH_MACFCR_ZQPD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_ZQPD\fP   \fBETH_MACFCR_ZQPD_Msk\fP      /* Zero\-quanta pause disable */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Msk\fP   (0x3UL << ETH_MACFCR_PLT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT\fP   \fBETH_MACFCR_PLT_Msk\fP       /* Pause low threshold: 4 cases */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus4\fP   0x00000000U              /* Pause time minus 4 slot times   */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus28_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus28_Msk\fP   (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus28\fP   \fBETH_MACFCR_PLT_Minus28_Msk\fP /* Pause time minus 28 slot times  */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus144_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus144_Msk\fP   (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus144\fP   \fBETH_MACFCR_PLT_Minus144_Msk\fP /* Pause time minus 144 slot times */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus256_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus256_Msk\fP   (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus256\fP   \fBETH_MACFCR_PLT_Minus256_Msk\fP /* Pause time minus 256 slot times */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_UPFD_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_UPFD_Msk\fP   (0x1UL << ETH_MACFCR_UPFD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_UPFD\fP   \fBETH_MACFCR_UPFD_Msk\fP      /* Unicast pause frame detect */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_RFCE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_RFCE_Msk\fP   (0x1UL << ETH_MACFCR_RFCE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_RFCE\fP   \fBETH_MACFCR_RFCE_Msk\fP      /* Receive flow control enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_TFCE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_TFCE_Msk\fP   (0x1UL << ETH_MACFCR_TFCE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_TFCE\fP   \fBETH_MACFCR_TFCE_Msk\fP      /* Transmit flow control enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_FCBBPA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_FCBBPA_Msk\fP   (0x1UL << ETH_MACFCR_FCBBPA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_FCBBPA\fP   \fBETH_MACFCR_FCBBPA_Msk\fP    /* Flow control busy/backpressure activate */"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTC_Msk\fP   (0x1UL << ETH_MACVLANTR_VLANTC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTC\fP   \fBETH_MACVLANTR_VLANTC_Msk\fP /* 12\-bit VLAN tag comparison */"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTI_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTI_Msk\fP   (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTI\fP   \fBETH_MACVLANTR_VLANTI_Msk\fP /* VLAN tag identifier (for receive frames) */"
.br
.ti -1c
.RI "#define \fBETH_MACRWUFFR_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACRWUFFR_D_Msk\fP   (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACRWUFFR_D\fP   \fBETH_MACRWUFFR_D_Msk\fP      /* Wake\-up frame filter register data */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFFRPR_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFFRPR_Msk\fP   (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFFRPR\fP   \fBETH_MACPMTCSR_WFFRPR_Msk\fP /* Wake\-Up Frame Filter Register Pointer Reset */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_GU_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_GU_Msk\fP   (0x1UL << ETH_MACPMTCSR_GU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_GU\fP   \fBETH_MACPMTCSR_GU_Msk\fP     /* Global Unicast                              */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFR_Msk\fP   (0x1UL << ETH_MACPMTCSR_WFR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFR\fP   \fBETH_MACPMTCSR_WFR_Msk\fP    /* Wake\-Up Frame Received                      */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPR_Msk\fP   (0x1UL << ETH_MACPMTCSR_MPR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPR\fP   \fBETH_MACPMTCSR_MPR_Msk\fP    /* Magic Packet Received                       */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFE_Msk\fP   (0x1UL << ETH_MACPMTCSR_WFE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFE\fP   \fBETH_MACPMTCSR_WFE_Msk\fP    /* Wake\-Up Frame Enable                        */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPE_Msk\fP   (0x1UL << ETH_MACPMTCSR_MPE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPE\fP   \fBETH_MACPMTCSR_MPE_Msk\fP    /* Magic Packet Enable                         */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_PD_Msk\fP   (0x1UL << ETH_MACPMTCSR_PD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_PD\fP   \fBETH_MACPMTCSR_PD_Msk\fP     /* Power Down                                  */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFF_Msk\fP   (0x1UL << ETH_MACDBGR_TFF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFF\fP   \fBETH_MACDBGR_TFF_Msk\fP      /* Tx FIFO full                                                            */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFNE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFNE_Msk\fP   (0x1UL << ETH_MACDBGR_TFNE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFNE\fP   \fBETH_MACDBGR_TFNE_Msk\fP     /* Tx FIFO not empty                                                       */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFWA_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFWA_Msk\fP   (0x1UL << ETH_MACDBGR_TFWA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFWA\fP   \fBETH_MACDBGR_TFWA_Msk\fP     /* Tx FIFO write active                                                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_Msk\fP   (0x3UL << ETH_MACDBGR_TFRS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS\fP   \fBETH_MACDBGR_TFRS_Msk\fP     /* Tx FIFO read status mask                                                */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WRITING_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WRITING_Msk\fP   (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WRITING\fP   \fBETH_MACDBGR_TFRS_WRITING_Msk\fP /* Writing the received TxStatus or flushing the TxFIFO                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WAITING_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WAITING_Msk\fP   (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WAITING\fP   \fBETH_MACDBGR_TFRS_WAITING_Msk\fP /* Waiting for TxStatus from MAC transmitter                               */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_READ_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_READ_Msk\fP   (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_READ\fP   \fBETH_MACDBGR_TFRS_READ_Msk\fP /* Read state (transferring data to the MAC transmitter)                   */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_IDLE\fP   0x00000000U              /* Idle state                                                              */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTP_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTP_Msk\fP   (0x1UL << ETH_MACDBGR_MTP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTP\fP   \fBETH_MACDBGR_MTP_Msk\fP      /* MAC transmitter in pause                                                */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_Msk\fP   (0x3UL << ETH_MACDBGR_MTFCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS\fP   \fBETH_MACDBGR_MTFCS_Msk\fP    /* MAC transmit frame controller status mask                               */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_TRANSFERRING_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_TRANSFERRING_Msk\fP   (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_TRANSFERRING\fP   \fBETH_MACDBGR_MTFCS_TRANSFERRING_Msk\fP /* Transferring input frame for transmission                               */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Msk\fP   (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_GENERATINGPCF\fP   \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Msk\fP /* Generating and transmitting a Pause control frame (in full duplex mode) */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_WAITING_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_WAITING_Msk\fP   (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_WAITING\fP   \fBETH_MACDBGR_MTFCS_WAITING_Msk\fP /* Waiting for Status of previous frame or IFG/backoff period to be over   */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_IDLE\fP   0x00000000U              /* Idle                                                                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMTEA_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMTEA_Msk\fP   (0x1UL << ETH_MACDBGR_MMTEA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMTEA\fP   \fBETH_MACDBGR_MMTEA_Msk\fP    /* MAC MII transmit engine active                                          */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_Msk\fP   (0x3UL << ETH_MACDBGR_RFFL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL\fP   \fBETH_MACDBGR_RFFL_Msk\fP     /* Rx FIFO fill level mask                                                 */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_FULL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_FULL_Msk\fP   (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_FULL\fP   \fBETH_MACDBGR_RFFL_FULL_Msk\fP /* RxFIFO full                                                             */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_ABOVEFCT_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_ABOVEFCT_Msk\fP   (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_ABOVEFCT\fP   \fBETH_MACDBGR_RFFL_ABOVEFCT_Msk\fP /* RxFIFO fill\-level above flow\-control activate threshold                 */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_BELOWFCT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_BELOWFCT_Msk\fP   (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_BELOWFCT\fP   \fBETH_MACDBGR_RFFL_BELOWFCT_Msk\fP /* RxFIFO fill\-level below flow\-control de\-activate threshold              */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_EMPTY\fP   0x00000000U              /* RxFIFO empty                                                            */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_Msk\fP   (0x3UL << ETH_MACDBGR_RFRCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS\fP   \fBETH_MACDBGR_RFRCS_Msk\fP    /* Rx FIFO read controller status mask                                     */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_FLUSHING_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_FLUSHING_Msk\fP   (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_FLUSHING\fP   \fBETH_MACDBGR_RFRCS_FLUSHING_Msk\fP /* Flushing the frame data and status                                      */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_STATUSREADING_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_STATUSREADING_Msk\fP   (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_STATUSREADING\fP   \fBETH_MACDBGR_RFRCS_STATUSREADING_Msk\fP /* Reading frame status (or time\-stamp)                                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_DATAREADING_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_DATAREADING_Msk\fP   (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_DATAREADING\fP   \fBETH_MACDBGR_RFRCS_DATAREADING_Msk\fP /* Reading frame data                                                      */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_IDLE\fP   0x00000000U              /* IDLE state                                                              */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFWRA_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFWRA_Msk\fP   (0x1UL << ETH_MACDBGR_RFWRA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFWRA\fP   \fBETH_MACDBGR_RFWRA_Msk\fP    /* Rx FIFO write controller active                                         */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_Msk\fP   (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS\fP   \fBETH_MACDBGR_MSFRWCS_Msk\fP  /* MAC small FIFO read / write controllers status  mask                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_1\fP   (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_0\fP   (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMRPEA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMRPEA_Msk\fP   (0x1UL << ETH_MACDBGR_MMRPEA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMRPEA\fP   \fBETH_MACDBGR_MMRPEA_Msk\fP   /* MAC MII receive protocol engine active                                  */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_TSTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_TSTS_Msk\fP   (0x1UL << ETH_MACSR_TSTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_TSTS\fP   \fBETH_MACSR_TSTS_Msk\fP       /* Time stamp trigger status */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCTS_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCTS_Msk\fP   (0x1UL << ETH_MACSR_MMCTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCTS\fP   \fBETH_MACSR_MMCTS_Msk\fP      /* MMC transmit status       */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMMCRS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMMCRS_Msk\fP   (0x1UL << ETH_MACSR_MMMCRS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMMCRS\fP   \fBETH_MACSR_MMMCRS_Msk\fP     /* MMC receive status        */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCS_Msk\fP   (0x1UL << ETH_MACSR_MMCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCS\fP   \fBETH_MACSR_MMCS_Msk\fP       /* MMC status                */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_PMTS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_PMTS_Msk\fP   (0x1UL << ETH_MACSR_PMTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_PMTS\fP   \fBETH_MACSR_PMTS_Msk\fP       /* PMT status                */"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_TSTIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_TSTIM_Msk\fP   (0x1UL << ETH_MACIMR_TSTIM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_TSTIM\fP   \fBETH_MACIMR_TSTIM_Msk\fP     /* Time stamp trigger interrupt mask */"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_PMTIM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_PMTIM_Msk\fP   (0x1UL << ETH_MACIMR_PMTIM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_PMTIM\fP   \fBETH_MACIMR_PMTIM_Msk\fP     /* PMT interrupt mask                */"
.br
.ti -1c
.RI "#define \fBETH_MACA0HR_MACA0H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA0HR_MACA0H_Msk\fP   (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA0HR_MACA0H\fP   \fBETH_MACA0HR_MACA0H_Msk\fP   /* MAC address0 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA0LR_MACA0L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA0LR_MACA0L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA0LR_MACA0L\fP   \fBETH_MACA0LR_MACA0L_Msk\fP   /* MAC address0 low */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_AE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_AE_Msk\fP   (0x1UL << ETH_MACA1HR_AE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_AE\fP   \fBETH_MACA1HR_AE_Msk\fP       /* Address enable */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_SA_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_SA_Msk\fP   (0x1UL << ETH_MACA1HR_SA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_SA\fP   \fBETH_MACA1HR_SA_Msk\fP       /* Source address */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_Msk\fP   (0x3FUL << ETH_MACA1HR_MBC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC\fP   \fBETH_MACA1HR_MBC_Msk\fP      /* Mask byte control: bits to mask for comparison of the MAC Address bytes */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_HBits15_8\fP   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_HBits7_0\fP   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits31_24\fP   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits23_16\fP   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits15_8\fP   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits7_0\fP   0x01000000U              /* Mask MAC Address low reg bits [7:0]   */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MACA1H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MACA1H_Msk\fP   (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MACA1H\fP   \fBETH_MACA1HR_MACA1H_Msk\fP   /* MAC address1 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA1LR_MACA1L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1LR_MACA1L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1LR_MACA1L\fP   \fBETH_MACA1LR_MACA1L_Msk\fP   /* MAC address1 low */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_AE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_AE_Msk\fP   (0x1UL << ETH_MACA2HR_AE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_AE\fP   \fBETH_MACA2HR_AE_Msk\fP       /* Address enable */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_SA_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_SA_Msk\fP   (0x1UL << ETH_MACA2HR_SA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_SA\fP   \fBETH_MACA2HR_SA_Msk\fP       /* Source address */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_Msk\fP   (0x3FUL << ETH_MACA2HR_MBC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC\fP   \fBETH_MACA2HR_MBC_Msk\fP      /* Mask byte control */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_HBits15_8\fP   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_HBits7_0\fP   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits31_24\fP   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits23_16\fP   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits15_8\fP   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits7_0\fP   0x01000000U              /* Mask MAC Address low reg bits [70]    */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MACA2H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MACA2H_Msk\fP   (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MACA2H\fP   \fBETH_MACA2HR_MACA2H_Msk\fP   /* MAC address1 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA2LR_MACA2L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2LR_MACA2L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2LR_MACA2L\fP   \fBETH_MACA2LR_MACA2L_Msk\fP   /* MAC address2 low */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_AE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_AE_Msk\fP   (0x1UL << ETH_MACA3HR_AE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_AE\fP   \fBETH_MACA3HR_AE_Msk\fP       /* Address enable */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_SA_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_SA_Msk\fP   (0x1UL << ETH_MACA3HR_SA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_SA\fP   \fBETH_MACA3HR_SA_Msk\fP       /* Source address */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_Msk\fP   (0x3FUL << ETH_MACA3HR_MBC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC\fP   \fBETH_MACA3HR_MBC_Msk\fP      /* Mask byte control */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_HBits15_8\fP   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_HBits7_0\fP   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits31_24\fP   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits23_16\fP   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits15_8\fP   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits7_0\fP   0x01000000U              /* Mask MAC Address low reg bits [70]    */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MACA3H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MACA3H_Msk\fP   (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MACA3H\fP   \fBETH_MACA3HR_MACA3H_Msk\fP   /* MAC address3 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA3LR_MACA3L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3LR_MACA3L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3LR_MACA3L\fP   \fBETH_MACA3LR_MACA3L_Msk\fP   /* MAC address3 low */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCFHP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCFHP_Msk\fP   (0x1UL << ETH_MMCCR_MCFHP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCFHP\fP   \fBETH_MMCCR_MCFHP_Msk\fP      /* MMC counter Full\-Half preset */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCP_Msk\fP   (0x1UL << ETH_MMCCR_MCP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCP\fP   \fBETH_MMCCR_MCP_Msk\fP        /* MMC counter preset           */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCF_Msk\fP   (0x1UL << ETH_MMCCR_MCF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCF\fP   \fBETH_MMCCR_MCF_Msk\fP        /* MMC Counter Freeze           */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_ROR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_ROR_Msk\fP   (0x1UL << ETH_MMCCR_ROR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_ROR\fP   \fBETH_MMCCR_ROR_Msk\fP        /* Reset on Read                */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CSR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CSR_Msk\fP   (0x1UL << ETH_MMCCR_CSR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CSR\fP   \fBETH_MMCCR_CSR_Msk\fP        /* Counter Stop Rollover        */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CR_Msk\fP   (0x1UL << ETH_MMCCR_CR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CR\fP   \fBETH_MMCCR_CR_Msk\fP         /* Counters Reset               */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RGUFS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RGUFS_Msk\fP   (0x1UL << ETH_MMCRIR_RGUFS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RGUFS\fP   \fBETH_MMCRIR_RGUFS_Msk\fP     /* Set when Rx good unicast frames counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFAES_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFAES_Msk\fP   (0x1UL << ETH_MMCRIR_RFAES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFAES\fP   \fBETH_MMCRIR_RFAES_Msk\fP     /* Set when Rx alignment error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFCES_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFCES_Msk\fP   (0x1UL << ETH_MMCRIR_RFCES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFCES\fP   \fBETH_MMCRIR_RFCES_Msk\fP     /* Set when Rx crc error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFS_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFS_Msk\fP   (0x1UL << ETH_MMCTIR_TGFS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFS\fP   \fBETH_MMCTIR_TGFS_Msk\fP      /* Set when Tx good frame count counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFMSCS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFMSCS_Msk\fP   (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFMSCS\fP   \fBETH_MMCTIR_TGFMSCS_Msk\fP   /* Set when Tx good multi col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFSCS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFSCS_Msk\fP   (0x1UL << ETH_MMCTIR_TGFSCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFSCS\fP   \fBETH_MMCTIR_TGFSCS_Msk\fP    /* Set when Tx good single col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RGUFM_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RGUFM_Msk\fP   (0x1UL << ETH_MMCRIMR_RGUFM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RGUFM\fP   \fBETH_MMCRIMR_RGUFM_Msk\fP    /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFAEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFAEM_Msk\fP   (0x1UL << ETH_MMCRIMR_RFAEM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFAEM\fP   \fBETH_MMCRIMR_RFAEM_Msk\fP    /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFCEM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFCEM_Msk\fP   (0x1UL << ETH_MMCRIMR_RFCEM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFCEM\fP   \fBETH_MMCRIMR_RFCEM_Msk\fP    /* Mask the interrupt when Rx crc error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFM_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFM_Msk\fP   (0x1UL << ETH_MMCTIMR_TGFM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFM\fP   \fBETH_MMCTIMR_TGFM_Msk\fP     /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFMSCM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFMSCM_Msk\fP   (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFMSCM\fP   \fBETH_MMCTIMR_TGFMSCM_Msk\fP  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFSCM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFSCM_Msk\fP   (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFSCM\fP   \fBETH_MMCTIMR_TGFSCM_Msk\fP   /* Mask the interrupt when Tx good single col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR_TGFSCC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR_TGFSCC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR_TGFSCC\fP   \fBETH_MMCTGFSCCR_TGFSCC_Msk\fP /* Number of successfully transmitted frames after a single collision in Half\-duplex mode\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR_TGFMSCC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR_TGFMSCC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR_TGFMSCC\fP   \fBETH_MMCTGFMSCCR_TGFMSCC_Msk\fP /* Number of successfully transmitted frames after more than a single collision in Half\-duplex mode\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR_TGFC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR_TGFC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR_TGFC\fP   \fBETH_MMCTGFCR_TGFC_Msk\fP    /* Number of good frames transmitted\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR_RFCEC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR_RFCEC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR_RFCEC\fP   \fBETH_MMCRFCECR_RFCEC_Msk\fP  /* Number of frames received with CRC error\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR_RFAEC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR_RFAEC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR_RFAEC\fP   \fBETH_MMCRFAECR_RFAEC_Msk\fP  /* Number of frames received with alignment (dribble) error */"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR_RGUFC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR_RGUFC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR_RGUFC\fP   \fBETH_MMCRGUFCR_RGUFC_Msk\fP  /* Number of good unicast frames received\&. */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPFFMAE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPFFMAE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPFFMAE\fP   \fBETH_PTPTSCR_TSPFFMAE_Msk\fP  /* Time stamp PTP frame filtering MAC address enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSCNT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSCNT_Msk\fP   (0x3UL << ETH_PTPTSCR_TSCNT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSCNT\fP   \fBETH_PTPTSCR_TSCNT_Msk\fP    /* Time stamp clock node type */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSMRME_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSMRME_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSMRME\fP   \fBETH_PTPTSCR_TSSMRME_Msk\fP  /* Time stamp snapshot for message relevant to master enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSEME_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSEME_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSEME_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSEME\fP   \fBETH_PTPTSCR_TSSEME_Msk\fP   /* Time stamp snapshot for event message enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV4FE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV4FE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV4FE\fP   \fBETH_PTPTSCR_TSSIPV4FE_Msk\fP /* Time stamp snapshot for IPv4 frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV6FE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV6FE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV6FE\fP   \fBETH_PTPTSCR_TSSIPV6FE_Msk\fP /* Time stamp snapshot for IPv6 frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSPTPOEFE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSPTPOEFE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSPTPOEFE\fP   \fBETH_PTPTSCR_TSSPTPOEFE_Msk\fP /* Time stamp snapshot for PTP over ethernet frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPTPPSV2E_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPTPPSV2E_Msk\fP   (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPTPPSV2E\fP   \fBETH_PTPTSCR_TSPTPPSV2E_Msk\fP /* Time stamp PTP packet snooping for version2 format enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSSR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSSR_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSSR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSSR\fP   \fBETH_PTPTSCR_TSSSR_Msk\fP    /* Time stamp Sub\-seconds rollover */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSARFE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSARFE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSARFE\fP   \fBETH_PTPTSCR_TSSARFE_Msk\fP  /* Time stamp snapshot for all received frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSARU_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSARU_Msk\fP   (0x1UL << ETH_PTPTSCR_TSARU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSARU\fP   \fBETH_PTPTSCR_TSARU_Msk\fP    /* Addend register update */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSITE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSITE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSITE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSITE\fP   \fBETH_PTPTSCR_TSITE_Msk\fP    /* Time stamp interrupt trigger enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTU_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTU_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSTU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTU\fP   \fBETH_PTPTSCR_TSSTU_Msk\fP    /* Time stamp update */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTI_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTI_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSTI_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTI\fP   \fBETH_PTPTSCR_TSSTI_Msk\fP    /* Time stamp initialize */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSFCU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSFCU_Msk\fP   (0x1UL << ETH_PTPTSCR_TSFCU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSFCU\fP   \fBETH_PTPTSCR_TSFCU_Msk\fP    /* Time stamp fine or coarse update */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSE\fP   \fBETH_PTPTSCR_TSE_Msk\fP      /* Time stamp enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPSSIR_STSSI_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPSSIR_STSSI_Msk\fP   (0xFFUL << ETH_PTPSSIR_STSSI_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPSSIR_STSSI\fP   \fBETH_PTPSSIR_STSSI_Msk\fP    /* System time Sub\-second increment value */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHR_STS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHR_STS_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHR_STS\fP   \fBETH_PTPTSHR_STS_Msk\fP      /* System Time second */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STPNS_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STPNS_Msk\fP   (0x1UL << ETH_PTPTSLR_STPNS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STPNS\fP   \fBETH_PTPTSLR_STPNS_Msk\fP    /* System Time Positive or negative time */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STSS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STSS_Msk\fP   (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STSS\fP   \fBETH_PTPTSLR_STSS_Msk\fP     /* System Time sub\-seconds */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHUR_TSUS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHUR_TSUS_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHUR_TSUS\fP   \fBETH_PTPTSHUR_TSUS_Msk\fP    /* Time stamp update seconds */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUPNS_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUPNS_Msk\fP   (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUPNS\fP   \fBETH_PTPTSLUR_TSUPNS_Msk\fP  /* Time stamp update Positive or negative time */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUSS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUSS_Msk\fP   (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUSS\fP   \fBETH_PTPTSLUR_TSUSS_Msk\fP   /* Time stamp update sub\-seconds */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSAR_TSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSAR_TSA_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSAR_TSA\fP   \fBETH_PTPTSAR_TSA_Msk\fP      /* Time stamp addend */"
.br
.ti -1c
.RI "#define \fBETH_PTPTTHR_TTSH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTHR_TTSH_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTHR_TTSH\fP   \fBETH_PTPTTHR_TTSH_Msk\fP     /* Target time stamp high */"
.br
.ti -1c
.RI "#define \fBETH_PTPTTLR_TTSL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTLR_TTSL_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTLR_TTSL\fP   \fBETH_PTPTTLR_TTSL_Msk\fP     /* Target time stamp low */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSTTR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSTTR_Msk\fP   (0x1UL << ETH_PTPTSSR_TSTTR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSTTR\fP   \fBETH_PTPTSSR_TSTTR_Msk\fP    /* Time stamp target time reached */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSSO_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSSO_Msk\fP   (0x1UL << ETH_PTPTSSR_TSSO_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSSO\fP   \fBETH_PTPTSSR_TSSO_Msk\fP     /* Time stamp seconds overflow */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_MB_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_MB_Msk\fP   (0x1UL << ETH_DMABMR_MB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_MB\fP   \fBETH_DMABMR_MB_Msk\fP       /* Mixed Burst */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_AAB_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_AAB_Msk\fP   (0x1UL << ETH_DMABMR_AAB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_AAB\fP   \fBETH_DMABMR_AAB_Msk\fP       /* Address\-Aligned beats */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FPM_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FPM_Msk\fP   (0x1UL << ETH_DMABMR_FPM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FPM\fP   \fBETH_DMABMR_FPM_Msk\fP       /* 4xPBL mode */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_USP_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_USP_Msk\fP   (0x1UL << ETH_DMABMR_USP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_USP\fP   \fBETH_DMABMR_USP_Msk\fP       /* Use separate PBL */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_Msk\fP   (0x3FUL << ETH_DMABMR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP\fP   \fBETH_DMABMR_RDP_Msk\fP       /* RxDMA PBL */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_1Beat\fP   0x00020000U              /* maximum number of beats to be transferred in one RxDMA transaction is 1 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_2Beat\fP   0x00040000U              /* maximum number of beats to be transferred in one RxDMA transaction is 2 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4Beat\fP   0x00080000U              /* maximum number of beats to be transferred in one RxDMA transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_8Beat\fP   0x00100000U              /* maximum number of beats to be transferred in one RxDMA transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_16Beat\fP   0x00200000U              /* maximum number of beats to be transferred in one RxDMA transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_32Beat\fP   0x00400000U              /* maximum number of beats to be transferred in one RxDMA transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_4Beat\fP   0x01020000U              /* maximum number of beats to be transferred in one RxDMA transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_8Beat\fP   0x01040000U              /* maximum number of beats to be transferred in one RxDMA transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_16Beat\fP   0x01080000U              /* maximum number of beats to be transferred in one RxDMA transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_32Beat\fP   0x01100000U              /* maximum number of beats to be transferred in one RxDMA transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_64Beat\fP   0x01200000U              /* maximum number of beats to be transferred in one RxDMA transaction is 64 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_128Beat\fP   0x01400000U              /* maximum number of beats to be transferred in one RxDMA transaction is 128 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FB_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FB_Msk\fP   (0x1UL << ETH_DMABMR_FB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FB\fP   \fBETH_DMABMR_FB_Msk\fP        /* Fixed Burst */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_Msk\fP   (0x3UL << ETH_DMABMR_RTPR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR\fP   \fBETH_DMABMR_RTPR_Msk\fP      /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_1_1\fP   0x00000000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_2_1\fP   0x00004000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_3_1\fP   0x00008000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_4_1\fP   0x0000C000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_Msk\fP   (0x3FUL << ETH_DMABMR_PBL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL\fP   \fBETH_DMABMR_PBL_Msk\fP       /* Programmable burst length */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_1Beat\fP   0x00000100U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_2Beat\fP   0x00000200U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4Beat\fP   0x00000400U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_8Beat\fP   0x00000800U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_16Beat\fP   0x00001000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_32Beat\fP   0x00002000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_4Beat\fP   0x01000100U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_8Beat\fP   0x01000200U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_16Beat\fP   0x01000400U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_32Beat\fP   0x01000800U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_64Beat\fP   0x01001000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_128Beat\fP   0x01002000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_EDE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_EDE_Msk\fP   (0x1UL << ETH_DMABMR_EDE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_EDE\fP   \fBETH_DMABMR_EDE_Msk\fP       /* Enhanced Descriptor Enable */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DSL_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DSL_Msk\fP   (0x1FUL << ETH_DMABMR_DSL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DSL\fP   \fBETH_DMABMR_DSL_Msk\fP       /* Descriptor Skip Length */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DA_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DA_Msk\fP   (0x1UL << ETH_DMABMR_DA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DA\fP   \fBETH_DMABMR_DA_Msk\fP        /* DMA arbitration scheme */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_SR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_SR_Msk\fP   (0x1UL << ETH_DMABMR_SR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_SR\fP   \fBETH_DMABMR_SR_Msk\fP        /* Software reset */"
.br
.ti -1c
.RI "#define \fBETH_DMATPDR_TPD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMATPDR_TPD_Msk\fP   (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMATPDR_TPD\fP   \fBETH_DMATPDR_TPD_Msk\fP      /* Transmit poll demand */"
.br
.ti -1c
.RI "#define \fBETH_DMARPDR_RPD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMARPDR_RPD_Msk\fP   (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMARPDR_RPD\fP   \fBETH_DMARPDR_RPD_Msk\fP      /* Receive poll demand  */"
.br
.ti -1c
.RI "#define \fBETH_DMARDLAR_SRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMARDLAR_SRL_Msk\fP   (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMARDLAR_SRL\fP   \fBETH_DMARDLAR_SRL_Msk\fP     /* Start of receive list */"
.br
.ti -1c
.RI "#define \fBETH_DMATDLAR_STL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMATDLAR_STL_Msk\fP   (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMATDLAR_STL\fP   \fBETH_DMATDLAR_STL_Msk\fP     /* Start of transmit list */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TSTS_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TSTS_Msk\fP   (0x1UL << ETH_DMASR_TSTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TSTS\fP   \fBETH_DMASR_TSTS_Msk\fP       /* Time\-stamp trigger status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_PMTS_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_PMTS_Msk\fP   (0x1UL << ETH_DMASR_PMTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_PMTS\fP   \fBETH_DMASR_PMTS_Msk\fP       /* PMT status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_MMCS_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_MMCS_Msk\fP   (0x1UL << ETH_DMASR_MMCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_MMCS\fP   \fBETH_DMASR_MMCS_Msk\fP       /* MMC status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_Msk\fP   (0x7UL << ETH_DMASR_EBS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS\fP   \fBETH_DMASR_EBS_Msk\fP        /* Error bits status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DescAccess_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DescAccess_Msk\fP   (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DescAccess\fP   \fBETH_DMASR_EBS_DescAccess_Msk\fP /* Error bits 0\-data buffer, 1\-desc\&. access */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_ReadTransf_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_ReadTransf_Msk\fP   (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_ReadTransf\fP   \fBETH_DMASR_EBS_ReadTransf_Msk\fP /* Error bits 0\-write trnsf, 1\-read transfr */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DataTransfTx_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DataTransfTx_Msk\fP   (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DataTransfTx\fP   \fBETH_DMASR_EBS_DataTransfTx_Msk\fP /* Error bits 0\-Rx DMA, 1\-Tx DMA */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Msk\fP   (0x7UL << ETH_DMASR_TPS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS\fP   \fBETH_DMASR_TPS_Msk\fP        /* Transmit process state */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Stopped\fP   0x00000000U              /* Stopped \- Reset or Stop Tx Command issued  */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Fetching_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Fetching_Msk\fP   (0x1UL << ETH_DMASR_TPS_Fetching_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Fetching\fP   \fBETH_DMASR_TPS_Fetching_Msk\fP /* Running \- fetching the Tx descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Waiting_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Waiting_Msk\fP   (0x1UL << ETH_DMASR_TPS_Waiting_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Waiting\fP   \fBETH_DMASR_TPS_Waiting_Msk\fP /* Running \- waiting for status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Reading_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Reading_Msk\fP   (0x3UL << ETH_DMASR_TPS_Reading_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Reading\fP   \fBETH_DMASR_TPS_Reading_Msk\fP /* Running \- reading the data from host memory */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Suspended_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Suspended_Msk\fP   (0x3UL << ETH_DMASR_TPS_Suspended_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Suspended\fP   \fBETH_DMASR_TPS_Suspended_Msk\fP /* Suspended \- Tx Descriptor unavailable */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Closing_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Closing_Msk\fP   (0x7UL << ETH_DMASR_TPS_Closing_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Closing\fP   \fBETH_DMASR_TPS_Closing_Msk\fP /* Running \- closing Rx descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Msk\fP   (0x7UL << ETH_DMASR_RPS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS\fP   \fBETH_DMASR_RPS_Msk\fP        /* Receive process state */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Stopped\fP   0x00000000U              /* Stopped \- Reset or Stop Rx Command issued */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Fetching_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Fetching_Msk\fP   (0x1UL << ETH_DMASR_RPS_Fetching_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Fetching\fP   \fBETH_DMASR_RPS_Fetching_Msk\fP /* Running \- fetching the Rx descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Waiting_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Waiting_Msk\fP   (0x3UL << ETH_DMASR_RPS_Waiting_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Waiting\fP   \fBETH_DMASR_RPS_Waiting_Msk\fP /* Running \- waiting for packet */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Suspended_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Suspended_Msk\fP   (0x1UL << ETH_DMASR_RPS_Suspended_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Suspended\fP   \fBETH_DMASR_RPS_Suspended_Msk\fP /* Suspended \- Rx Descriptor unavailable */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Closing_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Closing_Msk\fP   (0x5UL << ETH_DMASR_RPS_Closing_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Closing\fP   \fBETH_DMASR_RPS_Closing_Msk\fP /* Running \- closing descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Queuing_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Queuing_Msk\fP   (0x7UL << ETH_DMASR_RPS_Queuing_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Queuing\fP   \fBETH_DMASR_RPS_Queuing_Msk\fP /* Running \- queuing the receive frame into host memory */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_NIS_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_NIS_Msk\fP   (0x1UL << ETH_DMASR_NIS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_NIS\fP   \fBETH_DMASR_NIS_Msk\fP        /* Normal interrupt summary */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_AIS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_AIS_Msk\fP   (0x1UL << ETH_DMASR_AIS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_AIS\fP   \fBETH_DMASR_AIS_Msk\fP        /* Abnormal interrupt summary */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ERS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ERS_Msk\fP   (0x1UL << ETH_DMASR_ERS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ERS\fP   \fBETH_DMASR_ERS_Msk\fP        /* Early receive status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_FBES_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_FBES_Msk\fP   (0x1UL << ETH_DMASR_FBES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_FBES\fP   \fBETH_DMASR_FBES_Msk\fP       /* Fatal bus error status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ETS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ETS_Msk\fP   (0x1UL << ETH_DMASR_ETS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ETS\fP   \fBETH_DMASR_ETS_Msk\fP        /* Early transmit status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RWTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RWTS_Msk\fP   (0x1UL << ETH_DMASR_RWTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RWTS\fP   \fBETH_DMASR_RWTS_Msk\fP       /* Receive watchdog timeout status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPSS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPSS_Msk\fP   (0x1UL << ETH_DMASR_RPSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPSS\fP   \fBETH_DMASR_RPSS_Msk\fP       /* Receive process stopped status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RBUS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RBUS_Msk\fP   (0x1UL << ETH_DMASR_RBUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RBUS\fP   \fBETH_DMASR_RBUS_Msk\fP       /* Receive buffer unavailable status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RS_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RS_Msk\fP   (0x1UL << ETH_DMASR_RS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RS\fP   \fBETH_DMASR_RS_Msk\fP         /* Receive status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TUS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TUS_Msk\fP   (0x1UL << ETH_DMASR_TUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TUS\fP   \fBETH_DMASR_TUS_Msk\fP        /* Transmit underflow status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ROS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ROS_Msk\fP   (0x1UL << ETH_DMASR_ROS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ROS\fP   \fBETH_DMASR_ROS_Msk\fP        /* Receive overflow status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TJTS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TJTS_Msk\fP   (0x1UL << ETH_DMASR_TJTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TJTS\fP   \fBETH_DMASR_TJTS_Msk\fP       /* Transmit jabber timeout status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TBUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TBUS_Msk\fP   (0x1UL << ETH_DMASR_TBUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TBUS\fP   \fBETH_DMASR_TBUS_Msk\fP       /* Transmit buffer unavailable status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPSS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPSS_Msk\fP   (0x1UL << ETH_DMASR_TPSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPSS\fP   \fBETH_DMASR_TPSS_Msk\fP       /* Transmit process stopped status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TS_Msk\fP   (0x1UL << ETH_DMASR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TS\fP   \fBETH_DMASR_TS_Msk\fP         /* Transmit status */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DTCEFD_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DTCEFD_Msk\fP   (0x1UL << ETH_DMAOMR_DTCEFD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DTCEFD\fP   \fBETH_DMAOMR_DTCEFD_Msk\fP    /* Disable Dropping of TCP/IP checksum error frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RSF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RSF_Msk\fP   (0x1UL << ETH_DMAOMR_RSF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RSF\fP   \fBETH_DMAOMR_RSF_Msk\fP       /* Receive store and forward */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DFRF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DFRF_Msk\fP   (0x1UL << ETH_DMAOMR_DFRF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DFRF\fP   \fBETH_DMAOMR_DFRF_Msk\fP      /* Disable flushing of received frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TSF_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TSF_Msk\fP   (0x1UL << ETH_DMAOMR_TSF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TSF\fP   \fBETH_DMAOMR_TSF_Msk\fP       /* Transmit store and forward */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FTF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FTF_Msk\fP   (0x1UL << ETH_DMAOMR_FTF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FTF\fP   \fBETH_DMAOMR_FTF_Msk\fP       /* Flush transmit FIFO */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_Msk\fP   (0x7UL << ETH_DMAOMR_TTC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC\fP   \fBETH_DMAOMR_TTC_Msk\fP       /* Transmit threshold control */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_64Bytes\fP   0x00000000U              /* threshold level of the MTL Transmit FIFO is 64 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_128Bytes\fP   0x00004000U              /* threshold level of the MTL Transmit FIFO is 128 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_192Bytes\fP   0x00008000U              /* threshold level of the MTL Transmit FIFO is 192 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_256Bytes\fP   0x0000C000U              /* threshold level of the MTL Transmit FIFO is 256 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_40Bytes\fP   0x00010000U              /* threshold level of the MTL Transmit FIFO is 40 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_32Bytes\fP   0x00014000U              /* threshold level of the MTL Transmit FIFO is 32 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_24Bytes\fP   0x00018000U              /* threshold level of the MTL Transmit FIFO is 24 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_16Bytes\fP   0x0001C000U              /* threshold level of the MTL Transmit FIFO is 16 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_ST_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_ST_Msk\fP   (0x1UL << ETH_DMAOMR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_ST\fP   \fBETH_DMAOMR_ST_Msk\fP        /* Start/stop transmission command */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FEF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FEF_Msk\fP   (0x1UL << ETH_DMAOMR_FEF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FEF\fP   \fBETH_DMAOMR_FEF_Msk\fP       /* Forward error frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FUGF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FUGF_Msk\fP   (0x1UL << ETH_DMAOMR_FUGF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FUGF\fP   \fBETH_DMAOMR_FUGF_Msk\fP      /* Forward undersized good frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_Msk\fP   (0x3UL << ETH_DMAOMR_RTC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC\fP   \fBETH_DMAOMR_RTC_Msk\fP       /* receive threshold control */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_64Bytes\fP   0x00000000U              /* threshold level of the MTL Receive FIFO is 64 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_32Bytes\fP   0x00000008U              /* threshold level of the MTL Receive FIFO is 32 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_96Bytes\fP   0x00000010U              /* threshold level of the MTL Receive FIFO is 96 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_128Bytes\fP   0x00000018U              /* threshold level of the MTL Receive FIFO is 128 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_OSF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_OSF_Msk\fP   (0x1UL << ETH_DMAOMR_OSF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_OSF\fP   \fBETH_DMAOMR_OSF_Msk\fP       /* operate on second frame */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_SR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_SR_Msk\fP   (0x1UL << ETH_DMAOMR_SR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_SR\fP   \fBETH_DMAOMR_SR_Msk\fP        /* Start/stop receive */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_NISE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_NISE_Msk\fP   (0x1UL << ETH_DMAIER_NISE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_NISE\fP   \fBETH_DMAIER_NISE_Msk\fP      /* Normal interrupt summary enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_AISE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_AISE_Msk\fP   (0x1UL << ETH_DMAIER_AISE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_AISE\fP   \fBETH_DMAIER_AISE_Msk\fP      /* Abnormal interrupt summary enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ERIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ERIE_Msk\fP   (0x1UL << ETH_DMAIER_ERIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ERIE\fP   \fBETH_DMAIER_ERIE_Msk\fP      /* Early receive interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_FBEIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_FBEIE_Msk\fP   (0x1UL << ETH_DMAIER_FBEIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_FBEIE\fP   \fBETH_DMAIER_FBEIE_Msk\fP     /* Fatal bus error interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ETIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ETIE_Msk\fP   (0x1UL << ETH_DMAIER_ETIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ETIE\fP   \fBETH_DMAIER_ETIE_Msk\fP      /* Early transmit interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RWTIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RWTIE_Msk\fP   (0x1UL << ETH_DMAIER_RWTIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RWTIE\fP   \fBETH_DMAIER_RWTIE_Msk\fP     /* Receive watchdog timeout interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RPSIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RPSIE_Msk\fP   (0x1UL << ETH_DMAIER_RPSIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RPSIE\fP   \fBETH_DMAIER_RPSIE_Msk\fP     /* Receive process stopped interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RBUIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RBUIE_Msk\fP   (0x1UL << ETH_DMAIER_RBUIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RBUIE\fP   \fBETH_DMAIER_RBUIE_Msk\fP     /* Receive buffer unavailable interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RIE_Msk\fP   (0x1UL << ETH_DMAIER_RIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RIE\fP   \fBETH_DMAIER_RIE_Msk\fP       /* Receive interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TUIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TUIE_Msk\fP   (0x1UL << ETH_DMAIER_TUIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TUIE\fP   \fBETH_DMAIER_TUIE_Msk\fP      /* Transmit Underflow interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ROIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ROIE_Msk\fP   (0x1UL << ETH_DMAIER_ROIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ROIE\fP   \fBETH_DMAIER_ROIE_Msk\fP      /* Receive Overflow interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TJTIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TJTIE_Msk\fP   (0x1UL << ETH_DMAIER_TJTIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TJTIE\fP   \fBETH_DMAIER_TJTIE_Msk\fP     /* Transmit jabber timeout interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TBUIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TBUIE_Msk\fP   (0x1UL << ETH_DMAIER_TBUIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TBUIE\fP   \fBETH_DMAIER_TBUIE_Msk\fP     /* Transmit buffer unavailable interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TPSIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TPSIE_Msk\fP   (0x1UL << ETH_DMAIER_TPSIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TPSIE\fP   \fBETH_DMAIER_TPSIE_Msk\fP     /* Transmit process stopped interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TIE_Msk\fP   (0x1UL << ETH_DMAIER_TIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TIE\fP   \fBETH_DMAIER_TIE_Msk\fP       /* Transmit interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OFOC_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OFOC_Msk\fP   (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OFOC\fP   \fBETH_DMAMFBOCR_OFOC_Msk\fP   /* Overflow bit for FIFO overflow counter */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFA_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFA_Msk\fP   (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFA\fP   \fBETH_DMAMFBOCR_MFA_Msk\fP    /* Number of frames missed by the application */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OMFC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OMFC_Msk\fP   (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OMFC\fP   \fBETH_DMAMFBOCR_OMFC_Msk\fP   /* Overflow bit for missed frame counter */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFC_Msk\fP   (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFC\fP   \fBETH_DMAMFBOCR_MFC_Msk\fP    /* Number of frames missed by the controller */"
.br
.ti -1c
.RI "#define \fBETH_DMACHTDR_HTDAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTDR_HTDAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTDR_HTDAP\fP   \fBETH_DMACHTDR_HTDAP_Msk\fP   /* Host transmit descriptor address pointer */"
.br
.ti -1c
.RI "#define \fBETH_DMACHRDR_HRDAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRDR_HRDAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRDR_HRDAP\fP   \fBETH_DMACHRDR_HRDAP_Msk\fP   /* Host receive descriptor address pointer */"
.br
.ti -1c
.RI "#define \fBETH_DMACHTBAR_HTBAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTBAR_HTBAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTBAR_HTBAP\fP   \fBETH_DMACHTBAR_HTBAP_Msk\fP  /* Host transmit buffer address pointer */"
.br
.ti -1c
.RI "#define \fBETH_DMACHRBAR_HRBAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRBAR_HRBAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRBAR_HRBAP\fP   \fBETH_DMACHRBAR_HRBAP_Msk\fP  /* Host receive buffer address pointer */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQSCS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQSCS_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQSCS\fP   \fBUSB_OTG_GOTGCTL_SRQSCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQ_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQ_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQ\fP   \fBUSB_OTG_GOTGCTL_SRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNGSCS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNGSCS_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNGSCS\fP   \fBUSB_OTG_GOTGCTL_HNGSCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNPRQ_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNPRQ_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNPRQ\fP   \fBUSB_OTG_GOTGCTL_HNPRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HSHNPEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HSHNPEN_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HSHNPEN\fP   \fBUSB_OTG_GOTGCTL_HSHNPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DHNPEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DHNPEN_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DHNPEN\fP   \fBUSB_OTG_GOTGCTL_DHNPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_CIDSTS_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_CIDSTS_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_CIDSTS\fP   \fBUSB_OTG_GOTGCTL_CIDSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DBCT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DBCT_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DBCT\fP   \fBUSB_OTG_GOTGCTL_DBCT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_ASVLD_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_ASVLD_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_ASVLD\fP   \fBUSB_OTG_GOTGCTL_ASVLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_BSVLD_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_BSVLD_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_BSVLD\fP   \fBUSB_OTG_GOTGCTL_BSVLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_Msk\fP   (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS\fP   \fBUSB_OTG_HCFG_FSLSPCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_0\fP   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_1\fP   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSS_Msk\fP   (0x1UL << USB_OTG_HCFG_FSLSS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSS\fP   \fBUSB_OTG_HCFG_FSLSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_Msk\fP   (0x3UL << USB_OTG_DCFG_DSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD\fP   \fBUSB_OTG_DCFG_DSPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_0\fP   (0x1UL << USB_OTG_DCFG_DSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_1\fP   (0x2UL << USB_OTG_DCFG_DSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_NZLSOHSK_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_NZLSOHSK_Msk\fP   (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_NZLSOHSK\fP   \fBUSB_OTG_DCFG_NZLSOHSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_Msk\fP   (0x7FUL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD\fP   \fBUSB_OTG_DCFG_DAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_0\fP   (0x01UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_1\fP   (0x02UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_2\fP   (0x04UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_3\fP   (0x08UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_4\fP   (0x10UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_5\fP   (0x20UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_6\fP   (0x40UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_Msk\fP   (0x3UL << USB_OTG_DCFG_PFIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL\fP   \fBUSB_OTG_DCFG_PFIVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_0\fP   (0x1UL << USB_OTG_DCFG_PFIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_1\fP   (0x2UL << USB_OTG_DCFG_PFIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_XCVRDLY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_XCVRDLY_Msk\fP   (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_XCVRDLY\fP   \fBUSB_OTG_DCFG_XCVRDLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_ERRATIM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_ERRATIM_Msk\fP   (0x1UL << USB_OTG_DCFG_ERRATIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_ERRATIM\fP   \fBUSB_OTG_DCFG_ERRATIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_Msk\fP   (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL\fP   \fBUSB_OTG_DCFG_PERSCHIVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_0\fP   (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_1\fP   (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_STPPCLK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_STPPCLK_Msk\fP   (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_STPPCLK\fP   \fBUSB_OTG_PCGCR_STPPCLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_GATEHCLK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_GATEHCLK_Msk\fP   (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_GATEHCLK\fP   \fBUSB_OTG_PCGCR_GATEHCLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_PHYSUSP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_PHYSUSP_Msk\fP   (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_PHYSUSP\fP   \fBUSB_OTG_PCGCR_PHYSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SEDET_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SEDET_Msk\fP   (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SEDET\fP   \fBUSB_OTG_GOTGINT_SEDET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SRSSCHG_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SRSSCHG_Msk\fP   (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SRSSCHG\fP   \fBUSB_OTG_GOTGINT_SRSSCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNSSCHG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNSSCHG_Msk\fP   (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNSSCHG\fP   \fBUSB_OTG_GOTGINT_HNSSCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNGDET_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNGDET_Msk\fP   (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNGDET\fP   \fBUSB_OTG_GOTGINT_HNGDET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_ADTOCHG_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_ADTOCHG_Msk\fP   (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_ADTOCHG\fP   \fBUSB_OTG_GOTGINT_ADTOCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_DBCDNE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_DBCDNE_Msk\fP   (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_DBCDNE\fP   \fBUSB_OTG_GOTGINT_DBCDNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_RWUSIG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_RWUSIG_Msk\fP   (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_RWUSIG\fP   \fBUSB_OTG_DCTL_RWUSIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SDIS_Msk\fP   (0x1UL << USB_OTG_DCTL_SDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SDIS\fP   \fBUSB_OTG_DCTL_SDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GINSTS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GINSTS_Msk\fP   (0x1UL << USB_OTG_DCTL_GINSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GINSTS\fP   \fBUSB_OTG_DCTL_GINSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GONSTS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GONSTS_Msk\fP   (0x1UL << USB_OTG_DCTL_GONSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GONSTS\fP   \fBUSB_OTG_DCTL_GONSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_Msk\fP   (0x7UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL\fP   \fBUSB_OTG_DCTL_TCTL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_0\fP   (0x1UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_1\fP   (0x2UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_2\fP   (0x4UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGINAK_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGINAK_Msk\fP   (0x1UL << USB_OTG_DCTL_SGINAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGINAK\fP   \fBUSB_OTG_DCTL_SGINAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGINAK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGINAK_Msk\fP   (0x1UL << USB_OTG_DCTL_CGINAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGINAK\fP   \fBUSB_OTG_DCTL_CGINAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGONAK_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGONAK_Msk\fP   (0x1UL << USB_OTG_DCTL_SGONAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGONAK\fP   \fBUSB_OTG_DCTL_SGONAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGONAK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGONAK_Msk\fP   (0x1UL << USB_OTG_DCTL_CGONAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGONAK\fP   \fBUSB_OTG_DCTL_CGONAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_POPRGDNE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_POPRGDNE_Msk\fP   (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_POPRGDNE\fP   \fBUSB_OTG_DCTL_POPRGDNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFIR_FRIVL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFIR_FRIVL_Msk\fP   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFIR_FRIVL\fP   \fBUSB_OTG_HFIR_FRIVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FRNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FRNUM_Msk\fP   (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FRNUM\fP   \fBUSB_OTG_HFNUM_FRNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FTREM_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FTREM_Msk\fP   (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FTREM\fP   \fBUSB_OTG_HFNUM_FTREM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_SUSPSTS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_SUSPSTS_Msk\fP   (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_SUSPSTS\fP   \fBUSB_OTG_DSTS_SUSPSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_Msk\fP   (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD\fP   \fBUSB_OTG_DSTS_ENUMSPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_0\fP   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_1\fP   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_EERR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_EERR_Msk\fP   (0x1UL << USB_OTG_DSTS_EERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_EERR\fP   \fBUSB_OTG_DSTS_EERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_FNSOF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_FNSOF_Msk\fP   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_FNSOF\fP   \fBUSB_OTG_DSTS_FNSOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_GINT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_GINT_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_GINT\fP   \fBUSB_OTG_GAHBCFG_GINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_Msk\fP   (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN\fP   \fBUSB_OTG_GAHBCFG_HBSTLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_0\fP   (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_1\fP   (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_2\fP   (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_3\fP   (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_4\fP   (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_DMAEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_DMAEN_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_DMAEN\fP   \fBUSB_OTG_GAHBCFG_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_TXFELVL_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_TXFELVL_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_TXFELVL\fP   \fBUSB_OTG_GAHBCFG_TXFELVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_PTXFELVL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_PTXFELVL_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_PTXFELVL\fP   \fBUSB_OTG_GAHBCFG_PTXFELVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_Msk\fP   (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL\fP   \fBUSB_OTG_GUSBCFG_TOCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_0\fP   (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_1\fP   (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_2\fP   (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYSEL_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYSEL_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYSEL\fP   \fBUSB_OTG_GUSBCFG_PHYSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_SRPCAP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_SRPCAP_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_SRPCAP\fP   \fBUSB_OTG_GUSBCFG_SRPCAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_HNPCAP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_HNPCAP_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_HNPCAP\fP   \fBUSB_OTG_GUSBCFG_HNPCAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_Msk\fP   (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT\fP   \fBUSB_OTG_GUSBCFG_TRDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_0\fP   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_1\fP   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_2\fP   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_3\fP   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYLPCS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYLPCS_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYLPCS\fP   \fBUSB_OTG_GUSBCFG_PHYLPCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIFSLS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIFSLS_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIFSLS\fP   \fBUSB_OTG_GUSBCFG_ULPIFSLS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIAR_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIAR_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIAR\fP   \fBUSB_OTG_GUSBCFG_ULPIAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPICSM_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPICSM_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPICSM\fP   \fBUSB_OTG_GUSBCFG_ULPICSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSD\fP   \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSI\fP   \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TSDPS_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TSDPS_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TSDPS\fP   \fBUSB_OTG_GUSBCFG_TSDPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PCCI_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PCCI_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PCCI\fP   \fBUSB_OTG_GUSBCFG_PCCI_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PTCI_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PTCI_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PTCI\fP   \fBUSB_OTG_GUSBCFG_PTCI_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIIPD_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIIPD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIIPD\fP   \fBUSB_OTG_GUSBCFG_ULPIIPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FHMOD_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FHMOD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FHMOD\fP   \fBUSB_OTG_GUSBCFG_FHMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FDMOD_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FDMOD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FDMOD\fP   \fBUSB_OTG_GUSBCFG_FDMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_CTXPKT_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_CTXPKT_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_CTXPKT\fP   \fBUSB_OTG_GUSBCFG_CTXPKT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_CSRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_CSRST_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_CSRST\fP   \fBUSB_OTG_GRSTCTL_CSRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_HSRST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_HSRST_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_HSRST\fP   \fBUSB_OTG_GRSTCTL_HSRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_FCRST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_FCRST_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_FCRST\fP   \fBUSB_OTG_GRSTCTL_FCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_RXFFLSH_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_RXFFLSH_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_RXFFLSH\fP   \fBUSB_OTG_GRSTCTL_RXFFLSH_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFFLSH_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFFLSH_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFFLSH\fP   \fBUSB_OTG_GRSTCTL_TXFFLSH_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_Msk\fP   (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM\fP   \fBUSB_OTG_GRSTCTL_TXFNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_0\fP   (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_1\fP   (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_2\fP   (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_3\fP   (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_4\fP   (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_DMAREQ_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_DMAREQ_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_DMAREQ\fP   \fBUSB_OTG_GRSTCTL_DMAREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_AHBIDL_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_AHBIDL_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_AHBIDL\fP   \fBUSB_OTG_GRSTCTL_AHBIDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_XFRCM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_XFRCM\fP   \fBUSB_OTG_DIEPMSK_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_EPDM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_EPDM\fP   \fBUSB_OTG_DIEPMSK_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TOM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TOM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TOM\fP   \fBUSB_OTG_DIEPMSK_TOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_ITTXFEMSK\fP   \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNMM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNMM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNMM\fP   \fBUSB_OTG_DIEPMSK_INEPNMM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNEM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNEM\fP   \fBUSB_OTG_DIEPMSK_INEPNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TXFURM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TXFURM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TXFURM\fP   \fBUSB_OTG_DIEPMSK_TXFURM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_BIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_BIM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_BIM\fP   \fBUSB_OTG_DIEPMSK_BIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXFSAVL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXFSAVL_Msk\fP   (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXFSAVL\fP   \fBUSB_OTG_HPTXSTS_PTXFSAVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_Msk\fP   (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV\fP   \fBUSB_OTG_HPTXSTS_PTXQSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_0\fP   (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_1\fP   (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_2\fP   (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_3\fP   (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_4\fP   (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_5\fP   (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_6\fP   (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_7\fP   (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_Msk\fP   (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP\fP   \fBUSB_OTG_HPTXSTS_PTXQTOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_0\fP   (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_1\fP   (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_2\fP   (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_3\fP   (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_4\fP   (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_5\fP   (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_6\fP   (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_7\fP   (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINT_HAINT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINT_HAINT_Msk\fP   (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINT_HAINT\fP   \fBUSB_OTG_HAINT_HAINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_XFRCM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_XFRCM\fP   \fBUSB_OTG_DOEPMSK_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_EPDM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_EPDM\fP   \fBUSB_OTG_DOEPMSK_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_AHBERRM_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_AHBERRM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_AHBERRM\fP   \fBUSB_OTG_DOEPMSK_AHBERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_STUPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_STUPM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_STUPM\fP   \fBUSB_OTG_DOEPMSK_STUPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPDM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPDM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPDM\fP   \fBUSB_OTG_DOEPMSK_OTEPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPSPRM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPSPRM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPSPRM\fP   \fBUSB_OTG_DOEPMSK_OTEPSPRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_B2BSTUP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_B2BSTUP_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_B2BSTUP\fP   \fBUSB_OTG_DOEPMSK_B2BSTUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OPEM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OPEM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OPEM\fP   \fBUSB_OTG_DOEPMSK_OPEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BOIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BOIM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BOIM\fP   \fBUSB_OTG_DOEPMSK_BOIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BERRM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BERRM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BERRM\fP   \fBUSB_OTG_DOEPMSK_BERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NAKM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NAKM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NAKM\fP   \fBUSB_OTG_DOEPMSK_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NYETM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NYETM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NYETM\fP   \fBUSB_OTG_DOEPMSK_NYETM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CMOD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CMOD_Msk\fP   (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CMOD\fP   \fBUSB_OTG_GINTSTS_CMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_MMIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_MMIS_Msk\fP   (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_MMIS\fP   \fBUSB_OTG_GINTSTS_MMIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OTGINT_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OTGINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OTGINT\fP   \fBUSB_OTG_GINTSTS_OTGINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SOF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SOF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_SOF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SOF\fP   \fBUSB_OTG_GINTSTS_SOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_RXFLVL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_RXFLVL_Msk\fP   (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_RXFLVL\fP   \fBUSB_OTG_GINTSTS_RXFLVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_NPTXFE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_NPTXFE_Msk\fP   (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_NPTXFE\fP   \fBUSB_OTG_GINTSTS_NPTXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_GINAKEFF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_GINAKEFF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_GINAKEFF\fP   \fBUSB_OTG_GINTSTS_GINAKEFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_BOUTNAKEFF\fP   \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ESUSP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ESUSP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ESUSP\fP   \fBUSB_OTG_GINTSTS_ESUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBSUSP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBSUSP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBSUSP\fP   \fBUSB_OTG_GINTSTS_USBSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBRST_Msk\fP   (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBRST\fP   \fBUSB_OTG_GINTSTS_USBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ENUMDNE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ENUMDNE_Msk\fP   (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ENUMDNE\fP   \fBUSB_OTG_GINTSTS_ENUMDNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ISOODRP_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ISOODRP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ISOODRP\fP   \fBUSB_OTG_GINTSTS_ISOODRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_EOPF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_EOPF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_EOPF\fP   \fBUSB_OTG_GINTSTS_EOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IEPINT_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IEPINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IEPINT\fP   \fBUSB_OTG_GINTSTS_IEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OEPINT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OEPINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OEPINT\fP   \fBUSB_OTG_GINTSTS_OEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IISOIXFR_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IISOIXFR_Msk\fP   (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IISOIXFR\fP   \fBUSB_OTG_GINTSTS_IISOIXFR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT\fP   \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DATAFSUSP_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DATAFSUSP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DATAFSUSP\fP   \fBUSB_OTG_GINTSTS_DATAFSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HPRTINT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HPRTINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HPRTINT\fP   \fBUSB_OTG_GINTSTS_HPRTINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HCINT_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HCINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HCINT\fP   \fBUSB_OTG_GINTSTS_HCINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PTXFE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PTXFE_Msk\fP   (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PTXFE\fP   \fBUSB_OTG_GINTSTS_PTXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CIDSCHG_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CIDSCHG_Msk\fP   (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CIDSCHG\fP   \fBUSB_OTG_GINTSTS_CIDSCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DISCINT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DISCINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DISCINT\fP   \fBUSB_OTG_GINTSTS_DISCINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SRQINT_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SRQINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SRQINT\fP   \fBUSB_OTG_GINTSTS_SRQINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_WKUINT_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_WKUINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_WKUINT\fP   \fBUSB_OTG_GINTSTS_WKUINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_MMISM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_MMISM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_MMISM\fP   \fBUSB_OTG_GINTMSK_MMISM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OTGINT_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OTGINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OTGINT\fP   \fBUSB_OTG_GINTMSK_OTGINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SOFM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SOFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SOFM\fP   \fBUSB_OTG_GINTMSK_SOFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_RXFLVLM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_RXFLVLM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_RXFLVLM\fP   \fBUSB_OTG_GINTMSK_RXFLVLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_NPTXFEM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_NPTXFEM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_NPTXFEM\fP   \fBUSB_OTG_GINTMSK_NPTXFEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GINAKEFFM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GINAKEFFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GINAKEFFM\fP   \fBUSB_OTG_GINTMSK_GINAKEFFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GONAKEFFM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GONAKEFFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GONAKEFFM\fP   \fBUSB_OTG_GINTMSK_GONAKEFFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ESUSPM_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ESUSPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ESUSPM\fP   \fBUSB_OTG_GINTMSK_ESUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBSUSPM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBSUSPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBSUSPM\fP   \fBUSB_OTG_GINTMSK_USBSUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBRST_Msk\fP   (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBRST\fP   \fBUSB_OTG_GINTMSK_USBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ENUMDNEM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ENUMDNEM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ENUMDNEM\fP   \fBUSB_OTG_GINTMSK_ENUMDNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ISOODRPM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ISOODRPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ISOODRPM\fP   \fBUSB_OTG_GINTMSK_ISOODRPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EOPFM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EOPFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EOPFM\fP   \fBUSB_OTG_GINTMSK_EOPFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EPMISM_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EPMISM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EPMISM\fP   \fBUSB_OTG_GINTMSK_EPMISM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IEPINT_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IEPINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IEPINT\fP   \fBUSB_OTG_GINTMSK_IEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OEPINT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OEPINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OEPINT\fP   \fBUSB_OTG_GINTMSK_OEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IISOIXFRM_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IISOIXFRM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IISOIXFRM\fP   \fBUSB_OTG_GINTMSK_IISOIXFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM\fP   \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_FSUSPM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_FSUSPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_FSUSPM\fP   \fBUSB_OTG_GINTMSK_FSUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PRTIM_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PRTIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PRTIM\fP   \fBUSB_OTG_GINTMSK_PRTIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_HCIM_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_HCIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_HCIM\fP   \fBUSB_OTG_GINTMSK_HCIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PTXFEM_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PTXFEM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PTXFEM\fP   \fBUSB_OTG_GINTMSK_PTXFEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_CIDSCHGM_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_CIDSCHGM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_CIDSCHGM\fP   \fBUSB_OTG_GINTMSK_CIDSCHGM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_DISCINT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_DISCINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_DISCINT\fP   \fBUSB_OTG_GINTMSK_DISCINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SRQIM_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SRQIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SRQIM\fP   \fBUSB_OTG_GINTMSK_SRQIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_WUIM_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_WUIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_WUIM\fP   \fBUSB_OTG_GINTMSK_WUIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_IEPINT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_IEPINT_Msk\fP   (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_IEPINT\fP   \fBUSB_OTG_DAINT_IEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_OEPINT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_OEPINT_Msk\fP   (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_OEPINT\fP   \fBUSB_OTG_DAINT_OEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINTMSK_HAINTM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINTMSK_HAINTM_Msk\fP   (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINTMSK_HAINTM\fP   \fBUSB_OTG_HAINTMSK_HAINTM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_EPNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_EPNUM_Msk\fP   (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_EPNUM\fP   \fBUSB_OTG_GRXSTSP_EPNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_BCNT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_BCNT_Msk\fP   (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_BCNT\fP   \fBUSB_OTG_GRXSTSP_BCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_DPID_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_DPID_Msk\fP   (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_DPID\fP   \fBUSB_OTG_GRXSTSP_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_PKTSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_PKTSTS_Msk\fP   (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_PKTSTS\fP   \fBUSB_OTG_GRXSTSP_PKTSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_IEPM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_IEPM_Msk\fP   (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_IEPM\fP   \fBUSB_OTG_DAINTMSK_IEPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_OEPM_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_OEPM_Msk\fP   (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_OEPM\fP   \fBUSB_OTG_DAINTMSK_OEPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXFSIZ_RXFD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXFSIZ_RXFD_Msk\fP   (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXFSIZ_RXFD\fP   \fBUSB_OTG_GRXFSIZ_RXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSDIS_VBUSDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSDIS_VBUSDT_Msk\fP   (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSDIS_VBUSDT\fP   \fBUSB_OTG_DVBUSDIS_VBUSDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFSA_Msk\fP   (0xFFFFUL << USB_OTG_NPTXFSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFSA\fP   \fBUSB_OTG_NPTXFSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFD_Msk\fP   (0xFFFFUL << USB_OTG_NPTXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFD\fP   \fBUSB_OTG_NPTXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FSA_Msk\fP   (0xFFFFUL << USB_OTG_TX0FSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FSA\fP   \fBUSB_OTG_TX0FSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FD_Msk\fP   (0xFFFFUL << USB_OTG_TX0FD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FD\fP   \fBUSB_OTG_TX0FD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSPULSE_DVBUSP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSPULSE_DVBUSP_Msk\fP   (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSPULSE_DVBUSP\fP   \fBUSB_OTG_DVBUSPULSE_DVBUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Msk\fP   (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXFSAV\fP   \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Msk\fP   (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV\fP   \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_0\fP   (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_1\fP   (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_2\fP   (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_3\fP   (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_4\fP   (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_5\fP   (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_6\fP   (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_7\fP   (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Msk\fP   (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP\fP   \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_0\fP   (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_1\fP   (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_2\fP   (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_3\fP   (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_4\fP   (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_5\fP   (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_6\fP   (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_NONISOTHREN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_NONISOTHREN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_NONISOTHREN\fP   \fBUSB_OTG_DTHRCTL_NONISOTHREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ISOTHREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ISOTHREN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ISOTHREN\fP   \fBUSB_OTG_DTHRCTL_ISOTHREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_Msk\fP   (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN\fP   \fBUSB_OTG_DTHRCTL_TXTHRLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_0\fP   (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_1\fP   (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_2\fP   (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_3\fP   (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_4\fP   (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_5\fP   (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_6\fP   (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_7\fP   (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_8\fP   (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHREN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHREN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHREN\fP   \fBUSB_OTG_DTHRCTL_RXTHREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_Msk\fP   (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN\fP   \fBUSB_OTG_DTHRCTL_RXTHRLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_0\fP   (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_1\fP   (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_2\fP   (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_3\fP   (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_4\fP   (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_5\fP   (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_6\fP   (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_7\fP   (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_8\fP   (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ARPEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ARPEN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ARPEN\fP   \fBUSB_OTG_DTHRCTL_ARPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk\fP   (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM\fP   \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_IEP1INT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_IEP1INT_Msk\fP   (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_IEP1INT\fP   \fBUSB_OTG_DEACHINT_IEP1INT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_OEP1INT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_OEP1INT_Msk\fP   (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_OEP1INT\fP   \fBUSB_OTG_DEACHINT_OEP1INT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_PWRDWN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_PWRDWN_Msk\fP   (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_PWRDWN\fP   \fBUSB_OTG_GCCFG_PWRDWN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_I2CPADEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_I2CPADEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_I2CPADEN\fP   \fBUSB_OTG_GCCFG_I2CPADEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSASEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSASEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSASEN\fP   \fBUSB_OTG_GCCFG_VBUSASEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSBSEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSBSEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSBSEN\fP   \fBUSB_OTG_GCCFG_VBUSBSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_SOFOUTEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_SOFOUTEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_SOFOUTEN\fP   \fBUSB_OTG_GCCFG_SOFOUTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_NOVBUSSENS_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_NOVBUSSENS_Msk\fP   (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_NOVBUSSENS\fP   \fBUSB_OTG_GCCFG_NOVBUSSENS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Msk\fP   (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_IEP1INTM\fP   \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Msk\fP   (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_OEP1INTM\fP   \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CID_PRODUCT_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CID_PRODUCT_ID_Msk\fP   (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CID_PRODUCT_ID\fP   \fBUSB_OTG_CID_PRODUCT_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_XFRCM\fP   \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_EPDM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_EPDM\fP   \fBUSB_OTG_DIEPEACHMSK1_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TOM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TOM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TOM\fP   \fBUSB_OTG_DIEPEACHMSK1_TOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK\fP   \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNMM\fP   \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNEM\fP   \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TXFURM\fP   \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_BIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_BIM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_BIM\fP   \fBUSB_OTG_DIEPEACHMSK1_BIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_NAKM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_NAKM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_NAKM\fP   \fBUSB_OTG_DIEPEACHMSK1_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCSTS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCSTS_Msk\fP   (0x1UL << USB_OTG_HPRT_PCSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCSTS\fP   \fBUSB_OTG_HPRT_PCSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCDET_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCDET_Msk\fP   (0x1UL << USB_OTG_HPRT_PCDET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCDET\fP   \fBUSB_OTG_HPRT_PCDET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENA_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENA_Msk\fP   (0x1UL << USB_OTG_HPRT_PENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENA\fP   \fBUSB_OTG_HPRT_PENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENCHNG_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENCHNG_Msk\fP   (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENCHNG\fP   \fBUSB_OTG_HPRT_PENCHNG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCA_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCA_Msk\fP   (0x1UL << USB_OTG_HPRT_POCA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCA\fP   \fBUSB_OTG_HPRT_POCA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCCHNG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCCHNG_Msk\fP   (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCCHNG\fP   \fBUSB_OTG_HPRT_POCCHNG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRES_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRES_Msk\fP   (0x1UL << USB_OTG_HPRT_PRES_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRES\fP   \fBUSB_OTG_HPRT_PRES_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSUSP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSUSP_Msk\fP   (0x1UL << USB_OTG_HPRT_PSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSUSP\fP   \fBUSB_OTG_HPRT_PSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRST_Msk\fP   (0x1UL << USB_OTG_HPRT_PRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRST\fP   \fBUSB_OTG_HPRT_PRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_Msk\fP   (0x3UL << USB_OTG_HPRT_PLSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS\fP   \fBUSB_OTG_HPRT_PLSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_0\fP   (0x1UL << USB_OTG_HPRT_PLSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_1\fP   (0x2UL << USB_OTG_HPRT_PLSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PPWR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PPWR_Msk\fP   (0x1UL << USB_OTG_HPRT_PPWR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PPWR\fP   \fBUSB_OTG_HPRT_PPWR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_Msk\fP   (0xFUL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL\fP   \fBUSB_OTG_HPRT_PTCTL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_0\fP   (0x1UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_1\fP   (0x2UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_2\fP   (0x4UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_3\fP   (0x8UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_Msk\fP   (0x3UL << USB_OTG_HPRT_PSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD\fP   \fBUSB_OTG_HPRT_PSPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_0\fP   (0x1UL << USB_OTG_HPRT_PSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_1\fP   (0x2UL << USB_OTG_HPRT_PSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_XFRCM\fP   \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_EPDM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_EPDM\fP   \fBUSB_OTG_DOEPEACHMSK1_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TOM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TOM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TOM\fP   \fBUSB_OTG_DOEPEACHMSK1_TOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK\fP   \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNMM\fP   \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNEM\fP   \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TXFURM\fP   \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BIM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BIM\fP   \fBUSB_OTG_DOEPEACHMSK1_BIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BERRM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BERRM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BERRM\fP   \fBUSB_OTG_DOEPEACHMSK1_BERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NAKM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NAKM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NAKM\fP   \fBUSB_OTG_DOEPEACHMSK1_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NYETM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NYETM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NYETM\fP   \fBUSB_OTG_DOEPEACHMSK1_NYETM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXSA_Msk\fP   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXSA\fP   \fBUSB_OTG_HPTXFSIZ_PTXSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXFD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXFD_Msk\fP   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXFD\fP   \fBUSB_OTG_HPTXFSIZ_PTXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_MPSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_MPSIZ_Msk\fP   (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_MPSIZ\fP   \fBUSB_OTG_DIEPCTL_MPSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_USBAEP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_USBAEP_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_USBAEP\fP   \fBUSB_OTG_DIEPCTL_USBAEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EONUM_DPID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EONUM_DPID_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EONUM_DPID\fP   \fBUSB_OTG_DIEPCTL_EONUM_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_NAKSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_NAKSTS_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_NAKSTS\fP   \fBUSB_OTG_DIEPCTL_NAKSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_Msk\fP   (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP\fP   \fBUSB_OTG_DIEPCTL_EPTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_0\fP   (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_1\fP   (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_STALL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_STALL_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_STALL\fP   \fBUSB_OTG_DIEPCTL_STALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_Msk\fP   (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM\fP   \fBUSB_OTG_DIEPCTL_TXFNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_0\fP   (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_1\fP   (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_2\fP   (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_3\fP   (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_CNAK_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_CNAK_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_CNAK\fP   \fBUSB_OTG_DIEPCTL_CNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SNAK_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SNAK_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SNAK\fP   \fBUSB_OTG_DIEPCTL_SNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM\fP   \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SODDFRM_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SODDFRM_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SODDFRM\fP   \fBUSB_OTG_DIEPCTL_SODDFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPDIS_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPDIS_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPDIS\fP   \fBUSB_OTG_DIEPCTL_EPDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPENA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPENA_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPENA\fP   \fBUSB_OTG_DIEPCTL_EPENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MPSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MPSIZ_Msk\fP   (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MPSIZ\fP   \fBUSB_OTG_HCCHAR_MPSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_Msk\fP   (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM\fP   \fBUSB_OTG_HCCHAR_EPNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_0\fP   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_1\fP   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_2\fP   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_3\fP   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPDIR_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPDIR_Msk\fP   (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPDIR\fP   \fBUSB_OTG_HCCHAR_EPDIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_LSDEV_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_LSDEV_Msk\fP   (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_LSDEV\fP   \fBUSB_OTG_HCCHAR_LSDEV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_Msk\fP   (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP\fP   \fBUSB_OTG_HCCHAR_EPTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_0\fP   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_1\fP   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_Msk\fP   (0x3UL << USB_OTG_HCCHAR_MC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC\fP   \fBUSB_OTG_HCCHAR_MC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_0\fP   (0x1UL << USB_OTG_HCCHAR_MC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_1\fP   (0x2UL << USB_OTG_HCCHAR_MC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_Msk\fP   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD\fP   \fBUSB_OTG_HCCHAR_DAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_0\fP   (0x01UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_1\fP   (0x02UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_2\fP   (0x04UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_3\fP   (0x08UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_4\fP   (0x10UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_5\fP   (0x20UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_6\fP   (0x40UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_ODDFRM_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_ODDFRM_Msk\fP   (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_ODDFRM\fP   \fBUSB_OTG_HCCHAR_ODDFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHDIS_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHDIS_Msk\fP   (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHDIS\fP   \fBUSB_OTG_HCCHAR_CHDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHENA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHENA_Msk\fP   (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHENA\fP   \fBUSB_OTG_HCCHAR_CHENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_Msk\fP   (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR\fP   \fBUSB_OTG_HCSPLT_PRTADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_0\fP   (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_1\fP   (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_2\fP   (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_3\fP   (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_4\fP   (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_5\fP   (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_6\fP   (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_Msk\fP   (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR\fP   \fBUSB_OTG_HCSPLT_HUBADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_0\fP   (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_1\fP   (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_2\fP   (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_3\fP   (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_4\fP   (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_5\fP   (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_6\fP   (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_Msk\fP   (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS\fP   \fBUSB_OTG_HCSPLT_XACTPOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_0\fP   (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_1\fP   (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_COMPLSPLT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_COMPLSPLT_Msk\fP   (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_COMPLSPLT\fP   \fBUSB_OTG_HCSPLT_COMPLSPLT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_SPLITEN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_SPLITEN_Msk\fP   (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_SPLITEN\fP   \fBUSB_OTG_HCSPLT_SPLITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_XFRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_XFRC_Msk\fP   (0x1UL << USB_OTG_HCINT_XFRC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_XFRC\fP   \fBUSB_OTG_HCINT_XFRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_CHH_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_CHH_Msk\fP   (0x1UL << USB_OTG_HCINT_CHH_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_CHH\fP   \fBUSB_OTG_HCINT_CHH_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_AHBERR_Msk\fP   (0x1UL << USB_OTG_HCINT_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_AHBERR\fP   \fBUSB_OTG_HCINT_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_STALL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_STALL_Msk\fP   (0x1UL << USB_OTG_HCINT_STALL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_STALL\fP   \fBUSB_OTG_HCINT_STALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NAK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NAK_Msk\fP   (0x1UL << USB_OTG_HCINT_NAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NAK\fP   \fBUSB_OTG_HCINT_NAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_ACK_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_ACK_Msk\fP   (0x1UL << USB_OTG_HCINT_ACK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_ACK\fP   \fBUSB_OTG_HCINT_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NYET_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NYET_Msk\fP   (0x1UL << USB_OTG_HCINT_NYET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NYET\fP   \fBUSB_OTG_HCINT_NYET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_TXERR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_TXERR_Msk\fP   (0x1UL << USB_OTG_HCINT_TXERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_TXERR\fP   \fBUSB_OTG_HCINT_TXERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_BBERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_BBERR_Msk\fP   (0x1UL << USB_OTG_HCINT_BBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_BBERR\fP   \fBUSB_OTG_HCINT_BBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_FRMOR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_FRMOR_Msk\fP   (0x1UL << USB_OTG_HCINT_FRMOR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_FRMOR\fP   \fBUSB_OTG_HCINT_FRMOR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_DTERR_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_DTERR_Msk\fP   (0x1UL << USB_OTG_HCINT_DTERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_DTERR\fP   \fBUSB_OTG_HCINT_DTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_XFRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_XFRC_Msk\fP   (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_XFRC\fP   \fBUSB_OTG_DIEPINT_XFRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_EPDISD_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_EPDISD_Msk\fP   (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_EPDISD\fP   \fBUSB_OTG_DIEPINT_EPDISD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_AHBERR_Msk\fP   (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_AHBERR\fP   \fBUSB_OTG_DIEPINT_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TOC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TOC_Msk\fP   (0x1UL << USB_OTG_DIEPINT_TOC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TOC\fP   \fBUSB_OTG_DIEPINT_TOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_ITTXFE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_ITTXFE_Msk\fP   (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_ITTXFE\fP   \fBUSB_OTG_DIEPINT_ITTXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNM_Msk\fP   (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNM\fP   \fBUSB_OTG_DIEPINT_INEPNM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNE_Msk\fP   (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNE\fP   \fBUSB_OTG_DIEPINT_INEPNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFE_Msk\fP   (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFE\fP   \fBUSB_OTG_DIEPINT_TXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Msk\fP   (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFIFOUDRN\fP   \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BNA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BNA_Msk\fP   (0x1UL << USB_OTG_DIEPINT_BNA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BNA\fP   \fBUSB_OTG_DIEPINT_BNA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_PKTDRPSTS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_PKTDRPSTS_Msk\fP   (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_PKTDRPSTS\fP   \fBUSB_OTG_DIEPINT_PKTDRPSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BERR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BERR_Msk\fP   (0x1UL << USB_OTG_DIEPINT_BERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BERR\fP   \fBUSB_OTG_DIEPINT_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_NAK_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_NAK_Msk\fP   (0x1UL << USB_OTG_DIEPINT_NAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_NAK\fP   \fBUSB_OTG_DIEPINT_NAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_XFRCM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_XFRCM\fP   \fBUSB_OTG_HCINTMSK_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_CHHM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_CHHM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_CHHM\fP   \fBUSB_OTG_HCINTMSK_CHHM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_AHBERR_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_AHBERR\fP   \fBUSB_OTG_HCINTMSK_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_STALLM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_STALLM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_STALLM\fP   \fBUSB_OTG_HCINTMSK_STALLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NAKM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NAKM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NAKM\fP   \fBUSB_OTG_HCINTMSK_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_ACKM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_ACKM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_ACKM\fP   \fBUSB_OTG_HCINTMSK_ACKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NYET_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NYET_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NYET\fP   \fBUSB_OTG_HCINTMSK_NYET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_TXERRM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_TXERRM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_TXERRM\fP   \fBUSB_OTG_HCINTMSK_TXERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_BBERRM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_BBERRM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_BBERRM\fP   \fBUSB_OTG_HCINTMSK_BBERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_FRMORM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_FRMORM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_FRMORM\fP   \fBUSB_OTG_HCINTMSK_FRMORM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_DTERRM_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_DTERRM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_DTERRM\fP   \fBUSB_OTG_HCINTMSK_DTERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Msk\fP   (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_XFRSIZ\fP   \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_PKTCNT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_PKTCNT_Msk\fP   (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_PKTCNT\fP   \fBUSB_OTG_DIEPTSIZ_PKTCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_MULCNT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_MULCNT_Msk\fP   (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_MULCNT\fP   \fBUSB_OTG_DIEPTSIZ_MULCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_XFRSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_XFRSIZ_Msk\fP   (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_XFRSIZ\fP   \fBUSB_OTG_HCTSIZ_XFRSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_PKTCNT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_PKTCNT_Msk\fP   (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_PKTCNT\fP   \fBUSB_OTG_HCTSIZ_PKTCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DOPING_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DOPING_Msk\fP   (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DOPING\fP   \fBUSB_OTG_HCTSIZ_DOPING_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_Msk\fP   (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID\fP   \fBUSB_OTG_HCTSIZ_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_0\fP   (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_1\fP   (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPDMA_DMAADDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPDMA_DMAADDR_Msk\fP   (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPDMA_DMAADDR\fP   \fBUSB_OTG_DIEPDMA_DMAADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCDMA_DMAADDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCDMA_DMAADDR_Msk\fP   (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCDMA_DMAADDR\fP   \fBUSB_OTG_HCDMA_DMAADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTXFSTS_INEPTFSAV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTXFSTS_INEPTFSAV_Msk\fP   (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTXFSTS_INEPTFSAV\fP   \fBUSB_OTG_DTXFSTS_INEPTFSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXSA_Msk\fP   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXSA\fP   \fBUSB_OTG_DIEPTXF_INEPTXSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXFD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXFD_Msk\fP   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXFD\fP   \fBUSB_OTG_DIEPTXF_INEPTXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_MPSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_MPSIZ_Msk\fP   (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_MPSIZ\fP   \fBUSB_OTG_DOEPCTL_MPSIZ_Msk\fP     /*!< Maximum packet size */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_USBAEP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_USBAEP_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_USBAEP\fP   \fBUSB_OTG_DOEPCTL_USBAEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_NAKSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_NAKSTS_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_NAKSTS\fP   \fBUSB_OTG_DOEPCTL_NAKSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM\fP   \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SODDFRM_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SODDFRM_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SODDFRM\fP   \fBUSB_OTG_DOEPCTL_SODDFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_Msk\fP   (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP\fP   \fBUSB_OTG_DOEPCTL_EPTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_0\fP   (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_1\fP   (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNPM_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNPM_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNPM\fP   \fBUSB_OTG_DOEPCTL_SNPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_STALL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_STALL_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_STALL\fP   \fBUSB_OTG_DOEPCTL_STALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_CNAK_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_CNAK_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_CNAK\fP   \fBUSB_OTG_DOEPCTL_CNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNAK_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNAK_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNAK\fP   \fBUSB_OTG_DOEPCTL_SNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPDIS_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPDIS_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPDIS\fP   \fBUSB_OTG_DOEPCTL_EPDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPENA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPENA_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPENA\fP   \fBUSB_OTG_DOEPCTL_EPENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_XFRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_XFRC_Msk\fP   (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_XFRC\fP   \fBUSB_OTG_DOEPINT_XFRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_EPDISD_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_EPDISD_Msk\fP   (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_EPDISD\fP   \fBUSB_OTG_DOEPINT_EPDISD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_AHBERR_Msk\fP   (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_AHBERR\fP   \fBUSB_OTG_DOEPINT_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STUP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STUP_Msk\fP   (0x1UL << USB_OTG_DOEPINT_STUP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STUP\fP   \fBUSB_OTG_DOEPINT_STUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPDIS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPDIS_Msk\fP   (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPDIS\fP   \fBUSB_OTG_DOEPINT_OTEPDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPSPR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPSPR_Msk\fP   (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPSPR\fP   \fBUSB_OTG_DOEPINT_OTEPSPR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_B2BSTUP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_B2BSTUP_Msk\fP   (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_B2BSTUP\fP   \fBUSB_OTG_DOEPINT_B2BSTUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OUTPKTERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OUTPKTERR_Msk\fP   (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OUTPKTERR\fP   \fBUSB_OTG_DOEPINT_OUTPKTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NAK_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NAK_Msk\fP   (0x1UL << USB_OTG_DOEPINT_NAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NAK\fP   \fBUSB_OTG_DOEPINT_NAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NYET_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NYET_Msk\fP   (0x1UL << USB_OTG_DOEPINT_NYET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NYET\fP   \fBUSB_OTG_DOEPINT_NYET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STPKTRX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STPKTRX_Msk\fP   (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STPKTRX\fP   \fBUSB_OTG_DOEPINT_STPKTRX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Msk\fP   (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_XFRSIZ\fP   \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_PKTCNT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_PKTCNT_Msk\fP   (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_PKTCNT\fP   \fBUSB_OTG_DOEPTSIZ_PKTCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_Msk\fP   (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT\fP   \fBUSB_OTG_DOEPTSIZ_STUPCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_0\fP   (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_1\fP   (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_STOPCLK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_STOPCLK_Msk\fP   (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_STOPCLK\fP   \fBUSB_OTG_PCGCCTL_STOPCLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_GATECLK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_GATECLK_Msk\fP   (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_GATECLK\fP   \fBUSB_OTG_PCGCCTL_GATECLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_PHYSUSP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_PHYSUSP_Msk\fP   (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_PHYSUSP\fP   \fBUSB_OTG_PCGCCTL_PHYSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_Msk\fP   (0xFUL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM\fP   \fBUSB_OTG_CHNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_0\fP   (0x1UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_1\fP   (0x2UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_2\fP   (0x4UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_3\fP   (0x8UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_BCNT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_BCNT_Msk\fP   (0x7FFUL << USB_OTG_BCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_BCNT\fP   \fBUSB_OTG_BCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_Msk\fP   (0x3UL << USB_OTG_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID\fP   \fBUSB_OTG_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_0\fP   (0x1UL << USB_OTG_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_1\fP   (0x2UL << USB_OTG_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_Msk\fP   (0xFUL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS\fP   \fBUSB_OTG_PKTSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_0\fP   (0x1UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_1\fP   (0x2UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_2\fP   (0x4UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_3\fP   (0x8UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_Msk\fP   (0xFUL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM\fP   \fBUSB_OTG_EPNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_0\fP   (0x1UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_1\fP   (0x2UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_2\fP   (0x4UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_3\fP   (0x8UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_Msk\fP   (0xFUL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM\fP   \fBUSB_OTG_FRMNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_0\fP   (0x1UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_1\fP   (0x2UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_2\fP   (0x4UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_3\fP   (0x8UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBIS_ADC_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_ADC_MULTIMODE_MASTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_ADC_COMMON_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_CAN_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_CRC_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_DAC_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_DCMI_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_DMA_STREAM_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_I2C_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_SMBUS_ALL_INSTANCE\fP   IS_I2C_ALL_INSTANCE"
.br
.ti -1c
.RI "#define \fBIS_I2S_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_I2S_EXT_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_I2S_ALL_INSTANCE_EXT\fP   IS_I2S_EXT_ALL_INSTANCE"
.br
.ti -1c
.RI "#define \fBIS_RNG_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_RTC_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_SPI_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC1_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC2_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC3_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC4_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ADVANCED_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_XOR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMA_CC_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCDMA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMABURST_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_MASTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_SLAVE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_32B_COUNTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ETR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_REMAP_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCX_INSTANCE\fP(INSTANCE,  CHANNEL)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCXN_INSTANCE\fP(INSTANCE,  CHANNEL)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COUNTER_MODE_SELECT_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCK_DIVISION_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COMMUTATION_EVENT_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_OCXREF_CLEAR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_TIX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ITRX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_REPETITION_COUNTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ENCODER_INTERFACE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_HALL_SENSOR_INTERFACE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_BREAK_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_USART_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_HALFDUPLEX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_INSTANCE\fP   IS_UART_HALFDUPLEX_INSTANCE"
.br
.ti -1c
.RI "#define \fBIS_UART_HWFLOW_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_LIN_INSTANCE\fP   IS_UART_HALFDUPLEX_INSTANCE"
.br
.ti -1c
.RI "#define \fBIS_SMARTCARD_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_IRDA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_PCD_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_HCD_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_SDIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_IWDG_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_WWDG_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FS_HOST_MAX_CHANNEL_NBR\fP   8U"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FS_MAX_IN_ENDPOINTS\fP   4U    /* Including EP0 */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FS_MAX_OUT_ENDPOINTS\fP   4U    /* Including EP0 */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FS_TOTAL_FIFO_SIZE\fP   1280U /* in Bytes */"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_RST_VALUE\fP   0x24003010U"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_RST_VALUE\fP   0x20003000U"
.br
.ti -1c
.RI "#define \fBRCC_MAX_FREQUENCY\fP   168000000U"
.br
.ti -1c
.RI "#define \fBRCC_MAX_FREQUENCY_SCALE1\fP   \fBRCC_MAX_FREQUENCY\fP"
.br
.ti -1c
.RI "#define \fBRCC_MAX_FREQUENCY_SCALE2\fP   144000000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLVCO_OUTPUT_MIN\fP   100000000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLVCO_INPUT_MIN\fP   950000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLVCO_INPUT_MAX\fP   2100000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLVCO_OUTPUT_MAX\fP   432000000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLN_MIN_VALUE\fP   50U"
.br
.ti -1c
.RI "#define \fBRCC_PLLN_MAX_VALUE\fP   432U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE1_LATENCY1_FREQ\fP   30000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE1_LATENCY2_FREQ\fP   60000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE1_LATENCY3_FREQ\fP   90000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE1_LATENCY4_FREQ\fP   120000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE1_LATENCY5_FREQ\fP   150000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE2_LATENCY1_FREQ\fP   30000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE2_LATENCY2_FREQ\fP   60000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE2_LATENCY3_FREQ\fP   90000000U"
.br
.ti -1c
.RI "#define \fBFLASH_SCALE2_LATENCY4_FREQ\fP   120000000U"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HS_HOST_MAX_CHANNEL_NBR\fP   12U"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HS_MAX_IN_ENDPOINTS\fP   6U    /* Including EP0 */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HS_MAX_OUT_ENDPOINTS\fP   6U    /* Including EP0 */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HS_TOTAL_FIFO_SIZE\fP   4096U /* in Bytes */"
.br
.ti -1c
.RI "#define \fBFMC_IRQn\fP   \fBFSMC_IRQn\fP"
.br
.ti -1c
.RI "#define \fBFMC_IRQHandler\fP   FSMC_IRQHandler"
.br
.in -1c
.SS "Enumerations"

.in +1c
.ti -1c
.RI "enum \fBIRQn_Type\fP { \fBNonMaskableInt_IRQn\fP = -14, \fBMemoryManagement_IRQn\fP = -12, \fBBusFault_IRQn\fP = -11, \fBUsageFault_IRQn\fP = -10, \fBSVCall_IRQn\fP = -5, \fBDebugMonitor_IRQn\fP = -4, \fBPendSV_IRQn\fP = -2, \fBSysTick_IRQn\fP = -1, \fBWWDG_IRQn\fP = 0, \fBPVD_IRQn\fP = 1, \fBTAMP_STAMP_IRQn\fP = 2, \fBRTC_WKUP_IRQn\fP = 3, \fBFLASH_IRQn\fP = 4, \fBRCC_IRQn\fP = 5, \fBEXTI0_IRQn\fP = 6, \fBEXTI1_IRQn\fP = 7, \fBEXTI2_IRQn\fP = 8, \fBEXTI3_IRQn\fP = 9, \fBEXTI4_IRQn\fP = 10, \fBDMA1_Stream0_IRQn\fP = 11, \fBDMA1_Stream1_IRQn\fP = 12, \fBDMA1_Stream2_IRQn\fP = 13, \fBDMA1_Stream3_IRQn\fP = 14, \fBDMA1_Stream4_IRQn\fP = 15, \fBDMA1_Stream5_IRQn\fP = 16, \fBDMA1_Stream6_IRQn\fP = 17, \fBADC_IRQn\fP = 18, \fBCAN1_TX_IRQn\fP = 19, \fBCAN1_RX0_IRQn\fP = 20, \fBCAN1_RX1_IRQn\fP = 21, \fBCAN1_SCE_IRQn\fP = 22, \fBEXTI9_5_IRQn\fP = 23, \fBTIM1_BRK_TIM9_IRQn\fP = 24, \fBTIM1_UP_TIM10_IRQn\fP = 25, \fBTIM1_TRG_COM_TIM11_IRQn\fP = 26, \fBTIM1_CC_IRQn\fP = 27, \fBTIM2_IRQn\fP = 28, \fBTIM3_IRQn\fP = 29, \fBTIM4_IRQn\fP = 30, \fBI2C1_EV_IRQn\fP = 31, \fBI2C1_ER_IRQn\fP = 32, \fBI2C2_EV_IRQn\fP = 33, \fBI2C2_ER_IRQn\fP = 34, \fBSPI1_IRQn\fP = 35, \fBSPI2_IRQn\fP = 36, \fBUSART1_IRQn\fP = 37, \fBUSART2_IRQn\fP = 38, \fBUSART3_IRQn\fP = 39, \fBEXTI15_10_IRQn\fP = 40, \fBRTC_Alarm_IRQn\fP = 41, \fBOTG_FS_WKUP_IRQn\fP = 42, \fBTIM8_BRK_TIM12_IRQn\fP = 43, \fBTIM8_UP_TIM13_IRQn\fP = 44, \fBTIM8_TRG_COM_TIM14_IRQn\fP = 45, \fBTIM8_CC_IRQn\fP = 46, \fBDMA1_Stream7_IRQn\fP = 47, \fBFSMC_IRQn\fP = 48, \fBSDIO_IRQn\fP = 49, \fBTIM5_IRQn\fP = 50, \fBSPI3_IRQn\fP = 51, \fBUART4_IRQn\fP = 52, \fBUART5_IRQn\fP = 53, \fBTIM6_DAC_IRQn\fP = 54, \fBTIM7_IRQn\fP = 55, \fBDMA2_Stream0_IRQn\fP = 56, \fBDMA2_Stream1_IRQn\fP = 57, \fBDMA2_Stream2_IRQn\fP = 58, \fBDMA2_Stream3_IRQn\fP = 59, \fBDMA2_Stream4_IRQn\fP = 60, \fBETH_IRQn\fP = 61, \fBETH_WKUP_IRQn\fP = 62, \fBCAN2_TX_IRQn\fP = 63, \fBCAN2_RX0_IRQn\fP = 64, \fBCAN2_RX1_IRQn\fP = 65, \fBCAN2_SCE_IRQn\fP = 66, \fBOTG_FS_IRQn\fP = 67, \fBDMA2_Stream5_IRQn\fP = 68, \fBDMA2_Stream6_IRQn\fP = 69, \fBDMA2_Stream7_IRQn\fP = 70, \fBUSART6_IRQn\fP = 71, \fBI2C3_EV_IRQn\fP = 72, \fBI2C3_ER_IRQn\fP = 73, \fBOTG_HS_EP1_OUT_IRQn\fP = 74, \fBOTG_HS_EP1_IN_IRQn\fP = 75, \fBOTG_HS_WKUP_IRQn\fP = 76, \fBOTG_HS_IRQn\fP = 77, \fBDCMI_IRQn\fP = 78, \fBRNG_IRQn\fP = 80, \fBFPU_IRQn\fP = 81 }"
.br
.RI "STM32F4XX Interrupt Number Definition, according to the selected device in \fBLibrary_configuration_section\fP\&. "
.in -1c
.SH "Detailed Description"
.PP 
CMSIS STM32F407xx Device Peripheral Access Layer Header File\&. 


.PP
\fBAuthor\fP
.RS 4
MCD Application Team 
.PP
.nf
     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripheral's registers hardware

.fi
.PP
.RE
.PP
\fBAttention\fP
.RS 4
.RE
.PP
Copyright (c) 2017 STMicroelectronics\&. All rights reserved\&.

.PP
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component\&. If no LICENSE file comes with this software, it is provided AS-IS\&. 
.PP
Definition in file \fBstm32f407xx\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
