# 1 "arch/arm64/boot/dts/qcom/trinket-qrd.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/trinket-qrd.dts" 2
# 14 "arch/arm64/boot/dts/qcom/trinket-qrd.dts"
/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/trinket.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket.dtsi"
# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 16 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 17 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-trinket.h" 1
# 18 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,cpucc-sm8150.h" 1
# 19 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-trinket.h" 1
# 20 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-trinket.h" 1
# 21 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-trinket.h" 1
# 22 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 23 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 24 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 25 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/msm/msm-bus-ids.h" 1
# 26 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2






/ {
 model = "Qualcomm Technologies, Inc. TRINKET";
 compatible = "qcom,trinket";
 qcom,msm-id = <394 0x10000>;
 qcom,msm-name = "trinket";
 qcom,pmic-name = "pm6125 + pmi632";
 interrupt-parent = <&wakegic>;

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x80000000>,
    <0x1 0xc0000000 0x0 0xc0000000>,
    <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
 };

 aliases {
  serial0 = &qupv3_se4_2uart;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  ufshc1 = &ufshc_mem;
  swr0 = &swr0;
  swr1 = &swr1;
  swr2 = &swr2;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x80000>;
         cache-level = <2>;
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_0: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;

   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_1: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;

   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_2: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;

   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_3: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x100000>;
         cache-level = <2>;
   };

   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_100: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x101>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;

   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_101: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x102>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;

   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_102: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x103>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;

   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_103: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
    300000 12
    614400 22
    864000 39
    1017600 54
    1305600 83
    1420800 102
    1612800 130
    1804800 172
   >;
   idle-cost-data = <
    10 8 6 4
   >;
  };

  CPU_COST_1: core-cost1 {
   busy-cost-data = <
    300000 211
    652800 417
    902400 722
    1056000 991
    1401600 1577
    1536000 1932
    1804800 2579
    2016000 3391
   >;
   idle-cost-data = <
    100 60 40 20
   >;
  };

  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
    300000 5
    614400 8
    864000 9
    1017600 12
    1305600 18
    1420800 21
    1612800 27
    1804800 36
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };

  CLUSTER_COST_1: cluster-cost1 {
   busy-cost-data = <
    300000 38
    652800 46
    902400 52
    1056000 68
    1401600 88
    1536000 100
    1804800 108
    2016000 120
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 chosen {
  bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
 };

 soc: soc { };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo";
   };
   fstab {
    compatible = "android,fstab";
    vendor {
     compatble = "android,vendor";
     dev = "/dev/block/platform/soc/4804000.ufshc/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,slotselect,avb";
     status = "ok";
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_region: hyp_region@45700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x45700000 0 0x600000>;
  };

  xbl_aop_mem: xbl_aop_mem@45e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45e00000 0x0 0x140000>;
  };

  sec_apps_mem: sec_apps_region@45fff000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45fff000 0x0 0x1000>;
  };

  smem_region: smem@46000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x46000000 0x0 0x200000>;
  };

  removed_region: removed_region@46200000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x46200000 0 0x2d00000>;
  };

  pil_camera_mem: camera_region@4ab00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x4ab00000 0 0x500000>;
  };

  pil_modem_mem: modem_region@4b000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x4b000000 0 0x7e00000>;
  };

  pil_video_mem: pil_video_region@52e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x52e00000 0 0x500000>;
  };

  wlan_msa_mem: wlan_msa_region@53300000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x53300000 0 0x200000>;
  };

  pil_cdsp_mem: cdsp_regions@53500000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x53500000 0 0x1e00000>;
  };

  pil_adsp_mem: pil_adsp_region@55300000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x55300000 0 0x1e00000>;
  };

  pil_ipa_fw_mem: ips_fw_region@57100000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x57100000 0 0x10000>;
  };

  pil_ipa_gsi_mem: ipa_gsi_region@57110000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x57110000 0 0x5000>;
  };

  pil_gpu_mem: gpu_region@57115000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x57115000 0 0x2000>;
  };

  cdsp_sec_mem: cdsp_sec_regions@5f800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x5f800000 0 0x1e00000>;
  };

  qseecom_mem: qseecom_region@5e400000 {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x5e400000 0 0x1400000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x8c00000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  sdsp_mem: sdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x400000>;
  };

  cont_splash_memory: cont_splash_region@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   label = "cont_splash_region";
  };

  dfps_data_memory: dfps_data_region@5cf00000 {
   reg = <0x0 0x5cf00000 0x0 0x0100000>;
   label = "dfps_data_region";
  };

  disp_rdump_memory: disp_rdump_region@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   label = "disp_rdump_region";
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x2000000>;
   linux,cma-default;
  };
 };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@f200000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0xf200000 0x10000>,
        <0xf300000 0x100000>;
  interrupts = <1 9 4>;
 };

 jtag_mm0: jtagmm@9040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@9140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@9240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@9340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@9440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@9540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@9640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@9740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 wakegic: wake-gic {
  compatible = "qcom,mpm-gic-trinket", "qcom,mpm-gic";
  interrupts-extended = <&wakegic 0 197
      1>;
  reg = <0x45f01b8 0x1000>,
   <0xf011008 0x4>;
  reg-names = "vmpm", "ipc";
  qcom,num-mpm-irqs = <96>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
 };

 wakegpio: wake-gpio {
  compatible = "qcom,mpm-gpio-trinket", "qcom,mpm-gpio";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <2>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   qcom,client-id = <1>;
   qcom,allocate-on-request;
   label = "modem";
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@f120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf120000 0x1000>;
  clock-frequency = <19200000>;

  frame@f121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xf121000 0x1000>,
         <0xf122000 0x1000>;
  };

  frame@f123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xf123000 0x1000>;
   status = "disabled";
  };

  frame@f124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xf124000 0x1000>;
   status = "disabled";
  };

  frame@f125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xf125000 0x1000>;
   status = "disabled";
  };

  frame@f126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xf126000 0x1000>;
   status = "disabled";
  };

  frame@f127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xf127000 0x1000>;
   status = "disabled";
  };

  frame@f128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xf128000 0x1000>;
   status = "disabled";
  };
 };

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "chip_sleep_clk";
   #clock-cells = <1>;
  };

  xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };
 };

 clock_rpmcc: qcom,rpmcc {
  compatible = "qcom,rpmcc-trinket";
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@1400000 {
  compatible = "qcom,gcc-trinket", "syscon";
  reg = <0x1400000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_videocc: qcom,videocc@5b00000 {
  compatible = "qcom,videocc-trinket", "syscon";
  reg = <0x5b00000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  #clock-cells = <1>;
 };

 clock_dispcc: qcom,dispcc@5f00000 {
  compatible = "qcom,dispcc-trinket", "syscon";
  reg = <0x5f00000 0x20000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 104>;
  #clock-cells = <1>;
 };

 clock_gpucc: qcom,gpupcc@5990000 {
  compatible = "qcom,gpucc-trinket", "syscon";
  reg = <0x5990000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <&msm_gpu>;
  #clock-cells = <1>;
 };

 mccc_debug: syscon@447d200 {
  compatible = "syscon";
  reg = <0x0447d200 0x100>;
 };

 cpucc_debug: syscon@f11101c {
  compatible = "syscon";
  reg = <0xf11101c 0x4>;
 };

 clock_cpucc: qcom,cpucc@f521000 {
  compatible = "qcom,clk-cpu-osm-trinket";
  reg = <0xf521000 0x1400>,
   <0xf523000 0x1400>;
  reg-names = "osm_pwrcl_base", "osm_perfcl_base";
  #clock-cells = <1>;
 };

 clock_debugcc: qcom,cc-debug {
  compatible = "qcom,debugcc-trinket";
  qcom,gcc = <&clock_gcc>;
  qcom,videocc = <&clock_videocc>;
  qcom,dispcc = <&clock_dispcc>;
  qcom,gpucc = <&clock_gpucc>;
  qcom,mccc = <&mccc_debug>;
  qcom,cpucc = <&cpucc_debug>;
  clock-names = "cxo";
  clocks = <&clock_rpmcc 0>;
  #clock-cells = <1>;
 };

 arm64-cpu-erp {
  compatible = "arm,arm64-cpu-erp";
  interrupts = <0 43 4>,
        <0 44 4>,
        <0 41 4>,
        <0 42 4>;

  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq";

  poll-delay-ms = <5000>;
 };

 ufs_ice: ufsice@4810000 {
  compatible = "qcom,ice";
  reg = <0x4810000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&clock_gcc 177>,
    <&clock_gcc 210>,
    <&clock_gcc 176>,
    <&clock_gcc 179>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&ufs_phy_gdsc>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
 };

 ufsphy_mem: ufsphy_mem@4807000 {
  reg = <0x4807000 0xdb8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;

  lanes-per-direction = <1>;

  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmcc 88>,
   <&clock_gcc 210>,
   <&clock_gcc 181>;

  status = "disabled";
 };

 ufshc_mem: ufshc@4804000 {
  compatible = "qcom,ufshc";
  reg = <0x4804000 0x3000>;
  interrupts = <0 356 0>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  lanes-per-direction = <1>;
  dev-ref-clk-freq = <0>;
  spm-level = <5>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 177>,
   <&clock_gcc 174>,
   <&clock_gcc 176>,
   <&clock_gcc 185>,
   <&clock_gcc 179>,
   <&clock_rpmcc 88>,
   <&clock_gcc 184>,
   <&clock_gcc 183>;
  freq-table-hz =
   <50000000 240000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 1020 "arch/arm64/boot/dts/qcom/trinket.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <26 26>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 2>;
  reset-names = "core_reset";
  non-removable;

  status = "disabled";
 };

 qcom,msm-imem@c125000 {
  compatible = "qcom,msm-imem";
  reg = <0xc125000 0x1000>;
  ranges = <0x0 0xc125000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };
 };

 restart@440b000 {
  compatible = "qcom,pshold";
  reg = <0x440b000 0x4>,
        <0x03d3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4403000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4403000 0x1000>;
  clock-frequency = <32768>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 thermal_zones: thermal-zones {};

 dcc: dcc_v2@1be2000 {
  compatible = "qcom,dcc-v2";
  reg = <0x1be2000 0x1000>,
   <0x1bef000 0x1000>;
  reg-names = "dcc-base", "dcc-ram-base";
  dcc-ram-offset = <0x1000>;
 };

 tsens0: tsens@4410000 {
  compatible = "qcom,sm6150-tsens";
  reg = <0x4410000 0x8>,
        <0x4411000 0x1ff>;
  reg-names = "tsens_srot_physical",
       "tsens_tm_physical";
  interrupts = <0 275 0>, <0 190 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 6 4>;
 };

 eud: qcom,msm-eud@1610000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupts = <0 189 4>;
  reg = <0x1610000 0x2000>,
        <0x1612000 0x1000>;
  reg-names = "eud_base", "eud_mode_mgr2";
  qcom,secure-eud-en;
  qcom,eud-clock-vote-req;
  clocks = <&clock_gcc 17>;
  clock-names = "eud_ahb2phy_clk";
  status = "ok";
 };

 qcom,msm-gladiator-v2@f100000 {
  compatible = "qcom,msm-gladiator-v2";
  reg = <0xf100000 0xdc00>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
  clock-names = "atb_clk";
  clocks = <&clock_rpmcc 8>;
 };

 pil_modem: qcom,mss@6080000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x6080000 0x100>;

  clocks = <&clock_rpmcc 117>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto_c0>;
  qcom,proxy-reg-names = "vdd_cx";

  qcom,firmware-name = "modem";
  memory-region = <&pil_modem_mem>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,pas-id = <4>;
  qcom,smem-id = <421>;
  qcom,minidump-id = <3>;
  qcom,aux-minidump-ids = <4>;
  qcom,complete-ramdump;


  interrupts-extended = <&wakegic 0 307 1>,
    <&modem_smp2p_in 0 0>,
    <&modem_smp2p_in 2 0>,
    <&modem_smp2p_in 1 0>,
    <&modem_smp2p_in 3 0>,
    <&modem_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&modem_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  interrupts = <0 194 1>;
  rpm-channel-type = <15>;
 };

 wdog: qcom,wdt@f017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  qcom,scandump-sizes = <0x40000>;
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0xf1880b0 0xf1980b0
          0xf1a80b0 0xf1b80b0>;
  qcom,config-arr = <0xf1880b8 0xf1980b8
       0xf1a80b8 0xf1b80b8>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0xf0880b0 0xf0980b0
          0xf0a80b0 0xf0b80b0>;
  qcom,config-arr = <0xf0880b8 0xf0980b8
       0xf0a80b8 0xf0b80b8>;
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect";
  qcom,threshold-arr = <0x0f1d141c 0x0f1d1420
          0x0f1d1424 0x0f1d1428
          0x0f1d142c 0x0f1d1430>;
  qcom,config-reg = <0x0f1d1434>;
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };

 gpi_dma0: qcom,gpi-dma@0x04a00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x04a00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 335 0>, <0 336 0>, <0 337 0>, <0 338 0>,
        <0 339 0>, <0 340 0>, <0 341 0>, <0 342 0>;
  qcom,ev-factor = <2>;
  qcom,max-num-gpii = <8>;
  qcom,gpii-mask = <0x1f>;
  iommus = <&apps_smmu 0x0136 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  status = "ok";
 };

 gpi_dma1: qcom,gpi-dma@0x04c00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x04c00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 314 0>, <0 315 0>, <0 316 0>, <0 317 0>,
        <0 318 0>, <0 319 0>, <0 320 0>, <0 321 0>;
  qcom,ev-factor = <2>;
  qcom,max-num-gpii = <8>;
  qcom,gpii-mask = <0x0f>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  iommus = <&apps_smmu 0x0156 0x0>;
  status = "ok";
 };

 qcom,lpass@ab00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xab00000 0x00100>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto_c0>;

  clocks = <&clock_rpmcc 119>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,complete-ramdump;


  interrupts-extended = <&wakegic 0 396 1>,
          <&adsp_smp2p_in 0 0>,
          <&adsp_smp2p_in 2 0>,
          <&adsp_smp2p_in 1 0>,
          <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
      "qcom,err-fatal",
      "qcom,proxy-unvote",
      "qcom,err-ready",
      "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 qcom,turing@b300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xb300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto_c0>;

  clocks = <&clock_rpmcc 120>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,complete-ramdump;


  interrupts-extended = <&wakegic 0 265 1>,
          <&cdsp_smp2p_in 0 0>,
          <&cdsp_smp2p_in 2 0>,
          <&cdsp_smp2p_in 1 0>,
          <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
      "qcom,err-fatal",
      "qcom,proxy-unvote",
      "qcom,err-ready",
      "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 cpuss_dump: cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
  qcom,l1_tlb_dump0 {
   qcom,dump-node = <&L1_TLB_0>;
   qcom,dump-id = <0x20>;
  };
  qcom,l1_tlb_dump1 {
   qcom,dump-node = <&L1_TLB_1>;
   qcom,dump-id = <0x21>;
  };
  qcom,l1_tlb_dump2 {
   qcom,dump-node = <&L1_TLB_2>;
   qcom,dump-id = <0x22>;
  };
  qcom,l1_tlb_dump3 {
   qcom,dump-node = <&L1_TLB_3>;
   qcom,dump-id = <0x23>;
  };
  qcom,l1_tlb_dump100 {
   qcom,dump-node = <&L1_TLB_100>;
   qcom,dump-id = <0x24>;
  };
  qcom,l1_tlb_dump101 {
   qcom,dump-node = <&L1_TLB_101>;
   qcom,dump-id = <0x25>;
  };
  qcom,l1_tlb_dump102 {
   qcom,dump-node = <&L1_TLB_102>;
   qcom,dump-id = <0x26>;
  };
  qcom,l1_tlb_dump103 {
   qcom,dump-node = <&L1_TLB_103>;
   qcom,dump-id = <0x27>;
  };
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  tmc_etf {
   qcom,dump-size = <0x8000>;
   qcom,dump-id = <0xf0>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etf_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };
 };

 tcsr_mutex_block: syscon@00340000 {
  compatible = "syscon";
  reg = <0x00340000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  hwlocks = <&tcsr_mutex 3>;
 };

 rpm_msg_ram: memory@045F0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x045f0000 0x7000>;
 };

 apcs_glb: mailbox@0F111000 {
  compatible = "qcom,trinket-apcs-hmss-global";
  reg = <0x0F111000 0x1000>;

  #mbox-cells = <1>;
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,rpc-latency-us = <611>;
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C01 0x0>;
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C02 0x0>;
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C03 0x0>;
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C04 0x0>;
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C05 0x0>;
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C06 0x0>;
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x0C09 0x0>;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x0043 0x0>,
     <&apps_smmu 0x0044 0x0>;
   shared-sid = <2>;
   shared-cb = <5>;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  interrupts = <0 194 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  qcom,rpm_glink_ssr {
   qcom,glink-channels = "glink_ssr";
   qcom,notify-edges = <&glink_modem>,
         <&glink_adsp>,
         <&glink_cdsp>;
  };

 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_modem: modem {
   qcom,remote-pid = <1>;
   transport = "smem";
   mboxes = <&apcs_glb 12>;
   mbox-names = "mpss_smem";
   interrupts = <0 68 1>;

   label = "modem";
   qcom,glink-label = "mpss";

   qcom,modem_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,modem_ds {
    qcom,glink-channels = "DS";
    qcom,intents = <0x4000 2>;
   };

   qcom,modem_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_cdsp>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&apcs_glb 8>;
   mbox-names = "adsp_smem";
   interrupts = <0 391 1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,apr_tal_rpmsg {
    qcom,glink-channels = "apr_audio_svc";
    qcom,intents = <0x200 20>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_cdsp>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&apcs_glb 28>;
   mbox-names = "cdsp_smem";
   interrupts = <0 261 1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <44>;
     qcom,qos-maxhold-ms = <20>;
     #cooling-cells = <2>;
    };

    msm_hvx_rm: qcom,msm_hvx_rm {
     compatible = "qcom,msm-hvx-rm";
     #cooling-cells = <2>;
    };
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_adsp>;
   };
  };

  glink_spi_xprt_wdsp: wdsp {
   qcom,remote-pid = <10>;
   transport = "spi";
   tx-descriptors = <0x12000 0x12004>;
   rx-descriptors = <0x1200c 0x12010>;

   qcom,wdsp_ctrl {
    qcom,glink-channels = "g_glink_ctrl";
    qcom,intents = <0x400 1>;
   };

   qcom,wdsp_ild {
    qcom,glink-channels =
     "g_glink_persistent_data_ild";
   };

   qcom,wdsp_nild {
    qcom,glink-channels =
     "g_glink_persistent_data_nild";
   };

   qcom,wdsp_data {
    qcom,glink-channels = "g_glink_audio_data";
    qcom,intents = <0x1000 2>;
   };

   qcom,diag_data {
    qcom,glink-channels = "DIAG_DATA";
    qcom,intents = <0x4000 2>;
   };

   qcom,diag_ctrl {
    qcom,glink-channels = "DIAG_CTRL";
    qcom,intents = <0x4000 1>;
   };

   qcom,diag_cmd {
    qcom,glink-channels = "DIAG_CMD";
    qcom,intents = <0x4000 1 >;
   };
  };
 };

 qcom,glinkpkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 70 1>;
  mboxes = <&apcs_glb 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };


  smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts = <0 393 1>;
  mboxes = <&apcs_glb 10>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts = <0 263 1>;
  mboxes = <&apcs_glb 30>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 qcom_seecom: qseecom@46d00000 {
  compatible = "qcom,qseecom";
  reg = <0x46d00000 0x2200000>;
  reg-names = "secapp-region";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 200000 400000>,
   <55 512 300000 800000>,
   <55 512 400000 1000000>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&clock_rpmcc 112>,
   <&clock_rpmcc 112>,
   <&clock_rpmcc 112>,
   <&clock_rpmcc 112>;
  qcom,ce-opp-freq = <171430000>;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_smcinvoke: smcinvoke@46d00000 {
  compatible = "qcom,smcinvoke";
  reg = <0x46d00000 0x2200000>;
  reg-names = "secapp-region";
 };

 qcom_rng: qrng@1b53000 {
  compatible = "qcom,msm-rng";
  reg = <0x1b53000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 300000>;
  clocks = <&clock_gcc 127>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@0c125720 {
  compatible = "qcom,tz-log";
  reg = <0x0c125720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 spmi_bus: qcom,spmi@1c40000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x1c40000 0x1100>,
   <0x1e00000 0x2000000>,
   <0x3e00000 0x100000>,
   <0x3f00000 0xa0000>,
   <0x1c0a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 183 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,guard-memory;
 };

 qcom_cedev: qcedev@1b20000 {
  compatible = "qcom,qcedev";
  reg = <0x1b20000 0x20000>,
   <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 0>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&clock_rpmcc 110>,
   <&clock_rpmcc 110>,
   <&clock_rpmcc 110>,
   <&clock_rpmcc 110>;
  qcom,ce-opp-freq = <171430000>;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x01A6 0x0011>,
    <&apps_smmu 0x01B6 0x0011>;
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 qcom_crypto: qcrypto@1b20000 {
  compatible = "qcom,qcrypto";
  reg = <0x1b20000 0x20000>,
    <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&clock_rpmcc 111>,
   <&clock_rpmcc 111>,
   <&clock_rpmcc 111>,
   <&clock_rpmcc 111>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x01A4 0x0011>,
   <&apps_smmu 0x01B4 0x0011>;
 };

 bluetooth: bt_wcn3990 {
  compatible = "qca,wcn3990";
  qca,bt-vdd-io-supply = <&pm6125_l9>;
  qca,bt-vdd-core-supply = <&pm6125_l17>;
  qca,bt-vdd-pa-supply = <&pm6125_l23>;
  qca,bt-vdd-xtal-supply = <&pm6125_l16>;

  qca,bt-vdd-io-voltage-level = <1700000 1900000>;
  qca,bt-vdd-core-voltage-level = <1304000 1304000>;
  qca,bt-vdd-pa-voltage-level = <3000000 3400000>;
  qca,bt-vdd-xtal-voltage-level = <1700000 1900000>;

  qca,bt-vdd-io-current-level = <1>;
  qca,bt-vdd-core-current-level = <1>;
  qca,bt-vdd-pa-current-level = <1>;
  qca,bt-vdd-xtal-current-level = <1>;
 };

 slim_aud: slim@a2c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xa2c0000 0x2c000>,
   <0xa284000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 397 0>, <0 398 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x7c0000>;
  qcom,ea-pc = <0x310>;
  status = "disabled";
  qcom,iommu-s1-bypass;

  iommu_slim_aud_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x66 0x0>,
     <&apps_smmu 0x6d 0x0>,
     <&apps_smmu 0x6e 0x1>,
     <&apps_smmu 0x70 0x1>;
  };
 };

 slim_qca: slim@a340000 {
  cell-index = <3>;
  compatible = "qcom,slim-ngd";
  reg = <0xa340000 0x2c000>,
   <0xa304000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 403 0>, <0 404 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  status = "ok";
  qcom,iommu-s1-bypass;

  iommu_slim_qca_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x73 0x0>;
  };


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 sdcc1_ice: sdcc1ice@4748000{
  compatible = "qcom,ice";
  reg = <0x4748000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 169>,
   <&clock_gcc 168>,
   <&clock_gcc 165>,
   <&clock_gcc 166>;
  qcom,op-freq-hz = <300000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 757 0 0>,
    <1 757 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@4744000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x4744000 0x1000>, <0x4745000 0x1000>;
  reg-names = "hc_mem", "cmdq_mem";

  interrupts = <0 348 0>,
     <0 352 0>;
  interrupt-names = "hc_irq", "pwr_irq";
  sdhc-msm-crypto = <&sdcc1_ice>;

  qcom,bus-width = <8>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
      192000000 384000000>;
  qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <78 512 0 0>, <1 606 0 0>,

   <78 512 1046 1600>,
   <1 606 1600 1600>,

   <78 512 20480 80000>,
   <1 606 80000 80000>,

   <78 512 25600 100000>,
   <1 606 50000 100000>,

   <78 512 51200 200000>,
   <1 606 65000 100000>,

   <78 512 102400 200000>,
   <1 606 65000 100000>,

   <78 512 204800 400000>,
   <1 606 300000 300000>,

   <78 512 204800 400000>,
   <1 606 300000 300000>,

   <78 512 1338562 4096000>,
   <1 606 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 400000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <40 40>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <40 40>, <40 40>;
  qcom,pm-qos-legacy-latency-us = <40 40>, <40 40>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";

  clocks = <&clock_gcc 165>,
   <&clock_gcc 166>,
   <&clock_gcc 168>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";

  qcom,ice-clk-rates = <300000000 75000000>;


  qcom,dll-hsr-list = <0x000f642c 0x0 0x0 0x00010800 0x80040873>;

  qcom,nonremovable;
  status = "disabled";
 };

 sdhc_2: sdhci@4784000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x4784000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 350 0>,
     <0 353 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000
    50000000 100000000 202000000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 202000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 3200>,
   <1 608 1600 1600>,

   <81 512 52286 160000>,
   <1 608 80000 80000>,

   <81 512 65360 200000>,
   <1 608 100000 100000>,

   <81 512 130718 400000>,
   <1 608 133320 133320>,

   <81 512 261438 400000>,
   <1 608 150000 150000>,

   <81 512 261438 800000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <40 40>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <40 40>, <40 40>;

  clocks = <&clock_gcc 170>,
   <&clock_gcc 171>;
  clock-names = "iface_clk", "core_clk";


  qcom,dll-hsr-list = <0x0007642c 0x0 0x0 0x00010800 0x80040873>;

  status = "disabled";
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-platform-type-msm;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 ipa_hw: qcom,ipa@5800000 {
  compatible = "qcom,ipa";
  reg = <0x5800000 0x34000>,
        <0x5804000 0x2c000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts = <0 257 0>, <0 259 0>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <16>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,ipa-wdi2_over_gsi;
  qcom,ipa-endp-delay-wa;
  qcom,ipa-fltrt-not-hashable;
  qcom,use-64-bit-dma-mask;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,use-ipa-pm;
  clocks = <&clock_rpmcc 10>;
  clock-names = "core_clk";
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

  <90 512 0 0>,
  <90 585 0 0>,
  <1 676 0 0>,

  <90 512 80000 465000>,
  <90 585 80000 68570>,
  <1 676 80000 30>,

  <90 512 80000 2000000>,
  <90 585 80000 267461>,
  <1 676 80000 109890>,

  <90 512 206000 4000000>,
  <90 585 206000 712961>,
  <1 676 206000 491520>,

  <90 512 206000 5598900>,
  <90 585 206000 1436481>,
  <1 676 206000 491520>;
  qcom,bus-vector-names =
   "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
  qcom,throughput-threshold = <310 600 1000>;
  qcom,scaling-exceptions = <>;


  qcom,smp2p_map_ipa_1_out {
   compatible = "qcom,smp2p-map-ipa-1-out";
   qcom,smem-states = <&smp2p_ipa_1_out 0>;
   qcom,smem-state-names = "ipa-smp2p-out";
  };

  qcom,smp2p_map_ipa_1_in {
   compatible = "qcom,smp2p-map-ipa-1-in";
   interrupts-extended = <&smp2p_ipa_1_in 0 0>;
   interrupt-names = "ipa-smp2p-in";
  };
 };

 ipa_smmu_ap: ipa_smmu_ap {
  compatible = "qcom,ipa-smmu-ap-cb";
  iommus = <&apps_smmu 0x00E0 0x0>;
  qcom,iova-mapping = <0x10000000 0x30000000>;

  qcom,additional-mapping = <0x0c123000 0x0c123000 0x2000>;
 };

 ipa_smmu_wlan: ipa_smmu_wlan {
  compatible = "qcom,ipa-smmu-wlan-cb";
  iommus = <&apps_smmu 0x00E1 0x0>;

  qcom,additional-mapping = <0x5860000 0x5860000 0x80000>;
 };

 ipa_smmu_uc: ipa_smmu_uc {
  compatible = "qcom,ipa-smmu-uc-cb";
  iommus = <&apps_smmu 0x00E2 0x0>;
  qcom,iova-mapping = <0x40400000 0x1fc00000>;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 qcom,venus@5ae0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5ae0000 0x4000>;

  vdd-supply = <&venus_gdsc>;
  qcom,proxy-reg-names = "vdd";
  qcom,mas-crypto = <&mas_crypto_c0>;

  clocks = <&clock_videocc 9>,
   <&clock_videocc 6>,
   <&clock_videocc 8>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };

 cx_ipeak_lm: cx_ipeak@3ed000 {
  compatible = "qcom,cx-ipeak-v2";
  reg = <0x3ed000 0xc00c>;
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
 };

 ddr4_bw_opp_table: ddr4-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1353 {opp-hz = /bits/ 64 <((1353 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 8) / (1024 * 1024))>;};
 };

 suspendable_ddr4_bw_opp_table: suspendable-ddr4-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 8) / (1024 * 1024))>;};
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1353 {opp-hz = /bits/ 64 <((1353 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 8) / (1024 * 1024))>;};
 };

 ddr3_bw_opp_table: ddr3-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-931 {opp-hz = /bits/ 64 <((931 * 1000000 * 8) / (1024 * 1024))>;};
 };

 suspendable_ddr3_bw_opp_table: suspendable-ddr3-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 8) / (1024 * 1024))>;};
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-931 {opp-hz = /bits/ 64 <((931 * 1000000 * 8) / (1024 * 1024))>;};
 };

 cpu_cpu_ddr_bw: qcom,cpu-cpu-ddr-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu_cpu_ddr_bwmon: qcom,cpu-cpu-ddr-bwmon@01b8e200 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x01b8e200 0x100>, <0x01b8e100 0x100>;
  reg-names = "base", "global_base";
  interrupts = <0 421 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu0_cpu_ddr_lat: qcom,cpu0-cpu-ddr-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu0_cpu_ddr_latmon: qcom,cpu0-cpu-ddr-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_cpu_ddr_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,stall-cycle-ev = <0xE7>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 864000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1305600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 864000 ((300 * 1000000 * 8) / (1024 * 1024)) >,
    < 1305600 ((547 * 1000000 * 8) / (1024 * 1024)) >,
    < 1420000 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((1017 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 cpu4_cpu_ddr_lat: qcom,cpu4-cpu-ddr-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu4_cpu_ddr_latmon: qcom,cpu4-cpu-ddr-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_cpu_ddr_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,stall-cycle-ev = <0x24>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 1056000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((931 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 902400 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401600 ((1017 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((1555 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((1804 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu0_computemon: qcom,cpu0-computemon {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 614400 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1305600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 614400 ((300 * 1000000 * 8) / (1024 * 1024)) >,
    < 1017600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1420000 ((547 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu4_computemon: qcom,cpu4-computemon {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 1056000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((931 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 902400 ((300 * 1000000 * 8) / (1024 * 1024)) >,
    < 1056000 ((547 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401680 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((1017 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((1804 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 demux {
  compatible = "qcom,demux";
 };

 qfprom: qfprom@1b46018 {
  compatible = "qcom,qfprom";
  reg = <0x1b46018 0x4>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;
 };
};


# 1 "arch/arm64/boot/dts/qcom/pmi632.dtsi" 1
# 17 "arch/arm64/boot/dts/qcom/pmi632.dtsi"
&spmi_bus {
 qcom,pmi632@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi632_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pmi632_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pmi632_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>, <0x3700 0x100>;
   reg-names = "adc5-usr-base", "adc5-cal-base";
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;
   qcom,pmic-revid = <&pmi632_revid>;


   ref_gnd {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   vph_pwr {
    reg = <0x83>;
    label = "vph_pwr";
    qcom,pre-scaling = <1 3>;
   };

   vbat_sns {
    reg = <0x84>;
    label = "vbat_sns";
    qcom,pre-scaling = <1 3>;
   };

   usb_in_i_uv {
    reg = <0x07>;
    label = "usb_in_i_uv";
    qcom,pre-scaling = <1 1>;
   };

   usb_in_v_div_16 {
    reg = <0x08>;
    label = "usb_in_v_div_16";
    qcom,pre-scaling = <1 16>;
   };

   chg_temp {
    reg = <0x09>;
    label = "chg_temp";
    qcom,pre-scaling = <1 1>;
   };

   bat_therm {
    reg = <0x4a>;
    label = "bat_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_therm_30k {
    reg = <0x2a>;
    label = "bat_therm_30k";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_therm_400k {
    reg = <0x6a>;
    label = "bat_therm_400k";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_id {
    reg = <0x4b>;
    label = "bat_id";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   xo_therm {
    reg = <0x4c>;
    label = "xo_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   v_i_int_ext {
    reg = <0xb0>;
    label = "v_i_int_vbat_vdata";
    qcom,pre-scaling = <1 1>;
   };

   v_i_parallel {
    reg = <0xb4>;
    label = "v_i_parallel_vbat_vdata";
    qcom,pre-scaling = <1 1>;
   };

  };

  pmi632_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x2 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
  };

  pmi632_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 1>;
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pmi632_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x800>;
   interrupts = <0x2 0xc0 0 0>,
     <0x2 0xc1 0 0>,
     <0x2 0xc2 0 0>,
     <0x2 0xc3 0 0>,
     <0x2 0xc4 0 0>,
     <0x2 0xc5 0 0>,
     <0x2 0xc6 0 0>,
     <0x2 0xc7 0 0>;
   interrupt-names = "pmi632_gpio1", "pmi632_gpio2",
     "pmi632_gpio3", "pmi632_gpio4",
     "pmi632_gpio5", "pmi632_gpio6",
     "pmi632_gpio7", "pmi632_gpio8";
   gpio-controller;
   #gpio-cells = <2>;
  };

  pmi632_charger: qcom,qpnp-smb5 {
   compatible = "qcom,qpnp-smb5";
   #address-cells = <1>;
   #size-cells = <1>;
   #cooling-cells = <2>;

   qcom,pmic-revid = <&pmi632_revid>;
   io-channels = <&pmi632_vadc 0x08>,
          <&pmi632_vadc 0x07>,
          <&pmi632_vadc 0x09>,
          <&pmi632_vadc 0x06>;
   io-channel-names = "usb_in_voltage",
        "usb_in_current",
        "chg_temp",
        "die_temp";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts =
     <0x2 0x10 0x0 1>,
     <0x2 0x10 0x1 1>,
     <0x2 0x10 0x2 1>,
     <0x2 0x10 0x3 1>,
     <0x2 0x10 0x4 1>,
     <0x2 0x10 0x5 1>,
     <0x2 0x10 0x6 1>,
     <0x2 0x10 0x7 1>;

    interrupt-names = "chgr-error",
        "chg-state-change",
        "step-chg-state-change",
        "step-chg-soc-update-fail",
        "step-chg-soc-update-req",
        "fg-fvcal-qualified",
        "vph-alarm",
        "vph-drop-prechg";
   };

   qcom,dcdc@1100 {
    reg = <0x1100 0x100>;
    interrupts =
     <0x2 0x11 0x0 1>,
     <0x2 0x11 0x1 1>,
     <0x2 0x11 0x2 1>,
     <0x2 0x11 0x3 (2 | 1)>,
     <0x2 0x11 0x4 (2 | 1)>,
     <0x2 0x11 0x5 (2 | 1)>,
     <0x2 0x11 0x6 1>,
     <0x2 0x11 0x7 (2 | 1)>;

    interrupt-names = "otg-fail",
        "otg-oc-disable-sw",
        "otg-oc-hiccup",
        "bsm-active",
        "high-duty-cycle",
        "input-current-limiting",
        "concurrent-mode-disable",
        "switcher-power-ok";
   };

   qcom,batif@1200 {
    reg = <0x1200 0x100>;
    interrupts =
     <0x2 0x12 0x0 1>,
     <0x2 0x12 0x1 1>,
     <0x2 0x12 0x2 (2 | 1)>,
     <0x2 0x12 0x3 (2 | 1)>,
     <0x2 0x12 0x4 (2 | 1)>,
     <0x2 0x12 0x5 (2 | 1)>,
     <0x2 0x12 0x6 (2 | 1)>,
     <0x2 0x12 0x7 (2 | 1)>;

    interrupt-names = "bat-temp",
        "all-chnl-conv-done",
        "bat-ov",
        "bat-low",
        "bat-therm-or-id-missing",
        "bat-terminal-missing",
        "buck-oc",
        "vph-ov";
   };

   qcom,usb@1300 {
    reg = <0x1300 0x100>;
    interrupts =
     <0x2 0x13 0x0 (2 | 1)>,
     <0x2 0x13 0x1 (2 | 1)>,
     <0x2 0x13 0x2 1>,
     <0x2 0x13 0x3 (2 | 1)>,
     <0x2 0x13 0x4 (2 | 1)>,
     <0x2 0x13 0x5 (2 | 1)>,
     <0x2 0x13 0x6 1>,
     <0x2 0x13 0x7 1>;

    interrupt-names = "usbin-collapse",
        "usbin-vashdn",
        "usbin-uv",
        "usbin-ov",
        "usbin-plugin",
        "usbin-revi-change",
        "usbin-src-change",
        "usbin-icl-change";
   };

   qcom,typec@1500 {
    reg = <0x1500 0x100>;
    interrupts =
     <0x2 0x15 0x0 (2 | 1)>,
     <0x2 0x15 0x1 (2 | 1)>,
     <0x2 0x15 0x2 1>,
     <0x2 0x15 0x3 1>,
     <0x2 0x15 0x4 (2 | 1)>,
     <0x2 0x15 0x5 1>,
     <0x2 0x15 0x6 1>,
     <0x2 0x15 0x7 1>;

    interrupt-names = "typec-or-rid-detect-change",
        "typec-vpd-detect",
        "typec-cc-state-change",
        "typec-vconn-oc",
        "typec-vbus-change",
        "typec-attach-detach",
        "typec-legacy-cable-detect",
        "typec-try-snk-src-detect";
   };

   qcom,misc@1600 {
    reg = <0x1600 0x100>;
    interrupts =
     <0x2 0x16 0x0 1>,
     <0x2 0x16 0x1 1>,
     <0x2 0x16 0x2 1>,
     <0x2 0x16 0x3 1>,
     <0x2 0x16 0x4 (2 | 1)>,
     <0x2 0x16 0x5 1>,
     <0x2 0x16 0x6 1>,
     <0x2 0x16 0x7 1>;

    interrupt-names = "wdog-snarl",
        "wdog-bark",
        "aicl-fail",
        "aicl-done",
        "smb-en",
        "imp-trigger",
        "temp-change",
        "temp-change-smb";
   };

   qcom,schgm-flash@a600 {
    reg = <0xa600 0x100>;
    interrupts =
     <0x2 0xa6 0x2 1>,
     <0x2 0xa6 0x5 1>,
     <0x2 0xa6 0x6 1>,
     <0x2 0xa6 0x7 (2 | 1)>;

    interrupt-names = "flash-state-change",
      "ilim1-s1",
      "ilim2-s2",
      "vreg-ok";
   };
  };

  pmi632_qg: qpnp,qg {
   compatible = "qcom,qpnp-qg";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,pmic-revid = <&pmi632_revid>;
   io-channels = <&pmi632_vadc 0x4a>,
          <&pmi632_vadc 0x4b>;
   io-channel-names = "batt-therm",
        "batt-id";

   qcom,qgauge@4800 {
    status = "okay";
    reg = <0x4800 0x100>;
    interrupts =
     <0x2 0x48 0x0 (2 | 1)>,
     <0x2 0x48 0x1 (2 | 1)>,
     <0x2 0x48 0x2 1>,
     <0x2 0x48 0x3 1>,
     <0x2 0x48 0x4 1>;
    interrupt-names = "qg-batt-missing",
        "qg-vbat-low",
        "qg-vbat-empty",
        "qg-fifo-done",
        "qg-good-ocv";
   };

   qcom,qg-sdam@b100 {
    status = "okay";
    reg = <0xb100 0x100>;
   };
  };

  pmi632_pbs_client3: qcom,pbs@7400 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7400 0x100>;
  };

  pmi632_sdam7: qcom,sdam@b600 {
   compatible = "qcom,spmi-sdam";
   reg = <0xb600 0x100>;
  };

  bcl_sensor: bcl@3d00 {
   compatible = "qcom,bcl-v5";
   reg = <0x3d00 0x100>;
   interrupts = <0x2 0x3d 0x0 0>,
     <0x2 0x3d 0x1 0>,
     <0x2 0x3d 0x2 0>;
   interrupt-names = "bcl-lvl0",
      "bcl-lvl1",
      "bcl-lvl2";
   qcom,ibat-use-qg-adc-5a;
   #thermal-sensor-cells = <1>;
  };

  bcl_soc: bcl-soc {
   compatible = "qcom,msm-bcl-soc";
   #thermal-sensor-cells = <0>;
  };
 };

 pmi632_3: qcom,pmi632@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi632_vib: qcom,vibrator@5700 {
   compatible = "qcom,qpnp-vibrator-ldo";
   reg = <0x5700 0x100>;
   qcom,vib-ldo-volt-uv = <3000000>;
   qcom,disable-overdrive;
  };

  pmi632_pwm: qcom,pwms@b300 {
   compatible = "qcom,pwm-lpg";
   reg = <0xb300 0x500>;
   reg-names = "lpg-base";
   #pwm-cells = <2>;
   qcom,num-lpg-channels = <5>;
   nvmem-names = "ppg_sdam";
   nvmem = <&pmi632_sdam7>;
   qcom,pbs-client = <&pmi632_pbs_client3>;
   qcom,lut-sdam-base = <0x80>;
   qcom,lut-patterns = <0 0 0 14 28 42 56 70 84 100
      100 84 70 56 42 28 14 0 0 0>;
   lpg@1 {
    qcom,lpg-chan-id = <1>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x48>;
   };
   lpg@2 {
    qcom,lpg-chan-id = <2>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x56>;
   };
   lpg@3 {
    qcom,lpg-chan-id = <3>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x64>;
   };
  };

  pmi632_rgb: qcom,leds@d000 {
   compatible = "qcom,tri-led";
   reg = <0xd000 0x100>;
   red {
    label = "red";
    pwms = <&pmi632_pwm 0 1000000>;
    led-sources = <0>;
    linux,default-trigger = "timer";
   };
   green {
    label = "green";
    pwms = <&pmi632_pwm 1 1000000>;
    led-sources = <1>;
    linux,default-trigger = "timer";
   };
   blue {
    label = "blue";
    pwms = <&pmi632_pwm 2 1000000>;
    led-sources = <2>;
    linux,default-trigger = "timer";
   };
  };

  pmi632_lcdb: qpnp-lcdb@ec00 {
   compatible = "qcom,qpnp-lcdb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xec00 0x100>;
   interrupts = <0x3 0xec 0x1 1>;
   interrupt-names = "sc-irq";

   qcom,pmic-revid = <&pmi632_revid>;
   qcom,voltage-step-ramp;

   lcdb_ldo_vreg: ldo {
    label = "ldo";
    regulator-name = "lcdb_ldo";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_ncp_vreg: ncp {
    label = "ncp";
    regulator-name = "lcdb_ncp";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_bst_vreg: bst {
    label = "bst";
    regulator-name = "lcdb_bst";
    regulator-min-microvolt = <4700000>;
    regulator-max-microvolt = <6275000>;
   };
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x3 0xd3 0x0 1>,
         <0x3 0xd3 0x3 1>,
         <0x3 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
       "all-ramp-down-done-irq",
       "all-ramp-up-done-irq";
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pmi632_revid>;

   pmi632_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pmi632_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <2>;
    qcom,default-led-trigger = "switch1_trigger";
   };

  };

 };
};

&thermal_zones {
 pmi632_temp_alarm: pmi632-tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pmi632_tz>;
  wake-capable-sensor;

  trips {
   pmi632_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   pmi632_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };
   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pmi632-ibat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 0>;
  wake-capable-sensor;

  trips {
   pmi632_ibat_lvl0: ibat-lvl0 {
    temperature = <4000>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pmi632-ibat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 1>;
  wake-capable-sensor;

  trips {
   pmi632_ibat_lvl1: ibat-lvl1 {
    temperature = <4200>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 2>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl0: vbat-lvl0 {
    temperature = <3000>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 3>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl1: vbat-lvl1 {
    temperature = <2800>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 4>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl2: vbat-lvl1 {
    temperature = <2600>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl0 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 5>;
  wake-capable-sensor;

  trips {
   bcl_lvl0: bcl-lvl0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl1 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 6>;
  wake-capable-sensor;

  trips {
   bcl_lvl1: bcl-lvl1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl2 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 7>;
  wake-capable-sensor;

  trips {
   bcl_lvl2: bcl-lvl2 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 soc {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_soc>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_low_soc: low-soc {
    temperature = <10>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2734 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/pm6125.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 15 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/qcom,qpnp-power-on.h" 1
# 16 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2




&spmi_bus {
 qcom,pm6125@0 {
  compatible = "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm6125_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
         <0x0 0x8 0x1 0>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,kpdpwr-sw-debounce;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm6125_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;


   ref_gnd {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   vph_pwr {
    reg = <0x83>;
    label = "vph_pwr";
    qcom,pre-scaling = <1 3>;
   };

   vcoin {
    reg = <0x85>;
    label = "vcoin";
    qcom,pre-scaling = <1 3>;
   };

   xo_therm {
    reg = <0x4c>;
    label = "xo_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };
  };

  pm6125_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x0 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
  };

  pm6125_misc: qcom,misc@900 {
   compatible = "qcom,qpnp-misc";
   reg = <0x900 0x100>;
  };

  pm6125_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pm6125_clkdiv: clock-controller@5b00 {
   compatible = "qcom,spmi-clkdiv";
   reg = <0x5b00 0x100>;
   #clock-cells = <1>;
   qcom,num-clkdivs = <1>;
   clock-output-names = "pm6125_div_clk1";
   clocks = <&clock_rpmcc 0>;
   clock-names = "xo";
   assigned-clocks = <&pm6125_clkdiv 1>;
   assigned-clock-rates = <9600000>;
  };

  pm6125_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x900>;
   interrupts = <0x0 0xc0 0 0>,
     <0x0 0xc1 0 0>,
     <0x0 0xc2 0 0>,
     <0x0 0xc3 0 0>,
     <0x0 0xc4 0 0>,
     <0x0 0xc5 0 0>,
     <0x0 0xc6 0 0>,
     <0x0 0xc7 0 0>,
     <0x0 0xc8 0 0>;
   interrupt-names = "pm6125_gpio1", "pm6125_gpio2",
     "pm6125_gpio3", "pm6125_gpio4",
     "pm6125_gpio5", "pm6125_gpio6",
     "pm6125_gpio7", "pm6125_gpio8",
     "pm6125_gpio9";
   gpio-controller;
   #gpio-cells = <2>;
  };

  pm6125_rtc: qcom,pm6125_rtc {
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm6125_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm6125_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };
 };

 qcom,pm6125@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm6125_pwm: qcom,pwms@b300 {
   status = "disabled";
   compatible = "qcom,pwm-lpg";
   reg = <0xb300 0x100>;
   reg-names = "lpg-base";
   qcom,num-lpg-channels = <1>;
   #pwm-cells = <2>;
  };
 };
};

&thermal_zones {
 pm6125_temp_alarm: pm6125-tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm6125_tz>;
  wake-capable-sensor;

  trips {
   pm6125_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm6125_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };
   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2735 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
&soc {
# 31 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
 qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04ac0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <183 816>,
   <151 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_0_geni_se_cb: qcom,iommu_qupv3_0_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x123 0x0>;
  };
 };


 qupv3_se3_4uart: qcom,qup_uart@0x4a8c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4a8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  pinctrl-1 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  interrupts-extended = <&intc 0 330 0>,
   <&tlmm 15 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se4_2uart: qcom,qup_uart@0x4a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x4a90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_2uart_active>;
  pinctrl-1 = <&qupv3_se4_2uart_sleep>;
  interrupts = <0 331 0>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_i2c: i2c@4a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a80000 0x4000>;
  interrupts = <0 327 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@4a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a84000 0x4000>;
  interrupts = <0 328 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 137>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@4a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a88000 0x4000>;
  interrupts = <0 329 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@4a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a8c000 0x4000>;
  interrupts = <0 330 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@4a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a90000 0x4000>;
  interrupts = <0 331 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@4a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 327 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@4a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 329 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@4cc0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04cc0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <184 817>,
   <152 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x143 0x0>;
  };
 };





 qupv3_se9_4uart: qcom,qup_uart@0x4c90000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  pinctrl-1 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  interrupts-extended = <&intc 0 312 0>,
   <&tlmm 13 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_i2c: i2c@4c80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c80000 0x4000>;
  interrupts = <0 308 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@4c84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c84000 0x4000>;
  interrupts = <0 309 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@4c88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c88000 0x4000>;
  interrupts = <0 310 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 153>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se8_i2c: i2c@4c8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c8c000 0x4000>;
  interrupts = <0 311 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@4c90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c90000 0x4000>;
  interrupts = <0 312 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_spi: spi@4c80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 308 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@4c84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 309 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se8_spi: spi@4c8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_sleep>;
  interrupts = <0 311 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@4c90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 312 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

};
# 2736 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi" 2

&soc {
 tlmm: pinctrl@400000 {
  compatible = "qcom,trinket-pinctrl";
  reg = <0x400000 0xc00000>;
  reg-names = "pinctrl";
  interrupts-extended = <&wakegic 0 227 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&wakegpio>;
  #interrupt-cells = <2>;



  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };
   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup01";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };
   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_clk_req_active: nfc_clk_req_active {

    mux {

     pins = "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_clk_req_suspend: nfc_clk_req_suspend {

    mux {

     pins = "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "qup02";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
      pins = "gpio14", "gpio15";
      function = "qup03";
    };

    config {
      pins = "gpio14", "gpio15";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
      pins = "gpio14", "gpio15";
      function = "gpio";
    };

    config {
      pins = "gpio14", "gpio15";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
      pins = "gpio16", "gpio17";
      function = "qup04";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
      pins = "gpio16", "gpio17";
      function = "gpio";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };



  qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {
   qupv3_se5_i2c_active: qupv3_se5_i2c_active {
    mux {
      pins = "gpio22", "gpio23";
      function = "qup10";
    };

    config {
      pins = "gpio22", "gpio23";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {
    mux {
      pins = "gpio22", "gpio23";
      function = "gpio";
    };

    config {
      pins = "gpio22", "gpio23";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
      pins = "gpio30", "gpio31";
      function = "qup11";
    };

    config {
      pins = "gpio30", "gpio31";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
      pins = "gpio30", "gpio31";
      function = "gpio";
    };

    config {
      pins = "gpio30", "gpio31";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
      pins = "gpio28", "gpio29";
      function = "qup12";
    };

    config {
      pins = "gpio28", "gpio29";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
      pins = "gpio28", "gpio29";
      function = "gpio";
    };

    config {
      pins = "gpio28", "gpio29";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
      pins = "gpio18", "gpio19";
      function = "qup13";
    };

    config {
      pins = "gpio18", "gpio19";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
      pins = "gpio18", "gpio19";
      function = "gpio";
    };

    config {
      pins = "gpio18", "gpio19";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
      pins = "gpio10", "gpio11";
      function = "qup14";
    };

    config {
      pins = "gpio10", "gpio11";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
      pins = "gpio10", "gpio11";
      function = "gpio";
    };

    config {
      pins = "gpio10", "gpio11";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };

  qupv3_se3_4uart_pins: qupv3_se3_4uart_pins {
   qupv3_se3_rx: qupv3_se3_rx {
    mux {
     pins = "gpio15";
     function = "qup03";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se3_tx: qupv3_se6_tx {
    mux {
     pins = "gpio14";
     function = "qup03";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se4_2uart_pins: qupv3_se4_2uart_pins {
   qupv3_se4_2uart_active: qupv3_se4_2uart_active {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup04";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se4_2uart_sleep: qupv3_se4_2uart_sleep {
    mux {
      pins = "gpio16", "gpio17";
      function = "gpio";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-pull-down;
    };
   };
  };

  qupv3_se9_4uart_pins: qupv3_se9_4uart_pins {
   qupv3_se9_ctsrx: qupv3_se9_ctsrx {
    mux {
     pins = "gpio10", "gpio13";
     function = "qup14";
    };

    config {
     pins = "gpio10", "gpio13";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se9_rts: qupv3_se9_rts {
    mux {
     pins = "gpio11";
     function = "qup14";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se9_tx: qupv3_se9_tx {
    mux {
     pins = "gpio12";
     function = "qup14";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };



  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "gpio";
    };

    configs {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     function = "qup02";
    };

    config {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     function = "gpio";
    };

    configs {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     function = "qup10";
    };

    config {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     function = "gpio";
    };

    configs {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     function = "qup11";
    };

    config {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     function = "gpio";
    };

    configs {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     function = "qup13";
    };

    config {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     function = "gpio";
    };

    configs {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     function = "qup_14";
    };

    config {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     function = "gpio";
    };

    configs {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  fsa_usbc_ana_en_n@124 {
   fsa_usbc_ana_en: fsa_usbc_ana_en {
    mux {
     pins = "gpio124";
     function = "gpio";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };
  };

  wsa_swr_clk_pin {
   wsa_swr_clk_sleep: wsa_swr_clk_sleep {
    mux {
     pins = "gpio18";
     function = "WSA_CLK";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };

   wsa_swr_clk_active: wsa_swr_clk_active {
    mux {
     pins = "gpio18";
     function = "WSA_CLK";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };
  };

  wsa_swr_data_pin {
   wsa_swr_data_sleep: wsa_swr_data_sleep {
    mux {
     pins = "gpio19";
     function = "WSA_DATA";
    };

    config {
     pins = "gpio19";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };

   wsa_swr_data_active: wsa_swr_data_active {
    mux {
     pins = "gpio19";
     function = "WSA_DATA";
    };

    config {
     pins = "gpio19";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio110";
     function = "gpio";
    };

    config {
     pins = "gpio110";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  tasha_cdc_reset_active: lpi_cdc_reset_active {
   mux {
    pins = "gpio120";
    function = "gpio";
   };
   config {
    pins = "gpio120";
    drive-strength = <16>;
    output-high;
   };
  };

  tasha_cdc_reset_sleep: lpi_cdc_reset_sleep {
   mux {
    pins = "gpio120";
    function = "gpio";
   };

   config {
    pins = "gpio120";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };


  tasha_spkr_1_sd_n {
   tasha_spkr_1_sd_n_sleep: tasha_spkr_1_sd_n_sleep {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tasha_spkr_1_sd_n_active: tasha_spkr_1_sd_n_active {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  tasha_spkr_2_sd_n {
   tasha_spkr_2_sd_n_sleep: tasha_spkr_2_sd_n_sleep {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tasha_spkr_2_sd_n_active: tasha_spkr_2_sd_n_active {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  audio_ref_clk_active: audio_ref_clk_active {
   mux {
    pins = "gpio112";
    function = "gpio";
   };

   config {
    pins = "gpio112";
    drive-strength = <8>;
    bias-disable;
    output-low;
   };
  };

  audio_ref_clk_sleep: audio_ref_clk_sleep {
   mux {
    pins = "gpio112";
    function = "gpio";
   };

   config {
    pins = "gpio112";
    drive-strength = <2>;
    bias-disable;
    bias-pull-down;
   };
  };

  wcd937x_reset_active: wcd937x_reset_active {
   mux {
    pins = "gpio120";
    function = "gpio";
   };
   config {
    pins = "gpio120";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd937x_reset_sleep: wcd937x_reset_sleep {
   mux {
    pins = "gpio120";
    function = "gpio";
   };

   config {
   pins = "gpio120";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic01_clk_active: dmic01_clk_active {
   mux {
    pins = "gpio125";
    function = "DMIC0_CLK";
   };

   config {
    pins = "gpio125";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic01_clk_sleep: dmic01_clk_sleep {
   mux {
    pins = "gpio125";
    function = "DMIC0_CLK";
   };

   config {
    pins = "gpio125";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic01_data_active: dmic01_data_active {
   mux {
    pins = "gpio126";
    function = "DMIC0_DATA";
   };

   config {
    pins = "gpio126";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic01_data_sleep: dmic01_data_sleep {
   mux {
    pins = "gpio126";
    function = "DMIC0_DATA";
   };

   config {
    pins = "gpio126";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  cdc_dmic23_clk_active: dmic23_clk_active {
   mux {
    pins = "gpio127";
    function = "DMIC1_CLK";
   };

   config {
    pins = "gpio127";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic23_clk_sleep: dmic23_clk_sleep {
   mux {
    pins = "gpio127";
    function = "DMIC1_CLK";
   };

   config {
    pins = "gpio127";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic23_data_active: dmic23_data_active {
   mux {
    pins = "gpio128";
    function = "DMIC1_DATA";
   };

   config {
    pins = "gpio128";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic23_data_sleep: dmic23_data_sleep {
   mux {
    pins = "gpio128";
    function = "DMIC1_DATA";
   };

   config {
    pins = "gpio128";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  tx_swr_clk_sleep: tx_swr_clk_sleep {
   mux {
    pins = "gpio106";
    function = "swr_tx";
   };

   config {
    pins = "gpio106";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  tx_swr_clk_active: tx_swr_clk_active {
   mux {
    pins = "gpio106";
    function = "swr_tx";
   };

   config {
    pins = "gpio106";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  tx_swr_data1_sleep: tx_swr_data1_sleep {
   mux {
    pins = "gpio107";
    function = "swr_tx";
   };

   config {
    pins = "gpio107";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  tx_swr_data1_active: tx_swr_data1_active {
   mux {
    pins = "gpio107";
    function = "swr_tx";
   };

   config {
    pins = "gpio107";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  tx_swr_data2_sleep: tx_swr_data2_sleep {
   mux {
    pins = "gpio108";
    function = "swr_tx";
   };

   config {
    pins = "gpio108";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  tx_swr_data2_active: tx_swr_data2_active {
   mux {
    pins = "gpio108";
    function = "swr_tx";
   };

   config {
    pins = "gpio108";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  rx_swr_clk_sleep: rx_swr_clk_sleep {
   mux {
    pins = "gpio110";
    function = "swr_rx";
   };

   config {
    pins = "gpio110";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  rx_swr_clk_active: rx_swr_clk_active {
   mux {
    pins = "gpio110";
    function = "swr_rx";
   };

   config {
    pins = "gpio110";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  rx_swr_data_sleep: rx_swr_data_sleep {
   mux {
    pins = "gpio111", "gpio112";
    function = "swr_rx";
   };

   config {
    pins = "gpio111", "gpio112";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  rx_swr_data_active: rx_swr_data_active {
   mux {
    pins = "gpio111", "gpio112";
    function = "swr_rx";
   };

   config {
    pins = "gpio111", "gpio112";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio89";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio89";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  sde_dp_usbplug_cc_active: sde_dp_usbplug_cc_active {
   mux {
    pins = "gpio102";
    function = "gpio";
   };

   config {
    pins = "gpio102";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sde_dp_usbplug_cc_suspend: sde_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio102";
    function = "gpio";
   };

   config {
    pins = "gpio102";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  sde_dp_hotplug_ctrl: sde_dp_hotplug_ctrl {
   mux {
    pins = "gpio100";
    function = "dp_hot";
   };

   config {
    pins = "gpio100";
    bias-disable;
    input-enable;
    drive-strength = <2>;
   };
  };

  sde_dp_hotplug_tlmm: sde_dp_hotplug_tlmm {
   mux {
    pins = "gpio100";
    function = "gpio";
   };

   config {
    pins = "gpio100";
    bias-disable;
    input-enable;
    drive-strength = <2>;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio98";
    function = "gpio";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio98";
    function = "gpio";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-disable;
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 1478 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio88";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio88", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio88", "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };
  cci0_active: cci0_active {
   mux {

    pins = "gpio37", "gpio38";
    function = "cci_i2c";
   };

   config {
    pins = "gpio37", "gpio38";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio37", "gpio38";
    function = "cci_i2c";
   };

   config {
    pins = "gpio37", "gpio38";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio39", "gpio40";
    function = "cci_i2c";
   };

   config {
    pins = "gpio39", "gpio40";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio39", "gpio40";
    function = "cci_i2c";
   };

   config {
    pins = "gpio39", "gpio40";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio48";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio48";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio42";
    function = "gpio";
   };

   config {
    pins = "gpio42";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio42";
    function = "gpio";
   };

   config {
    pins = "gpio42";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio36";
    function = "cam_mclk";
   };

   config {
    pins = "gpio36";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio36";
    function = "cam_mclk";
   };

   config {
    pins = "gpio36";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  fpc_reset_int: fpc_reset_int {
   fpc_reset_low: reset_low {
    mux {
     pins = "gpio93";
     function = "gpio";
    };
    config {
     pins = "gpio93";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   fpc_reset_high: reset_high {
    mux {
     pins = "gpio93";
     function = "gpio";
    };
    config {
     pins = "gpio93";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   fpc_int_low: int_low {
    mux {
     pins = "gpio92";
     function = "gpio";
    };
    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };
 };
};

&pm6125_gpios {
 tasha_mclk {
  tasha_mclk_default: tasha_mclk_default{
   pins = "gpio1";
   function = "func1";
   qcom,drive-strength = <2>;
   power-source = <0>;
   bias-disable;
   output-low;
  };
 };
};
# 2737 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@14 {
   reg = <14>;
   qcom,ion-heap-type = "SECURE_CARVEOUT";
   cdsp {
    memory-region = <&cdsp_sec_mem>;
    token = <0x20000000>;
   };
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&sdsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 2738 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125-rpm-regulator.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/pm6125-rpm-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2739 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-regulator.dtsi" 1
# 17 "arch/arm64/boot/dts/qcom/trinket-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa3 {
  status = "okay";
  VDD_CX_LEVEL:
  S3A_LEVEL: pm6125_s3_level: regulator-s3-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  VDD_CX_FLOOR_LEVEL:
  S3A_FLOOR_LEVEL:
  pm6125_s3_floor_level: regulator-s3-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  VDD_CX_LEVEL_AO:
  S3A_LEVEL_AO: pm6125_s3_level_ao: regulator-s3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  cx_cdev: cx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_CX_FLOOR_LEVEL>;
   regulator-levels = <256
     0>;
   #cooling-cells = <2>;
  };

 };


 rpm-regulator-smpa5 {
  status = "okay";
  VDD_MX_LEVEL:
  S5A_LEVEL: pm6125_s5_level: regulator-s5-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  VDD_MX_FLOOR_LEVEL:
  S5A_FLOOR_LEVEL:
  pm6125_s5_floor_level: regulator-s5-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  VDD_MX_LEVEL_AO:
  S5A_LEVEL_AO: pm6125_s5_level_ao: regulator-s5-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  mx_cdev: mx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_MX_LEVEL>;
   regulator-levels = <256
     0>;
   #cooling-cells = <2>;
  };

 };

 rpm-regulator-smpa6 {
  status = "okay";
  S6A: pm6125_s6: regulator-s6 {
   regulator-min-microvolt = <936000>;
   regulator-max-microvolt = <1422000>;
   qcom,init-voltage = <936000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  L1A: pm6125_l1: regulator-l1 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1256000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  L2A: pm6125_l2: regulator-l2 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1056000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  L3A: pm6125_l3: regulator-l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1064000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  L4A: pm6125_l4: regulator-l4 {
   parent-supply = <&pm6125_l7>;
   regulator-min-microvolt = <872000>;
   regulator-max-microvolt = <976000>;
   qcom,init-voltage = <872000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  L5A: pm6125_l5: regulator-l5 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <3104000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  L6A: pm6125_l6: regulator-l6 {
   regulator-min-microvolt = <576000>;
   regulator-max-microvolt = <656000>;
   qcom,init-voltage = <576000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  L7A: pm6125_l7: regulator-l7 {
   regulator-min-microvolt = <872000>;
   regulator-max-microvolt = <976000>;
   qcom,init-voltage = <872000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa8 {
  status = "okay";
  L8A: pm6125_l8: regulator-l8 {
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <728000>;
   qcom,init-voltage = <400000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  L9A: pm6125_l9: regulator-l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1896000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  L10A: pm6125_l10: regulator-l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1896000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  L11A: pm6125_l11: regulator-l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1952000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  L12A: pm6125_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1996000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  L13A: pm6125_l13: regulator-l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1832000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  L14A: pm6125_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  L15A: pm6125_l15: regulator-l15 {
   parent-supply = <&pm6125_l10>;
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3232000>;
   qcom,init-voltage = <3104000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  L16A: pm6125_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  L17A: pm6125_l17: regulator-l17 {
   regulator-min-microvolt = <1248000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1248000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  L18A: pm6125_l18: regulator-l18 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1264000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  L19A: pm6125_l19: regulator-l19 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2952000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  L20A: pm6125_l20: regulator-l20 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2952000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  L21A: pm6125_l21: regulator-l21 {
   regulator-min-microvolt = <2600000>;
   regulator-max-microvolt = <2856000>;
   qcom,init-voltage = <2600000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  L22A: pm6125_l22: regulator-l22 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <2944000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  L23A: pm6125_l23: regulator-l23 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  L24A: pm6125_l24: regulator-l24 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <2944000>;
   status = "okay";
  };
 };
};
# 2740 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-gdsc.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-gdsc.dtsi"
&soc {

 camss_cpp_gdsc: qcom,gdsc@14560bc {
  compatible = "qcom,gdsc";
  regulator-name = "cam_cpp_gdsc";
  reg = <0x14560bc 0x4>;
  status = "disabled";
 };

 camss_top_gdsc: qcom,gdsc@145607c {
  compatible = "qcom,gdsc";
  regulator-name = "camss_top_gdsc";
  reg = <0x145607c 0x4>;
  status = "disabled";
 };

 camss_vfe0_gdsc: qcom,gdsc@1454004 {
  compatible = "qcom,gdsc";
  regulator-name = "camss_vfe0_gdsc";
  reg = <0x1454004 0x4>;
  status = "disabled";
 };

 camss_vfe1_gdsc: qcom,gdsc@145403c {
  compatible = "qcom,gdsc";
  regulator-name = "camss_vfe1_gdsc";
  reg = <0x145403c 0x4>;
  status = "disabled";
 };

 ufs_phy_gdsc: qcom,gdsc@1445004 {
  compatible = "qcom,gdsc";
  regulator-name = "ufs_phy_gdsc";
  reg = <0x1445004 0x4>;
  status = "disabled";
 };

 usb30_prim_gdsc: qcom,gdsc@141a004 {
  compatible = "qcom,gdsc";
  regulator-name = "usb30_prim_gdsc";
  reg = <0x141a004 0x4>;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@147d060 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
  reg = <0x147d060 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@1480094 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
  reg = <0x1480094 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc: qcom,gdsc@1480074 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
  reg = <0x1480074 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc: qcom,gdsc@1480084 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
  reg = <0x1480084 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };


 mdss_core_gdsc: qcom,gdsc@5f03000 {
  compatible = "qcom,gdsc";
  regulator-name = "mdss_core_gdsc";
  reg = <0x5f03000 0x4>;
  qcom,support-hw-trigger;
  status = "disabled";
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
 };


 gpu_cx_hw_ctrl: syscon@5991540 {
  compatible = "syscon";
  reg = <0x5991540 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@599106c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_cx_gdsc";
  reg = <0x599106c 0x4>;
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  qcom,clk-dis-wait-val = <8>;
  status = "disabled";
 };

 gpu_gx_gdsc: qcom,gdsc@599100c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_gx_gdsc";
  reg = <0x599100c 0x4>;
  status = "disabled";
 };


 vcodec0_gdsc: qcom,gdsc@5b00874 {
  compatible = "qcom,gdsc";
  regulator-name = "vcodec0_gdsc";
  reg = <0x5b00874 0x4>;
  status = "disabled";
 };

 venus_gdsc: qcom,gdsc@5b00814 {
  compatible = "qcom,gdsc";
  regulator-name = "venus_gdsc";
  reg = <0x5b00814 0x4>;
  status = "disabled";
 };
};
# 2741 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-usb.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-usb.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/qcom,usb3-11nm-qmp-combo.h" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-usb.dtsi" 2

&soc {

 usb0: ssusb@4e00000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x4e00000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x100 0x0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 302 0>, <0 422 0>, <0 260 0>;
  interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";

  USB3_GDSC-supply = <&usb30_prim_gdsc>;
  dpdm-supply = <&qusb_phy0>;
  clocks = <&clock_gcc 187>,
   <&clock_gcc 175>,
   <&clock_gcc 102>,
   <&clock_gcc 207>,
   <&clock_gcc 191>,
   <&clock_gcc 189>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "xo", "sleep_clk", "utmi_clk";

  resets = <&clock_gcc 3>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  qcom,gsi-disable-io-coherency;

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61 512 1 1>,
   <61 676 1 1>,
   <1 583 1 1>;

  dwc3@4e00000 {
   compatible = "snps,dwc3";
   reg = <0x4e00000 0xcd00>;
   interrupt-parent = <&intc>;
   interrupts = <0 255 0>;
   usb-phy = <&qusb_phy0>, <&usb_qmp_phy>;
   tx-fifo-resize;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,dis_u2_susphy_quirk;
   snps,dis_enblslpm_quirk;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <0>;
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };

  qcom,usbbam@0x04f04000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x04f04000 0x17000>;
   interrupts = <0 253 0>;

   qcom,usb-bam-fifo-baseaddr = <0xc121000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x08064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 qusb_phy0: qusb@1613000 {
  compatible = "qcom,qusb2phy";
  reg = <0x01613000 0x180>,
   <0x003cb250 0x4>,
   <0x01b44258 0x4>;
  reg-names = "qusb_phy_base",
   "tcsr_clamp_dig_n_1p8",
   "tune2_efuse_addr";

  vdd-supply = <&pm6125_l7>;
  vdda18-supply = <&pm6125_l10>;
  vdda33-supply = <&pm6125_l15>;
  qcom,vdd-voltage-level = <0 925000 970000>;
  qcom,tune2-efuse-bit-pos = <25>;
  qcom,tune2-efuse-num-bits = <4>;
  qcom,qusb-phy-init-seq = <0xf8 0x80
     0xb3 0x84
     0x81 0x88
     0xc0 0x8c
     0x30 0x08
     0x79 0x0c
     0x21 0x10
     0x14 0x9c
     0x80 0x04
     0x9f 0x1c
     0x00 0x18>;
  phy_type = "utmi";
  qcom,phy-clk-scheme = "cmos";
  qcom,major-rev = <1>;

  clocks = <&clock_rpmcc 114>,
   <&clock_gcc 17>;
  clock-names = "ref_clk_src", "cfg_ahb_clk";

  resets = <&clock_gcc 0>;
  reset-names = "phy_reset";
 };


 usb_qmp_phy: ssphy@1615000 {
  compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
  reg = <0x01615000 0x1000>,
   <0x03cb244 0x4>;
  reg-names = "qmp_phy_base",
   "vls_clamp_reg";

  vdd-supply = <&pm6125_l7>;
  core-supply = <&pm6125_l10>;
  qcom,vdd-voltage-level = <0 925000 970000>;
  qcom,core-voltage-level = <0 1800000 1800000>;
  qcom,qmp-phy-init-seq =

    <0x00AC 0x14 0x00
     0x0034 0x08 0x00
     0x0174 0x30 0x00
     0x003C 0x06 0x00
     0x00B4 0x00 0x00
     0x00B8 0x08 0x00
     0x0070 0x0f 0x00
     0x019C 0x01 0x00
     0x0178 0x00 0x00
     0x00D0 0x82 0x00
     0x00DC 0x55 0x00
     0x00E0 0x55 0x00
     0x00E4 0x03 0x00
     0x0078 0x0b 0x00
     0x0084 0x16 0x00
     0x0090 0x28 0x00
     0x0108 0x80 0x00
     0x010C 0x00 0x00
     0x0184 0x0a 0x00
     0x004C 0x15 0x00
     0x0050 0x34 0x00
     0x0054 0x00 0x00
     0x00C8 0x00 0x00
     0x018C 0x00 0x00
     0x00CC 0x00 0x00
     0x0128 0x00 0x00
     0x000C 0x0a 0x00
     0x0010 0x01 0x00
     0x001C 0x31 0x00
     0x0020 0x01 0x00
     0x0014 0x00 0x00
     0x0018 0x00 0x00
     0x0024 0xde 0x00
     0x0028 0x07 0x00
     0x0048 0x0f 0x00
     0x0194 0x06 0x00
     0x0100 0x80 0x00
     0x00A8 0x01 0x00
     0x0430 0x0b 0x00
     0x0830 0x0b 0x00
     0x0444 0x00 0x00
     0x0844 0x00 0x00
     0x043C 0x00 0x00
     0x083C 0x00 0x00
     0x0440 0x00 0x00
     0x0840 0x00 0x00
     0x0408 0x0a 0x00
     0x0808 0x0a 0x00
     0x0414 0x06 0x00
     0x0814 0x06 0x00
     0x0434 0x75 0x00
     0x0834 0x75 0x00
     0x04D4 0x02 0x00
     0x08D4 0x02 0x00
     0x04D8 0x4e 0x00
     0x08D8 0x4e 0x00
     0x04DC 0x18 0x00
     0x08DC 0x18 0x00
     0x04F8 0x77 0x00
     0x08F8 0x77 0x00
     0x04FC 0x80 0x00
     0x08FC 0x80 0x00
     0x04C0 0x0a 0x00
     0x08C0 0x0a 0x00
     0x0504 0x03 0x00
     0x0904 0x03 0x00
     0x050C 0x16 0x00
     0x090C 0x16 0x00
     0x0500 0x00 0x00
     0x0900 0x00 0x00
     0x0564 0x00 0x00
     0x0964 0x00 0x00
     0x0260 0x10 0x00
     0x0660 0x10 0x00
     0x02A4 0x12 0x00
     0x06A4 0x12 0x00
     0x028C 0xc6 0x00
     0x068C 0xc6 0x00
     0x0244 0x00 0x00
     0x0644 0x00 0x00
     0x0248 0x00 0x00
     0x0648 0x00 0x00
     0x0C0C 0x9f 0x00
     0x0C24 0x17 0x00
     0x0C28 0x0f 0x00
     0x0CC8 0x83 0x00
     0x0CC4 0x02 0x00
     0x0CCC 0x09 0x00
     0x0CD0 0xa2 0x00
     0x0CD4 0x85 0x00
     0x0C80 0xd1 0x00
     0x0C84 0x1f 0x00
     0x0C88 0x47 0x00
     0x0CB8 0x75 0x00
     0x0CBC 0x13 0x00
     0x0CB0 0x86 0x00
     0x0CA0 0x04 0x00
     0x0C8C 0x44 0x00
     0x0C70 0xe7 0x00
     0x0C74 0x03 0x00
     0x0C78 0x40 0x00
     0x0C7C 0x00 0x00
     0x0DD8 0x88 0x00
     0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0xd74
     0xcd8
     0xcdc
     0xc04
     0xc00
     0xc08
     0xa00>;

  clocks = <&clock_gcc 193>,
   <&clock_gcc 194>,
   <&clock_rpmcc 114>,
   <&clock_gcc 207>,
   <&clock_gcc 17>;

  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "cfg_ahb_clk";

  resets = <&clock_gcc 5>,
   <&clock_gcc 6>;
  reset-names = "phy_reset", "phy_phy_reset";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x04f 0x0>;
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };
};
# 2742 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-camera.dtsi"
&soc {
 qcom,msm-cam@5c00000 {
  compatible = "qcom,msm-cam";
  reg = <0x5c00000 0x4000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 150000000 320000000 320000000>;
  qcom,gpu-limit = <700000000>;
 };

 qcom,csiphy@1628000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1628000 0x1000>,
    <0x5C00120 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 72 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 37>,
   <&clock_gcc 36>,
   <&clock_gcc 26>,
   <&clock_gcc 39>,
   <&clock_gcc 38>,
   <&clock_gcc 71>,
   <&clock_gcc 66>,
   <&clock_gcc 63>,
   <&clock_gcc 16>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 311000000 0 0 200000000 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csiphy@1629000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1629000 0x1000>,
    <0x5c00124 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 73 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 44>,
   <&clock_gcc 43>,
   <&clock_gcc 27>,
   <&clock_gcc 46>,
   <&clock_gcc 45>,
   <&clock_gcc 71>,
   <&clock_gcc 66>,
   <&clock_gcc 64>,
   <&clock_gcc 16>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 311000000 0 0 200000000 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csiphy@162a000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x162a000 0x1000>,
    <0x5c00128 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 74 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 51>,
   <&clock_gcc 50>,
   <&clock_gcc 28>,
   <&clock_gcc 53>,
   <&clock_gcc 52>,
   <&clock_gcc 71>,
   <&clock_gcc 66>,
   <&clock_gcc 65>,
   <&clock_gcc 16>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 311000000 0 0 200000000 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csid@5c30000 {
  cell-index = <0>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30000 0x400>;
  reg-names = "csid";
  interrupts = <0 208 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 37>,
   <&clock_gcc 66>,
   <&clock_gcc 36>,
   <&clock_gcc 35>,
   <&clock_gcc 41>,
   <&clock_gcc 40>,
   <&clock_gcc 26>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@5c30400 {
  cell-index = <1>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30400 0x400>;
  reg-names = "csid";
  interrupts = <0 209 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 44>,
   <&clock_gcc 66>,
   <&clock_gcc 43>,
   <&clock_gcc 42>,
   <&clock_gcc 48>,
   <&clock_gcc 47>,
   <&clock_gcc 27>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@5c30800 {
  cell-index = <2>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30800 0x400>;
  reg-names = "csid";
  interrupts = <0 210 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 51>,
   <&clock_gcc 66>,
   <&clock_gcc 50>,
   <&clock_gcc 49>,
   <&clock_gcc 55>,
   <&clock_gcc 54>,
   <&clock_gcc 28>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@5c30c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30c00 0x400>;
  reg-names = "csid";
  interrupts = <0 211 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 58>,
   <&clock_gcc 66>,
   <&clock_gcc 57>,
   <&clock_gcc 56>,
   <&clock_gcc 60>,
   <&clock_gcc 59>,
   <&clock_gcc 29>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";
  qcom,camera-secure-sid;

  msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x420 0x0000>,
     <&apps_smmu 0x421 0x0002>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x0000>;
   label = "cpp";
  };

  msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x820 0x0000>;
   label = "jpeg_enc0";
  };
  msm_cam_smmu_cb5 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x821 0x0000>;
   label = "jpeg_dma";
  };

 };

 qcom,cpp@5c04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x5c04000 0x100>,
   <0x5c80000 0x3000>,
   <0x5c18000 0x3000>,
   <0x014560bc 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 206 0>;
  interrupt-names = "cpp";
  camss-vdd-supply = <&camss_top_gdsc>;
  vdd-supply = <&camss_cpp_gdsc>;
  qcom,vdd-names = "camss-vdd", "vdd";
  clocks =<&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 33>,
   <&clock_gcc 32>,
   <&clock_gcc 30>,
   <&clock_gcc 31>,
   <&clock_gcc 84>,
   <&clock_gcc 34>,
   <&clock_gcc 85>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "cpp_src_clk",
   "cpp_core_clk", "camss_cpp_ahb_clk",
   "camss_cpp_axi_clk", "micro_iface_clk",
   "cpp_vbif_ahb_clk", "mmss_throttle_camss_nrt_axi_clk";
  qcom,clock-rates = <0 0 240000000 240000000 0 0 0 0 0>;
  qcom,min-clock-rate = <240000000>;
  qcom,bus-master = <1>;
  qcom,vbif-qos-setting = <0x550 0x33333333>,
   <0x554 0x00333333>,
   <0x558 0x33333333>,
   <0x55c 0x00333333>,
   <0x560 0x33333333>,
   <0x564 0x00333333>,
   <0x568 0x33333333>,
   <0x56c 0x00333333>,
   <0x570 0x33333333>,
   <0x574 0x00333333>,
   <0x578 0x33333333>,
   <0x57c 0x00333333>,
   <0x580 0x33333333>,
   <0x584 0x00333333>,
   <0x588 0x33333333>,
   <0x58c 0x00333333>;
  status = "ok";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-cx-ipeak = <&cx_ipeak_lm 7>;
  resets = <&clock_gcc 7>;
  reset-names = "micro_iface_reset";
  qcom,src-clock-rates = <120000000 240000000 320000000
     480000000 576000000>;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <790>;
   qcom,plane-base = <715>;
   qcom,stripe-size = <63>;
   qcom,plane-size = <25>;
   qcom,fe-ptr-off = <11>;
   qcom,we-ptr-off = <23>;
   qcom,ref-fe-ptr-off = <17>;
   qcom,ref-we-ptr-off = <36>;
   qcom,we-meta-ptr-off = <42>;
   qcom,fe-mmu-pf-ptr-off = <7>;
   qcom,ref-fe-mmu-pf-ptr-off = <10>;
   qcom,we-mmu-pf-ptr-off = <13>;
   qcom,dup-we-mmu-pf-ptr-off = <18>;
   qcom,ref-we-mmu-pf-ptr-off = <23>;
   qcom,set-group-buffer-len = <135>;
   qcom,dup-frame-indicator-off = <70>;
  };
 };

 qcom,ispif@5c31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x5c31000 0xc00>,
   <0x5c00020 0x4>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 212 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  camss-vdd-supply = <&camss_top_gdsc>;
  vfe0-vdd-supply = <&camss_vfe0_gdsc>;
  vfe1-vdd-supply = <&camss_vfe1_gdsc>;
  qcom,vdd-names = "camss-vdd", "vfe0-vdd",
    "vfe1-vdd";
  qcom,clock-cntl-support;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 37>,
   <&clock_gcc 44>,
   <&clock_gcc 51>,
   <&clock_gcc 58>,
   <&clock_gcc 41>,
   <&clock_gcc 48>,
   <&clock_gcc 55>,
   <&clock_gcc 60>,
   <&clock_gcc 40>,
   <&clock_gcc 47>,
   <&clock_gcc 54>,
   <&clock_gcc 59>,
   <&clock_gcc 36>,
   <&clock_gcc 43>,
   <&clock_gcc 50>,
   <&clock_gcc 57>,
   <&clock_gcc 90>,
   <&clock_gcc 89>,
   <&clock_gcc 61>,
   <&clock_gcc 94>,
   <&clock_gcc 93>,
   <&clock_gcc 62>;
  clock-names = "camss_ahb_clk",
   "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi0_src_clk", "csi1_src_clk",
   "csi2_src_clk", "csi3_src_clk",
   "csi0_rdi_clk", "csi1_rdi_clk",
   "csi2_rdi_clk", "csi3_rdi_clk",
   "csi0_pix_clk", "csi1_pix_clk",
   "csi2_pix_clk", "csi3_pix_clk",
   "camss_csi0_clk", "camss_csi1_clk",
   "camss_csi2_clk", "camss_csi3_clk",
   "vfe0_clk_src",
   "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk",
   "vfe1_clk_src",
   "camss_vfe_vfe1_clk",
   "camss_csi_vfe1_clk";
  qcom,clock-rates = <0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-control = "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE",
   "INIT_RATE", "INIT_RATE",
   "INIT_RATE", "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE";
  status = "ok";
 };

 vfe0: qcom,vfe0@5c10000 {
  cell-index = <0>;
  compatible = "qcom,vfe48";
  reg = <0x5c10000 0x4000>,
   <0x5c40000 0x3000>,
   <0x5C00000 0x40000>;
  reg-names = "vfe", "vfe_vbif", "msm-cam";
  interrupts = <0 214 0>,
    <0 258 0>;
  interrupt-names = "vfe", "dual-vfe-irq";
  camss-vdd-supply = <&camss_top_gdsc>;
  vdd-supply = <&camss_vfe0_gdsc>;
  qcom,vdd-names = "camss-vdd", "vdd";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 90>,
   <&clock_gcc 89>,
   <&clock_gcc 91>,
   <&clock_gcc 88>,
   <&clock_gcc 97>,
   <&clock_gcc 98>,
   <&clock_gcc 86>,
   <&clock_gcc 61>;
  clock-names = "camss_ahb_clk",
   "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk", "mmss_throttle_camss_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 403200000 0 0 0 0 0 0 0
     0 0 480000000 0 0 0 0 0 0 0
     0 0 576000000 0 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8>;
  vbif-entries = <3>;
  vbif-regs = <0x124 0xac 0xd0>;
  vbif-settings = <0x3 0x40 0x1010>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x110>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,vfe-cx-ipeak = <&cx_ipeak_lm 7>;
 };

 vfe1: qcom,vfe1@5c14000 {
  cell-index = <1>;
  compatible = "qcom,vfe48";
  reg = <0x5c14000 0x4000>,
   <0x5c40000 0x3000>,
   <0x5C00000 0x40000>;
  reg-names = "vfe", "vfe_vbif", "msm-cam";
  interrupts = <0 215 0>,
    <0 258 0>;
  interrupt-names = "vfe", "dual-vfe-irq";
  camss-vdd-supply = <&camss_top_gdsc>;
  vdd-supply = <&camss_vfe1_gdsc>;
  qcom,vdd-names = "camss-vdd", "vdd";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 94>,
   <&clock_gcc 93>,
   <&clock_gcc 95>,
   <&clock_gcc 92>,
   <&clock_gcc 97>,
   <&clock_gcc 98>,
   <&clock_gcc 86>,
   <&clock_gcc 62>;
  clock-names = "camss_ahb_clk",
   "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk", "mmss_throttle_camss_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 403200000 0 0 0 0 0 0 0
     0 0 480000000 0 0 0 0 0 0 0
     0 0 576000000 0 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8>;
  vbif-entries = <3>;
  vbif-regs = <0x124 0xac 0xd0>;
  vbif-settings = <0x3 0x40 0x1010>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x110>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,vfe-cx-ipeak = <&cx_ipeak_lm 7>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 cci: qcom,cci@5c0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x5c0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 207 0>;
  interrupt-names = "cci";
  status = "ok";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 25>,
   <&clock_gcc 23>,
   <&clock_gcc 24>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "cci_src_clk", "cci_ahb_clk", "camss_cci_clk";
  qcom,clock-rates = <0 0 19200000 0 0>,
   <0 0 37500000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 37 0>,
   <&tlmm 38 0>,
   <&tlmm 39 0>,
   <&tlmm 40 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };
 };

 qcom,jpeg@5c1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x05c1c000 0x4000>,
   <0x5c60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 216 0>;
  interrupt-names = "jpeg";
  camss-vdd-supply = <&camss_top_gdsc>;
  qcom,vdd-names = "camss-vdd";
  clock-names = "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_src_clk",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 75>,
   <&clock_gcc 74>,
   <&clock_gcc 72>,
   <&clock_gcc 73>;
  qcom,clock-rates = <0 0 480000000 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,vbif-qos-setting = <0x550 0x00001111>,
   <0x558 0x00001111>,
   <0x560 0x00001111>,
   <0x568 0x00001111>,
   <0x570 0x00001111>,
   <0x578 0x00001111>,
   <0x580 0x00001111>,
   <0x588 0x00001111>;
  qcom,prefetch-reg-settings = <0x30c 0x1111>,
   <0x318 0x31>,
   <0x324 0x31>,
   <0x330 0x31>,
   <0x33c 0x0>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1200000 1200000>;
  status = "ok";
 };

 qcom,jpeg@5ca0000 {
  cell-index = <3>;
  compatible = "qcom,jpegdma";
  reg = <0x5ca0000 0x4000>,
   <0x5c60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 217 0>;
  interrupt-names = "jpeg";
  camss-vdd-supply = <&camss_top_gdsc>;
  qcom,vdd-names = "camss-vdd";
  clock-names = "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_clk_src",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 75>,
   <&clock_gcc 74>,
   <&clock_gcc 72>,
   <&clock_gcc 73>;
  qcom,clock-rates = <0 0 480000000 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,vbif-qos-setting = <0x550 0x00001111>,
   <0x558 0x00001111>,
   <0x560 0x00001111>,
   <0x568 0x00001111>,
   <0x570 0x00001111>,
   <0x578 0x00001111>,
   <0x580 0x00001111>,
   <0x588 0x00001111>;
  qcom,prefetch-reg-settings = <0x18c 0x11>,
   <0x1a0 0x31>,
   <0x1b0 0x31>;
  qcom,msm-bus,name = "msm_camera_jpeg_dma";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1200000 1200000>;
  qcom,max-ds-factor = <128>;
  status = "ok";
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <201>;
 qcom,hw-tlow = <174>;
 qcom,hw-tsu-sto = <204>;
 qcom,hw-tsu-sta = <231>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <162>;
 qcom,hw-tbuf = <227>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <24>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 2743 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-trinket.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/msm-arm-smmu-trinket.dtsi"
&soc {
 kgsl_smmu: kgsl-smmu@0x59a0000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0x59a0000 0x10000>,
   <0x59c2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,dynamic;
  qcom,skip-init;
  qcom,testbus-version = <1>;
  qcom,no-dynamic-asid;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;
  clocks = <&clock_gcc 118>,
    <&clock_gcc 119>,
    <&clock_gpucc 13>,
    <&clock_gpucc 14>;
  clock-names = "gcc_gpu_memnoc_gfx_clk",
         "gcc_gpu_snoc_dvm_gfx_clk",
         "gpu_cc_ahb_clk",
         "gpu_cc_hlos1_vote_gpu_smmu_clk";
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 163 4>,
    <0 167 4>,
    <0 168 4>,
    <0 169 4>,
    <0 170 4>,
    <0 171 4>,
    <0 172 4>,
    <0 173 4>,
    <0 174 4>;

  gfx_0_tbu: gfx_0_tbu@0x59c5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x59c5000 0x1000>,
    <0x59c2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   interrupts = <0 176 4>;
  };
 };

 apps_smmu: apps-smmu@0xc600000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0xc600000 0x80000>,
   <0xc782000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 81 4>,
    <0 88 4>,
    <0 89 4>,
    <0 90 4>,
    <0 91 4>,
    <0 92 4>,
    <0 93 4>,
    <0 94 4>,
    <0 95 4>,
    <0 96 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 119 4>,
    <0 120 4>,
    <0 121 4>,
    <0 122 4>,
    <0 123 4>,
    <0 124 4>,
    <0 125 4>,
    <0 126 4>,
    <0 127 4>,
    <0 128 4>,
    <0 129 4>,
    <0 130 4>,
    <0 131 4>,
    <0 132 4>,
    <0 133 4>,
    <0 134 4>,
    <0 135 4>,
    <0 136 4>,
    <0 137 4>,
    <0 138 4>,
    <0 139 4>,
    <0 140 4>,
    <0 141 4>,
    <0 142 4>,
    <0 143 4>,
    <0 144 4>,
    <0 145 4>,
    <0 146 4>,
    <0 147 4>,
    <0 148 4>,
    <0 149 4>,
    <0 150 4>,
    <0 151 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1>,
   <672>,
   <0 0>,
   <1>,
   <672>,
   <0 1000>;
  anoc_1_tbu: anoc_1_tbu@0xc785000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc785000 0x1000>,
    <0xc782200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   interrupts = <0 157 4>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <1>,
    <627>,
    <0 0>,
    <1>,
    <627>,
    <0 1000>;
  };

  mm_rt_tbu: mm_rt_tbu@0xc789000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc789000 0x1000>,
    <0xc782208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   interrupts = <0 158 4>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <22>,
    <819>,
    <0 0>,
    <22>,
    <819>,
    <0 1000>;
  };

  mm_nrt_tbu: mm_nrt_tbu@0xc78d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc78d000 0x1000>,
    <0xc782210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   interrupts = <0 159 4>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <106>,
    <818>,
    <0 0>,
    <106>,
    <818>,
    <0 1000>;
  };

  cdsp_tbu: cdsp_tbu@0xc791000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc791000 0x1000>,
    <0xc782218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   interrupts = <0 160 4>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_turing_mmu_tbu0_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <1>,
    <512>,
    <0 0>,
    <1>,
    <512>,
    <0 1000>;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7 0>;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x21 0>;
 };
};

&kgsl_smmu {
 qcom,actlr =

  <0x0 0x3ff 0x303>;
};

&apps_smmu {
 qcom,actlr =

  <0x400 0x3ff 0x103>,
  <0x800 0x3ff 0x103>;
};
# 2744 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
&soc {
# 31 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
 qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04ac0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <183 816>,
   <151 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_0_geni_se_cb: qcom,iommu_qupv3_0_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x123 0x0>;
  };
 };


 qupv3_se3_4uart: qcom,qup_uart@0x4a8c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4a8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  pinctrl-1 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  interrupts-extended = <&intc 0 330 0>,
   <&tlmm 15 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se4_2uart: qcom,qup_uart@0x4a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x4a90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_2uart_active>;
  pinctrl-1 = <&qupv3_se4_2uart_sleep>;
  interrupts = <0 331 0>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_i2c: i2c@4a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a80000 0x4000>;
  interrupts = <0 327 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@4a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a84000 0x4000>;
  interrupts = <0 328 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 137>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@4a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a88000 0x4000>;
  interrupts = <0 329 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@4a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a8c000 0x4000>;
  interrupts = <0 330 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@4a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a90000 0x4000>;
  interrupts = <0 331 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@4a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 327 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@4a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 329 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@4cc0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04cc0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <184 817>,
   <152 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x143 0x0>;
  };
 };





 qupv3_se9_4uart: qcom,qup_uart@0x4c90000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  pinctrl-1 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  interrupts-extended = <&intc 0 312 0>,
   <&tlmm 13 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_i2c: i2c@4c80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c80000 0x4000>;
  interrupts = <0 308 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@4c84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c84000 0x4000>;
  interrupts = <0 309 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@4c88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c88000 0x4000>;
  interrupts = <0 310 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 153>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se8_i2c: i2c@4c8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c8c000 0x4000>;
  interrupts = <0 311 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@4c90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c90000 0x4000>;
  interrupts = <0 312 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_spi: spi@4c80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 308 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@4c84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 309 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se8_spi: spi@4c8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_sleep>;
  interrupts = <0 311 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@4c90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 312 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

};
# 2745 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-coresight.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-coresight.dtsi"
&soc {
 csr: csr@8001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x8001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;
 };

 replicator_qdss: replicator@8046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x8046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator0_out_tmc_etr: endpoint {
     remote-endpoint=
     <&tmc_etr_in_replicator0>;
    };
   };

   port@2 {
    reg = <0>;
    replicator0_in_tmc_etf: endpoint {
     slave-mode;
     remote-endpoint=
      <&tmc_etf_out_replicator0>;
    };
   };
  };
 };

 tmc_etr: tmc@8048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;
  reg = <0x8048000 0x1000>,
        <0x8064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  qcom,smmu-s1-bypass;
  iommus = <&apps_smmu 0x0c0 0>,
    <&apps_smmu 0x0a0 0>;

  arm,buffer-size = <0x400000>;

  coresight-name = "coresight-tmc-etr";
  coresight-ctis = <&cti0>;
  coresight-csr = <&csr>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  interrupts = <0 429 1>;
  interrupt-names = "byte-cntr-irq";

  port {
   tmc_etr_in_replicator0: endpoint {
    slave-mode;
    remote-endpoint = <&replicator0_out_tmc_etr>;
   };
  };
 };

 tmc_etf: tmc@8047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x8047000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-ctis = <&cti0>;
  coresight-csr = <&csr>;
  arm,default-sink;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator0: endpoint {
     remote-endpoint =
      <&replicator0_in_tmc_etf>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_merg: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_merg_out_tmc_etf>;
    };
   };
  };

 };

 funnel_merg: funnel@8045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_merg_out_tmc_etf: endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_merg_in_funnel_in2: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in2_out_funnel_merg>;
    };
   };
  };
 };

 funnel_in0: funnel@8041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@8042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };

   port@1 {
    reg = <7>;
    funnel_in1_in_tpda_mapss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_mapss_out_funnel_in1>;
    };
   };
  };
 };

 stm: stm@8002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x8002000 0x1000>,
        <0xe280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };

 };

 funnel_in2: funnel@8043000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8043000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in2_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in2>;
    };
   };

   port@1 {
    reg = <2>;
    funnel_in2_in_tpdm_wcss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_wcss_out_funnel_in2>;
    };
   };

   port@2 {
    reg = <5>;
    funnel_in2_in_funnel_apss1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss1_out_funnel_in2>;
    };
   };
  };
 };

 tpdm_wcss: tpdm@899c000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-wcss";
  qcom,dummy-source;

  port {
   tpdm_wcss_out_funnel_in2: endpoint {
    remote-endpoint = <&funnel_in2_in_tpdm_wcss>;
   };
  };
 };

 funnel_apss1: funnel@9810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x9810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss_1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss1_out_funnel_in2: endpoint {
     remote-endpoint =
         <&funnel_in2_in_funnel_apss1>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss1_in_funnel_apss0: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss0_out_funnel_apss1>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_apss1_in_tpda_actpm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_actpm_out_funnel_apss1>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apss1_in_tpda_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_llm_silver_out_funnel_apss1>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_apss1_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_apss_out_funnel_apss1>;
    };
   };
  };
 };

 tpda_mapss: tpda@8a04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8a04000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-mapss";

  qcom,tpda-atid = <76>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_mapss_out_funnel_in1: endpoint {
     remote-endpoint =
            <&funnel_in1_in_tpda_mapss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_mapss_in_tpdm_mapss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_mapss_out_tpda_mapss>;
    };
   };
  };
 };

 tpdm_mapss: tpdm@8a01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8a01000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mapss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_mapss_out_tpda_mapss: endpoint {
    remote-endpoint = <&tpda_mapss_in_tpdm_mapss>;
   };
  };
 };

 tpda_apss: tpda@9862000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x9862000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss1: endpoint {
     remote-endpoint =
            <&funnel_apss1_in_tpda_apss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_apss: tpdm@9860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x9860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint = <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 tpda_actpm: tpda@9832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x9832000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-actpm";

  qcom,tpda-atid = <77>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_actpm_out_funnel_apss1: endpoint {
     remote-endpoint =
     <&funnel_apss1_in_tpda_actpm>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_actpm_in_tpdm_actpm: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_actpm_out_tpda_actpm>;
    };
   };
  };
 };

 tpdm_actpm: tpdm@9830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x9830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-actpm";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_actpm_out_tpda_actpm: endpoint {
    remote-endpoint =
     <&tpda_actpm_in_tpdm_actpm>;
   };
  };
 };

 tpda_llm_silver: tpda@98c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x98c0000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-llm-silver";

  qcom,tpda-atid = <72>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_llm_silver_out_funnel_apss1: endpoint {
     remote-endpoint =
     <&funnel_apss1_in_tpda_llm_silver>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_llm_silver_in_tpdm_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_llm_silver_out_tpda_llm_silver>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@98a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x98a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_silver_out_tpda_llm_silver: endpoint {
    remote-endpoint =
     <&tpda_llm_silver_in_tpdm_llm_silver>;
   };
  };
 };

 funnel_apss0: funnel@9800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x9800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss_0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss0_out_funnel_apss1: endpoint {
     remote-endpoint =
         <&funnel_apss1_in_funnel_apss0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss0_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss0>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss0_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss0>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss0_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss0>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_apss0_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss0>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss0_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss0>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss0_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss0>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss0_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss0>;
    };
   };

   port@8 {
    reg = <7>;
    funnel_apss0_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss0>;
    };
   };

  };
 };

 etm0: etm@9040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9040000 0x1000>;
  cpu = <&CPU0>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm0>;
   };
  };
 };

 etm1: etm@9140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9140000 0x1000>;
  cpu = <&CPU1>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm1>;
   };
  };
 };

 etm2: etm@9240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9240000 0x1000>;
  cpu = <&CPU2>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm2>;
   };
  };
 };

 etm3: etm@9340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9340000 0x1000>;
  cpu = <&CPU3>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm3>;
   };
  };
 };

 etm4: etm@9440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9440000 0x1000>;
  cpu = <&CPU4>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm4";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm4>;
   };
  };
 };

 etm5: etm@9540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9540000 0x1000>;
  cpu = <&CPU5>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm5";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm5>;
   };
  };
 };

 etm6: etm@9640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9640000 0x1000>;
  cpu = <&CPU6>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm6";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm6>;
   };
  };
 };

 etm7: etm@9740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9740000 0x1000>;
  cpu = <&CPU7>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm7";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm7>;
   };
  };
 };

 funnel_qatb: funnel@8005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_qatb>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };

   port@2 {
    reg = <4>;
    funnel_qatb_in_funnel_monaq_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_monaq_1_out_funnel_qatb>;
    };
   };

   port@3 {
    reg = <5>;
    funnel_qatb_in_funnel_lpass: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_lpass_out_funnel_qatb>;
    };
   };

   port@4 {
    reg = <6>;
    funnel_qatb_in_funnel_turing_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_turing_1_out_funnel_qatb>;
    };
   };
  };
 };

 tpda: tpda@8004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <10 32>,
        <13 32>;
  qcom,tc-elem-size = <13 32>;
  qcom,dsb-elem-size = <0 32>,
         <2 32>,
         <3 32>,
         <5 32>,
         <6 32>,
         <10 32>,
         <11 32>,
         <13 32>;
  qcom,cmb-elem-size = <3 64>,
         <7 64>,
         <13 64>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_in_tpdm_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_center_out_tpda>;
    };
   };

   port@2 {
    reg = <1>;
    tpda_in_funnel_gpu: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_gpu_out_tpda>;
    };
   };

   port@3 {
    reg = <3>;
    tpda_in_funnel_monaq: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_monaq_out_tpda>;
    };
   };

   port@4 {
    reg = <4>;
    tpda_in_funnel_lpass_1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_lpass_1_out_tpda>;
    };
   };

   port@5 {
    reg = <5>;
    tpda_in_funnel_turing: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_turing_out_tpda>;
    };
   };

   port@6 {
    reg = <7>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };

   port@7 {
    reg = <8>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };

   port@8 {
    reg = <10>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };

   port@9 {
    reg = <12>;
    tpda_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };

   port@10 {
    reg = <13>;
    tpda_in_tpdm_west: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_west_out_tpda>;
    };
   };

   port@11 {
    reg = <14>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };

  };
 };

 funnel_gpu: funnel@8944000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8944000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-gpu";

  clocks = <&clock_rpmcc 8>,
   <&clock_gpucc 3>;
  clock-names = "apb_pclk", "gpu_apb_clk";
  qcom,proxy-clks = "gpu_apb_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_gpu_out_tpda: endpoint {
     remote-endpoint =
       <&tpda_in_funnel_gpu>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_gpu_in_tpdm_gpu: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpdm_gpu_out_funnel_gpu>;
    };
   };
  };
 };

 tpdm_gpu: tpdm@8940000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8940000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-gpu";

  clocks = <&clock_rpmcc 8>,
   <&clock_gpucc 3>;
  clock-names = "apb_pclk", "gpu_apb_clk";

  qcom,tpdm-clks = "gpu_apb_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,tpdm-regs = "vddcx", "vdd";

  port {
   tpdm_gpu_out_funnel_gpu: endpoint {
    remote-endpoint = <&funnel_gpu_in_tpdm_gpu>;
   };
  };
 };

 tpdm_vsense: tpdm@8840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8840000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpdm_west: tpdm@8a58000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8a58000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-west";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_west_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_west>;
   };
  };
 };

 tpdm_dcc: tpdm@8870000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8870000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  qcom,hw-enable-check;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 tpdm_prng: tpdm@884c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x884c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 tpdm_qm: tpdm@89d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x89d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_qm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_qm>;
   };
  };
 };

 tpdm_pimem: tpdm@8850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };
 };

 funnel_monaq1: funnel_1@89c3000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x89c5000 0x1>,
   <0x89c3000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-monaq1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_monaq_1_out_funnel_qatb: endpoint {
     remote-endpoint =
     <&funnel_qatb_in_funnel_monaq_1>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_monaq_1_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
     <&modem_etm0_out_funnel_monaq_1>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_monaq_1_in_funnel_modem: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_modem_out_funnel_monaq_1>;
    };
   };
  };
 };

 tpdm_monaq: tpdm@89c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x89c0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-monaq";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_monaq_out_funnel_monaq: endpoint {
    remote-endpoint =
    <&funnel_monaq_in_tpdm_monaq>;
   };
  };
 };

 funnel_modem: funnel@8832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8832000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_modem_out_funnel_monaq_1: endpoint {
     remote-endpoint =
     <&funnel_monaq_1_in_funnel_modem>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_modem_in_tpda_modem_0: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_modem_0_out_funnel_modem>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_modem_in_tpda_modem_1: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_modem_1_out_funnel_modem>;
    };
   };
  };
 };

 tpda_modem0: tpda@8831000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8831000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem-0";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_0_out_funnel_modem: endpoint {
     remote-endpoint =
     <&funnel_modem_in_tpda_modem_0>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_modem_0_in_tpdm_modem_0: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_modem_0_out_tpda_modem_0>;
    };
   };
  };
 };

 tpda_modem1: tpda@8833000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8833000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem-1";

  qcom,tpda-atid = <98>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_1_out_funnel_modem: endpoint {
     remote-endpoint =
      <&funnel_modem_in_tpda_modem_1>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_modem_1_in_tpdm_modem_1: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_modem_1_out_tpda_modem_1>;
    };
   };
  };
 };

 tpdm_modem1: tpdm@8834000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8834000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_modem_1_out_tpda_modem_1: endpoint {
    remote-endpoint =
     <&tpda_modem_1_in_tpdm_modem_1>;
   };
  };
 };

 tpdm_modem0: tpdm@8830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_modem_0_out_tpda_modem_0: endpoint {
    remote-endpoint =
     <&tpda_modem_0_in_tpdm_modem_0>;
   };
  };
 };

 funnel_monaq: funnel@89c3000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x89c3000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-monaq";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_monaq_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_monaq>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_monaq_in_tpdm_monaq: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_monaq_out_funnel_monaq>;
    };
   };
  };
 };

 funnel_turing: funnel@8861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8861000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_turing>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_turing_out_funnel_turing>;
    };
   };
  };
 };

 tpdm_turing: tpdm@8860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_turing_out_funnel_turing: endpoint {
    remote-endpoint =
        <&funnel_turing_in_tpdm_turing>;
   };
  };
 };

 funnel_turing1: funnel_1@8861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8868010 0x10>,
   <0x8861000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-turing1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_1_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_turing_1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_1_in_turing_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&turing_etm0_out_funnel_turing_1>;
    };
   };
  };
 };

 funnel_lpass: funnel@8981000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8981000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-lpass";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_lpass>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_lpass_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&audio_etm0_out_funnel_lpass>;
    };
   };
  };
 };

 funnel_lpass_1: funnel_1@8981000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8982000 0x1>,
   <0x8981000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-lpass-1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_1_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_lpass_1>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_lpass_1_in_tpdm_lpass: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_lpass_out_funnel_lpass_1>;
    };
   };
  };
 };

 tpdm_center: tpdm@8b58000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8b58000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-center";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_center_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_center>;
   };
  };
 };

 tpdm_lpass: tpdm@8980000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8980000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-lpass";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_lpass_out_funnel_lpass_1: endpoint {
    remote-endpoint =
    <&funnel_lpass_1_in_tpdm_lpass>;
   };
  };
 };

 turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  port{
   turing_etm0_out_funnel_turing_1: endpoint {
    remote-endpoint =
     <&funnel_turing_1_in_turing_etm0>;
   };
  };
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port {
   modem_etm0_out_funnel_monaq_1: endpoint {
    remote-endpoint =
     <&funnel_monaq_1_in_modem_etm0>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_lpass: endpoint {
    remote-endpoint =
     <&funnel_lpass_in_audio_etm0>;
   };
  };
 };

 cti0: cti@8010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti1: cti@8011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti2: cti@8012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti3: cti@8013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti4: cti@8014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti5: cti@8015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti6: cti@8016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti7: cti@8017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti8: cti@8018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti9: cti@8019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti10: cti@801a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti11: cti@801b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti12: cti@801c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti13: cti@801d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti14: cti@801e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti15: cti@801f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti_cpu0: cti@9020000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9020000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti_cpu1: cti@9120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9120000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@9220000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9220000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@9320000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9320000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@9420000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9420000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@9520000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9520000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@9620000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9620000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@9720000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9720000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 hwevent: hwevent@4506604 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x04506604 0x4>;

  reg-names = "ddr-ch0-cfg";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 apss_tgu: tgu@9900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b999>;
  reg = <0x09900000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <8>;
  tgu-timer-counters = <8>;
  interrupts = <0 53 1>, <0 54 1>, <0 55 1>, <0 56 1>;
  coresight-name = "coresight-tgu-apss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti0_apss: cti@98e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x98e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti1_apss: cti@98f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x98f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti0_dlct: cti@8b59000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b59000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti1_dlct: cti@8b5a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b5a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti2_dlct: cti@8b5b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b5b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti3_dlct: cti@8b5c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b5c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_arm9: cti@8b50000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b50000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-arm9_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cortex_m3: cti@8b30000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b30000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cortex_m3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_dlmt_cti0: cti@89c1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x89c1000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmt_cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_gpu_isdb_cti: cti@8941000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8941000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-gpu_isdb_cti";

  clocks = <&clock_rpmcc 8>,
   <&clock_gpucc 3>;
  clock-names = "apb_pclk", "gpu_apb_clk";
  qcom,proxy-clks = "gpu_apb_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";
 };

 cti_lpass_q6_cti: cti@8987000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8987000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-lpass_q6_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mapss_cti: cti@8a02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8a02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mapss_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mss_q6_cti: cti@883b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x883b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mss_q6_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_turing_q6_cti: cti@8867000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8867000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_q6_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti0: cti@cadc000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0xcadc000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti0";
  status = "disabled";
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti1: cti@cadd000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0xcadd000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti1";
  status = "disabled";
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti2: cti@cade000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0xcade000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti2";
  status = "disabled";
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };
};
# 2746 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-vidc.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-vidc.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sm6150.h" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-vidc.dtsi" 2

&soc {
 msm_vidc: qcom,vidc@5a00000 {
  compatible = "qcom,msm-vidc", "qcom,trinket-vidc";
  status = "ok";
  reg = <0x5a00000 0x200000>;
  interrupts = <0 225 4>;


  venus-supply = <&venus_gdsc>;
  venus-core0-supply = <&vcodec0_gdsc>;


  clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk";
  clocks = <&clock_videocc 9>,
   <&clock_videocc 6>,
   <&clock_videocc 8>,
   <&clock_videocc 5>,
   <&clock_videocc 4>;
  qcom,proxy-clock-names = "core_clk", "iface_clk",
   "bus_clk", "core0_clk", "core0_bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0>;
  qcom,allowed-clock-rates = <133330000 240000000 300000000
   380000000 410000000>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "vidc-ar50-ddr";
   qcom,bus-range-kbps = <1000 2128000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0x840 0x20>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x70800000 0x6f800000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0x841 0x4>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0x843 0x0>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0x844 0x20>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };
 };
};
# 2747 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-pm.dtsi"
&soc {
 qcom,spm@f1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf1d2000 0x1000>;
  reg-names = "saw-base";
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-avs-ctl = <0x10>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3
     &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-wfi";
    qcom,psci-mode = <0x0>;
    qcom,entry-latency-us = <640>;
    qcom,exit-latency-us = <1654>;
    qcom,min-residency-us = <2294>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-pc";
    qcom,psci-mode = <0x3>;
    qcom,entry-latency-us = <10831>;
    qcom,exit-latency-us = <4506>;
    qcom,min-residency-us = <15338>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,is-reset;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,entry-latency-us = <38>;
     qcom,exit-latency-us = <51>;
     qcom,min-residency-us = <89>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <0x2>;
     qcom,entry-latency-us = <360>;
     qcom,exit-latency-us = <421>;
     qcom,min-residency-us = <782>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,entry-latency-us = <800>;
     qcom,exit-latency-us = <2118>;
     qcom,min-residency-us = <7376>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,entry-latency-us = <49>;
      qcom,exit-latency-us = <42>;
      qcom,min-residency-us = <91>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,entry-latency-us = <290>;
      qcom,exit-latency-us = <376>;
      qcom,min-residency-us = <1182>;
      qcom,is-reset;
      qcom,use-broadcast-timer;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,entry-latency-us = <38>;
     qcom,exit-latency-us = <51>;
     qcom,min-residency-us = <89>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <2>;
     qcom,entry-latency-us = <314>;
     qcom,exit-latency-us = <345>;
     qcom,min-residency-us = <660>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,entry-latency-us = <640>;
     qcom,exit-latency-us = <1654>;
     qcom,min-residency-us = <8094>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,entry-latency-us = <29>;
      qcom,exit-latency-us = <39>;
      qcom,min-residency-us = <68>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,entry-latency-us = <297>;
      qcom,exit-latency-us = <324>;
      qcom,min-residency-us = <1110>;
      qcom,is-reset;
      qcom,use-broadcast-timer;
     };
    };
   };
  };
 };

 qcom,rpm-stats@4600000 {
  compatible = "qcom,rpm-stats";
  reg = <0x04600000 0x1000>,
        <0x04690014 0x4>,
        <0x0469001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr",
      "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@45f0150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x45f0150 0x5000>;
  qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 2748 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-gpu.dtsi"
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a610_zap";
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpu_bw_tbl: gpu-bw-tbl {
  compatible = "operating-points-v2";
  opp-0 { opp-hz = /bits/ 64 < 0 >; };
  opp-100 { opp-hz = /bits/ 64 < 762 >; };
  opp-200 { opp-hz = /bits/ 64 < 1525 >; };
  opp-300 { opp-hz = /bits/ 64 < 2288 >; };
  opp-451 { opp-hz = /bits/ 64 < 3440 >; };
  opp-547 { opp-hz = /bits/ 64 < 4173 >; };
  opp-681 { opp-hz = /bits/ 64 < 5195 >; };
  opp-768 { opp-hz = /bits/ 64 < 5859 >; };
  opp-1017 { opp-hz = /bits/ 64 < 7759 >; };
  opp-1353 { opp-hz = /bits/ 64 < 10322 >; };
  opp-1555 { opp-hz = /bits/ 64 < 11863 >; };
  opp-1804 { opp-hz = /bits/ 64 < 13763 >; };
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  operating-points-v2 = <&gpu_bw_tbl>;
 };

 msm_gpu: qcom,kgsl-3d0@5900000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";

  reg = <0x5900000 0x90000>,
   <0x5961000 0x800>,
   <0x1b40000 0x6fff>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc",
    "qfprom_memory";

  interrupts = <0 177 4>;
  interrupt-names = "kgsl_3d0_irq";

  qcom,id = <0>;
  qcom,chipid = <0x06010000>;

  qcom,initial-pwrlevel = <6>;
  qcom,idle-timeout = <80>;

  qcom,ubwc-mode = <1>;
  qcom,min-access-length = <64>;
  qcom,highest-bank-bit = <14>;


  qcom,snapshot-size = <1048576>;


  qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
  #cooling-cells = <2>;

  clocks = <&clock_gpucc 11>,
   <&clock_gpucc 8>,
   <&clock_gcc 209>,
   <&clock_gpucc 13>,
   <&clock_gcc 118>,
   <&clock_gcc 208>,
   <&clock_gpucc 5>,
   <&clock_gpucc 14>;

  clock-names = "core_clk", "rbbmtimer_clk", "mem_clk",
    "iface_clk", "mem_iface_clk",
    "alt_mem_iface_clk", "gmu_clk",
    "smmu_vote";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,bus-width = <32>;
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 0 800000>,
   <26 512 0 1600000>,
   <26 512 0 2400000>,
   <26 512 0 3608000>,
   <26 512 0 4376000>,
   <26 512 0 5448000>,
   <26 512 0 6144000>,
   <26 512 0 8136000>,
   <26 512 0 10824000>,
   <26 512 0 12440000>,
   <26 512 0 14432000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  qcom,pm-qos-active-latency = <422>;
  qcom,pm-qos-wakeup-latency = <422>;


  qcom,enable-ca-jump;

  qcom,ca-busy-penalty = <12000>;

  qcom,ca-target-pwrlevel = <5>;

  qcom,gpu-gaming-bin = <0x6018 0x80 7>;


  qcom,gpu-cx-ipeak = <&cx_ipeak_lm 5>;


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <950000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <10>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <900000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <820000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <745000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <8>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <465000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <320000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <0>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@59a0000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x59a0000 0x10000>;
  qcom,protect = <0xa0000 0x10000>;

  clocks = <&clock_gcc 209>,
   <&clock_gcc 118>,
   <&clock_gcc 208>,
   <&clock_gpucc 14>;

  clock-names = "mem_clk", "mem_iface_clk",
    "alt_mem_iface_clk", "smmu_vote";

  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0 1>;
   qcom,gpu-offset = <0xa8000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_secure";
   iommus = <&kgsl_smmu 2 0>;
  };
 };
};
# 2749 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-bus.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-bus.dtsi"
&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x1880000 0x60200>,
   <0x4480000 0x80000>,
   <0x1900000 0x8200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>;
  reg-names = "sys_noc-base", "bimc-base", "config_noc-base",
    "qup_virt-base", "fab-gpu_vert-base",
    "mmnrt_virt-base", "mmrt_virt-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 99>,
    <&clock_rpmcc 100>;
  };

  fab_config_noc: fab-config_noc {
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 121>,
    <&clock_rpmcc 122>;
  };

  fab_qup_virt: fab-qup_virt {
   cell-id = <6157>;
   label = "fab-qup_virt";
   qcom,fab-dev;
   qcom,base-name = "qup_virt-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 12>,
    <&clock_rpmcc 13>;
  };

  fab_sys_noc: fab-sys_noc {
   cell-id = <1024>;
   label = "fab-sys_noc";
   qcom,fab-dev;
   qcom,base-name = "sys_noc-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 97>,
    <&clock_rpmcc 98>;
  };

  fab_gpu_vert: fab-gpu_vert {
   cell-id = <6158>;
   label = "fab-gpu_vert";
   qcom,vert-dev;
   qcom,base-name = "fab-gpu_vert-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <3>;
  };

  fab_mmnrt_virt: fab-mmnrt_virt {
   cell-id = <6159>;
   label = "fab-mmnrt_virt";
   qcom,fab-dev;
   qcom,base-name = "mmnrt_virt-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   qcom,util-fact = <142>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 125>,
    <&clock_rpmcc 126>;
  };

  fab_mmrt_virt: fab-mmrt_virt {
   cell-id = <6160>;
   label = "fab-mmrt_virt";
   qcom,fab-dev;
   qcom,base-name = "mmrt_virt-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   qcom,util-fact = <139>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 133>,
    <&clock_rpmcc 134>;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_snoc_bimc_rt: mas-snoc-bimc-rt {
   cell-id = <180>;
   label = "mas-snoc-bimc-rt";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <163>;
  };

  mas_snoc_bimc_nrt: mas-snoc-bimc-nrt {
   cell-id = <181>;
   label = "mas-snoc-bimc-nrt";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <164>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_gpu_cdsp_bimc: mas-gpu-cdsp-bimc {
   cell-id = <182>;
   label = "mas-gpu-cdsp-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <165>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <6>;
   qcom,prio-rd = <6>;
   qcom,prio-wr = <6>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_qhs_tlmm_south
    &slv_qhs_camera_rt_throttle_cfg
    &slv_qhs_cdsp_throttle_cfg &slv_qhs_sdc2
    &slv_qhs_sdc1 &slv_qhs_ufs_mem_cfg
    &slv_qhs_qm_cfg &slv_qhs_tlmm_east
    &slv_qhs_bimc_cfg &slv_qhs_qm_mpu_cfg
    &slv_qhs_camera_nrt_throttle_cfg
    &slv_qhs_tlmm_west &slv_qhs_qdss_cfg
    &slv_qhs_pdm &slv_qhs_ipa_cfg
    &slv_qhs_display_throttle_cfg &slv_qhs_tcsr
    &slv_qhs_mesg_ram &slv_qhs_pmic_arb
    &slv_qhs_lpass &slv_qhs_venus_cfg
    &slv_qhs_gpu_cfg &slv_qhs_imem_cfg
    &slv_snoc_cfg &slv_srvc_cnoc
    &slv_qhs_venus_throttle_cfg &slv_qhs_prng
    &slv_qhs_vsense_ctrl_cfg &slv_qhs_crypto0_cfg
    &slv_qhs_pimem_cfg &slv_qhs_usb3
    &slv_qhs_qup0 &slv_qhs_qup1
    &slv_qhs_camera_ss_cfg &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,mas-rpm-id = <52>;
  };

  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <22>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 149>,
    <&clock_rpmcc 150>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_qup_core_master_0: mas-qup-core-master-0 {
   cell-id = <183>;
   label = "mas-qup-core-master-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qup_core_slave_0>;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,mas-rpm-id = <170>;
  };

  mas_qup_core_master_1: mas-qup-core-master-1 {
   cell-id = <184>;
   label = "mas-qup-core-master-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qup_core_slave_1>;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,mas-rpm-id = <171>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <20>;
  };

  mas_anoc_snoc: mas-anoc-snoc {
   cell-id = <174>;
   label = "mas-anoc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_bimc
     &slv_snoc_cnoc &slv_xs_sys_tcu_cfg
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <110>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_cnoc
     &slv_xs_sys_tcu_cfg &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_qxm_cpp: mas-qxm-cpp {
   cell-id = <106>;
   label = "mas-qxm-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <15>;
   qcom,qos-mode = "fixed";
   qcom,prio = <3>;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <115>;
  };

  mas_qxm_jpeg: mas-qxm-jpeg {
   cell-id = <62>;
   label = "mas-qxm-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,prio = <1>;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <7>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_rt>;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,mas-rpm-id = <8>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <20>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_qxs_imem &slv_snoc_bimc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <113>;
  };

  mas_qxm_venus0: mas-qxm-venus0 {
   cell-id = <63>;
   label = "mas-qxm-venus0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <9>;
  };

  mas_qxm_venus_arm9: mas-qxm-venus-arm9 {
   cell-id = <138>;
   label = "mas-qxm-venus-arm9";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "fixed";
   qcom,prio = <4>;
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <168>;

  };

  mas_qxm_vfe0: mas-qxm-vfe0 {
   cell-id = <29>;
   label = "mas-qxm-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "bypass";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_rt>;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,mas-rpm-id = <11>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_qhm_qup0: mas-qhm-qup0 {
   cell-id = <151>;
   label = "mas-qhm-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 137>,
    <&clock_rpmcc 138>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <166>;
  };

  mas_qhm_qup1: mas-qhm-qup1 {
   cell-id = <152>;
   label = "mas-qhm-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 139>,
    <&clock_rpmcc 140>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_qhm_spdm: mas-qhm-spdm {
   cell-id = <36>;
   label = "mas-qhm-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_anoc_snoc>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_xm_dap: mas-xm-dap {
   cell-id = <76>;
   label = "mas-xm-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_anoc_snoc>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 143>,
    <&clock_rpmcc 144>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <49>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <31>;
  };

  mas_xm_sdc1: mas-xm-sdc1 {
   cell-id = <78>;
   label = "mas-xm-sdc1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <17>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 145>,
    <&clock_rpmcc 146>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <23>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 147>,
    <&clock_rpmcc 148>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <25>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 20>,
    <&clock_rpmcc 21>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <167>;
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <24>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_qnm_gpu_qos: mas-qnm-gpu-qos {
   cell-id = <49>;
   label = "mas-qnm-gpu-qos";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <16>;
   qcom,qos-mode = "fixed";
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,prio = <0>;
   qcom,mas-rpm-id = <6>;
  };

  mas_qnm_gpu: mas-qnm-gpu {
   cell-id = <26>;
   label = "mas-qnm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_gpu_cdsp_bimc>;
   qcom,bus-dev = <&fab_gpu_vert>;
   qcom,mas-rpm-id = <6>;

  };



  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_qhs_bimc_cfg:slv-qhs-bimc-cfg {
   cell-id = <629>;
   label = "slv-qhs-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_qhs_camera_nrt_throttle_cfg:slv-qhs-camera-nrt-throtle-cfg {
   cell-id = <808>;
   label = "slv-qhs-camera-nrt-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <271>;
  };

  slv_qhs_camera_rt_throttle_cfg:slv-qhs-camera-rt-throttle-cfg {
   cell-id = <809>;
   label = "slv-qhs-camera-rt-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <279>;
  };

  slv_qhs_camera_ss_cfg:slv-qhs-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_qhs_cdsp_throttle_cfg:slv-qhs-cdsp-throttle-cfg {
   cell-id = <822>;
   label = "slv-qhs-cdsp-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <272>;
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <47>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_qhs_display_throttle_cfg:slv-qhs-display-throttle-cfg {
   cell-id = <700>;
   label = "slv-qhs-display-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <156>;
  };

  slv_qhs_gpu_cfg:slv-qhs-gpu-cfg {
   cell-id = <815>;
   label = "slv-qhs-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <275>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <54>;
  };

  slv_qhs_ipa_cfg:slv-qhs-ipa-cfg {
   cell-id = <676>;
   label = "slv-qhs-ipa-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_qhs_lpass:slv-qhs-lpass {
   cell-id = <522>;
   label = "slv-qhs-lpass";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <21>;
  };

  slv_qhs_mesg_ram:slv-qhs-mesg-ram {
   cell-id = <628>;
   label = "slv-qhs-mesg-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_qhs_pdm:slv-qhs-pdm {
   cell-id = <615>;
   label = "slv-qhs-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <167>;
  };

  slv_qhs_pmic_arb:slv-qhs-pmic-arb {
   cell-id = <632>;
   label = "slv-qhs-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_qhs_qm_cfg:slv-qhs-qm-cfg {
   cell-id = <729>;
   label = "slv-qhs-qm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <212>;
  };

  slv_qhs_qm_mpu_cfg:slv-qhs-qm-mpu-cfg {
   cell-id = <821>;
   label = "slv-qhs-qm-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <232>;
  };

  slv_qhs_qup0:slv-qhs-qup0 {
   cell-id = <787>;
   label = "slv-qhs-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <261>;
  };

  slv_qhs_qup1:slv-qhs-qup1 {
   cell-id = <786>;
   label = "slv-qhs-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_qhs_sdc1:slv-qhs-sdc1 {
   cell-id = <606>;
   label = "slv-qhs-sdc1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 151>,
    <&clock_rpmcc
     152>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 153>,
    <&clock_rpmcc
     154>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_snoc_cfg>;
   qcom,slv-rpm-id = <70>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_qhs_tlmm_east:slv-qhs-tlmm-east {
   cell-id = <730>;
   label = "slv-qhs-tlmm-east";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <213>;
  };

  slv_qhs_tlmm_south:slv-qhs-tlmm-south {
   cell-id = <755>;
   label = "slv-qhs-tlmm-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <217>;
  };

  slv_qhs_tlmm_west:slv-qhs-tlmm-west {
   cell-id = <732>;
   label = "slv-qhs-tlmm-west";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <215>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <262>;
  };

  slv_qhs_usb3:slv-qhs-usb3 {
   cell-id = <583>;
   label = "slv-qhs-usb3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_qhs_venus_throttle_cfg:slv-qhs-venus-throttle-cfg {
   cell-id = <696>;
   label = "slv-qhs-venus-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <178>;
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <263>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <76>;
  };

  slv_qup_core_slave_0:slv-qup-core-slave-0 {
   cell-id = <816>;
   label = "slv-qup-core-slave-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,slv-rpm-id = <264>;
  };

  slv_qup_core_slave_1:slv-qup-core-slave-1 {
   cell-id = <817>;
   label = "slv-qup-core-slave-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,slv-rpm-id = <265>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_snoc_bimc_nrt:slv-snoc-bimc-nrt {
   cell-id = <818>;
   label = "slv-snoc-bimc-nrt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,connections = <&mas_snoc_bimc_nrt>;
   qcom,slv-rpm-id = <259>;
  };

  slv_snoc_bimc_rt:slv-snoc-bimc-rt {
   cell-id = <819>;
   label = "slv-snoc-bimc-rt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,connections = <&mas_snoc_bimc_rt>;
   qcom,slv-rpm-id = <260>;
  };

  slv_snoc_cnoc:slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <166>;
  };

  slv_snoc_bimc:slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <29>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_anoc_snoc:slv-anoc-snoc {
   cell-id = <811>;
   label = "slv-anoc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_anoc_snoc>;
   qcom,slv-rpm-id = <141>;
  };

  slv_gpu_cdsp_bimc:slv-gpu-cdsp-bimc {
   cell-id = <820>;
   label = "slv-gpu-cdsp-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gpu_vert>;
   qcom,connections = <&mas_gpu_cdsp_bimc>;
   qcom,slv-rpm-id = <266>;
  };
 };
};
# 2750 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-sde-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-sde-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@5e94400 {
  compatible = "qcom,mdss_dsi_pll_14nm";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0x5e94400 0x588>,
        <0x5f03000 0x8>,
        <0x5e94200 0x100>;
  reg-names = "pll_base", "gdsc_base",
   "dynamic_pll_base";
  clocks = <&clock_dispcc 1>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  memory-region = <&dfps_data_memory>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dp_pll: qcom,mdss_dp_pll@1616000 {
  status = "disabled";
  compatible = "qcom,mdss_dp_pll_14nm";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x01616c00 0x1c4>,
        <0x01616000 0x17c>,
        <0x01616400 0x10c>,
        <0x01616800 0x10c>,
        <0x05f03000 0xc>;
  reg-names = "pll_base", "phy_base", "ln_tx0_base",
   "ln_tx1_base", "gdsc_base";

  clocks = <&clock_dispcc 1>,
    <&clock_rpmcc 114>,
    <&clock_gcc 17>,
    <&clock_gcc 194>,
    <&clock_gcc 207>;
  clock-names = "iface_clk",
   "ref_clk_src",
   "cfg_ahb_clk",
   "gcc_iface", "ref_clk";
  clock-rate = <0>;

  gdsc-supply = <&mdss_core_gdsc>;
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2751 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-sde.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-sde.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mdss-14nm-pll-clk.h" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@5e00000 {
  compatible = "qcom,sde-kms";
  reg = <0x5e00000 0x84208>,
        <0x5eb0000 0x2008>,
        <0x5eac000 0x214>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys";

  clocks =
   <&clock_gcc 104>,
   <&clock_gcc 106>,
   <&clock_gcc 107>,
   <&clock_gcc 105>,
   <&clock_dispcc 1>,
   <&clock_dispcc 17>,
   <&clock_dispcc 25>,
   <&clock_dispcc 19>,
   <&clock_dispcc 23>;
  clock-names = "gcc_iface", "gcc_bus", "throttle_clk", "div_clk",
    "iface_clk", "core_clk", "vsync_clk",
    "lut_clk", "rot_clk";
  clock-rate = <0 0 0 0 0 256000000 19200000 192000000
       192000000>;
  clock-max-rate = <0 0 0 0 0 400000000 19200000 400000000
      307200000>;
  qcom,dss-cx-ipeak = <&cx_ipeak_lm 1>;

  sde-vdd-supply = <&mdss_core_gdsc>;


  interrupts = <0 186 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  iommus = <&apps_smmu 0x400 0x0>;

  #address-cells = <1>;
  #size-cells = <0>;

  #power-domain-cells = <0>;

  #list-cells = <1>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x45c>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800 0x2a00>;
  qcom,sde-ctl-size = <0x1e0>;
  qcom,sde-ctl-display-pref = "primary", "none", "none",
       "none", "none";

  qcom,sde-mixer-off = <0x45000 0x46000 0x0
          0x0 0x0 0x0>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "none", "none",
           "none", "none", "none";

  qcom,sde-mixer-cwb-pref = "none", "cwb", "none",
           "none", "none", "none";
  qcom,sde-mixer-stage-base-layer;

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000>;
  qcom,sde-dspp-size = <0x1800>;


  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x3b8 24>;

  qcom,sde-intf-off = <0x6b000 0x6b800>;
  qcom,sde-intf-size = <0x2b8>;
  qcom,sde-intf-type = "dp", "dsi";

  qcom,sde-pp-off = <0x71000 0x71800>;
  qcom,sde-pp-slave = <0x0 0x0>;
  qcom,sde-pp-size = <0xd4>;

  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "dma", "dma";

  qcom,sde-sspp-off = <0x5000 0x25000 0x27000>;
  qcom,sde-sspp-src-size = <0x1f0>;

  qcom,sde-sspp-xin-id = <0 1 5>;
  qcom,sde-sspp-excl-rect = <1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <3 1 2>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <2 1 0 0 0 0>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4500000 4500000 4500000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2ac 8>, <0x2b4 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3lite";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <2160>;
  qcom,sde-wb-linewidth = <2160>;
  qcom,sde-mixer-blendstages = <0x6>;
  qcom,sde-highest-bank-bit = <0x1>;
  qcom,sde-ubwc-version = <0x100>;
  qcom,sde-ubwc-swizzle = <1>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;

  qcom,sde-has-dim-layer;
  qcom,sde-has-idle-pc;

  qcom,sde-max-bw-low-kbps = <4100000>;
  qcom,sde-max-bw-high-kbps = <4100000>;
  qcom,sde-min-core-ib-kbps = <2400000>;
  qcom,sde-min-llcc-ib-kbps = <800000>;
  qcom,sde-min-dram-ib-kbps = <800000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;


  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;


  qcom,sde-danger-lut = <0x0000000f 0x0000ffff
   0x00000000 0x00000000 0x0000ffff>;

  qcom,sde-safe-lut-linear = <0 0xfff8>;
  qcom,sde-safe-lut-macrotile = <0 0xf000>;

  qcom,sde-safe-lut-macrotile-qseed = <0 0xf000>;
  qcom,sde-safe-lut-nrt = <0 0xffff>;
  qcom,sde-safe-lut-cwb = <0 0xffff>;

  qcom,sde-qos-lut-linear = <0 0x00112222 0x22223357>;
  qcom,sde-qos-lut-macrotile = <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0 0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0 0x00000000 0x00000000>;
  qcom,sde-qos-lut-cwb = <0 0x75300000 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <300>;



  qcom,sde-reg-dma-off = <0>;
  qcom,sde-reg-dma-version = <0x00010001>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;

  qcom,sde-secure-sid-mask = <0x0000401>;
  qcom,sde-num-mnoc-ports = <1>;
  qcom,sde-axi-bus-width = <16>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-inverse-pma;
  };


  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "sde-vdd";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x401 0x0>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 4800000>,
    <22 512 0 4800000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 700 0 0>,
    <1 700 0 76800>,
    <1 700 0 150000>,
    <1 700 0 300000>;
  };
 };

 mdss_rotator: qcom,mdss_rotator@5e00000 {
  compatible = "qcom,sde_rotator";
  reg = <0x5e00000 0xac000>,
        <0x5eb0000 0x2008>;
  reg-names = "mdp_phys",
       "rot_vbif_phys";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,sde-ubwc-malsize = <0x1>;
  qcom,sde-ubwc_swizzle = <0x1>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&clock_gcc 104>,
   <&clock_dispcc 1>,
   <&clock_dispcc 23>;
  clock-names = "gcc_iface",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;


  qcom,mdss-rot-parent = <&mdss_mdp 0>;
  qcom,mdss-rot-xin-id = <10 11>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 4 4 5 5 6 6>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 700 0 0>,
    <1 700 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x402 0x0>;
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&apps_smmu 0x403 0x0>;
  };
 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@5e94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.3";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  reg = <0x5e94000 0x400>,
   <0x5f08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&L18A>;
  clocks = <&clock_dispcc 3>,
   <&clock_dispcc 4>,
   <&clock_dispcc 5>,
   <&clock_dispcc 21>,
   <&clock_dispcc 22>,
   <&clock_dispcc 15>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
     "pixel_clk", "pixel_clk_rcg",
     "esc_clk";

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1232000>;
    qcom,supply-max-voltage = <1232000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@5e94400 {
  compatible = "qcom,dsi-phy-v2.0";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0x5e94400 0x588>,
   <0x5e01400 0x100>,
   <0x5e94200 0x100>;
  reg-names = "dsi_phy", "phy_clamp_base",
   "dyn_refresh_base";
  vdda-0p9-supply = <&VDD_MX_LEVEL>;
  qcom,platform-strength-ctrl = [ff 06
      ff 06
      ff 06
      ff 06
      ff 00];
  qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,panel-allow-phy-poweroff;
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage =
     <256>;
    qcom,supply-max-voltage =
     <416>;
    qcom,supply-off-min-voltage =
     <16>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 ext_disp: qcom,msm-ext-disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
  };
 };

 sde_dp: qcom,dp_display@0{
  status = "disabled";
  cell-index = <0>;
  compatible = "qcom,dp-display";

  vdda-1p8-supply = <&pm6125_l10>;
  vdda-0p9-supply = <&pm6125_l7>;
  vdda-3p1-supply = <&pm6125_l15>;
  hpd-pwr-supply = <&pm6125_l9>;

  reg = <0x05e90000 0xf4>,
        <0x05e90200 0xc0>,
        <0x05e90400 0x600>,
        <0x05e90a00 0x98>,
        <0x01616000 0x17c>,
        <0x01616400 0x10c>,
        <0x01616800 0x10c>,
        <0x05f0212c 0x8>,
        <0x01b40000 0x7000>,
        <0x01616c30 0x10>,
        <0x05ee1000 0x2c>,
        <0x003cb248 0x4>;
  reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0",
   "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_pixel_mn", "qfprom_physical", "dp_pll",
   "hdcp_physical", "dp_tcsr";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  clocks = <&clock_dispcc 6>,
    <&clock_gcc 17>,
    <&clock_rpmcc 114>,
    <&clock_gcc 207>,
    <&clock_gcc 194>,
    <&clock_dispcc 10>,
    <&clock_dispcc 12>,
    <&clock_dispcc 8>,
    <&clock_dispcc 14>,
    <&mdss_dp_pll 4>,
    <&clock_dispcc 13>;

  clock-names = "core_aux_clk", "core_usb_ahb_clk",
   "core_usb_ref_clk_src",
   "core_usb_ref_clk",
   "core_usb_pipe_clk", "link_clk", "link_iface_clk",
   "crypto_clk", "pixel_clk_rcg", "pixel_parent",
   "strm0_pixel_clk";

  qcom,phy-version = <0x200>;
  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13 23 1d];
  qcom,aux-cfg2-settings = [28 24];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 bb];
  qcom,aux-cfg9-settings = [44 03];

  qcom,logical2physical-lane-map = [00 01 02 03];

  qcom,max-lclk-frequency-khz = <540000>;
  qcom,max-pclk-frequency-khz = <200000>;

  qcom,ext-disp = <&ext_disp>;

  qcom,usbplug-cc-gpio = <&tlmm 102 0>;

  pinctrl-names = "mdss_dp_active", "mdss_dp_sleep",
    "mdss_dp_hpd_active", "mdss_dp_hpd_tlmm",
    "mdss_dp_hpd_ctrl";
  pinctrl-0 = <&sde_dp_usbplug_cc_active>;
  pinctrl-1 = <&sde_dp_usbplug_cc_suspend>;
  pinctrl-2 = <&sde_dp_hotplug_tlmm>;
  pinctrl-3 = <&sde_dp_hotplug_tlmm>;
  pinctrl-4 = <&sde_dp_hotplug_ctrl>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p8";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1896000>;
    qcom,supply-enable-load = <20000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <872000>;
    qcom,supply-max-voltage = <976000>;
    qcom,supply-enable-load = <50000>;
    qcom,supply-disable-load = <0>;
   };
   qcom,phy-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vdda-3p1";
    qcom,supply-min-voltage = <3104000>;
    qcom,supply-max-voltage = <3232000>;
    qcom,supply-enable-load = <5250>;
    qcom,supply-disable-load = <0>;
   };
   qcom,phy-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "hpd-pwr";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1896000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2752 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };
 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };
 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 2753 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2

&pm6125_vadc {
 pinctrl-names = "default";
 pinctrl-0 = <&camera_therm_default &emmc_therm_default>;

 rf_pa0_therm {
  reg = <0x4d>;
  label = "rf_pa0_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 quiet_therm {
  reg = <0x4e>;
  label = "quiet_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 camera_flash_therm {
  reg = <0x52>;
  label = "camera_flash_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 emmc_ufs_therm {
  reg = <0x54>;
  label = "emmc_ufs_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pm6125_gpios {
 camera_therm {
  camera_therm_default: camera_therm_default {
   pins = "gpio3";
   bias-high-impedance;
  };
 };

 emmc_therm {
  emmc_therm_default: emmc_therm_default {
   pins = "gpio6";
   bias-high-impedance;
  };
 };

};

&spmi_bus {
 qcom,pm6125@0 {
  pm6125_adc_tm_iio: adc_tm@3400 {
   compatible = "qcom,adc-tm5-iio";
   reg = <0x3400 0x100>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   io-channels = <&pm6125_vadc 0x52>,
     <&pm6125_vadc 0x54>;

   camera_flash_therm {
    reg = <0x52>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   emmc_ufs_therm {
    reg = <0x54>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };
  };
 };
};

&pm6125_adc_tm {
 io-channels = <&pm6125_vadc 0x4d>,
   <&pm6125_vadc 0x4e>,
   <&pm6125_vadc 0x4c>;


 rf_pa0_therm {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 quiet_therm {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 xo_therm {
  reg = <0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pmi632_vadc {
 pinctrl-names = "default";
 pinctrl-0 = <&conn_therm_default &skin_therm_default>;

 xo_therm {
  status = "disabled";
 };

 bat_therm {
  qcom,lut-index = <1>;
 };

 bat_therm_30k {
  qcom,lut-index = <1>;
 };

 bat_therm_400k {
  qcom,lut-index = <1>;
 };

 conn_therm {
  reg = <0x52>;
  label = "conn_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 skin_therm {
  reg = <0x53>;
  label = "skin_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pmi632_gpios {
 conn_therm {
  conn_therm_default: conn_therm_default {
   pins = "gpio1";
   bias-high-impedance;
  };
 };

 skin_therm {
  skin_therm_default: skin_therm_default {
   pins = "gpio3";
   bias-high-impedance;
  };
 };

};

&pmi632_adc_tm {
 io-channels = <&pmi632_vadc 0x52>,
   <&pmi632_vadc 0x84>,
   <&pmi632_vadc 0x53>;


 conn_therm {
  reg = <0x52>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 vbat_sns {
  reg = <0x84>;
  qcom,kernel-client;
  qcom,scale-type = <0>;
  qcom,prescaling = <3>;
 };

 skin_therm {
  reg = <0x53>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&ufs_phy_gdsc {
 status = "ok";
};

&usb30_prim_gdsc {
 status = "ok";
};

&camss_cpp_gdsc {
 status = "ok";
};

&camss_top_gdsc {
 status = "ok";
};

&camss_vfe0_gdsc {
 status = "ok";
};

&camss_vfe1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu0_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc {
 status = "ok";
};

&mdss_core_gdsc {
 status = "ok";
};

&gpu_cx_gdsc {
 status = "ok";
};

&gpu_gx_gdsc {
 status = "ok";
};

&vcodec0_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&venus_gdsc {
 status = "ok";
};

&qupv3_se4_2uart {
 status = "ok";
};

&qupv3_se9_4uart {
 status = "ok";
};

&qupv3_se1_i2c {
 status = "ok";
 fsa4480: fsa4480@43 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x43>;
  pinctrl-names = "default";
  pinctrl-0 = <&fsa_usbc_ana_en>;
 };
};

&msm_vidc {
 qcom,cx-ipeak-data = <&cx_ipeak_lm 6>;
 qcom,clock-freq-threshold = <460000000>;
};


# 1 "arch/arm64/boot/dts/qcom/trinket-audio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-audio.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_hdmi_ms: qcom,msm-dai-q6-hdmi_ms {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24578>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 dai_meta_mi2s0: qcom,msm-dai-q6-meta-mi2s-prim {
  compatible = "qcom,msm-dai-q6-meta-mi2s";
  qcom,msm-dai-q6-meta-mi2s-dev-id = <4864>;
  qcom,msm-mi2s-num-members = <4>;
  qcom,msm-mi2s-member-id = <0>, <1>, <2>, <3>;
  qcom,msm-mi2s-rx-lines = <0xff>, <0xf>, <0x3>, <0x3>;
 };

 dai_meta_mi2s1: qcom,msm-dai-q6-meta-mi2s-sec {
  compatible = "qcom,msm-dai-q6-meta-mi2s";
  qcom,msm-dai-q6-meta-mi2s-dev-id = <4866>;
  qcom,msm-mi2s-num-members = <4>;
  qcom,msm-mi2s-member-id = <0>, <1>, <2>, <3>;
  qcom,msm-mi2s-rx-lines = <0xff>, <0xf>, <0x3>, <0x3>;
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };

 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_9_rx: qcom,msm-dai-q6-sb-9-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16402>;
  };

  sb_9_tx: qcom,msm-dai-q6-sb-9-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16403>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1b21 0x0>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };

 pcie: qcom,msm-pcm-pcie {
  compatible = "qcom,msm-pcm-pcie";
 };
};
# 15 "arch/arm64/boot/dts/qcom/trinket-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x0041 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,avtimer@0a22e000 {
  compatible = "qcom,avtimer";
  reg = <0x0a22e00c 0x4>,
        <0x0a22e010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <192>;
  qcom,clk-mult = <10>;
 };
};

&audio_apr {
 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";
  bolero: bolero-cdc {
   compatible = "qcom,bolero-codec";
   tx_macro: tx-macro@0a460000 {
    swr2: tx_swr_master {
    };
   };

   rx_macro: rx-macro@0a440000 {
    swr1: rx_swr_master {
    };
   };

   wsa_macro: wsa-macro@0a480000 {
    swr0: wsa_swr_master {
    };
   };
  };
 };
};

&q6core {
 sm6150_snd: sound {
  compatible = "qcom,sm6150-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,wcn-btfm = <1>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>, <&sb_8_rx>,
    <&proxy_rx>, <&proxy_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
    <&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
    <&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
    <&wsa_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_6_rx>, <&rx_cdc_dma_7_rx>;
  asoc-cpu-names = "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.16400",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
    "msm-dai-cdc-dma-dev.45056",
    "msm-dai-cdc-dma-dev.45057",
    "msm-dai-cdc-dma-dev.45058",
    "msm-dai-cdc-dma-dev.45059",
    "msm-dai-cdc-dma-dev.45061",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45116",
    "msm-dai-cdc-dma-dev.45118";
  fsa4480-i2c-handle = <&fsa4480>;
 };
};

&slim_aud {
 status = "disabled";
 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };
};
# 3024 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-thermal.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-thermal.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-thermal.dtsi" 2

&clock_cpucc {
 #address-cells = <1>;
 #size-cells = <1>;
 lmh_dcvs0: qcom,limits-dcvs@f521000 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
  qcom,affinity = <0>;
  reg = <0xf550800 0x1000>,
   <0xf521000 0x1000>;
  qcom,plat-mitigation-disable;
  #thermal-sensor-cells = <0>;
 };

 lmh_dcvs1: qcom,limits-dcvs@f523000 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
  qcom,affinity = <1>;
  reg = <0xf550800 0x1000>,
   <0xf523000 0x1000>;
  qcom,plat-mitigation-disable;
  #thermal-sensor-cells = <0>;
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_proc: modem_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_skin: modem_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  adsp {
   qcom,instance-id = <0x1>;

   adsp_vdd: adsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  cdsp {
   qcom,instance-id = <0x43>;

   cdsp_vdd: cdsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };

 cxip_cdev: cxip-cdev@3ed000 {
  compatible = "qcom,cxip-lm-cooling-device";
  reg = <0x3ed000 0xc00c>;
  qcom,thermal-client-offset = <0x9000>;

  qcom,bypass-client-list = <0xa004 0xc004 0xc008>;
  #cooling-cells = <2>;
 };
};

&thermal_zones {
 rf-pa0-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4d>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 quiet-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <5000>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 xo-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4c>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 conn-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pmi632_adc_tm 0x52>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 skin-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pmi632_adc_tm 0x53>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-ftherm-adc {
  polling-delay-passive = <0>;
  polling-delay = <5000>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm_iio 0x52>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 emmc-ufs-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <5000>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm_iio 0x54>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cdsp-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 wlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 4>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-core-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 13>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 display-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 14>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpu-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 lmh-dcvs-00 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&lmh_dcvs0>;
  wake-capable-sensor;

  trips {
   active-config {
    temperature = <95000>;
    hysteresis = <30000>;
    type = "passive";
   };
  };
 };

 gpu-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  trips {
   gpu_step_trip: gpu-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   gpu_cx_mon: gpu-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   gpu_cdev {
    trip = <&gpu_step_trip>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
   gpu-cx-cdev0 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   gpu-cx-cdev1 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   gpu-cx-cdev2 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   gpu-cx-cdev3 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 hepta-cpu-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 cpuss-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;
  trips {
   cpu5_7_config: cpu-5-7-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu5_cdev {
    trip = <&cpu5_7_config>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu7_cdev {
    trip = <&cpu5_7_config>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpuss-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;
  trips {
   cpu4_6_config: cpu-4-6-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu4_cdev {
    trip = <&cpu4_6_config>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu6_cdev {
    trip = <&cpu4_6_config>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpuss-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  trips {
   silv_cpus_config: silv-cpus-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU0 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu1_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu2_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu3_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  trips {
   cpu4_config: cpu4-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu4_cdev {
    trip = <&cpu4_config>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;
  trips {
   cpu5_config: cpu5-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu5_cdev {
    trip = <&cpu5_config>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;
  trips {
   cpu6_config: cpu6-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu6_cdev {
    trip = <&cpu6_config>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;
  trips {
   cpu7_config: cpu7-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu7_cdev {
    trip = <&cpu7_config>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 aoss0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  tracks-low;
  trips {
   aoss0_trip: aoss0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cdsp-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  tracks-low;
  trips {
   cdsp_trip: cdsp-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 wlan-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  tracks-low;
  trips {
   wlan_trip: wlan-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 camera-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  tracks-low;
  trips {
   camera_trip: camera-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 video-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 4>;
  wake-capable-sensor;
  tracks-low;
  trips {
   video_trip: video-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cpu-1-0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  tracks-low;
  trips {
   cpu4_lowf_trip: cpu4-lowf-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cpuss-0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  tracks-low;
  trips {
   cpu0_lowf_trip: cpu0-lowf-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 mdm-core-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 13>;
  wake-capable-sensor;
  tracks-low;
  trips {
   mdm_core_trip: mdm-core-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 display-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 14>;
  wake-capable-sensor;
  tracks-low;
  trips {
   display_trip: display-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 gpu-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  tracks-low;
  trips {
   gpu_trip: gpu-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cdsp-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 1>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cdsp_trip0: cdsp-trip0 {
    temperature = <95000>;
    hysteresis = <20000>;
    type = "passive";
   };
   cdsp_trip1: cdsp-trip1 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   cdsp_cx_mon: cdsp-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cxip-cdev {
    trip = <&cdsp_trip0>;
    cooling-device = <&cxip_cdev 1 1>;
   };
   cdsp-cdev0 {
    trip = <&cdsp_trip1>;
    cooling-device = <&msm_cdsp_rm
      (~0) 4>;
   };
   cdsp-cx-cdev0 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   cdsp-cx-cdev1 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   cdsp-cx-cdev2 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   cdsp-cx-cdev3 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 wlan-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 2>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   wlan_cx_mon: wlan-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   wlan-cx-cdev0 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   wlan-cx-cdev1 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   wlan-cx-cdev2 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   wlan-cx-cdev3 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 camera-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   camera_cx_mon: camera-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   camera-cx-cdev0 {
    trip = <&camera_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   camera-cx-cdev1 {
    trip = <&camera_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   camera-cx-cdev2 {
    trip = <&camera_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   camera-cx-cdev3 {
    trip = <&camera_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 video-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   video_cx_mon: video-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   video-cx-cdev0 {
    trip = <&video_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   video-cx-cdev1 {
    trip = <&video_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   video-cx-cdev2 {
    trip = <&video_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   video-cx-cdev3 {
    trip = <&video_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 mdm-core-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   mdm_core_cx_mon: mdm-core-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   mdm-cx-cdev0 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   mdm-cx-cdev1 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   mdm-cx-cdev2 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   mdm-cx-cdev3 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 display-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   dispaly_cx_mon: display-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   display-cx-cdev0 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   display-cx-cdev1 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   display-cx-cdev2 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   display-cx-cdev3 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 quiet-therm-step {
  polling-delay-passive = <2000>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm6125_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   batt_trip0: batt-trip0 {
    temperature = <45000>;
    hysteresis = <2000>;
    type = "passive";
   };
   gold_trip: gold-trip {
    temperature = <46000>;
    hysteresis = <0>;
    type = "passive";
   };
   modem_trip0: modem-trip0 {
    temperature = <46000>;
    hysteresis = <4000>;
    type = "passive";
   };
   batt_trip1: batt-trip1 {
    temperature = <47000>;
    hysteresis = <2000>;
    type = "passive";
   };
   modem_trip1: modem-trip1 {
    temperature = <48000>;
    hysteresis = <2000>;
    type = "passive";
   };
   skin_gpu_trip: skin-gpu-trip {
    temperature = <48000>;
    hysteresis = <0>;
    type = "passive";
   };
   batt_trip2: batt-trip2 {
    temperature = <49000>;
    hysteresis = <2000>;
    type = "passive";
   };
   modem_trip2: modem-trip2 {
    temperature = <50000>;
    hysteresis = <2000>;
    type = "passive";
   };
   batt_trip3: batt-trip3 {
    temperature = <51000>;
    hysteresis = <2000>;
    type = "passive";
   };
   silver_trip: silver-trip {
    temperature = <52000>;
    hysteresis = <0>;
    type = "passive";
   };
   modem_trip3: modem-trip3 {
    temperature = <52000>;
    hysteresis = <2000>;
    type = "passive";
   };
   cx_emer_trip: cx-emer-trip {
    temperature = <52000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };
  cooling-maps {
   skin_cpu4 {
    trip = <&gold_trip>;
    cooling-device =

     <&CPU4 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu5 {
    trip = <&gold_trip>;
    cooling-device = <&CPU5 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu6 {
    trip = <&gold_trip>;
    cooling-device = <&CPU6 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu7 {
    trip = <&gold_trip>;
    cooling-device = <&CPU7 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu0 {
    trip = <&silver_trip>;

    cooling-device = <&CPU0 (~0)
      (((~0) - 1)-6)>;
   };
   skin_cpu1 {
    trip = <&silver_trip>;
    cooling-device = <&CPU1 (~0)
      (((~0) - 1)-6)>;
   };
   skin_cpu2 {
    trip = <&silver_trip>;
    cooling-device = <&CPU2 (~0)
      (((~0) - 1)-6)>;
   };
   skin_cpu3 {
    trip = <&silver_trip>;
    cooling-device = <&CPU3 (~0)
      (((~0) - 1)-6)>;
   };
   skin_gpu {
    trip = <&skin_gpu_trip>;
    cooling-device = <&msm_gpu (~0)
      (((~0) - 1)-3)>;
   };
   modem_lvl1 {
    trip = <&modem_trip1>;
    cooling-device = <&modem_pa 1 1>;
   };
   modem_lvl2 {
    trip = <&modem_trip2>;
    cooling-device = <&modem_pa 2 2>;
   };
   modem_lvl3 {
    trip = <&modem_trip3>;
    cooling-device = <&modem_pa 3 3>;
   };
   modem_proc_lvl1 {
    trip = <&modem_trip0>;
    cooling-device = <&modem_proc 1 1>;
   };
   modem_proc_lvl3 {
    trip = <&modem_trip3>;
    cooling-device = <&modem_proc 3 3>;
   };
   battery_lvl0 {
    trip = <&batt_trip0>;
    cooling-device = <&pmi632_charger 1 1>;
   };
   battery_lvl1 {
    trip = <&batt_trip1>;
    cooling-device = <&pmi632_charger 2 2>;
   };
   battery_lvl2 {
    trip = <&batt_trip2>;
    cooling-device = <&pmi632_charger 4 4>;
   };
   battery_lvl3 {
    trip = <&batt_trip3>;
    cooling-device = <&pmi632_charger 5 5>;
   };
   cx_skin_gpu {
    trip = <&cx_emer_trip>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   cx-skin-cdsp {
    trip = <&cx_emer_trip>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };
};
# 3025 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2

&soc {
 icnss: qcom,icnss@C800000 {
  compatible = "qcom,icnss";
  reg = <0xC800000 0x800000>,
        <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
  iommus = <&apps_smmu 0x80 0x1>;
  interrupts = <0 358 0 >,
        <0 359 0 >,
        <0 360 0 >,
        <0 361 0 >,
        <0 362 0 >,
        <0 363 0 >,
        <0 364 0 >,
        <0 365 0 >,
        <0 366 0 >,
        <0 367 0 >,
        <0 368 0 >,
        <0 369 0 >;
  qcom,wlan-msa-memory = <0x100000>;
  qcom,wlan-msa-fixed-region = <&wlan_msa_mem>;
  vdd-cx-mx-supply = <&L8A>;
  vdd-1.8-xo-supply = <&L16A>;
  vdd-1.3-rfa-supply = <&L17A>;
  vdd-3.3-ch0-supply = <&L23A>;
  qcom,vdd-cx-mx-config = <640000 640000>;
  qcom,vdd-3.3-ch0-config = <3000000 3312000>;
  qcom,icnss-adc_tm = <&pmi632_adc_tm>;
  io-channels = <&pmi632_vadc 0x84>;
  io-channel-names = "icnss";
  qcom,smp2p_map_wlan_1_in {
  interrupts-extended = <&smp2p_wlan_1_in 0 0>,
           <&smp2p_wlan_1_in 1 0>;
   interrupt-names = "qcom,smp2p-force-fatal-error",
       "qcom,smp2p-early-crash-ind";
  };
 };
};

&qupv3_se1_i2c {
 status="ok";

# 1 "arch/arm64/boot/dts/qcom/pm8008.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/pm8008.dtsi"
pm8008_8: qcom,pm8008@8 {
 compatible = "qcom,i2c-pmic";
 reg = <0x8>;
 #address-cells = <1>;
 #size-cells = <0>;

 pm8008_chip: qcom,pm8008-chip@900 {
  compatible = "qcom,pm8008-chip";
  reg = <0x900>;
  PM8008_EN: qcom,pm8008-chip-en {
   regulator-name = "pm8008-chip-en";
  };
 };

 qcom,revid@100 {
  compatible = "qcom,qpnp-revid";
  reg = <0x100>;
 };

 pm8008_gpios: pinctrl@c000 {
  compatible = "qcom,spmi-gpio";
  reg = <0xc000 0x200>;
  interrupts = <0x0 0xc0 0 0>,
    <0x0 0xc1 0 0>;
  interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
  gpio-controller;
  #gpio-cells = <2>;
 };
};

pm8008_9: qcom,pm8008@9 {
 compatible = "qcom,i2c-pmic";
 reg = <0x9>;
 #address-cells = <1>;
 #size-cells = <0>;

 pm8008_regulators: qcom,pm8008-regulator {
  compatible = "qcom,pm8008-regulator";
  pm8008_en-supply = <&PM8008_EN>;
  L1P: qcom,pm8008-l1@4000 {
   reg = /bits/ 16 <0x4000>;
   regulator-name = "pm8008_l1";
   regulator-min-microvolt = <528000>;
   regulator-max-microvolt = <1504000>;
   qcom,min-dropout-voltage = <225000>;
   qcom,hpm-min-load = <10000>;
  };

  L2P: qcom,pm8008-l2@4100 {
   reg = /bits/ 16 <0x4100>;
   regulator-name = "pm8008_l2";
   regulator-min-microvolt = <528000>;
   regulator-max-microvolt = <1504000>;
   qcom,min-dropout-voltage = <225000>;
   qcom,hpm-min-load = <10000>;
  };

  L3P: qcom,pm8008-l3@4200 {
   reg = /bits/ 16 <0x4200>;
   regulator-name = "pm8008_l3";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <200000>;
   qcom,hpm-min-load = <10000>;
  };

  L4P: qcom,pm8008-l4@4300 {
   reg = /bits/ 16 <0x4300>;
   regulator-name = "pm8008_l4";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <200000>;
   qcom,hpm-min-load = <10000>;
  };

  L5P: qcom,pm8008-l5@4400 {
   reg = /bits/ 16 <0x4400>;
   regulator-name = "pm8008_l5";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };

  L6P: qcom,pm8008-l6@4400 {
   reg = /bits/ 16 <0x4500>;
   regulator-name = "pm8008_l6";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };

  L7P: qcom,pm8008-l7@4400 {
   reg = /bits/ 16 <0x4600>;
   regulator-name = "pm8008_l7";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };
 };
};
# 3069 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
};

&tlmm {
 pm8008_active: pm8008_active {
  mux {
   pins = "gpio49";
   function = "gpio";
  };

  config {
   pins = "gpio49";
   bias-pull-up;
   output-high;
   drive-strength = <2>;
  };
 };
};

&pm8008_gpios {
 gpio1_active {
  pm8008_gpio1_active: pm8008_gpio1_active {
   pins = "gpio1";
   function = "normal";
   power-source = <1>;
   bias-disable;
   input-enable;
  };
 };
};

&pm8008_chip {
 pinctrl-names = "default";
 pinctrl-0 = <&pm8008_active>;
};

&pm8008_regulators {
 vdd_l1_l2-supply = <&S6A>;
};

&pm8008_9 {

 pinctrl-names = "default";
 pinctrl-0 = <&pm8008_gpio1_active>;
};

&L1P {
 regulator-max-microvolt = <1200000>;
 qcom,min-dropout-voltage = <100000>;
};

&L2P {
 regulator-max-microvolt = <1104000>;
 qcom,min-dropout-voltage = <100000>;
};

&L3P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L4P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L5P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L6P {
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
};

&L7P {
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
};
# 17 "arch/arm64/boot/dts/qcom/trinket-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2


# 1 "arch/arm64/boot/dts/qcom/trinket-thermal-overlay.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-thermal-overlay.dtsi"
&thermal_zones {
 pmi632-tz {
  cooling-maps {
   trip0_bat {
    trip = <&pmi632_trip0>;
    cooling-device =
     <&pmi632_charger (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip1_bat {
    trip = <&pmi632_trip1>;
    cooling-device =
     <&pmi632_charger ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 pm6125-tz {
  cooling-maps {
   trip0_cpu0 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU0 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu1 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU1 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu2 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU2 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu3 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU3 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu4 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU4 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu5 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU5 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu6 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU6 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu7 {
    trip = <&pm6125_trip0>;
    cooling-device =
     <&CPU7 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip1_cpu1 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu2 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu3 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu4 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu5 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu6 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu7 {
    trip = <&pm6125_trip1>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 pmi632-bcl-lvl0 {
  cooling-maps {
   cpu0_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU0 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu1_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU1 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu2_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU2 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu3_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU3 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu4_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU4 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu5_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU5 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu6_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU6 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
   cpu7_cdev {
    trip = <&bcl_lvl0>;
    cooling-device =
     <&CPU7 (((~0) - 1)-6)
      (((~0) - 1)-6)>;
   };
  };
 };

 pmi632-bcl-lvl1 {
  cooling-maps {
   cpu0_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU0 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU1 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU2 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU3 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU4 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU5 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu7_cdev {
    trip = <&bcl_lvl1>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 pmi632-bcl-lvl2 {
  cooling-maps {
   cpu0_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU0 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU1 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU2 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU3 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu5_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu6_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu7_cdev {
    trip = <&bcl_lvl2>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 soc {
  cooling-maps {
   soc_cpu0 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU0 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   soc_cpu1 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU1 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   soc_cpu2 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU2 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   soc_cpu3 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU3 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   soc_cpu4 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU4 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   soc_cpu5 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU5 (((~0) - 1)-5)
      (((~0) - 1)-5)>;
   };
   soc_cpu6 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   soc_cpu7 {
    trip = <&pmi632_low_soc>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };
};

&mdss_mdp {
 #cooling-cells = <2>;
};
# 17 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi"
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-td4330-truly-singlemipi-fhd-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-td4330-truly-singlemipi-fhd-cmd.dtsi"
&mdss_mdp {
 dsi_td4330_truly_cmd: qcom,mdss_dsi_td4330_truly_cmd {
  qcom,mdss-dsi-panel-name =
   "td4330 cmd mode dsi truly panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2280>;
    qcom,mdss-dsi-h-front-porch = <80>;
    qcom,mdss-dsi-h-back-porch = <80>;
    qcom,mdss-dsi-h-pulse-width = <20>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <13>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 B0 00
     39 01 00 00 00 00 0D B6 30 6B
      00 06 03 0A 13 1A 6C 18
      19 02
     39 01 00 00 00 00 05 B7 00 00 00
      00
     39 01 00 00 00 00 08 B8 57 3D 19
      BE 1E 0A 0A
     39 01 00 00 00 00 08 B9 6F 3D 28
      BE 3C 14 0A
     39 01 00 00 00 00 08 BA B5 33 41
      BE 64 23 0A
     39 01 00 00 00 00 0C BB 44 26 C3
      1F 19 06 03 C0 00 00 10
     39 01 00 00 00 00 0C BC 32 4C C3
      52 32 1F 03 F2 00 00 13
     39 01 00 00 00 00 0C BD 24 68 C3
      AA 3F 32 03 FF 00 00 25
     39 01 00 00 00 00 0D BE 00 00 00
      00 00 00 00 00 00 00 00
      00
     39 01 00 00 00 00 0D C0 00 D9 01
      2C 06 08 E8 00 06 00 00
      08
     39 01 00 00 00 00 24 C1 30 00 00
      11 11 00 00 00 22 00 05
      20 FA 00 08 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
     39 01 00 00 00 00 79 C2 06 C0 6D
      01 03 00 02 02 01 20 12
      01 03 08 F0 01 00 00 00
      00 00 00 00 00 01 20 D9
      04 04 01 01 01 00 28 F1
      00 00 01 08 00 00 11 00
      28 F1 04 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 11 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 11 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 11 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00
     39 01 00 00 00 00 6D C3 01 20 12
      01 8F 00 01 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 AA AA AA 00 00
      00 00 00 00 09 00 09 00
      00 00 00 00 80 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00
     39 01 00 00 00 00 43 C4 00 00 00
      00 4F 00 3E 3F 4F 00 00
      44 06 02 10 10 0E 0E 61
      61 5F 5F 5D 5D 00 00 00
      00 4F 00 3E 3F 4F 00 00
      44 06 02 11 11 0F 0F 61
      61 5F 5F 5D 5D F0 FF FF
      F0 FF FF E0 FF FF E0 FF
      FF 10 00 00 10 00 00
     39 01 00 00 00 00 06 C5 08 00 00
      00 00
     39 01 00 00 00 00 3A C6 02 0A 08
      FC FF FF FF 00 00 13 01
      FF 0F 22 01 3A 3A 3A 00
      00 00 01 05 09 28 28 22
      01 3A 3A 3A 00 00 00 01
      21 00 00 00 1C 01 00 00
      00 00 00 00 00 00 00 00
      00 00 20 20 00 00
     39 01 00 00 00 00 4D C7 00 00 01
      11 02 15 02 AA 02 2E 02
      B3 03 1A 02 5F 02 78 02
      97 02 E2 02 2E 02 6B 02
      CF 02 39 02 D0 03 41 03
      96 03 A0 00 00 01 11 02
      15 02 AA 02 2E 02 B3 03
      1A 02 5F 02 78 02 97 02
      E2 02 2E 02 6B 02 CF 02
      39 02 D0 03 41 03 96 03
      A0
     39 01 00 00 00 00 42 C8 40 00 00
      00 00 FF 00 00 00 00 00
      FF 00 00 00 00 00 FF 00
      00 00 00 00 FF 00 00 00
      00 00 FF 00 00 00 00 FF
      00 00 00 00 FF 00 00 00
      00 FF 00 00 00 00 FF 00
      00 00 00 FF 00 00 00 00
      FF 00 00 00 00 FF
     39 01 00 00 00 00 19 C9 00 00 00
      00 FF 00 00 00 00 00 FF
      00 00 00 00 00 FF 00 00
      00 00 00 FF 00
     39 01 00 00 00 00 42 CA 1C FC FC
      FC 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00
     39 01 00 00 00 00 0C CB A0 00 F0
      00 20 81 00 00 00 00 FF
     39 01 00 00 00 00 0B CC 00 00 4D
      8B 55 4D 8B AA 4D 8B
     39 01 00 00 00 00 24 CE 5D 40 49
      53 59 5E 63 68 6E 74 7E
      8A 98 A8 BB D0 E7 FF 04
      00 04 04 42 00 69 5A 40
      11 F4 00 00 04 FA 00 00
     39 01 00 00 00 00 12 D0 F3 96 11
      B1 55 C9 00 F3 D4 11 F0
      01 12 C8 02 20 11
     39 01 00 00 00 00 23 D1 E3 E3 33
      33 07 03 3B 33 77 37 77
      37 35 77 07 77 F7 33 73
      07 33 33 03 33 1B 03 32
      3D 0A 30 13 13 30 00
     39 01 00 00 00 00 05 D2 00 00 07
      00
     39 01 00 00 00 00 9A D3 00 00 00
      00 00 00 00 00 00 FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF
     15 01 00 00 00 00 02 E5 0F
     39 01 00 00 00 00 09 D5 02 31 02
      31 02 31 02 31
     15 01 00 00 00 00 02 D6 00
     39 01 00 00 00 00 05 DD 30 06 23
      65
     39 01 00 00 00 00 0D DE 00 00 00
      0F FF 00 00 00 00 00 00
      10
     39 01 00 00 00 00 99 DF 80 80 80
      FF FF FF FF FF FF FF 00
      08 0F 08 08 D3 D3 D3 D3
      D3 60 60 60 60 60 F5 F5
      75 75 75 20 20 34 20 20
      80 01 41 00 32 00 00 96
      20 40 00 00 FF FF FF 0E
      22 D0 04 0F 00 23 0D 18
      14 C1 4D F1 10 FF 44 FF
      4F 05 00 11 11 11 FF 08
      13 00 80 05 0E 02 14 08
      0E 00 00 00 00 FC 72 7C
      72 7C 7C 61 40 50 40 90
      90 20 A0 08 B1 00 00 00
      22 22 22 17 63 06 4F 26
      46 06 80 98 20 04 44 63
      F8 FC 03 75 44 6B 6B 6B
      26 40 C8 48 05 40 14 7F
      14 7F 15 01 4B 10 00 24
      01 00 00 00 00
     15 01 00 00 00 00 02 E3 FF
     39 01 00 00 00 00 05 E5 03 7F 00
      00
     39 01 00 00 00 00 07 E6 00 00 00
      00 00 00
     39 01 00 00 00 00 0B E7 50 00 00
      00 00 00 00 00 00 00
     39 01 00 00 00 00 1E EA 01 02 47
      40 47 40 00 00 05 00 14
      C8 00 00 00 00 00 00 00
      00 04 C2 00 11 00 30 0D
      90 86
     39 01 00 00 00 00 08 EB 00 00 00
      00 01 00 11
     39 01 00 00 00 00 04 EC 00 00 00
     39 01 00 00 00 00 21 ED 01 01 02
      02 02 02 00 00 00 00 00
      00 0A 00 00 00 00 10 00
      18 00 00 00 B0 00 00 00
      00 00 D0 10 00
     39 01 00 00 00 00 61 EE 03 3F F0
      03 00 F0 03 00 00 00 00
      02 3F FC 00 00 00 00 00
      00 00 00 00 00 3F 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 3F 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 48 8F 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00
     39 01 00 00 00 00 8C EF 02 30 5D
      09 70 00 00 00 00 2A 2A
      2A 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      02 30 5D 09 70 00 00 00
      00 2A 2A 2A 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      10 03 10 02 00 10 00 10
      00 0A 0A 00 00 00 00 00
      0F 00 03 40 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 03 00 02
     15 01 00 00 00 00 02 35 00
     15 01 00 00 00 00 02 B0 04
     29 01 00 00 00 00 02 D6 00
     15 01 00 00 00 00 02 B0 03
     39 01 00 00 00 00 03 51 FF F0
     15 01 00 00 00 00 02 53 0C
     15 01 00 00 00 00 02 55 00
     39 01 00 00 00 00 05 2A 00 00 04 37
     39 01 00 00 00 00 05 2B 00 00 08 E7
     39 01 00 00 00 00 05 30 00 00 02 A7
     15 01 00 00 00 00 02 B0 03
     05 01 00 00 64 00 02 29 00
     05 01 00 00 C8 00 02 11 00];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 96 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   };
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-td4330-truly-singlemipi-fhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-td4330-truly-singlemipi-fhd-video.dtsi"
&mdss_mdp {
 dsi_td4330_truly_video: qcom,mdss_dsi_td4330_truly_video {
  qcom,mdss-dsi-panel-name =
   "td4330 video mode dsi truly panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <65>;
  qcom,mdss-pan-physical-height-dimension = <129>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2280>;
    qcom,mdss-dsi-h-front-porch = <75>;
    qcom,mdss-dsi-h-back-porch = <20>;
    qcom,mdss-dsi-h-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <90>;
    qcom,mdss-dsi-v-front-porch = <5>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 B0 00
     29 01 00 00 00 00 0D B6 30
      6B 00 06 03 0A 13
      1A 6C 18 19 02
     29 01 00 00 00 00 05 B7 11 00 00
      00
     29 01 00 00 00 00 08 B8 57 3D 19
      BE 1E 0A 0A
     29 01 00 00 00 00 08 B9 6F 3D 28
      BE 3C 14 0A
     29 01 00 00 00 00 08 BA B5 33 41
      BE 64 23 0A
     29 01 00 00 00 00 0C BB 44 26 C3
      1F 19 06 03 C0 00 00 10
     29 01 00 00 00 00 0C BC 32 4C C3
      52 32 1F 03 F2 00 00 13
     29 01 00 00 00 00 0C BD 24 68 C3
      AA 3F 32 03 FF 00 00 25
     29 01 00 00 00 00 0D BE 00 00 00
      00 00 00 00 00 00 00 00
      00
     29 01 00 00 00 00 0D C0 00 D9 01
      2C 06 08 E8 00 06 00 00
      08
     29 01 00 00 00 00 24 C1 30 00 00
      11 11 00 00 00 22 00 05
      20 FA 00 08 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
     29 01 00 00 00 00 79 C2 06 C0 6D
      01 03 00 02 02 01 20 12
      01 03 08 F0 01 00 00 00
      00 00 00 00 00 01 20 D9
      04 04 01 01 01 00 28 F1
      00 00 01 08 00 00 11 00
      28 F1 04 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 11 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 11 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 11 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00
     29 01 00 00 00 00 6D C3 01 20 12
      01 8F 00 01 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 AA AA AA 00 00
      00 00 00 00 09 00 09 00
      00 00 00 00 80 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00
     29 01 00 00 00 00 43 C4 00 00 00
      00 4F 00 3E 3F 4F 00 00
      44 06 02 10 10 0E 0E 61
      61 5F 5F 5D 5D 00 00 00
      00 4F 00 3E 3F 4F 00 00
      44 06 02 11 11 0F 0F 61
      61 5F 5F 5D 5D F0 FF FF
      F0 FF FF E0 FF FF E0 FF
      FF 10 00 00 10 00 00
     29 01 00 00 00 00 06 C5 08 00 00
      00 00
     29 01 00 00 00 00 3A C6 02 0A 08
      FC FF FF FF 00 00 13 01
      FF 0F 22 01 3A 3A 3A 00
      00 00 01 05 09 28 28 22
      01 3A 3A 3A 00 00 00 01
      21 00 00 00 1C 01 00 00
      00 00 00 00 00 00 00 00
      00 00 20 20 00 00
     29 01 00 00 00 00 4D C7 00 00 01
      11 02 15 02 AA 02 2E 02
      B3 03 1A 02 5F 02 78 02
      97 02 E2 02 2E 02 6B 02
      CF 02 39 02 D0 03 41 03
      96 03 A0 00 00 01 11 02
      15 02 AA 02 2E 02 B3 03
      1A 02 5F 02 78 02 97 02
      E2 02 2E 02 6B 02 CF 02
      39 02 D0 03 41 03 96 03
      A0
     29 01 00 00 00 00 42 C8 40 00 00
      00 00 FF 00 00 00 00 00
      FF 00 00 00 00 00 FF 00
      00 00 00 00 FF 00 00 00
      00 00 FF 00 00 00 00 FF
      00 00 00 00 FF 00 00 00
      00 FF 00 00 00 00 FF 00
      00 00 00 FF 00 00 00 00
      FF 00 00 00 00 FF
     29 01 00 00 00 00 19 C9 00 00 00
      00 FF 00 00 00 00 00 FF
      00 00 00 00 00 FF 00 00
      00 00 00 FF 00
     29 01 00 00 00 00 42 CA 1C FC FC
      FC 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00
     29 01 00 00 00 00 0C CB A0 00 F0
      00 20 81 00 00 00 00 FF
     29 01 00 00 00 00 0B CC 00 00 4D
      8B 55 4D 8B AA 4D 8B
     29 01 00 00 00 00 24 CE 5D 40 49
      53 59 5E 63 68 6E 74 7E
      8A 98 A8 BB D0 E7 FF 04
      00 04 04 42 00 69 5A 40
      11 F4 00 00 04 FA 00 00
     29 01 00 00 00 00 12 D0 F3 96 11
      B1 55 C9 00 F3 D4 11 F0
      01 12 C8 02 20 11
     29 01 00 00 00 00 23 D1 E3 E3 33
      33 07 03 3B 33 77 37 77
      37 35 77 07 77 F7 33 73
      07 33 33 03 33 1B 03 32
      3D 0A 30 13 13 30 00
     29 01 00 00 00 00 05 D2 00 00 07
      00
     29 01 00 00 00 00 9A D3 00 00 00
      00 00 00 00 00 00 FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF FF F7
      FF FF F7 FF FF F7 FF FF
      F7 FF FF F7 FF FF F7 FF
      FF F7 FF FF F7 FF
     15 01 00 00 00 00 02 E5 0F
     29 01 00 00 00 00 09 D5 02 31 02
      31 02 31 02 31
     15 01 00 00 00 00 02 D6 00
     29 01 00 00 00 00 05 DD 30 06 23
      65
     29 01 00 00 00 00 0D DE 00 00 00
      0F FF 00 00 00 00 00 00
      10
     29 01 00 00 00 00 99 DF 80 80 80
      FF FF FF FF FF FF FF 00
      08 0F 08 08 D3 D3 D3 D3
      D3 60 60 60 60 60 F5 F5
      75 75 75 20 20 34 20 20
      80 01 41 00 32 00 00 96
      20 40 00 00 FF FF FF 0E
      22 D0 04 0F 00 23 0D 18
      14 C1 4D F1 10 FF 44 FF
      4F 05 00 11 11 11 FF 08
      13 00 80 05 0E 02 14 08
      0E 00 00 00 00 FC 72 7C
      72 7C 7C 61 40 50 40 90
      90 20 A0 08 B1 00 00 00
      22 22 22 17 63 06 4F 26
      46 06 80 98 20 04 44 63
      F8 FC 03 75 44 6B 6B 6B
      26 40 C8 48 05 40 14 7F
      14 7F 15 01 4B 10 00 24
      01 00 00 00 00
     15 01 00 00 00 00 02 E3 FF
     29 01 00 00 00 00 05 E5 03 7F 00
      00
     29 01 00 00 00 00 07 E6 00 00 00
      00 00 00
     29 01 00 00 00 00 0B E7 50 00 00
      00 00 00 00 00 00 00
     29 01 00 00 00 00 1E EA 01 02 47
      40 47 40 00 00 05 00 12
      86 00 00 00 00 00 00 00
      00 04 C2 00 11 00 30 0D
      90 86
     29 01 00 00 00 00 08 EB 00 00 00
      00 01 00 11
     29 01 00 00 00 00 04 EC 01 E0 00
     29 01 00 00 00 00 21 ED 01 01 02
      02 02 02 00 00 00 00 00
      00 0A 00 00 00 00 10 00
      18 00 00 00 B0 00 00 00
      00 00 D0 10 00
     29 01 00 00 00 00 61 EE 03 3F F0
      03 00 F0 03 00 00 00 00
      02 3F FC 00 00 00 00 00
      00 00 00 00 00 3F 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 3F 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 48 8F 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00
     29 01 00 00 00 00 8C EF 02 30 5D
      09 70 00 00 00 00 2A 2A
      2A 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      02 30 5D 09 70 00 00 00
      00 2A 2A 2A 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      10 03 10 02 00 10 00 10
      00 0A 0A 00 00 00 00 00
      0F 00 03 40 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00
      00 00 00 00 00 03 00 02
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 B0 04
    15 01 00 00 00 00 02 D6 00
    29 01 00 00 00 00 02 B0 03
    39 01 00 00 00 00 03 51 FF F0
    15 01 00 00 00 00 02 53 0C
    15 01 00 00 00 00 02 55 00
    39 01 00 00 00 00 05 2A 00 00 04 37
    39 01 00 00 00 00 05 2B 00 00 08 E7
    39 01 00 00 00 00 05 30 00 00 02 A7
    15 01 00 00 00 00 02 B0 04
    05 01 00 00 64 00 02 29 00
    05 01 00 00 C8 00 02 11 00];
    qcom,mdss-dsi-off-command = [
      05 01 00 00 32 00 02 28 00
      05 01 00 00 96 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   };
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;

  qcom,mdss-dsi-display-timings {
   timing@0{
    qcom,mdss-dsi-panel-width = <640>;
    qcom,mdss-dsi-panel-height = <480>;
    qcom,mdss-dsi-h-front-porch = <8>;
    qcom,mdss-dsi-h-back-porch = <8>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <6>;
    qcom,mdss-dsi-v-front-porch = <6>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-timings =
     [00 00 00 00 00 00 00 00 00 00 00 00];
    qcom,mdss-dsi-on-command =
     [32 01 00 00 00 00 02 00 00];
    qcom,mdss-dsi-off-command =
     [22 01 00 00 00 00 02 00 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-hx83112a-truly-singlemipi-fhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-hx83112a-truly-singlemipi-fhd-video.dtsi"
&mdss_mdp {
 dsi_hx83112a_truly_video: qcom,mdss_dsi_hx83112a_truly_video {
  qcom,mdss-dsi-panel-name =
   "hx83112a video mode dsi truly panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <65>;
  qcom,mdss-pan-physical-height-dimension = <129>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2160>;
    qcom,mdss-dsi-h-front-porch = <42>;
    qcom,mdss-dsi-h-back-porch = <42>;
    qcom,mdss-dsi-h-pulse-width = <10>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <15>;
    qcom,mdss-dsi-v-front-porch = <10>;
    qcom,mdss-dsi-v-pulse-width = <3>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
      39 01 00 00 00 00 04 B9 83 11 2A
      39 01 00 00 00 00 09 B1 08 29 29 00 00 4F 54
         33
      39 01 00 00 00 00 11 B2 00 02 00 80 70 00 08
         26 FC 01 00 03 15 A3 87 09
      39 01 00 00 00 00 02 BD 02
      39 01 00 00 00 00 02 BD 00
      39 01 00 00 00 00 03 D2 2C 2C
      39 01 00 00 00 00 1C B4 01 CE 01 CE 01 CE 0A
         CE 0A CE 0A CE 00 FF 00 FF 00 00 22 23 00
         28 0A 13 14 00 8A
      39 01 00 00 00 00 02 BD 02
      39 01 00 00 00 00 0A B4 00 92 12 22 88 12 12
         00 53
      39 01 00 00 00 00 02 BD 00
      39 01 00 00 00 00 04 B6 82 82 E3
      39 01 00 00 00 00 02 CC 08
      39 01 00 00 00 00 2B D3 40 00 00 00 00 01 01
         0A 0A 07 07 00 08 09 09 09 09 32 10 09 00
         09 32 21 0A 00 0A 32 10 08 00 00 00 00 00
         00 00 00 00 0B 08 82
      39 01 00 00 00 00 02 BD 01
      39 01 00 00 00 00 09 D3 00 00 19 00 00 0A 00
         81
      39 01 00 00 00 00 02 BD 00
      39 01 00 00 00 00 31 D5 18 18 18 18 18 18 18
         18 31 31 30 30 2F 2F 31 31 30 30 2F 2F C0
         18 40 40 01 00 07 06 05 04 03 02 21 20 18
         18 19 19 18 18 03 03 18 18 18 18 18 18
      39 01 00 00 00 00 31 D6 18 18 18 18 18 18 18
         18 31 31 30 30 2F 2F 31 31 30 30 2F 2F C0
         18 40 40 02 03 04 05 06 07 00 01 20 21 18
         18 18 18 19 19 20 20 18 18 18 18 18 18
      39 01 00 00 00 00 19 D8 00 00 00 00 00 00 00
         00 00 00 00 00 00 00 00 00 00 00 00 00 00
         00 00 00
      39 01 00 00 00 00 02 BD 01
      39 01 00 00 00 00 19 D8 AA AA AA AA AA AA AA
         AA AA AA AA AA AA AA AA AA AA AA AA AA AA
         AA AA AA
      39 01 00 00 00 00 02 BD 02
      39 01 00 00 00 00 0D D8 AF FF FA AA BA AA AA
         FF FA AA BA AA
      39 01 00 00 00 00 02 BD 03
      39 01 00 00 00 00 19 D8 AA AA AA AA AA AA AA
         AA AA AA AA AA AA AA AA AA AA AA AA AA AA
         AA AA AA
      39 01 00 00 00 00 02 BD 00
      39 01 00 00 00 00 18 E7 0E 0E 1E 6A 1D 6A 00
         32 02 02 00 00 02 02 02 05 14 14 32 B9 23
         B9 08
      39 01 00 00 00 00 02 BD 01
      39 01 00 00 00 00 0A E7 02 00 98 01 9A 0D A8
         0E 01
      39 01 00 00 00 00 02 BD 02
      39 01 00 00 00 00 1E E7 00 00 08 00 01 00 00
         00 00 00 00 00 00 00 00 00 00 00 00 00 00
         00 04 00 00 00 00 02 00
      39 01 00 00 00 00 02 BD 00
      39 01 00 00 00 00 02 C1 01
      39 01 00 00 00 00 02 BD 01
      39 01 00 00 00 00 3A C1 FF F7 F0 E9 E2 DB D4
         C6 BF B8 B1 AB A5 9F 99 94 8E 8A 85 7C 74
         6C 65 5F 58 52 4B 47 42 3C 37 31 2C 27 22
         1C 18 12 0D 08 05 04 02 01 00 27 B9 BE 54
         C6 B8 9C 37 43 3D E5 00
      39 01 00 00 00 00 02 BD 02
      39 01 00 00 00 00 3A C1 FF F7 F0 E9 E2 DB D4
         C6 BF B8 B1 AB A5 9F 99 94 8E 8A 85 7C 74
         6C 65 5F 58 52 4B 47 42 3C 37 31 2C 27 22
         1C 18 12 0D 08 05 04 02 01 00 27 B9 BE 54
         C6 B8 9C 37 43 3D E5 00
      39 01 00 00 00 00 02 BD 03
      39 01 00 00 00 00 3A C1 FF F7 F0 E9 E2 DB D4
         C6 BF B8 B1 AB A5 9F 99 94 8E 8A 85 7C 74
         6C 65 5F 58 52 4B 47 42 3C 37 31 2C 27 22
         1C 18 12 0D 08 05 04 02 01 00 27 B9 BE 54
         C6 B8 9C 37 43 3D E5 00
      39 01 00 00 00 00 02 BD 00
      39 01 00 00 00 00 02 E9 C3
      39 01 00 00 00 00 03 CB 92 01
      39 01 00 00 00 00 02 E9 3F
      39 01 00 00 00 00 07 C7 70 00 04 E0 33 00
      39 01 00 00 00 00 03 51 0F FF
      39 01 00 00 00 00 02 53 24
      39 01 00 00 00 00 02 55 00
      15 01 00 00 00 00 02 35 00
      05 01 00 00 96 00 02 11 00
      05 01 00 00 32 00 02 29 00];
    qcom,mdss-dsi-off-command = [
      05 01 00 00 32 00 02 28 00
      05 01 00 00 96 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   };
  };
 };
};
# 17 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-nt36672-truly-fhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-nt36672-truly-fhd-video.dtsi"
&mdss_mdp {
 dsi_nt36672_truly_video: qcom,mdss_dsi_nt36672_truly_video {
  qcom,mdss-dsi-panel-name =
    "nt36672 truly fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";

  qcom,mdss-dsi-display-timings {
   timing@0{
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2520>;
    qcom,mdss-dsi-h-front-porch = <28>;
    qcom,mdss-dsi-h-back-porch = <176>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <10>;
    qcom,mdss-dsi-v-front-porch = <12>;
    qcom,mdss-dsi-v-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     29 01 00 00 00 00 02 FF 10
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 FF 20
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 0E B0
     29 01 00 00 00 00 02 0F AE
     29 01 00 00 00 00 02 62 93
     29 01 00 00 00 00 02 6D 44
     29 01 00 00 00 00 02 78 01
     29 01 00 00 00 00 02 95 B9
     29 01 00 00 00 00 02 96 B9
     29 01 00 00 00 00 02 97 B9
     29 01 00 00 00 00 02 98 B9
     29 01 00 00 00 00 02 FF 24
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 00 1C
     29 01 00 00 00 00 02 01 1C
     29 01 00 00 00 00 02 02 1C
     29 01 00 00 00 00 02 03 1C
     29 01 00 00 00 00 02 04 20
     29 01 00 00 00 00 02 05 00
     29 01 00 00 00 00 02 06 09
     29 01 00 00 00 00 02 07 0A
     29 01 00 00 00 00 02 08 1E
     29 01 00 00 00 00 02 09 0D
     29 01 00 00 00 00 02 0A 0D
     29 01 00 00 00 00 02 0B 25
     29 01 00 00 00 00 02 0C 24
     29 01 00 00 00 00 02 0D 01
     29 01 00 00 00 00 02 0E 04
     29 01 00 00 00 00 02 0F 04
     29 01 00 00 00 00 02 10 03
     29 01 00 00 00 00 02 11 03
     29 01 00 00 00 00 02 12 14
     29 01 00 00 00 00 02 13 14
     29 01 00 00 00 00 02 14 12
     29 01 00 00 00 00 02 15 12
     29 01 00 00 00 00 02 16 10
     29 01 00 00 00 00 02 17 1C
     29 01 00 00 00 00 02 18 1C
     29 01 00 00 00 00 02 19 1C
     29 01 00 00 00 00 02 1A 1C
     29 01 00 00 00 00 02 1B 20
     29 01 00 00 00 00 02 1C 0D
     29 01 00 00 00 00 02 1D 09
     29 01 00 00 00 00 02 1E 0A
     29 01 00 00 00 00 02 1F 1E
     29 01 00 00 00 00 02 20 0D
     29 01 00 00 00 00 02 21 0D
     29 01 00 00 00 00 02 22 25
     29 01 00 00 00 00 02 23 24
     29 01 00 00 00 00 02 24 01
     29 01 00 00 00 00 02 25 04
     29 01 00 00 00 00 02 26 04
     29 01 00 00 00 00 02 27 03
     29 01 00 00 00 00 02 28 03
     29 01 00 00 00 00 02 29 14
     29 01 00 00 00 00 02 2A 14
     29 01 00 00 00 00 02 2B 12
     29 01 00 00 00 00 02 2D 12
     29 01 00 00 00 00 02 2F 10
     29 01 00 00 00 00 02 31 02
     29 01 00 00 00 00 02 32 03
     29 01 00 00 00 00 02 33 04
     29 01 00 00 00 00 02 34 02
     29 01 00 00 00 00 02 37 09
     29 01 00 00 00 00 02 38 6A
     29 01 00 00 00 00 02 39 6A
     29 01 00 00 00 00 02 3F 6A
     29 01 00 00 00 00 02 41 02
     29 01 00 00 00 00 02 42 03
     29 01 00 00 00 00 02 4C 10
     29 01 00 00 00 00 02 4D 10
     29 01 00 00 00 00 02 60 90
     29 01 00 00 00 00 02 61 D8
     29 01 00 00 00 00 02 72 00
     29 01 00 00 00 00 02 73 00
     29 01 00 00 00 00 02 74 00
     29 01 00 00 00 00 02 75 00
     29 01 00 00 00 00 02 79 23
     29 01 00 00 00 00 02 7A 0D
     29 01 00 00 00 00 02 7B 98
     29 01 00 00 00 00 02 7C 80
     29 01 00 00 00 00 02 7D 09
     29 01 00 00 00 00 02 80 42
     29 01 00 00 00 00 02 82 11
     29 01 00 00 00 00 02 83 22
     29 01 00 00 00 00 02 84 33
     29 01 00 00 00 00 02 85 00
     29 01 00 00 00 00 02 86 00
     29 01 00 00 00 00 02 87 00
     29 01 00 00 00 00 02 88 11
     29 01 00 00 00 00 02 89 22
     29 01 00 00 00 00 02 8A 33
     29 01 00 00 00 00 02 8B 00
     29 01 00 00 00 00 02 8C 00
     29 01 00 00 00 00 02 8D 00
     29 01 00 00 00 00 02 92 6D
     29 01 00 00 00 00 02 9D B6
     29 01 00 00 00 00 02 B3 02
     29 01 00 00 00 00 02 B4 00
     29 01 00 00 00 00 02 DC 44
     29 01 00 00 00 00 02 DD 03
     29 01 00 00 00 00 02 DF 3E
     29 01 00 00 00 00 02 E0 3E
     29 01 00 00 00 00 02 E1 22
     29 01 00 00 00 00 02 E2 24
     29 01 00 00 00 00 02 E3 09
     29 01 00 00 00 00 02 E4 09
     29 01 00 00 00 00 02 EB 0F
     29 01 00 00 00 00 02 FF 25
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 21 18
     29 01 00 00 00 00 02 22 18
     29 01 00 00 00 00 02 24 6D
     29 01 00 00 00 00 02 25 6D
     29 01 00 00 00 00 02 2F 10
     29 01 00 00 00 00 02 30 2D
     29 01 00 00 00 00 02 38 2D
     29 01 00 00 00 00 02 3F 21
     29 01 00 00 00 00 02 40 65
     29 01 00 00 00 00 02 4B 21
     29 01 00 00 00 00 02 4C 65
     29 01 00 00 00 00 02 58 22
     29 01 00 00 00 00 02 59 04
     29 01 00 00 00 00 02 5A 09
     29 01 00 00 00 00 02 5B 09
     29 01 00 00 00 00 02 5C 25
     29 01 00 00 00 00 02 5E FF
     29 01 00 00 00 00 02 5F 28
     29 01 00 00 00 00 02 66 D8
     29 01 00 00 00 00 02 67 2B
     29 01 00 00 00 00 02 68 58
     29 01 00 00 00 00 02 6B 00
     29 01 00 00 00 00 02 6C 6D
     29 01 00 00 00 00 02 77 72
     29 01 00 00 00 00 02 BF 00
     29 01 00 00 00 00 02 C3 01
     29 01 00 00 00 00 02 FF 26
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 06 FF
     29 01 00 00 00 00 02 0C 11
     29 01 00 00 00 00 02 0F 09
     29 01 00 00 00 00 02 10 0A
     29 01 00 00 00 00 02 12 8C
     29 01 00 00 00 00 02 1A 28
     29 01 00 00 00 00 02 1C AF
     29 01 00 00 00 00 02 1E AB
     29 01 00 00 00 00 02 98 F1
     29 01 00 00 00 00 02 A9 12
     29 01 00 00 00 00 02 AA 10
     29 01 00 00 00 00 02 AE 6A
     29 01 00 00 00 00 02 FF 27
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 13 00
     29 01 00 00 00 00 02 1E 24
     29 01 00 00 00 00 02 FF F0
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 02 A2 00
     29 01 00 00 00 00 02 FF 20
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 11 B0 00 00 00 3D 00
      74 00 9A 00 B9 00 D1 00 E6 00 F8
     29 01 00 00 00 00 11 B1 01 08 01 3B 01
      5E 01 95 01 BB 01 F8 02 23 02 25
     29 01 00 00 00 00 11 B2 02 51 02 84 02
      AB 02 E1 02 FB 03 30 03 3E 03 4D
     29 01 00 00 00 00 0D B3 03 5F 03 72 03
      8A 03 A9 03 C9 03 FF
     29 01 00 00 00 00 11 B4 00 00 00 3D 00
      74 00 9A 00 B9 00 D1 00 E6 00 F8
     29 01 00 00 00 00 11 B5 01 08 01 3B 01
      5E 01 95 01 BB 01 F8 02 23 02 25
     29 01 00 00 00 00 11 B6 02 51 02 84 02
      AB 02 E1 02 FB 03 30 03 3E 03 4D
     29 01 00 00 00 00 0D B7 03 5F 03 72 03
      8A 03 A9 03 C9 03 FF
     29 01 00 00 00 00 11 B8 00 00 00 3D 00
      74 00 9A 00 B9 00 D1 00 E6 00 F8
     29 01 00 00 00 00 11 B9 01 08 01 3B 01
      5E 01 95 01 BB 01 F8 02 23 02 25
     29 01 00 00 00 00 11 BA 02 51 02 84 02
      AB 02 E1 02 FB 03 30 03 3E 03 4D
     29 01 00 00 00 00 0D BB 03 5F 03 72 03
      8A 03 A9 03 C9 03 FF
     29 01 00 00 00 00 02 FF 21
     29 01 00 00 00 00 02 FB 01
     29 01 00 00 00 00 11 B0 00 00 00 3D 00
      74 00 9A 00 B9 00 D1 00 E6 00 F8
     29 01 00 00 00 00 11 B1 01 08 01 3B 01
      5E 01 95 01 BB 01 F8 02 23 02 25
     29 01 00 00 00 00 11 B2 02 51 02 84 02
      AB 02 E1 02 FB 03 30 03 3E 03 4D
     29 01 00 00 00 00 0D B3 03 5F 03 72 03
      8A 03 A9 03 C9 03 FF
     29 01 00 00 00 00 11 B4 00 00 00 3D 00
      74 00 9A 00 B9 00 D1 00 E6 00 F8
     29 01 00 00 00 00 11 B5 01 08 01 3B 01
      5E 01 95 01 BB 01 F8 02 23 02 25
     29 01 00 00 00 00 11 B6 02 51 02 84 02
      AB 02 E1 02 FB 03 30 03 3E 03 4D
     29 01 00 00 00 00 0D B7 03 5F 03 72 03
      8A 03 A9 03 C9 03 FF
     29 01 00 00 00 00 11 B8 00 00 00 3D 00
      74 00 9A 00 B9 00 D1 00 E6 00 F8
     29 01 00 00 00 00 11 B9 01 08 01 3B 01
      5E 01 95 01 BB 01 F8 02 23 02 25
     29 01 00 00 00 00 11 BA 02 51 02 84 02
      AB 02 E1 02 FB 03 30 03 3E 03 4D
     29 01 00 00 00 00 0D BB 03 5F 03 72 03
      8A 03 A9 03 C9 03 FF
     29 01 00 00 00 00 02 FF 10
     29 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 51 FF
     39 01 00 00 00 00 02 53 2C
     05 01 00 00 78 00 02 11 00
     05 01 00 00 32 00 02 29 00];
    qcom,mdss-dsi-off-command = [05 01 00 00 14
     00 02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
   };
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/trinket-sde-display.dtsi" 2


&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <20>;
  };
 };

 dsi_panel_pwr_supply_no_labibb: dsi_panel_pwr_supply_no_labibb {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };
 };

 dsi_panel_pwr_supply_labibb_amoled: dsi_panel_pwr_supply_labibb_amoled {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vdda-3p3";
   qcom,supply-min-voltage = <3000000>;
   qcom,supply-max-voltage = <3000000>;
   qcom,supply-enable-load = <13200>;
   qcom,supply-disable-load = <80>;
  };
 };

 dsi_td4330_truly_vid_display: qcom,dsi-display@0 {
  label = "dsi_td4330_truly_vid_display";
  qcom,display-type = "primary";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
   "src_byte_clk0", "src_pixel_clk0",
   "shadow_byte_clk0", "shadow_pixel_clk0";

  qcom,dsi-panel = <&dsi_td4330_truly_video>;
 };

 dsi_td4330_truly_cmd_display: qcom,dsi-display@1 {
  label = "dsi_td4330_truly_cmd_display";
  qcom,display-type = "primary";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

  qcom,dsi-panel = <&dsi_td4330_truly_cmd>;
 };

 dsi_sim_vid_display: qcom,dsi-display@2 {
  label = "dsi_sim_vid_display";
  qcom,display-type = "primary";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

  qcom,dsi-panel = <&dsi_sim_vid>;
 };

 dsi_hx83112a_truly_vid_display: qcom,dsi-display@3 {
  label = "dsi_hx83112a_truly_vid_display";
  qcom,display-type = "primary";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

  qcom,dsi-panel = <&dsi_hx83112a_truly_video>;
 };

 dsi_nt36672_truly_vid_display: qcom,dsi-display@4 {
  label = "dsi_nt36672_truly_vid_display";
  qcom,display-type = "primary";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

  qcom,dsi-panel = <&dsi_nt36672_truly_video>;
 };

 sde_dsi: qcom,dsi-display {
  compatible = "qcom,dsi-display";

  qcom,dsi-ctrl = <&mdss_dsi0>;
  qcom,dsi-phy = <&mdss_dsi_phy0>;

  clocks = <&mdss_dsi0_pll 0>,
    <&mdss_dsi0_pll 2>,
    <&mdss_dsi0_pll 1>,
    <&mdss_dsi0_pll 3>,
    <&mdss_dsi0_pll 7>,
    <&mdss_dsi0_pll 8>;
  clock-names = "mux_byte_clk0", "mux_pixel_clk0",
   "src_byte_clk0", "src_pixel_clk0",
   "shadow_byte_clk0", "shadow_pixel_clk0";
  pinctrl-names = "panel_active", "panel_suspend";
  pinctrl-0 = <&sde_dsi_active &sde_te_active>;
  pinctrl-1 = <&sde_dsi_suspend &sde_te_suspend>;

  qcom,platform-te-gpio = <&tlmm 89 0>;

  vddio-supply = <&L9A>;
  lab-supply = <&lcdb_ldo_vreg>;
  ibb-supply = <&lcdb_ncp_vreg>;

  qcom,dsi-display-list =
   <&dsi_td4330_truly_vid_display
   &dsi_td4330_truly_cmd_display
   &dsi_sim_vid_display
   &dsi_hx83112a_truly_vid_display
   &dsi_nt36672_truly_vid_display>;
 };

 sde_wb: qcom,wb-display@0 {
  compatible = "qcom,wb-display";
  cell-index = <0>;
  label = "wb_display";
 };

};

&mdss_mdp {
 connectors = <&sde_wb &sde_dsi>;
};

&dsi_td4330_truly_cmd {
 qcom,mdss-dsi-t-clk-post = <0x0e>;
 qcom,mdss-dsi-t-clk-pre = <0x36>;
 qcom,mdss-dsi-panel-mode-switch;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x1c>;
 qcom,mdss-dsi-panel-on-check-value = <0x1c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,dsi-dyn-clk-enable;
 qcom,dsi-dyn-clk-list =
  <1048269600 1030798440 1035166232 1039534024 1043901816>;
 qcom,mdss-dsi-display-timings {
  timing@0{
   qcom,mdss-dsi-cmd-mode;
   qcom,video-to-cmd-mode-post-switch-commands = [
    15 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 05 B7 40 00 00 00];
   qcom,video-to-cmd-mode-post-switch-commands-state =
    "dsi_lp_mode";
   qcom,mdss-dsi-panel-phy-timings =
    [26 20 09 0B 06 02 04 a0
    26 20 09 0B 06 02 04 a0
    26 20 09 0B 06 02 04 a0
    26 20 09 0B 06 02 04 a0
    26 1F 09 0B 06 02 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <40 40 40 40 40 40>;
  };

  timing@1{
   qcom,mdss-dsi-video-mode;
   qcom,mdss-dsi-panel-width = <1080>;
   qcom,mdss-dsi-panel-height = <2280>;
   qcom,mdss-dsi-h-front-porch = <75>;
   qcom,mdss-dsi-h-back-porch = <20>;
   qcom,mdss-dsi-h-pulse-width = <1>;
   qcom,mdss-dsi-h-sync-skew = <0>;
   qcom,mdss-dsi-v-back-porch = <90>;
   qcom,mdss-dsi-v-front-porch = <5>;
   qcom,mdss-dsi-v-pulse-width = <1>;
   qcom,mdss-dsi-panel-framerate = <60>;
   qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 B0 04
    15 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 0D B6 30
     6B 00 06 03 0A 13
     1A 6C 18 19 02
    29 01 00 00 00 00 05 B7 11 00 00
     00
    29 01 00 00 00 00 08 B8 57 3D 19
     BE 1E 0A 0A
    29 01 00 00 00 00 08 B9 6F 3D 28
     BE 3C 14 0A
    29 01 00 00 00 00 08 BA B5 33 41
     BE 64 23 0A
    29 01 00 00 00 00 0C BB 44 26 C3
     1F 19 06 03 C0 00 00 10
    29 01 00 00 00 00 0C BC 32 4C C3
     52 32 1F 03 F2 00 00 13
    29 01 00 00 00 00 0C BD 24 68 C3
     AA 3F 32 03 FF 00 00 25
    29 01 00 00 00 00 0D BE 00 00 00
     00 00 00 00 00 00 00 00
     00
    29 01 00 00 00 00 0D C0 00 D9 01
     2C 06 08 E8 00 06 00 00
     08
    29 01 00 00 00 00 24 C1 30 00 00
     11 11 00 00 00 22 00 05
     20 FA 00 08 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
    29 01 00 00 00 00 79 C2 06 C0 6D
     01 03 00 02 02 01 20 12
     01 03 08 F0 01 00 00 00
     00 00 00 00 00 01 20 D9
     04 04 01 01 01 00 28 F1
     00 00 01 08 00 00 11 00
     28 F1 04 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 11 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 11 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 11 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
    29 01 00 00 00 00 6D C3 01 20 12
     01 8F 00 01 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 AA AA AA 00 00
     00 00 00 00 09 00 09 00
     00 00 00 00 80 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00
    29 01 00 00 00 00 43 C4 00 00 00
     00 4F 00 3E 3F 4F 00 00
     44 06 02 10 10 0E 0E 61
     61 5F 5F 5D 5D 00 00 00
     00 4F 00 3E 3F 4F 00 00
     44 06 02 11 11 0F 0F 61
     61 5F 5F 5D 5D F0 FF FF
     F0 FF FF E0 FF FF E0 FF
     FF 10 00 00 10 00 00
    29 01 00 00 00 00 06 C5 08 00 00
     00 00
    29 01 00 00 00 00 3A C6 02 0A 08
     FC FF FF FF 00 00 13 01
     FF 0F 22 01 3A 3A 3A 00
     00 00 01 05 09 28 28 22
     01 3A 3A 3A 00 00 00 01
     21 00 00 00 1C 01 00 00
     00 00 00 00 00 00 00 00
     00 00 20 20 00 00
    29 01 00 00 00 00 4D C7 00 00 01
     11 02 15 02 AA 02 2E 02
     B3 03 1A 02 5F 02 78 02
     97 02 E2 02 2E 02 6B 02
     CF 02 39 02 D0 03 41 03
     96 03 A0 00 00 01 11 02
     15 02 AA 02 2E 02 B3 03
     1A 02 5F 02 78 02 97 02
     E2 02 2E 02 6B 02 CF 02
     39 02 D0 03 41 03 96 03
     A0
    29 01 00 00 00 00 42 C8 40 00 00
     00 00 FF 00 00 00 00 00
     FF 00 00 00 00 00 FF 00
     00 00 00 00 FF 00 00 00
     00 00 FF 00 00 00 00 FF
     00 00 00 00 FF 00 00 00
     00 FF 00 00 00 00 FF 00
     00 00 00 FF 00 00 00 00
     FF 00 00 00 00 FF
    29 01 00 00 00 00 19 C9 00 00 00
     00 FF 00 00 00 00 00 FF
     00 00 00 00 00 FF 00 00
     00 00 00 FF 00
    29 01 00 00 00 00 42 CA 1C FC FC
     FC 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
    29 01 00 00 00 00 0C CB A0 00 F0
     00 20 81 00 00 00 00 FF
    29 01 00 00 00 00 0B CC 00 00 4D
     8B 55 4D 8B AA 4D 8B
    29 01 00 00 00 00 24 CE 5D 40 49
     53 59 5E 63 68 6E 74 7E
     8A 98 A8 BB D0 E7 FF 04
     00 04 04 42 00 69 5A 40
     11 F4 00 00 04 FA 00 00
    29 01 00 00 00 00 12 D0 F3 96 11
     B1 55 C9 00 F3 D4 11 F0
     01 12 C8 02 20 11
    29 01 00 00 00 00 23 D1 E3 E3 33
     33 07 03 3B 33 77 37 77
     37 35 77 07 77 F7 33 73
     07 33 33 03 33 1B 03 32
     3D 0A 30 13 13 30 00
    29 01 00 00 00 00 05 D2 00 00 07
     00
    29 01 00 00 00 00 9A D3 00 00 00
     00 00 00 00 00 00 FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF
    15 01 00 00 00 00 02 E5 0F
    29 01 00 00 00 00 09 D5 02 31 02
     31 02 31 02 31
    15 01 00 00 00 00 02 D6 00
    29 01 00 00 00 00 05 DD 30 06 23
     65
    29 01 00 00 00 00 0D DE 00 00 00
     0F FF 00 00 00 00 00 00
     10
    29 01 00 00 00 00 99 DF 80 80 80
     FF FF FF FF FF FF FF 00
     08 0F 08 08 D3 D3 D3 D3
     D3 60 60 60 60 60 F5 F5
     75 75 75 20 20 34 20 20
     80 01 41 00 32 00 00 96
     20 40 00 00 FF FF FF 0E
     22 D0 04 0F 00 23 0D 18
     14 C1 4D F1 10 FF 44 FF
     4F 05 00 11 11 11 FF 08
     13 00 80 05 0E 02 14 08
     0E 00 00 00 00 FC 72 7C
     72 7C 7C 61 40 50 40 90
     90 20 A0 08 B1 00 00 00
     22 22 22 17 63 06 4F 26
     46 06 80 98 20 04 44 63
     F8 FC 03 75 44 6B 6B 6B
     26 40 C8 48 05 40 14 7F
     14 7F 15 01 4B 10 00 24
     01 00 00 00 00
    15 01 00 00 00 00 02 E3 FF
    29 01 00 00 00 00 05 E5 03 7F 00
     00
    29 01 00 00 00 00 07 E6 00 00 00
     00 00 00
    29 01 00 00 00 00 0B E7 50 00 00
     00 00 00 00 00 00 00
    29 01 00 00 00 00 1E EA 01 02 47
     40 47 40 00 00 05 00 12
     86 00 00 00 00 00 00 00
     00 04 C2 00 11 00 30 0D
     90 86
    29 01 00 00 00 00 08 EB 00 00 00
     00 01 00 11
    29 01 00 00 00 00 04 EC 01 E0 00
    29 01 00 00 00 00 21 ED 01 01 02
     02 02 02 00 00 00 00 00
     00 0A 00 00 00 00 10 00
     18 00 00 00 B0 00 00 00
     00 00 D0 10 00
    29 01 00 00 00 00 61 EE 03 3F F0
     03 00 F0 03 00 00 00 00
     02 3F FC 00 00 00 00 00
     00 00 00 00 00 3F 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 3F 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 48 8F 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
    29 01 00 00 00 00 8C EF 02 30 5D
     09 70 00 00 00 00 2A 2A
     2A 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     02 30 5D 09 70 00 00 00
     00 2A 2A 2A 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     10 03 10 02 00 10 00 10
     00 0A 0A 00 00 00 00 00
     0F 00 03 40 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 03 00 02
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 B0 04
    15 01 00 00 00 00 02 D6 00
    29 01 00 00 00 00 02 B0 03
    39 01 00 00 00 00 03 51 FF F0
    15 01 00 00 00 00 02 53 0C
    15 01 00 00 00 00 02 55 00
    39 01 00 00 00 00 05 2A 00 00 04 37
    39 01 00 00 00 00 05 2B 00 00 08 E7
    39 01 00 00 00 00 05 30 00 00 02 A7
    15 01 00 00 00 00 02 B0 04
    05 01 00 00 64 00 02 29 00
    05 01 00 00 C8 00 02 11 00];
   qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 96 00 02 10 00];
   qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
   qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   qcom,cmd-to-video-mode-post-switch-commands = [
    15 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 05 B7 51 00 00 00];
   qcom,cmd-to-video-mode-post-switch-commands-state =
     "dsi_lp_mode";

   qcom,mdss-dsi-panel-phy-timings =
    [25 20 09 0A 06 03 04 a0
    25 20 09 0A 06 03 04 a0
    25 20 09 0A 06 03 04 a0
    25 20 09 0A 06 03 04 a0
    25 1F 08 0A 06 03 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_td4330_truly_video {
 qcom,mdss-dsi-te-pin-select = <1>;
 qcom,mdss-dsi-wr-mem-start = <0x2c>;
 qcom,mdss-dsi-wr-mem-continue = <0x3c>;
 qcom,mdss-dsi-te-dcs-command = <1>;
 qcom,mdss-dsi-te-check-enable;
 qcom,mdss-dsi-te-using-te-pin;
 qcom,mdss-dsi-panel-mode-switch;

 qcom,mdss-dsi-t-clk-post = <0x0e>;
 qcom,mdss-dsi-t-clk-pre = <0x35>;
 qcom,dsi-supported-dfps-list = <60 55 48>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update =
  "dfps_immediate_porch_mode_vfp";
 qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x1c>;
 qcom,mdss-dsi-panel-on-check-value = <0x1c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,dsi-dyn-clk-enable;
 qcom,dsi-dyn-clk-list =
  <1005903360 989138304 993329568 997520832 1001712096>;
 qcom,mdss-dsi-display-timings {
  timing@0{
   qcom,mdss-dsi-video-mode;
   qcom,cmd-to-video-mode-post-switch-commands = [
    15 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 05 B7 51 00 00 00];
   qcom,cmd-to-video-mode-post-switch-commands-state =
    "dsi_lp_mode";
   qcom,mdss-dsi-panel-phy-timings =
    [25 20 09 0A 06 03 04 a0
    25 20 09 0A 06 03 04 a0
    25 20 09 0A 06 03 04 a0
    25 20 09 0A 06 03 04 a0
    25 1F 08 0A 06 03 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };

  timing@1 {
   qcom,mdss-dsi-cmd-mode;
   qcom,mdss-dsi-panel-width = <1080>;
   qcom,mdss-dsi-panel-height = <2280>;
   qcom,mdss-dsi-h-front-porch = <80>;
   qcom,mdss-dsi-h-back-porch = <80>;
   qcom,mdss-dsi-h-pulse-width = <20>;
   qcom,mdss-dsi-h-sync-skew = <0>;
   qcom,mdss-dsi-v-back-porch = <13>;
   qcom,mdss-dsi-v-front-porch = <16>;
   qcom,mdss-dsi-v-pulse-width = <2>;
   qcom,mdss-dsi-panel-framerate = <60>;
   qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
   qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 B0 04
    15 01 00 00 00 00 02 B0 00
    39 01 00 00 00 00 0D B6 30 6B
     00 06 03 0A 13 1A 6C 18
     19 02
    39 01 00 00 00 00 05 B7 00 00 00
     00
    39 01 00 00 00 00 08 B8 57 3D 19
     BE 1E 0A 0A
    39 01 00 00 00 00 08 B9 6F 3D 28
     BE 3C 14 0A
    39 01 00 00 00 00 08 BA B5 33 41
     BE 64 23 0A
    39 01 00 00 00 00 0C BB 44 26 C3
     1F 19 06 03 C0 00 00 10
    39 01 00 00 00 00 0C BC 32 4C C3
     52 32 1F 03 F2 00 00 13
    39 01 00 00 00 00 0C BD 24 68 C3
     AA 3F 32 03 FF 00 00 25
    39 01 00 00 00 00 0D BE 00 00 00
     00 00 00 00 00 00 00 00
     00
    39 01 00 00 00 00 0D C0 00 D9 01
     2C 06 08 E8 00 06 00 00
     08
    39 01 00 00 00 00 24 C1 30 00 00
     11 11 00 00 00 22 00 05
     20 FA 00 08 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
    39 01 00 00 00 00 79 C2 06 C0 6D
     01 03 00 02 02 01 20 12
     01 03 08 F0 01 00 00 00
     00 00 00 00 00 01 20 D9
     04 04 01 01 01 00 28 F1
     00 00 01 08 00 00 11 00
     28 F1 04 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 11 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 11 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 11 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
    39 01 00 00 00 00 6D C3 01 20 12
     01 8F 00 01 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 AA AA AA 00 00
     00 00 00 00 09 00 09 00
     00 00 00 00 80 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00
    39 01 00 00 00 00 43 C4 00 00 00
     00 4F 00 3E 3F 4F 00 00
     44 06 02 10 10 0E 0E 61
     61 5F 5F 5D 5D 00 00 00
     00 4F 00 3E 3F 4F 00 00
     44 06 02 11 11 0F 0F 61
     61 5F 5F 5D 5D F0 FF FF
     F0 FF FF E0 FF FF E0 FF
     FF 10 00 00 10 00 00
    39 01 00 00 00 00 06 C5 08 00 00
     00 00
    39 01 00 00 00 00 3A C6 02 0A 08
     FC FF FF FF 00 00 13 01
     FF 0F 22 01 3A 3A 3A 00
     00 00 01 05 09 28 28 22
     01 3A 3A 3A 00 00 00 01
     21 00 00 00 1C 01 00 00
     00 00 00 00 00 00 00 00
     00 00 20 20 00 00
    39 01 00 00 00 00 4D C7 00 00 01
     11 02 15 02 AA 02 2E 02
     B3 03 1A 02 5F 02 78 02
     97 02 E2 02 2E 02 6B 02
     CF 02 39 02 D0 03 41 03
     96 03 A0 00 00 01 11 02
     15 02 AA 02 2E 02 B3 03
     1A 02 5F 02 78 02 97 02
     E2 02 2E 02 6B 02 CF 02
     39 02 D0 03 41 03 96 03
     A0
    39 01 00 00 00 00 42 C8 40 00 00
     00 00 FF 00 00 00 00 00
     FF 00 00 00 00 00 FF 00
     00 00 00 00 FF 00 00 00
     00 00 FF 00 00 00 00 FF
     00 00 00 00 FF 00 00 00
     00 FF 00 00 00 00 FF 00
     00 00 00 FF 00 00 00 00
     FF 00 00 00 00 FF
    39 01 00 00 00 00 19 C9 00 00 00
     00 FF 00 00 00 00 00 FF
     00 00 00 00 00 FF 00 00
     00 00 00 FF 00
    39 01 00 00 00 00 42 CA 1C FC FC
     FC 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
    39 01 00 00 00 00 0C CB A0 00 F0
     00 20 81 00 00 00 00 FF
    39 01 00 00 00 00 0B CC 00 00 4D
     8B 55 4D 8B AA 4D 8B
    39 01 00 00 00 00 24 CE 5D 40 49
     53 59 5E 63 68 6E 74 7E
     8A 98 A8 BB D0 E7 FF 04
     00 04 04 42 00 69 5A 40
     11 F4 00 00 04 FA 00 00
    39 01 00 00 00 00 12 D0 F3 96 11
     B1 55 C9 00 F3 D4 11 F0
     01 12 C8 02 20 11
    39 01 00 00 00 00 23 D1 E3 E3 33
     33 07 03 3B 33 77 37 77
     37 35 77 07 77 F7 33 73
     07 33 33 03 33 1B 03 32
     3D 0A 30 13 13 30 00
    39 01 00 00 00 00 05 D2 00 00 07
     00
    39 01 00 00 00 00 9A D3 00 00 00
     00 00 00 00 00 00 FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF FF F7
     FF FF F7 FF FF F7 FF FF
     F7 FF FF F7 FF FF F7 FF
     FF F7 FF FF F7 FF
    15 01 00 00 00 00 02 E5 0F
    39 01 00 00 00 00 09 D5 02 31 02
     31 02 31 02 31
    15 01 00 00 00 00 02 D6 00
    39 01 00 00 00 00 05 DD 30 06 23
     65
    39 01 00 00 00 00 0D DE 00 00 00
     0F FF 00 00 00 00 00 00
     10
    39 01 00 00 00 00 99 DF 80 80 80
     FF FF FF FF FF FF FF 00
     08 0F 08 08 D3 D3 D3 D3
     D3 60 60 60 60 60 F5 F5
     75 75 75 20 20 34 20 20
     80 01 41 00 32 00 00 96
     20 40 00 00 FF FF FF 0E
     22 D0 04 0F 00 23 0D 18
     14 C1 4D F1 10 FF 44 FF
     4F 05 00 11 11 11 FF 08
     13 00 80 05 0E 02 14 08
     0E 00 00 00 00 FC 72 7C
     72 7C 7C 61 40 50 40 90
     90 20 A0 08 B1 00 00 00
     22 22 22 17 63 06 4F 26
     46 06 80 98 20 04 44 63
     F8 FC 03 75 44 6B 6B 6B
     26 40 C8 48 05 40 14 7F
     14 7F 15 01 4B 10 00 24
     01 00 00 00 00
    15 01 00 00 00 00 02 E3 FF
    39 01 00 00 00 00 05 E5 03 7F 00
     00
    39 01 00 00 00 00 07 E6 00 00 00
     00 00 00
    39 01 00 00 00 00 0B E7 50 00 00
     00 00 00 00 00 00 00
    39 01 00 00 00 00 1E EA 01 02 47
     40 47 40 00 00 05 00 14
     C8 00 00 00 00 00 00 00
     00 04 C2 00 11 00 30 0D
     90 86
    39 01 00 00 00 00 08 EB 00 00 00
     00 01 00 11
    39 01 00 00 00 00 04 EC 00 00 00
    39 01 00 00 00 00 21 ED 01 01 02
     02 02 02 00 00 00 00 00
     00 0A 00 00 00 00 10 00
     18 00 00 00 B0 00 00 00
     00 00 D0 10 00
    39 01 00 00 00 00 61 EE 03 3F F0
     03 00 F0 03 00 00 00 00
     02 3F FC 00 00 00 00 00
     00 00 00 00 00 3F 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 3F 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 48 8F 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
    39 01 00 00 00 00 8C EF 02 30 5D
     09 70 00 00 00 00 2A 2A
     2A 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     02 30 5D 09 70 00 00 00
     00 2A 2A 2A 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     10 03 10 02 00 10 00 10
     00 0A 0A 00 00 00 00 00
     0F 00 03 40 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 03 00 02
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 B0 04
    29 01 00 00 00 00 02 D6 00
    15 01 00 00 00 00 02 B0 03
    39 01 00 00 00 00 03 51 FF F0
    15 01 00 00 00 00 02 53 0C
    15 01 00 00 00 00 02 55 00
    39 01 00 00 00 00 05 2A 00 00 04 37
    39 01 00 00 00 00 05 2B 00 00 08 E7
    39 01 00 00 00 00 05 30 00 00 02 A7
    15 01 00 00 00 00 02 B0 03
    05 01 00 00 64 00 02 29 00
    05 01 00 00 C8 00 02 11 00];
   qcom,mdss-dsi-off-command = [
    05 01 00 00 32 00 02 28 00
    05 01 00 00 96 00 02 10 00];
   qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
   qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   qcom,video-to-cmd-mode-post-switch-commands = [
    15 01 00 00 00 00 02 B0 00
    29 01 00 00 00 00 05 B7 40 00 00 00];
   qcom,video-to-cmd-mode-post-switch-commands-state =
    "dsi_lp_mode";

   qcom,mdss-dsi-panel-phy-timings =
    [26 20 09 0B 06 02 04 a0
    26 20 09 0B 06 02 04 a0
    26 20 09 0B 06 02 04 a0
    26 20 09 0B 06 02 04 a0
    26 1F 09 0B 06 02 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <40 40 40 40 40 40>;
  };
 };
};

&dsi_sim_vid {
 qcom,mdss-dsi-display-timings {
  qcom,mdss-dsi-t-clk-post = <0x0e>;
  qcom,mdss-dsi-t-clk-pre = <0x31>;
  timing@0{
   qcom,mdss-dsi-panel-phy-timings =
    [24 1f 08 09 05 02 04 a0
    24 1f 08 09 05 02 04 a0
    24 1f 08 09 05 02 04 a0
    24 1f 08 09 05 02 04 a0
    24 1c 08 09 05 02 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_hx83112a_truly_video {
 qcom,mdss-dsi-t-clk-post = <0x0e>;
 qcom,mdss-dsi-t-clk-pre = <0x31>;
 qcom,dsi-supported-dfps-list = <60 55 53 43>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update =
  "dfps_immediate_porch_mode_vfp";
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9d 0x9d 0x9d 0x9d>;
 qcom,mdss-dsi-panel-on-check-value = <0x9d 0x9d 0x9d 0x9d>;
 qcom,mdss-dsi-panel-status-read-length = <4>;
 qcom,mdss-dsi-display-timings {
  timing@0{
   qcom,mdss-dsi-panel-phy-timings =
    [24 1f 08 09 05 02 04 a0
    24 1f 08 09 05 02 04 a0
    24 1f 08 09 05 02 04 a0
    24 1f 08 09 05 02 04 a0
    24 1c 08 09 05 02 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_nt36672_truly_video {
 qcom,mdss-dsi-t-clk-post = <0x0D>;
 qcom,mdss-dsi-t-clk-pre = <0x30>;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-display-timings {
  timing@0{
   qcom,mdss-dsi-panel-phy-timings =
    [24 1F 08 09 05 02 04 a0
    24 1F 08 09 05 02 04 a0
    24 1F 08 09 05 02 04 a0
    24 1F 08 09 05 02 04 a0
    24 1B 08 09 05 02 04 a0];

   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-audio-overlay.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-audio-overlay.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,audio-ext-clk.h" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-audio-overlay.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/audio-codec-port-types.h" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-audio-overlay.dtsi" 2

&bolero {
 qcom,num-macros = <4>;
 qcom,va-without-decimation;
 slew_rate_reg1 = <0xD8E000 0x0>;
 slew_rate_val1 = <0x3 0x0>;
 tx_macro: tx-macro@0a460000 {
  compatible = "qcom,tx-macro";
  reg = <0x0a460000 0x0>;
  clock-names = "tx_core_clk", "tx_npl_clk";
  clocks = <&clock_audio_tx_1 0>,
    <&clock_audio_tx_2 0>;
  qcom,tx-swr-gpios = <&tx_swr_gpios>;
  qcom,tx-dmic-sample-rate = <2400000>;
  swr2: tx_swr_master {
   compatible = "qcom,swr-mstr";
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,swr_master_id = <3>;
   swrm-io-base = <0x0a470000 0x0>;
   interrupts = <0 184 0>;
   interrupt-names = "swr_master_irq";
   qcom,swr-wakeup-irq = <&tlmm 107 0>;
   qcom,swr-wakeup-required = <1>;
   qcom,swr-num-ports = <5>;
   qcom,swr-port-mapping = <1 33 0xF>,
    <2 18 0x1>, <2 19 0x2>,
    <3 20 0x1>, <3 21 0x2>,
    <4 22 0x1>, <4 23 0x2>,
    <4 24 0x4>, <4 25 0x8>,
    <5 26 0x1>, <5 27 0x2>,
    <5 28 0x4>, <5 29 0x8>;
   qcom,swr-num-dev = <1>;
   qcom,swr-clock-stop-mode0 = <1>;
   qcom,swr-mstr-irq-wakeup-capable = <1>;
   wcd937x_tx_slave: wcd937x-tx-slave {
    compatible = "qcom,wcd937x-slave";
    reg = <0x0 0x01170223>;
   };
  };
 };

 rx_macro: rx-macro@0a440000 {
  compatible = "qcom,rx-macro";
  reg = <0x0a440000 0x0>;
  clock-names = "rx_core_clk", "rx_npl_clk";
  clocks = <&clock_audio_rx_1 0>,
    <&clock_audio_rx_2 0>;
  qcom,rx-swr-gpios = <&rx_swr_gpios>;
  qcom,rx_mclk_mode_muxsel = <0x0a041020>;
  qcom,rx-bcl-pmic-params = /bits/ 8 <0x00 0x00 0x1E>;
  swr1: rx_swr_master {
   compatible = "qcom,swr-mstr";
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,swr_master_id = <2>;
   swrm-io-base = <0x0a450000 0x0>;
   interrupts = <0 188 0>;
   interrupt-names = "swr_master_irq";
   qcom,swr-num-ports = <5>;
   qcom,swr-port-mapping = <1 9 0x1>,
    <1 10 0x2>, <2 13 0x1>,
    <3 11 0x1>, <3 12 0x2>,
    <4 14 0x1>, <5 15 0x1>,
    <5 16 0x2>;
   qcom,swr-num-dev = <1>;
   qcom,swr-clock-stop-mode0 = <1>;
   wcd937x_rx_slave: wcd937x-rx-slave {
    compatible = "qcom,wcd937x-slave";
    reg = <0x0 0x01170224>;
   };
  };
 };

 wsa_macro: wsa-macro@0a480000 {
  compatible = "qcom,wsa-macro";
  reg = <0x0a480000 0x0>;
  clock-names = "wsa_core_clk", "wsa_npl_clk";
  clocks = <&clock_audio_wsa_1 0>,
    <&clock_audio_wsa_2 0>;
  qcom,wsa-swr-gpios = <&wsa_swr_gpios>;
  qcom,wsa-bcl-pmic-params = /bits/ 8 <0x00 0x00 0x1E>;
  swr0: wsa_swr_master {
   compatible = "qcom,swr-mstr";
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,swr_master_id = <1>;
   swrm-io-base = <0x0a490000 0x0>;
   interrupts = <0 79 0>;
   interrupt-names = "swr_master_irq";
   qcom,swr-num-ports = <8>;
   qcom,swr-port-mapping = <1 1 0x1>,
    <2 3 0xF>, <3 2 0x3>,
    <4 5 0x1>, <5 7 0xF>,
    <6 6 0x3>, <7 4 0x3>,
    <8 8 0x3>;
   qcom,swr-num-dev = <1>;
   wsa881x_0211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
    qcom,bolero-handle = <&bolero>;
   };

   wsa881x_0212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
    qcom,bolero-handle = <&bolero>;
   };

   wsa881x_0213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170213>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
    qcom,bolero-handle = <&bolero>;
   };

   wsa881x_0214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170214>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
    qcom,bolero-handle = <&bolero>;
   };
  };
 };

 va_macro: va-macro@0a4a0000 {
  compatible = "qcom,va-macro";
  reg = <0x0a4a0000 0x0>;
  clock-names = "va_core_clk";
  clocks = <&clock_audio_va 0>;
 };

 wcd937x_codec: wcd937x-codec {
  compatible = "qcom,wcd937x-codec";
  qcom,rx_swr_ch_map = <0 9 0x1 0 9>,
   <0 10 0x2 0 10>, <1 13 0x1 0 13>,
   <2 11 0x1 0 11>, <2 12 0x2 0 12>,
   <3 14 0x1 0 14>, <4 15 0x1 0 15>,
   <4 16 0x2 0 16>;
  qcom,tx_swr_ch_map = <0 18 0x1 0 18>,
   <1 19 0x1 0 20>, <1 20 0x2 0 21>,
   <2 22 0x1 0 22>, <2 23 0x2 0 23>,
   <2 17 0x4 0 24>, <3 24 0x1 0 26>,
   <3 25 0x2 0 27>, <3 26 0x4 0 28>,
   <3 27 0x8 0 29>;

  qcom,wcd-rst-gpio-node = <&wcd937x_rst_gpio>;
  qcom,rx-slave = <&wcd937x_rx_slave>;
  qcom,tx-slave = <&wcd937x_tx_slave>;

  cdc-vdd-ldo-rxtx-supply = <&L9A>;
  qcom,cdc-vdd-ldo-rxtx-voltage = <1800000 1800000>;
  qcom,cdc-vdd-ldo-rxtx-current = <25000>;

  cdc-vddpx-1-supply = <&L9A>;
  qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
  qcom,cdc-vddpx-1-current = <10000>;

  cdc-vdd-buck-supply = <&L14A>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;

  qcom,cdc-static-supplies = "cdc-vdd-ldo-rxtx",
        "cdc-vddpx-1";
  qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
 };
};

&sm6150_snd {
 qcom,model = "trinket-idp-snd-card";
 qcom,msm-mi2s-master = <1>, <1>, <1>, <1>, <1>;
 qcom,ext-disp-audio-rx = <1>;
 qcom,audio-routing =
  "AMIC2", "MIC BIAS2",
  "MIC BIAS2", "Analog Mic2",
  "TX DMIC0", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic0",
  "TX DMIC1", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic1",
  "TX DMIC2", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic2",
  "TX DMIC3", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic3",
  "TX_AIF1 CAP", "VA_MCLK",
  "TX_AIF2 CAP", "VA_MCLK",
  "RX AIF1 PB", "VA_MCLK",
  "RX AIF2 PB", "VA_MCLK",
  "RX AIF3 PB", "VA_MCLK",
  "RX AIF4 PB", "VA_MCLK",
  "HPHL_OUT", "VA_MCLK",
  "HPHR_OUT", "VA_MCLK",
  "AUX_OUT", "VA_MCLK",
  "IN1_HPHL", "HPHL_OUT",
  "IN2_HPHR", "HPHR_OUT",
  "IN3_AUX", "AUX_OUT",
  "TX SWR_ADC0", "ADC1_OUTPUT",
  "TX SWR_ADC2", "ADC2_OUTPUT",
  "WSA SRC0_INP", "SRC0",
  "WSA_TX DEC0_INP", "TX DEC0 MUX",
  "WSA_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC0_INP", "TX DEC0 MUX",
  "RX_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC2_INP", "TX DEC2 MUX",
  "RX_TX DEC3_INP", "TX DEC3 MUX",
  "SpkrLeft IN", "WSA_SPK1 OUT",
  "SpkrRight IN", "WSA_SPK2 OUT",
  "WSA_SPK1 OUT", "VA_MCLK",
  "WSA_SPK2 OUT", "VA_MCLK";
 qcom,msm-mbhc-hphl-swh = <1>;
 qcom,msm-mbhc-gnd-swh = <1>;
 qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
 qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
 asoc-codec = <&stub_codec>, <&bolero>, <&ext_disp_audio_codec>;
 asoc-codec-names = "msm-stub-codec.1", "bolero_codec",
    "msm-ext-disp-audio-codec-rx";
 qcom,wsa-max-devs = <1>;
 qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0212>,
   <&wsa881x_0213>, <&wsa881x_0214>;
 qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
      "SpkrLeft", "SpkrRight";
 qcom,codec-max-aux-devs = <1>;
 qcom,codec-aux-devs = <&wcd937x_codec>;
 qcom,msm_audio_ssr_devs = <&audio_apr>, <&q6core>,
    <&bolero>;
};

&soc {
 cdc_dmic01_gpios: cdc_dmic01_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
  pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
 };

 cdc_dmic23_gpios: cdc_dmic23_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
  pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
 };

 wsa_swr_gpios: wsa_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_swr_clk_active &wsa_swr_data_active>;
  pinctrl-1 = <&wsa_swr_clk_sleep &wsa_swr_data_sleep>;
 };

 rx_swr_gpios: rx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active>;
  pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep>;
 };

 tx_swr_gpios: tx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tx_swr_clk_active &tx_swr_data1_active
       &tx_swr_data2_active>;
  pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data1_sleep
       &tx_swr_data2_sleep>;
 };

 wsa_spkr_en1: wsa_spkr_en1_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&spkr_1_sd_n_active>;
  pinctrl-1 = <&spkr_1_sd_n_sleep>;
 };

 wcd937x_rst_gpio: msm_cdc_pinctrl@120 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wcd937x_reset_active>;
  pinctrl-1 = <&wcd937x_reset_sleep>;
 };

 clock_audio_wsa_1: wsa_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <3>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x309>;
  #clock-cells = <1>;
 };

 clock_audio_wsa_2: wsa_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <4>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30A>;
  #clock-cells = <1>;
 };

 clock_audio_va: va_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <2>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30B>;
  #clock-cells = <1>;
 };

 clock_audio_rx_1: rx_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <5>;
  qcom,codec-lpass-ext-clk-freq = <22579200>;
  qcom,codec-lpass-clk-id = <0x30E>;
  #clock-cells = <1>;
 };

 clock_audio_rx_2: rx_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <6>;
  qcom,codec-lpass-ext-clk-freq = <22579200>;
  qcom,codec-lpass-clk-id = <0x30F>;
  #clock-cells = <1>;
 };

 clock_audio_tx_1: tx_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <7>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30C>;
  #clock-cells = <1>;
 };

 clock_audio_tx_2: tx_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <8>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30D>;
  #clock-cells = <1>;
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "disabled";
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&tlmm>;
  qcom,gpio-connect = <&tlmm 110 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 wcd_rst_gpio: tasha_rst_gpio {
  status = "disabled";
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tasha_cdc_reset_active>;
  pinctrl-1 = <&tasha_cdc_reset_sleep>;
 };

 clock_audio_native: audio_ext_clk_native {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  #clock-cells = <1>;
  qcom,codec-ext-clk-src = <2>;
  clock-names = "osr_clk";
  qcom,lpass-mclk-id = <0x116>;
  qcom,codec-mclk-clk-freq = <11289600>;
  qcom,audio-ref-clk-gpio = <&tlmm 112 0>;
  pinctrl-names = "sleep", "active";
  pinctrl-0 = <&audio_ref_clk_sleep>;
  pinctrl-1 = <&audio_ref_clk_active>;
 };

 clock_audio: audio_ext_clk {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <0>;
  qcom,use-pinctrl = <1>;
  pinctrl-names = "active", "sleep";
  pinctrl-0 = <&tasha_mclk_default>;
  pinctrl-1 = <&tasha_mclk_default>;
  qcom,audio-ref-clk-gpio = <&pm6125_gpios 1 0>;
  clock-names = "osr_clk";
  clocks = <&pm6125_clkdiv>;
  pmic-clock-names = "pm6125_div_clk1";
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };

 dbu1: dbu1 {
  compatible = "regulator-fixed";
  regulator-name = "dbu1";
  startup-delay-us = <0>;
  enable-active-high;
 };
};

&slim_aud {
 wcd9335: tasha_codec {
  status = "disabled";
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 a0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
        17 18 19 20 21 22 23 24 25 26 27 28 29
        30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk", "wcd_native_clk";
  clocks = <&clock_audio 0>,
    <&clock_audio_native 0>;

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  cdc-vdd-buck-supply = <&dbu1>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-buck-sido-supply = <&dbu1>;
  qcom,cdc-buck-sido-voltage = <1800000 1800000>;
  qcom,cdc-buck-sido-current = <200000>;

  cdc-vdd-tx-h-supply = <&dbu1>;
  qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-tx-h-current = <25000>;

  cdc-vdd-rx-h-supply = <&dbu1>;
  qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rx-h-current = <25000>;

  cdc-vddio-1-supply = <&dbu1>;
  qcom,cdc-vddio-1-voltage = <1800000 1800000>;
  qcom,cdc-vddio-1-current = <10000>;

  qcom,cdc-static-supplies = "cdc-vdd-buck",
        "cdc-buck-sido",
        "cdc-vdd-tx-h",
        "cdc-vdd-rx-h",
        "cdc-vddio-1";

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
  qcom,cdc-dmic-sample-rate = <4800000>;
  qcom,cdc-mad-dmic-rate = <600000>;
 };
};
# 19 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2



# 1 "arch/arm64/boot/dts/qcom/trinket-camera-sensor-qrd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-camera-sensor-qrd.dtsi"
&soc {
 led_flash0: qcom,camera-flash@0 {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-source = <&pmi632_flash0 &pmi632_flash1>;
  qcom,torch-source = <&pmi632_torch0 &pmi632_torch1>;
  qcom,switch-source = <&pmi632_switch0 &pmi632_switch0>;
  status = "ok";
 };
};

&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&L5P>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2800000>;
  qcom,cam-vreg-max-voltage = <2800000>;
  qcom,cam-vreg-op-mode = <0>;
 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  reg = <0>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&L12A>;
  cam_vana-supply = <&L3P>;
  cam_vdig-supply = <&L2P>;
  cam_clk-supply = <&camss_top_gdsc>;
  cam_vaf-supply = <&L5P>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig",
    "cam_clk", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1800000 2800000 1104000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1800000 2800000 1104000 0 2800000>;
  qcom,cam-vreg-op-mode = <0 80000 105000 0 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
    &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
    &cam_sensor_rear_suspend>;
  gpios = <&tlmm 34 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 77>,
    <&clock_gcc 76>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&L12A>;
  cam_vana-supply = <&L4P>;
  cam_vdig-supply = <&L1P>;
  cam_clk-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig",
    "cam_clk";
  qcom,cam-vreg-min-voltage = <1800000 2800000 1200000 0>;
  qcom,cam-vreg-max-voltage = <1800000 2800000 1200000 0>;
  qcom,cam-vreg-op-mode = <0 80000 105000 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active
   &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend
   &cam_sensor_front_suspend>;
  gpios = <&tlmm 36 0>,
      <&tlmm 42 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK",
    "CAM_RESET";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_gcc 81>,
      <&clock_gcc 80>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,actuator-src = <&actuator0>;
  qcom,eeprom-src = <&eeprom0>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vio-supply = <&L12A>;
  cam_vana-supply = <&L3P>;
  cam_vdig-supply = <&L2P>;
  cam_clk-supply = <&camss_top_gdsc>;
  cam_vaf-supply = <&L5P>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig",
    "cam_clk", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1800000 2800000 1104000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1800000 2800000 1104000 0 2800000>;
  qcom,cam-vreg-op-mode = <0 80000 105000 0 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
    &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
    &cam_sensor_rear_suspend>;
  gpios = <&tlmm 34 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 77>,
    <&clock_gcc 76>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  cam_vio-supply = <&L12A>;
  cam_vana-supply = <&L4P>;
  cam_vdig-supply = <&L1P>;
  cam_clk-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig",
    "cam_clk";
  qcom,cam-vreg-min-voltage = <1800000 2800000 1200000 0>;
  qcom,cam-vreg-max-voltage = <1800000 2800000 1200000 0>;
  qcom,cam-vreg-op-mode = <0 80000 105000 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
     &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
     &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 35 0>,
   <&tlmm 46 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_gcc 79>,
   <&clock_gcc 78>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom1>;
  cam_vio-supply = <&L12A>;
  cam_vana-supply = <&L4P>;
  cam_vdig-supply = <&L1P>;
  cam_clk-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig",
    "cam_clk";
  qcom,cam-vreg-min-voltage = <1800000 2800000 1200000 0>;
  qcom,cam-vreg-max-voltage = <1800000 2800000 1200000 0>;
  qcom,cam-vreg-op-mode = <0 80000 105000 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active
     &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend
     &cam_sensor_front_suspend>;
  gpios = <&tlmm 36 0>,
   <&tlmm 42 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
     "CAM_RESET2";
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_gcc 81>,
   <&clock_gcc 80>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

};
# 23 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2

&qupv3_se1_i2c {
 status = "ok";

# 1 "arch/arm64/boot/dts/qcom/smb1355.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/smb1355.dtsi"
smb1355: qcom,smb1355@c {
 compatible = "qcom,i2c-pmic";
 reg = <0xc>;
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-parent = <&spmi_bus>;
 interrupts = <0x2 0xC5 0x0 8>;
 interrupt_names = "smb1355";
 interrupt-controller;
 #interrupt-cells = <3>;
 qcom,periph-map = <0x10 0x12 0x13 0x16>;
 status = "disabled";

 smb1355_revid: qcom,revid@100 {
  compatible = "qcom,qpnp-revid";
  reg = <0x100 0x100>;
 };

 smb1355_charger: qcom,smb1355-charger@1000 {
  compatible = "qcom,smb1355";
  qcom,pmic-revid = <&smb1355_revid>;
  reg = <0x1000 0x700>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-parent = <&smb1355>;
  status = "disabled";

  qcom,chgr@1000 {
   reg = <0x1000 0x100>;
   interrupts = <0x10 0x1 1>;
   interrupt-names = "chg-state-change";
  };

  qcom,chgr-misc@1600 {
   reg = <0x1600 0x100>;
   interrupts = <0x16 0x1 1>,
         <0x16 0x6 1>;
   interrupt-names = "wdog-bark",
       "temperature-change";
  };
 };
};
# 27 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2
};

&soc {
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;

# 1 "arch/arm64/boot/dts/qcom/qg-batterydata-ascent-3450mah.dtsi" 1





qcom,ascent_3450mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,fg-cc-cv-threshold-uv = <4340000>;
 qcom,fastchg-current-ma = <3450>;
 qcom,batt-id-kohm = <60>;
 qcom,battery-beta = <3435>;
 qcom,battery-therm-kohm = <68>;
 qcom,battery-type =
  "Ascent_wConn_3450mAh_Fresh_averaged_MasterSlave_Feb7th2018";
 qcom,qg-batt-profile-ver = <100>;

 qcom,jeita-fcc-ranges = <0 50 1725000
    51 400 3450000
    401 450 2760000>;
 qcom,jeita-fv-ranges = <0 50 4250000
    51 400 4350000
    401 450 4250000>;
 qcom,step-chg-ranges = <3600000 3800000 3450000
    3800001 4300000 2760000
    4300001 4350000 2070000>;
 qcom,ocv-based-step-chg;


 qcom,jeita-soft-thresholds = <0x44bd 0x1fc4>;

 qcom,jeita-hard-thresholds = <0x4aa5 0x1bfb>;


 qcom,jeita-soft-hys-thresholds = <0x4126 0x223e>;
 qcom,jeita-soft-fcc-ua = <1725000 2760000>;
 qcom,jeita-soft-fv-uv = <4250000 4250000>;

 qcom,fcc1-temp-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-data = <3377 3428 3481 3496 3500>;
 };

 qcom,fcc2-temp-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-data = <3480 3482 3476 3492 3478 3466>;
 };

 qcom,pc-temp-v1-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <43212 43315 43370 43380 43383>,
   <42963 43071 43141 43149 43152>,
   <42723 42832 42902 42916 42922>,
   <42488 42597 42662 42683 42693>,
   <42262 42367 42430 42454 42465>,
   <42043 42143 42202 42225 42238>,
   <41832 41924 41976 41999 42013>,
   <41624 41709 41754 41775 41791>,
   <41419 41497 41536 41556 41571>,
   <41220 41288 41322 41341 41355>,
   <41039 41091 41113 41132 41143>,
   <40866 40911 40916 40928 40936>,
   <40676 40732 40729 40729 40734>,
   <40449 40526 40541 40538 40541>,
   <40230 40302 40340 40351 40355>,
   <40061 40115 40146 40170 40176>,
   <39918 39974 39984 40002 40007>,
   <39787 39846 39843 39845 39846>,
   <39672 39712 39697 39690 39689>,
   <39560 39579 39548 39536 39538>,
   <39426 39419 39388 39376 39384>,
   <39271 39170 39192 39187 39198>,
   <39112 38928 38961 38960 38967>,
   <38934 38809 38788 38776 38775>,
   <38764 38736 38674 38650 38646>,
   <38660 38665 38581 38546 38539>,
   <38589 38587 38491 38448 38439>,
   <38533 38513 38408 38359 38347>,
   <38487 38444 38334 38278 38263>,
   <38448 38381 38265 38204 38187>,
   <38407 38323 38204 38138 38118>,
   <38364 38269 38149 38078 38055>,
   <38322 38219 38099 38026 37999>,
   <38284 38175 38053 37975 37942>,
   <38249 38137 38014 37930 37889>,
   <38211 38098 37974 37884 37834>,
   <38174 38061 37930 37831 37767>,
   <38129 38020 37882 37771 37691>,
   <38055 37954 37816 37698 37610>,
   <37946 37848 37718 37605 37524>,
   <37825 37726 37602 37497 37426>,
   <37689 37595 37474 37372 37301>,
   <37541 37451 37332 37231 37156>,
   <37372 37290 37178 37080 36999>,
   <37271 37162 37061 36964 36886>,
   <37191 37093 36992 36897 36819>,
   <37157 37064 36970 36870 36798>,
   <37128 37039 36949 36844 36770>,
   <37084 37007 36903 36788 36714>,
   <36927 36851 36683 36562 36488>,
   <36555 36481 36290 36180 36108>,
   <36071 35999 35771 35687 35620>,
   <35450 35376 35098 35050 34994>,
   <34604 34523 34174 34184 34150>,
   <33275 33138 32725 32851 32862>,
   <30000 30000 30000 30000 30000>;
 };

 qcom,pc-temp-v2-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <43425 43415 43385 43360 43315 43295>,
   <43070 43109 43097 43094 43052 43033>,
   <42748 42821 42826 42838 42799 42781>,
   <42462 42555 42571 42594 42557 42541>,
   <42208 42308 42333 42361 42326 42312>,
   <41968 42072 42101 42133 42099 42086>,
   <41736 41844 41872 41904 41872 41860>,
   <41516 41625 41649 41680 41649 41637>,
   <41303 41405 41431 41460 41430 41419>,
   <41100 41186 41217 41243 41215 41204>,
   <40896 40979 41012 41034 41005 40994>,
   <40694 40796 40826 40840 40802 40789>,
   <40482 40616 40642 40648 40604 40590>,
   <40220 40407 40432 40445 40411 40399>,
   <39903 40175 40199 40233 40222 40214>,
   <39636 39954 39996 40043 40042 40036>,
   <39443 39759 39844 39886 39877 39868>,
   <39272 39570 39700 39736 39717 39706>,
   <39091 39370 39511 39573 39556 39547>,
   <38908 39162 39283 39399 39396 39391>,
   <38742 38973 39072 39208 39217 39217>,
   <38591 38806 38886 38975 38988 38994>,
   <38460 38655 38721 38760 38766 38771>,
   <38358 38519 38585 38613 38613 38614>,
   <38274 38396 38468 38496 38494 38494>,
   <38201 38287 38362 38390 38388 38387>,
   <38138 38189 38265 38294 38291 38288>,
   <38080 38106 38177 38206 38202 38198>,
   <38027 38039 38096 38126 38120 38114>,
   <37980 37983 38021 38051 38044 38037>,
   <37934 37935 37954 37984 37976 37967>,
   <37889 37895 37891 37921 37915 37905>,
   <37843 37856 37838 37862 37856 37846>,
   <37795 37815 37799 37803 37790 37781>,
   <37746 37774 37768 37746 37720 37707>,
   <37692 37727 37728 37685 37643 37621>,
   <37633 37677 37677 37620 37554 37517>,
   <37568 37618 37617 37550 37465 37411>,
   <37491 37546 37548 37475 37387 37327>,
   <37404 37459 37466 37395 37313 37256>,
   <37310 37360 37369 37301 37226 37174>,
   <37206 37243 37246 37187 37117 37069>,
   <37103 37111 37106 37050 36988 36945>,
   <37005 36964 36946 36900 36839 36796>,
   <36909 36860 36837 36818 36761 36712>,
   <36808 36782 36769 36775 36718 36673>,
   <36746 36740 36732 36741 36690 36651>,
   <36670 36688 36684 36692 36649 36612>,
   <36553 36594 36591 36575 36542 36528>,
   <36329 36380 36368 36272 36271 36278>,
   <35961 35991 35957 35796 35833 35867>,
   <35436 35452 35401 35193 35271 35340>,
   <34709 34745 34680 34409 34550 34676>,
   <33672 33759 33677 33330 33585 33791>,
   <31857 32191 32244 31867 32001 32517>,
   <28160 28896 29014 27510 28586 29617>;
 };

 qcom,pc-temp-z1-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <13703 12983 12375 12138 12079>,
   <13647 12967 12370 12145 12092>,
   <13621 12953 12363 12143 12093>,
   <13606 12942 12357 12142 12093>,
   <13594 12927 12349 12140 12093>,
   <13585 12916 12342 12137 12093>,
   <13577 12905 12339 12136 12092>,
   <13569 12898 12337 12135 12092>,
   <13560 12896 12337 12135 12091>,
   <13551 12895 12339 12135 12091>,
   <13540 12896 12342 12136 12091>,
   <13527 12899 12342 12136 12091>,
   <13512 12901 12342 12137 12093>,
   <13488 12896 12342 12139 12095>,
   <13469 12887 12343 12141 12097>,
   <13469 12883 12347 12144 12098>,
   <13473 12891 12352 12147 12101>,
   <13478 12904 12360 12151 12103>,
   <13489 12912 12369 12155 12106>,
   <13502 12919 12378 12160 12109>,
   <13514 12927 12387 12165 12113>,
   <13525 12937 12396 12171 12117>,
   <13538 12948 12404 12177 12122>,
   <13555 12957 12412 12184 12127>,
   <13572 12965 12422 12189 12131>,
   <13578 12971 12431 12195 12135>,
   <13580 12978 12440 12200 12139>,
   <13582 12985 12448 12206 12143>,
   <13594 12992 12456 12212 12147>,
   <13613 13004 12464 12218 12151>,
   <13625 13010 12472 12224 12156>,
   <13631 13010 12479 12230 12160>,
   <13632 13010 12486 12237 12165>,
   <13627 13015 12494 12244 12171>,
   <13618 13033 12505 12253 12177>,
   <13619 13047 12517 12262 12183>,
   <13629 13056 12529 12271 12190>,
   <13640 13065 12541 12280 12196>,
   <13647 13068 12553 12290 12203>,
   <13654 13070 12565 12301 12210>,
   <13663 13071 12577 12311 12217>,
   <13678 13085 12588 12322 12224>,
   <13694 13098 12598 12332 12232>,
   <13718 13107 12607 12344 12239>,
   <13717 13110 12621 12356 12248>,
   <13717 13111 12638 12367 12256>,
   <13693 13110 12640 12374 12262>,
   <13712 13131 12642 12382 12269>,
   <13714 13118 12659 12395 12280>,
   <13717 13140 12677 12408 12291>,
   <13717 13160 12678 12422 12303>,
   <13740 13166 12691 12436 12316>,
   <13739 13183 12711 12456 12332>,
   <13754 13201 12735 12479 12355>,
   <13754 13201 12735 12479 12355>,
   <13754 13201 12735 12479 12355>;
 };

 qcom,pc-temp-z2-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <9983 10351 10639 10481 10418>,
   <10020 10341 10669 10329 10279>,
   <10051 10333 10528 10319 10282>,
   <10083 10331 10397 10312 10281>,
   <10100 10329 10358 10299 10263>,
   <10094 10325 10328 10285 10234>,
   <10081 10303 10324 10279 10227>,
   <10069 10281 10328 10277 10237>,
   <10058 10278 10330 10276 10251>,
   <10050 10280 10326 10276 10266>,
   <10044 10285 10321 10281 10280>,
   <10039 10298 10323 10288 10285>,
   <10038 10310 10324 10308 10284>,
   <10045 10309 10318 10321 10285>,
   <10054 10304 10304 10319 10295>,
   <10056 10302 10291 10314 10309>,
   <10056 10312 10297 10316 10321>,
   <10058 10329 10320 10326 10335>,
   <10070 10353 10339 10334 10341>,
   <10090 10386 10349 10339 10346>,
   <10111 10400 10358 10343 10354>,
   <10138 10396 10373 10334 10340>,
   <10157 10388 10395 10289 10270>,
   <10169 10381 10400 10243 10212>,
   <10178 10372 10354 10197 10174>,
   <10183 10364 10306 10161 10144>,
   <10190 10352 10304 10160 10141>,
   <10194 10341 10307 10170 10149>,
   <10185 10335 10310 10181 10158>,
   <10169 10332 10311 10196 10169>,
   <10165 10332 10314 10216 10183>,
   <10168 10343 10327 10238 10202>,
   <10171 10357 10356 10267 10226>,
   <10175 10368 10381 10298 10253>,
   <10180 10376 10405 10333 10288>,
   <10183 10384 10422 10367 10326>,
   <10186 10393 10431 10393 10358>,
   <10189 10403 10438 10416 10387>,
   <10187 10410 10442 10437 10405>,
   <10181 10419 10455 10461 10418>,
   <10175 10423 10465 10476 10426>,
   <10164 10407 10466 10476 10430>,
   <10152 10385 10468 10474 10428>,
   <10142 10373 10453 10473 10402>,
   <10064 10371 10455 10479 10389>,
   <10173 10285 10486 10517 10402>,
   <10003 10290 10490 10530 10416>,
   <10151 10295 10531 10566 10477>,
   <10255 10515 10588 10612 10540>,
   <10077 10376 10556 10524 10421>,
   <9948 10240 10480 10454 10314>,
   <9854 10122 10384 10398 10256>,
   <9640 9998 10319 10342 10182>,
   <9440 9830 10255 10261 10065>,
   <9440 9830 10255 10261 10065>,
   <9440 9830 10255 10261 10065>;
 };

 qcom,pc-temp-z3-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <19441 19367 19362 19326 19316>,
   <19560 19428 19358 19334 19329>,
   <19615 19467 19373 19341 19335>,
   <19645 19480 19383 19346 19340>,
   <19658 19487 19385 19351 19344>,
   <19657 19488 19387 19354 19347>,
   <19657 19486 19386 19355 19348>,
   <19655 19483 19384 19354 19347>,
   <19651 19481 19382 19352 19346>,
   <19647 19479 19380 19350 19345>,
   <19645 19477 19378 19347 19344>,
   <19642 19470 19377 19345 19342>,
   <19642 19464 19374 19345 19342>,
   <19642 19464 19372 19344 19341>,
   <19643 19467 19372 19343 19338>,
   <19639 19467 19372 19342 19336>,
   <19626 19460 19371 19340 19334>,
   <19615 19450 19369 19338 19332>,
   <19604 19448 19368 19337 19330>,
   <19596 19446 19368 19337 19328>,
   <19597 19447 19369 19337 19326>,
   <19605 19452 19372 19340 19328>,
   <19612 19460 19378 19350 19341>,
   <19619 19462 19386 19357 19350>,
   <19626 19464 19394 19361 19353>,
   <19627 19466 19401 19364 19355>,
   <19626 19472 19400 19364 19355>,
   <19624 19480 19398 19362 19352>,
   <19620 19480 19395 19359 19349>,
   <19615 19476 19391 19356 19346>,
   <19611 19473 19388 19353 19343>,
   <19609 19469 19384 19350 19340>,
   <19606 19466 19381 19347 19336>,
   <19604 19463 19379 19343 19332>,
   <19601 19461 19377 19338 19327>,
   <19597 19458 19375 19335 19324>,
   <19592 19454 19373 19334 19325>,
   <19587 19451 19370 19334 19329>,
   <19584 19448 19368 19334 19330>,
   <19582 19446 19366 19334 19328>,
   <19579 19443 19364 19334 19326>,
   <19575 19441 19362 19334 19326>,
   <19571 19438 19360 19334 19327>,
   <19565 19434 19359 19336 19329>,
   <19361 19423 19353 19335 19328>,
   <19262 19382 19344 19323 19324>,
   <19263 19371 19336 19321 19317>,
   <19261 19361 19332 19317 19313>,
   <19261 19273 19326 19317 19309>,
   <19262 19274 19335 19327 19319>,
   <19263 19303 19337 19330 19324>,
   <19263 19274 19357 19333 19327>,
   <19266 19275 19361 19337 19335>,
   <19272 19280 19368 19349 19345>,
   <19272 19280 19368 19349 19345>,
   <19272 19280 19368 19349 19345>;
 };

 qcom,pc-temp-z4-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <15627 15107 14765 14761 14758>,
   <15711 15099 14864 14812 14796>,
   <15693 15080 14843 14798 14788>,
   <15530 15036 14821 14778 14775>,
   <15355 14952 14794 14760 14761>,
   <15246 14887 14764 14740 14745>,
   <15155 14845 14741 14726 14731>,
   <15085 14812 14721 14713 14719>,
   <15031 14784 14710 14705 14711>,
   <14985 14760 14705 14700 14707>,
   <14938 14745 14702 14697 14705>,
   <14895 14735 14696 14693 14702>,
   <14876 14729 14689 14688 14699>,
   <14872 14730 14686 14684 14697>,
   <14869 14735 14686 14681 14694>,
   <14856 14737 14686 14680 14692>,
   <14830 14720 14682 14677 14689>,
   <14808 14702 14673 14672 14684>,
   <14790 14701 14669 14669 14681>,
   <14778 14706 14676 14670 14679>,
   <14782 14717 14687 14675 14677>,
   <14805 14815 14716 14690 14685>,
   <14835 14927 14778 14733 14726>,
   <14898 14927 14803 14755 14750>,
   <14965 14883 14774 14738 14735>,
   <14974 14842 14741 14715 14712>,
   <14963 14813 14728 14705 14703>,
   <14950 14789 14721 14700 14699>,
   <14932 14778 14717 14696 14696>,
   <14910 14771 14715 14693 14692>,
   <14892 14767 14713 14691 14688>,
   <14878 14766 14712 14688 14683>,
   <14867 14765 14712 14684 14677>,
   <14856 14764 14710 14681 14673>,
   <14847 14763 14709 14676 14668>,
   <14838 14761 14706 14673 14666>,
   <14826 14756 14703 14673 14669>,
   <14816 14748 14700 14674 14680>,
   <14809 14744 14697 14674 14683>,
   <14804 14742 14695 14673 14677>,
   <14797 14739 14693 14671 14673>,
   <14787 14730 14687 14667 14673>,
   <14774 14718 14678 14663 14675>,
   <14753 14708 14673 14662 14682>,
   <14897 14683 14660 14653 14674>,
   <14965 14689 14638 14630 14635>,
   <14964 14694 14635 14621 14624>,
   <14958 14699 14630 14614 14617>,
   <14951 14794 14633 14616 14620>,
   <14945 14795 14637 14644 14655>,
   <14957 14769 14642 14654 14664>,
   <14968 14805 14636 14660 14668>,
   <14977 14809 14655 14668 14668>,
   <14993 14817 14684 14674 14665>,
   <14993 14817 14684 14674 14665>,
   <14993 14817 14684 14674 14665>;
 };

 qcom,pc-temp-z5-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <11983 12740 15393 15537 15330>,
   <13357 14824 16249 17310 17529>,
   <14286 16482 17811 18377 18523>,
   <14945 17642 19175 19223 19510>,
   <15486 18555 20024 20275 20513>,
   <15957 19327 20723 21346 21540>,
   <16368 19918 21568 22345 22519>,
   <16781 20541 22514 23454 23469>,
   <17187 21683 23120 24074 24236>,
   <17674 23224 23449 23971 24698>,
   <18442 24060 23713 23757 25052>,
   <19483 24549 23914 23816 25554>,
   <20437 24925 24207 24637 26312>,
   <21361 25257 24451 25542 26851>,
   <22105 25909 24697 26092 27021>,
   <22478 26475 25087 26614 27131>,
   <22735 27141 26348 27394 27470>,
   <23076 28081 28954 28566 28331>,
   <23809 29715 30229 29356 28825>,
   <24938 32251 30431 29724 28646>,
   <27176 33544 30446 29885 28135>,
   <31932 33025 28578 28445 26783>,
   <35226 31860 23567 23249 22747>,
   <36819 29994 21621 20580 20432>,
   <37874 26035 23092 21806 21763>,
   <37147 24128 25214 23841 23948>,
   <34993 26078 27156 25488 25430>,
   <32825 29127 29386 27105 26647>,
   <30980 31187 31134 28441 27481>,
   <29376 32887 32400 29515 28206>,
   <28873 34208 33430 30375 28775>,
   <28786 35400 34311 31101 29161>,
   <28801 36250 35051 31824 29873>,
   <28836 36325 35497 32045 30283>,
   <28862 36122 35938 31861 30590>,
   <28907 35854 36221 31646 31106>,
   <28980 35186 35497 31570 32686>,
   <29132 34291 33694 31549 35494>,
   <29670 33796 32315 31543 36261>,
   <30652 33516 31332 31469 34185>,
   <30992 33114 30388 31412 32325>,
   <29938 32130 29262 32046 32870>,
   <29033 30867 28327 33225 34089>,
   <28928 29512 27958 34867 35083>,
   <16971 28826 27177 35407 35456>,
   <11113 18542 25875 28236 38118>,
   <11084 16735 22486 31621 32274>,
   <11037 15601 21798 36765 39261>,
   <11035 11499 20071 40032 37713>,
   <11055 11574 22201 35765 26327>,
   <11017 12415 21829 29484 22484>,
   <10951 11419 39496 26044 20817>,
   <10890 11348 40899 24307 20580>,
   <10822 11392 37952 25288 21070>,
   <10822 11392 37952 25288 21070>,
   <10822 11392 37952 25288 21070>;
 };

 qcom,pc-temp-z6-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <15711 15103 14773 14710 14694>,
   <15778 15117 14813 14736 14718>,
   <15776 15120 14809 14733 14717>,
   <15702 15106 14804 14728 14716>,
   <15620 15065 14793 14722 14713>,
   <15561 15031 14779 14715 14707>,
   <15508 15007 14768 14709 14701>,
   <15467 14987 14758 14703 14696>,
   <15435 14971 14751 14698 14692>,
   <15407 14959 14748 14695 14689>,
   <15379 14949 14746 14692 14687>,
   <15353 14940 14743 14689 14685>,
   <15339 14935 14739 14687 14684>,
   <15332 14935 14736 14685 14682>,
   <15326 14938 14737 14684 14680>,
   <15316 14939 14738 14683 14678>,
   <15302 14930 14736 14681 14676>,
   <15293 14921 14733 14679 14673>,
   <15289 14921 14732 14677 14671>,
   <15286 14926 14736 14678 14670>,
   <15291 14936 14744 14682 14669>,
   <15312 14986 14761 14691 14674>,
   <15338 15040 14795 14718 14702>,
   <15373 15042 14808 14732 14717>,
   <15408 15027 14802 14727 14713>,
   <15415 15016 14795 14720 14706>,
   <15414 15011 14791 14717 14702>,
   <15412 15007 14788 14714 14699>,
   <15408 15006 14786 14712 14697>,
   <15402 15004 14785 14710 14694>,
   <15399 15004 14784 14708 14691>,
   <15398 15005 14784 14706 14688>,
   <15397 15006 14784 14704 14684>,
   <15397 15009 14784 14701 14680>,
   <15398 15012 14784 14699 14677>,
   <15400 15015 14785 14696 14674>,
   <15402 15016 14785 14697 14677>,
   <15405 15017 14786 14699 14684>,
   <15410 15020 14787 14700 14687>,
   <15416 15026 14789 14702 14685>,
   <15423 15031 14791 14703 14683>,
   <15430 15034 14791 14703 14684>,
   <15437 15037 14791 14704 14687>,
   <15444 15040 14792 14706 14693>,
   <15425 15039 14789 14704 14690>,
   <15419 15030 14781 14691 14673>,
   <15424 15030 14778 14688 14665>,
   <15425 15032 14777 14685 14661>,
   <15431 15036 14780 14688 14662>,
   <15438 15047 14792 14708 14685>,
   <15458 15060 14801 14718 14695>,
   <15477 15072 14815 14726 14702>,
   <15501 15088 14835 14737 14710>,
   <15534 15114 14862 14753 14720>,
   <15534 15114 14862 14753 14720>,
   <15534 15114 14862 14753 14720>;
 };

 qcom,pc-temp-y1-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <6963 6363 6007 5630 5512 5470>,
   <6945 6361 6003 5629 5510 5471>,
   <6934 6357 5999 5628 5508 5471>,
   <6929 6354 5995 5627 5506 5471>,
   <6928 6353 5992 5626 5505 5470>,
   <6928 6357 5988 5625 5503 5470>,
   <6934 6366 5985 5624 5502 5469>,
   <6942 6374 5981 5624 5501 5467>,
   <6939 6374 5982 5623 5500 5467>,
   <6920 6366 5984 5624 5499 5467>,
   <6910 6360 5985 5624 5498 5466>,
   <6919 6357 5980 5623 5498 5466>,
   <6931 6356 5973 5622 5498 5465>,
   <6935 6362 5973 5622 5499 5465>,
   <6938 6380 5978 5625 5500 5466>,
   <6939 6390 5981 5628 5501 5467>,
   <6942 6389 5985 5631 5501 5468>,
   <6946 6387 5990 5634 5502 5469>,
   <6943 6388 5989 5637 5503 5470>,
   <6932 6391 5988 5639 5506 5471>,
   <6929 6394 5987 5643 5508 5472>,
   <6957 6397 5989 5647 5510 5473>,
   <6985 6400 5994 5653 5513 5475>,
   <6976 6405 6001 5658 5515 5478>,
   <6942 6414 6012 5663 5518 5480>,
   <6928 6418 6018 5668 5522 5483>,
   <6934 6419 6019 5674 5525 5486>,
   <6942 6418 6020 5681 5529 5488>,
   <6951 6418 6021 5687 5533 5491>,
   <6972 6418 6023 5692 5537 5493>,
   <6978 6418 6025 5698 5541 5497>,
   <6971 6422 6028 5705 5545 5500>,
   <6961 6425 6032 5712 5550 5504>,
   <6947 6422 6038 5720 5554 5507>,
   <6929 6416 6048 5727 5559 5509>,
   <6925 6416 6055 5734 5563 5512>,
   <6932 6428 6059 5741 5569 5516>,
   <6939 6438 6062 5748 5575 5522>,
   <6939 6433 6063 5757 5580 5526>,
   <6942 6422 6064 5767 5585 5529>,
   <6944 6417 6067 5775 5591 5533>,
   <6946 6416 6077 5783 5596 5537>,
   <6941 6418 6083 5787 5603 5541>,
   <6923 6429 6090 5790 5610 5546>,
   <6953 6428 6086 5808 5622 5555>,
   <6932 6433 6091 5813 5631 5561>,
   <6928 6433 6099 5818 5635 5565>,
   <6933 6442 6113 5834 5640 5567>,
   <6932 6430 6105 5835 5645 5571>,
   <6936 6436 6106 5848 5654 5578>,
   <6965 6440 6099 5858 5666 5585>,
   <6990 6464 6110 5873 5684 5600>,
   <7027 6445 6123 5887 5704 5613>,
   <7064 6471 6136 5914 5726 5633>,
   <7064 6471 6136 5914 5726 5633>,
   <7064 6471 6136 5914 5726 5633>;
 };

 qcom,pc-temp-y2-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <9643 10780 11037 11216 11097 11009>,
   <9653 10747 10993 11177 11076 11016>,
   <9867 10710 10945 11129 11053 11018>,
   <10082 10673 10898 11080 11031 11018>,
   <10246 10642 10860 11037 11010 11015>,
   <10308 10624 10837 11007 10992 11010>,
   <10281 10616 10826 10987 10977 10981>,
   <10241 10610 10820 10968 10962 10937>,
   <10275 10600 10816 10953 10942 10920>,
   <10440 10586 10802 10939 10913 10908>,
   <10531 10580 10792 10927 10894 10901>,
   <10522 10610 10786 10915 10881 10897>,
   <10502 10665 10780 10900 10869 10890>,
   <10430 10721 10797 10878 10869 10877>,
   <10226 10789 10873 10846 10876 10849>,
   <10115 10817 10940 10834 10878 10831>,
   <9949 10805 10988 10876 10871 10840>,
   <9749 10791 11021 10939 10863 10860>,
   <9704 10791 11014 10991 10869 10866>,
   <9683 10795 10979 11041 10898 10870>,
   <9677 10801 10965 11063 10936 10877>,
   <9676 10808 10997 11078 11004 10940>,
   <9676 10820 11042 11093 11066 11026>,
   <9674 10836 11062 11099 11074 11055>,
   <9670 10861 11077 11105 11063 11066>,
   <9667 10915 11082 11111 11064 11068>,
   <9665 11341 11085 11126 11092 11072>,
   <9663 11748 11091 11149 11125 11083>,
   <9661 11516 11099 11179 11148 11096>,
   <9659 10816 11110 11217 11174 11118>,
   <9658 10376 11118 11236 11190 11131>,
   <9657 10155 11117 11245 11208 11140>,
   <9656 10000 11109 11252 11224 11152>,
   <9655 9892 11094 11259 11233 11175>,
   <9654 9812 11060 11260 11250 11208>,
   <9654 9762 11020 11250 11255 11218>,
   <9653 9725 10915 11227 11244 11186>,
   <9653 9701 10784 11207 11227 11146>,
   <9653 9688 10695 11192 11211 11135>,
   <9652 9678 10615 11172 11194 11131>,
   <9652 9671 10480 11143 11192 11126>,
   <9652 9665 10201 11106 11216 11112>,
   <9651 9661 10108 11076 11220 11105>,
   <9651 9658 10159 11042 11183 11120>,
   <9651 9656 9965 10929 11157 11073>,
   <9651 9654 9856 10889 11090 11023>,
   <9651 9653 9796 10823 11057 10968>,
   <9650 9653 9741 10794 11051 10955>,
   <9650 9652 9696 10740 11029 10918>,
   <9650 9652 9680 10652 10968 10907>,
   <9650 9651 9670 10540 10916 10868>,
   <9649 9651 9663 10397 10801 10776>,
   <9648 9650 9657 10262 10712 10696>,
   <9648 9650 9654 10448 10584 10596>,
   <9648 9650 9654 10448 10584 10596>,
   <9648 9650 9654 10448 10584 10596>;
 };

 qcom,pc-temp-y3-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <13491 13351 13296 13276 13275 13272>,
   <13481 13348 13297 13278 13275 13272>,
   <13476 13346 13298 13280 13275 13273>,
   <13476 13347 13300 13282 13276 13274>,
   <13480 13349 13302 13283 13276 13274>,
   <13486 13352 13303 13283 13276 13275>,
   <13513 13358 13303 13283 13276 13275>,
   <13546 13363 13304 13283 13276 13275>,
   <13543 13365 13306 13283 13277 13275>,
   <13505 13365 13310 13284 13278 13275>,
   <13476 13366 13315 13285 13278 13276>,
   <13465 13371 13319 13285 13278 13276>,
   <13456 13377 13322 13285 13278 13276>,
   <13446 13376 13322 13286 13278 13276>,
   <13434 13369 13321 13288 13279 13277>,
   <13428 13363 13320 13290 13279 13277>,
   <13428 13359 13318 13291 13280 13278>,
   <13428 13354 13316 13292 13282 13278>,
   <13414 13349 13313 13292 13283 13279>,
   <13377 13343 13308 13291 13283 13281>,
   <13356 13338 13304 13290 13284 13281>,
   <13351 13336 13301 13286 13280 13278>,
   <13349 13333 13299 13283 13276 13274>,
   <13354 13323 13298 13282 13275 13273>,
   <13374 13301 13297 13281 13275 13273>,
   <13397 13289 13297 13281 13275 13273>,
   <13424 13273 13297 13280 13275 13273>,
   <13457 13259 13297 13280 13275 13273>,
   <13494 13259 13296 13280 13275 13273>,
   <13537 13259 13296 13280 13275 13273>,
   <13586 13260 13295 13280 13274 13272>,
   <13644 13261 13291 13280 13274 13272>,
   <13708 13262 13288 13279 13274 13272>,
   <13777 13264 13289 13279 13274 13272>,
   <13853 13268 13293 13279 13273 13272>,
   <13939 13274 13295 13279 13273 13272>,
   <14040 13285 13294 13279 13274 13272>,
   <14153 13299 13292 13280 13274 13273>,
   <14276 13317 13292 13279 13274 13273>,
   <14412 13340 13293 13279 13274 13273>,
   <14564 13372 13291 13279 13274 13273>,
   <14738 13423 13271 13280 13275 13273>,
   <14925 13493 13262 13280 13275 13273>,
   <15128 13598 13261 13280 13274 13273>,
   <15354 13729 13263 13279 13275 13274>,
   <15547 13885 13266 13284 13276 13275>,
   <15700 13996 13270 13284 13277 13277>,
   <15883 14139 13280 13288 13279 13277>,
   <16098 14305 13309 13290 13280 13277>,
   <16340 14489 13343 13292 13280 13276>,
   <16656 14726 13389 13294 13281 13277>,
   <17634 15025 13481 13299 13283 13278>,
   <19636 15401 13635 13309 13286 13283>,
   <22946 16005 13899 13335 13293 13287>,
   <22946 16005 13899 13335 13293 13287>,
   <22946 16005 13899 13335 13293 13287>;
 };

 qcom,pc-temp-y4-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <16973 16623 16526 16458 16452 16456>,
   <16999 16632 16525 16457 16452 16456>,
   <17030 16641 16525 16457 16452 16456>,
   <17060 16652 16526 16457 16452 16456>,
   <17082 16663 16528 16457 16452 16456>,
   <17089 16674 16531 16457 16452 16456>,
   <17077 16687 16535 16459 16452 16456>,
   <17059 16701 16539 16462 16453 16456>,
   <17098 16711 16545 16465 16453 16456>,
   <17276 16720 16552 16468 16454 16457>,
   <17396 16735 16563 16473 16455 16457>,
   <17426 16824 16584 16480 16458 16458>,
   <17443 16930 16612 16490 16461 16460>,
   <17384 16951 16638 16498 16465 16462>,
   <17155 16958 16663 16504 16470 16465>,
   <17028 16959 16695 16515 16476 16469>,
   <17014 16934 16758 16539 16486 16475>,
   <17005 16887 16816 16571 16502 16486>,
   <16980 16831 16800 16609 16530 16506>,
   <16933 16754 16713 16656 16576 16541>,
   <16886 16692 16635 16664 16593 16558>,
   <16837 16644 16572 16570 16535 16521>,
   <16797 16610 16522 16475 16468 16470>,
   <16783 16607 16507 16460 16455 16458>,
   <16776 16623 16498 16454 16451 16455>,
   <16770 16632 16494 16453 16449 16454>,
   <16765 16645 16493 16454 16449 16453>,
   <16761 16659 16493 16455 16448 16453>,
   <16761 16662 16492 16457 16449 16453>,
   <16761 16663 16493 16461 16452 16454>,
   <16762 16667 16493 16466 16456 16455>,
   <16764 16677 16492 16474 16464 16461>,
   <16767 16687 16492 16479 16471 16470>,
   <16770 16690 16494 16478 16474 16476>,
   <16775 16693 16500 16474 16474 16483>,
   <16778 16693 16505 16467 16471 16482>,
   <16782 16689 16508 16455 16458 16467>,
   <16784 16685 16510 16448 16447 16453>,
   <16783 16685 16511 16449 16450 16455>,
   <16781 16683 16512 16452 16456 16465>,
   <16779 16681 16517 16455 16459 16471>,
   <16770 16670 16558 16460 16458 16470>,
   <16768 16654 16579 16464 16456 16468>,
   <16776 16634 16584 16465 16448 16452>,
   <16801 16629 16593 16474 16448 16444>,
   <16819 16647 16617 16493 16467 16470>,
   <16856 16669 16641 16507 16488 16496>,
   <16905 16699 16672 16536 16520 16521>,
   <16944 16754 16675 16565 16529 16536>,
   <16949 16780 16683 16555 16503 16488>,
   <16941 16767 16681 16554 16495 16479>,
   <17078 16794 16695 16582 16508 16485>,
   <17565 16874 16751 16646 16545 16510>,
   <19162 17124 16888 16859 16671 16581>,
   <19162 17124 16888 16859 16671 16581>,
   <19162 17124 16888 16859 16671 16581>;
 };

 qcom,pc-temp-y5-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <11501 16034 14767 13793 19407 15565>,
   <11603 15822 15156 15683 19413 16938>,
   <11875 15497 15333 17017 19416 18058>,
   <12285 15152 15352 17855 19416 18894>,
   <12803 14881 15266 18259 19413 19416>,
   <13403 14778 15128 18284 19405 19590>,
   <14551 14807 14793 17405 18933 19301>,
   <15710 14848 14419 16236 18269 18809>,
   <15425 14688 14471 15943 18195 18561>,
   <13533 13983 14951 15873 18327 18385>,
   <12513 13556 15219 15744 18394 18198>,
   <13803 13493 14892 15050 17832 17726>,
   <15473 13460 14418 14306 16921 17099>,
   <15394 13744 14254 14381 16318 16821>,
   <14258 14851 14181 14869 15815 16673>,
   <13562 15643 14199 15070 15556 16471>,
   <13428 15965 14556 14786 15450 15954>,
   <13274 16199 15160 14490 15387 15465>,
   <12936 16398 15863 14755 15446 15449>,
   <12423 16588 16824 15793 15777 15650>,
   <11952 16732 17460 16919 16267 15980>,
   <11476 16879 17821 18292 17600 16933>,
   <11117 16964 18087 19430 19112 18163>,
   <11033 16245 18242 19821 19838 19000>,
   <11009 14141 18325 19945 20331 19696>,
   <11024 12876 18331 19914 20756 20093>,
   <11056 11798 18517 19842 21457 20297>,
   <11084 10948 18759 19785 21999 20418>,
   <11132 10879 18828 19716 21658 20286>,
   <11232 10862 18868 19575 20509 19563>,
   <11269 10868 18768 19409 19604 18813>,
   <11345 11005 17096 19184 18920 18072>,
   <11421 11165 15478 19049 18499 17524>,
   <11456 11261 16038 19331 18661 17776>,
   <11520 11350 17571 20041 19331 19034>,
   <11543 11387 18037 20606 20274 20444>,
   <11613 11553 17270 21412 23017 22060>,
   <11678 11697 16300 21789 25208 23225>,
   <11640 11640 15861 20914 24442 22731>,
   <11545 11511 15530 19618 22425 21047>,
   <11506 11463 14798 19274 21559 20283>,
   <11457 11412 12697 19217 21506 20308>,
   <11415 11500 11853 18717 21719 20486>,
   <11368 11742 11779 17923 22443 22679>,
   <11364 11818 11639 16687 21754 22971>,
   <11379 11581 11310 17555 18408 18279>,
   <11464 11576 11214 16686 17313 17483>,
   <11729 11969 11315 17033 16467 15409>,
   <12142 11899 11677 16717 15881 14424>,
   <11979 11895 11966 17491 17177 15372>,
   <11649 12007 11983 17478 18213 16253>,
   <11017 11938 11964 17190 17836 15973>,
   <10265 11845 11923 16780 17343 17751>,
   <9626 11312 12185 16916 17400 17911>,
   <9626 11312 12185 16916 17400 17911>,
   <9626 11312 12185 16916 17400 17911>;
 };

 qcom,pc-temp-y6-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <6106 5405 5178 5064 5046 5042>,
   <6097 5401 5177 5064 5046 5042>,
   <6092 5400 5176 5065 5046 5042>,
   <6089 5400 5176 5066 5047 5043>,
   <6088 5401 5176 5067 5047 5044>,
   <6088 5403 5176 5067 5047 5044>,
   <6090 5407 5176 5068 5047 5044>,
   <6094 5413 5177 5068 5047 5044>,
   <6102 5416 5178 5069 5047 5044>,
   <6117 5418 5182 5071 5048 5044>,
   <6129 5422 5187 5073 5049 5045>,
   <6135 5450 5195 5075 5050 5045>,
   <6139 5483 5204 5078 5051 5046>,
   <6123 5488 5211 5081 5052 5047>,
   <6059 5490 5218 5085 5054 5048>,
   <6027 5490 5226 5089 5056 5050>,
   <6030 5484 5243 5097 5060 5052>,
   <6034 5472 5259 5107 5066 5055>,
   <6032 5457 5253 5118 5075 5062>,
   <6027 5435 5225 5131 5088 5073>,
   <6025 5421 5201 5133 5093 5078>,
   <6031 5414 5182 5104 5074 5065>,
   <6042 5409 5169 5075 5052 5048>,
   <6061 5410 5167 5071 5048 5044>,
   <6095 5412 5166 5069 5047 5043>,
   <6132 5415 5166 5069 5046 5042>,
   <6169 5421 5168 5070 5047 5042>,
   <6210 5431 5171 5071 5047 5042>,
   <6254 5444 5175 5073 5048 5043>,
   <6302 5464 5178 5075 5049 5043>,
   <6354 5486 5181 5078 5050 5044>,
   <6411 5511 5183 5081 5052 5046>,
   <6471 5539 5185 5083 5055 5048>,
   <6535 5569 5192 5084 5056 5050>,
   <6602 5603 5205 5084 5056 5053>,
   <6677 5640 5216 5084 5056 5053>,
   <6759 5681 5225 5083 5053 5049>,
   <6849 5727 5234 5083 5051 5046>,
   <6948 5778 5244 5084 5052 5047>,
   <7058 5835 5257 5087 5055 5050>,
   <7178 5899 5273 5091 5057 5052>,
   <7313 5971 5295 5095 5058 5052>,
   <7461 6060 5322 5099 5058 5052>,
   <7625 6170 5355 5104 5056 5049>,
   <7801 6295 5404 5112 5059 5048>,
   <7952 6438 5465 5127 5066 5057>,
   <8083 6542 5513 5135 5074 5067>,
   <8233 6666 5574 5150 5086 5075>,
   <8404 6813 5646 5166 5090 5080>,
   <8597 6972 5725 5172 5084 5066>,
   <8831 7159 5819 5184 5085 5065>,
   <9655 7408 5955 5214 5093 5070>,
   <11356 7725 6149 5262 5110 5083>,
   <14260 8288 6430 5374 5157 5109>,
   <14260 8288 6430 5374 5157 5109>,
   <14260 8288 6430 5374 5157 5109>;
 };
};
# 33 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/qg-batterydata-mlp356477-2800mah.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/qg-batterydata-mlp356477-2800mah.dtsi"
qcom,mlp356477_2800mah {

 qcom,max-voltage-uv = <4400000>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,fastchg-current-ma = <4200>;
 qcom,batt-id-kohm = <82>;
 qcom,battery-beta = <4250>;
 qcom,battery-therm-kohm = <100>;
 qcom,battery-type =
  "mlp356477_2800mah_averaged_MasterSlave_Mar13th2018";
 qcom,qg-batt-profile-ver = <100>;

 qcom,jeita-fcc-ranges = <0 150 560000
     151 450 4200000
     451 550 2380000>;
 qcom,jeita-fv-ranges = <0 150 4150000
     151 450 4400000
     451 550 4150000>;


 qcom,jeita-soft-thresholds = <0x4621 0x20b8>;

 qcom,jeita-hard-thresholds = <0x58cd 0x181d>;

 qcom,jeita-soft-hys-thresholds = <0x4206 0x23c0>;
 qcom,jeita-soft-fcc-ua = <560000 2380000>;
 qcom,jeita-soft-fv-uv = <4150000 4150000>;

 qcom,fcc1-temp-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-data = <2715 2788 2861 2898 2908>;
 };

 qcom,fcc2-temp-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-data = <2864 2846 2860 2868 2865 2865>;
 };

 qcom,pc-temp-v1-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <43494 43682 43812 43865 43879>,
   <43243 43420 43582 43645 43659>,
   <42984 43174 43350 43418 43434>,
   <42737 42940 43115 43191 43208>,
   <42506 42710 42878 42958 42978>,
   <42287 42479 42641 42722 42746>,
   <42087 42250 42407 42489 42514>,
   <41903 42027 42175 42255 42281>,
   <41709 41807 41948 42023 42050>,
   <41489 41592 41723 41794 41822>,
   <41265 41381 41502 41568 41596>,
   <41069 41176 41286 41348 41374>,
   <40898 40982 41074 41131 41155>,
   <40720 40799 40871 40921 40942>,
   <40501 40613 40673 40716 40735>,
   <40269 40405 40482 40518 40534>,
   <40088 40193 40295 40329 40343>,
   <39955 40022 40116 40148 40162>,
   <39834 39894 39952 39975 39988>,
   <39708 39765 39807 39818 39827>,
   <39583 39577 39645 39659 39667>,
   <39447 39345 39420 39461 39475>,
   <39277 39148 39173 39221 39239>,
   <39089 38991 38991 39014 39028>,
   <38930 38860 38851 38860 38868>,
   <38794 38758 38733 38728 38732>,
   <38683 38676 38628 38611 38612>,
   <38607 38602 38535 38507 38505>,
   <38548 38529 38451 38414 38409>,
   <38501 38462 38373 38327 38317>,
   <38466 38407 38305 38251 38234>,
   <38437 38360 38245 38182 38160>,
   <38405 38317 38193 38121 38092>,
   <38366 38277 38147 38067 38030>,
   <38329 38240 38109 38022 37980>,
   <38300 38203 38069 37977 37929>,
   <38273 38170 38027 37921 37863>,
   <38236 38130 37980 37857 37784>,
   <38162 38057 37912 37781 37700>,
   <38062 37946 37816 37690 37609>,
   <37947 37830 37704 37585 37507>,
   <37801 37713 37578 37463 37382>,
   <37644 37575 37436 37322 37239>,
   <37473 37394 37270 37162 37082>,
   <37320 37251 37129 37032 36959>,
   <37220 37161 37058 36960 36899>,
   <37185 37129 37033 36942 36880>,
   <37156 37103 37014 36927 36865>,
   <37120 37070 36988 36902 36835>,
   <37014 36957 36885 36755 36652>,
   <36682 36593 36544 36398 36287>,
   <36204 36109 36077 35921 35807>,
   <35597 35486 35476 35307 35181>,
   <34771 34630 34656 34460 34321>,
   <33460 33262 33379 33128 32955>,
   <30000 30000 30000 30000 30000>;
 };

 qcom,pc-temp-v2-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <43865 43850 43830 43805 43740 43725>,
   <43432 43429 43514 43528 43481 43467>,
   <43037 43064 43219 43264 43228 43216>,
   <42685 42767 42948 43012 42983 42973>,
   <42369 42526 42700 42773 42744 42738>,
   <42075 42296 42458 42537 42509 42505>,
   <41776 42059 42213 42303 42277 42272>,
   <41517 41822 41972 42071 42047 42041>,
   <41353 41571 41739 41843 41820 41814>,
   <41239 41298 41515 41619 41595 41589>,
   <41095 41069 41297 41398 41374 41368>,
   <40895 40928 41088 41181 41158 41151>,
   <40650 40808 40884 40967 40946 40938>,
   <40329 40611 40677 40763 40742 40734>,
   <39941 40284 40461 40566 40541 40534>,
   <39654 39989 40259 40373 40348 40342>,
   <39456 39811 40087 40180 40164 40158>,
   <39278 39662 39920 39993 39985 39980>,
   <39086 39459 39722 39821 39814 39808>,
   <38900 39184 39492 39664 39651 39646>,
   <38740 38924 39264 39483 39469 39466>,
   <38598 38721 39048 39237 39230 39230>,
   <38480 38546 38846 38982 38986 38989>,
   <38386 38403 38678 38799 38809 38813>,
   <38308 38282 38535 38654 38669 38674>,
   <38240 38189 38406 38530 38547 38552>,
   <38182 38125 38286 38419 38438 38442>,
   <38127 38075 38179 38320 38341 38343>,
   <38076 38030 38090 38229 38250 38250>,
   <38028 37992 38012 38144 38166 38164>,
   <37978 37955 37949 38066 38089 38086>,
   <37927 37916 37900 37993 38019 38016>,
   <37875 37875 37857 37925 37953 37949>,
   <37820 37832 37817 37860 37884 37875>,
   <37763 37788 37781 37801 37812 37795>,
   <37699 37738 37740 37738 37728 37702>,
   <37630 37680 37688 37671 37625 37587>,
   <37555 37613 37625 37600 37519 37469>,
   <37475 37537 37552 37525 37430 37374>,
   <37392 37448 37465 37446 37352 37292>,
   <37308 37349 37363 37353 37263 37200>,
   <37222 37237 37238 37238 37151 37088>,
   <37133 37114 37101 37106 37022 36960>,
   <37035 36989 36957 36952 36870 36813>,
   <36935 36875 36859 36862 36807 36758>,
   <36817 36792 36792 36828 36785 36734>,
   <36752 36754 36762 36812 36769 36719>,
   <36667 36707 36710 36780 36736 36687>,
   <36541 36633 36613 36721 36656 36581>,
   <36342 36472 36411 36517 36379 36276>,
   <36024 36149 36031 36113 35946 35829>,
   <35575 35650 35485 35584 35386 35258>,
   <34953 34964 34771 34884 34643 34500>,
   <34073 34007 33739 33902 33598 33440>,
   <32647 32474 32144 32393 32025 31829>,
   <30018 28051 26513 28737 27554 26991>;
 };

 qcom,pc-temp-z1-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <14442 13243 12339 11979 11839>,
   <14411 13218 12328 11916 11773>,
   <14392 13199 12294 11893 11756>,
   <14384 13180 12273 11879 11745>,
   <14381 13174 12263 11870 11738>,
   <14377 13179 12257 11863 11735>,
   <14369 13182 12253 11858 11731>,
   <14358 13175 12250 11851 11726>,
   <14349 13158 12248 11847 11722>,
   <14339 13146 12242 11845 11720>,
   <14332 13143 12237 11845 11719>,
   <14327 13144 12237 11844 11718>,
   <14321 13142 12238 11840 11716>,
   <14313 13135 12234 11837 11715>,
   <14306 13128 12222 11835 11714>,
   <14299 13120 12215 11834 11714>,
   <14293 13113 12211 11833 11713>,
   <14293 13111 12203 11830 11714>,
   <14297 13119 12202 11828 11715>,
   <14304 13129 12210 11831 11716>,
   <14312 13133 12215 11837 11718>,
   <14318 13130 12221 11841 11721>,
   <14319 13125 12230 11843 11726>,
   <14320 13135 12234 11846 11730>,
   <14324 13151 12236 11852 11734>,
   <14340 13158 12238 11860 11737>,
   <14358 13165 12247 11865 11741>,
   <14373 13167 12258 11870 11747>,
   <14389 13165 12260 11873 11752>,
   <14394 13167 12258 11877 11757>,
   <14373 13169 12256 11880 11760>,
   <14334 13168 12253 11886 11764>,
   <14321 13167 12247 11892 11768>,
   <14348 13170 12248 11897 11772>,
   <14378 13177 12260 11901 11778>,
   <14371 13182 12271 11905 11783>,
   <14343 13188 12277 11910 11788>,
   <14331 13194 12283 11917 11792>,
   <14346 13205 12290 11924 11797>,
   <14369 13219 12300 11931 11803>,
   <14389 13228 12307 11937 11809>,
   <14412 13237 12311 11941 11815>,
   <14410 13245 12315 11945 11820>,
   <14367 13259 12315 11949 11823>,
   <14429 13239 12311 11954 11824>,
   <14440 13243 12333 11959 11830>,
   <14452 13241 12320 11961 11828>,
   <14443 13243 12329 11964 11831>,
   <14484 13241 12332 11968 11836>,
   <14448 13263 12343 11977 11845>,
   <14473 13293 12346 11988 11856>,
   <14501 13300 12357 12000 11864>,
   <14521 13333 12374 12015 11879>,
   <14603 13373 12420 12034 11897>,
   <14603 13373 12420 12034 11897>,
   <14603 13373 12420 12034 11897>;
 };

 qcom,pc-temp-z2-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <9070 11213 10264 10349 10299>,
   <9403 10211 10276 10386 10313>,
   <9826 10116 10342 10430 10322>,
   <9983 10114 10362 10447 10350>,
   <9978 10115 10368 10437 10342>,
   <9967 10120 10372 10407 10282>,
   <9846 10126 10371 10393 10237>,
   <9534 10132 10368 10388 10217>,
   <9372 10137 10365 10382 10206>,
   <9574 10141 10365 10378 10208>,
   <9873 10143 10365 10386 10216>,
   <9940 10145 10357 10384 10231>,
   <9908 10147 10346 10370 10273>,
   <9890 10148 10344 10357 10310>,
   <9864 10149 10352 10353 10325>,
   <9749 10147 10354 10353 10336>,
   <9714 10144 10347 10355 10342>,
   <10069 10146 10343 10360 10343>,
   <10530 10156 10344 10366 10344>,
   <10637 10166 10343 10378 10353>,
   <10631 10154 10344 10396 10363>,
   <10605 10119 10374 10405 10360>,
   <10392 10103 10415 10412 10326>,
   <10061 10118 10414 10414 10294>,
   <9958 10135 10371 10402 10266>,
   <9962 10132 10339 10387 10241>,
   <9968 10117 10335 10377 10241>,
   <9971 10107 10337 10360 10253>,
   <9975 10109 10342 10353 10270>,
   <9977 10112 10351 10373 10299>,
   <9855 10116 10359 10397 10330>,
   <9628 10123 10362 10398 10343>,
   <9563 10131 10365 10389 10349>,
   <9597 10143 10370 10392 10366>,
   <9647 10159 10379 10443 10415>,
   <9714 10166 10389 10499 10464>,
   <9809 10169 10397 10520 10486>,
   <9844 10172 10405 10533 10511>,
   <9756 10186 10432 10548 10531>,
   <9631 10212 10505 10586 10563>,
   <9541 10225 10551 10621 10587>,
   <9445 10161 10538 10637 10540>,
   <9378 10144 10527 10646 10468>,
   <9335 10322 10539 10611 10495>,
   <9269 13378 10554 10627 10491>,
   <9218 14361 10475 10629 10534>,
   <9220 14794 10469 10642 10588>,
   <9212 15070 10496 10651 10586>,
   <9188 13785 10469 10739 10647>,
   <9170 13219 10622 10694 10458>,
   <9151 12652 10655 10557 10325>,
   <9135 12236 10610 10495 10272>,
   <9116 11644 10496 10432 10195>,
   <9081 11027 10456 10300 10139>,
   <9081 11027 10456 10300 10139>,
   <9081 11027 10456 10300 10139>;
 };

 qcom,pc-temp-z3-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <19308 19258 19367 19369 19345>,
   <19567 19611 19463 19395 19370>,
   <19850 19705 19512 19411 19381>,
   <19967 19740 19520 19416 19385>,
   <19987 19749 19515 19414 19384>,
   <19996 19735 19507 19405 19379>,
   <19860 19713 19499 19400 19373>,
   <19484 19698 19492 19395 19369>,
   <19288 19687 19483 19391 19365>,
   <19508 19679 19473 19388 19362>,
   <19829 19673 19467 19382 19358>,
   <19858 19667 19463 19378 19357>,
   <19678 19660 19461 19372 19355>,
   <19567 19648 19461 19369 19353>,
   <19627 19641 19463 19369 19353>,
   <19647 19646 19465 19368 19355>,
   <19577 19654 19458 19367 19355>,
   <19415 19653 19447 19366 19345>,
   <19268 19631 19443 19365 19337>,
   <19258 19613 19443 19365 19337>,
   <19258 19623 19446 19366 19337>,
   <19260 19652 19459 19374 19342>,
   <19450 19665 19480 19393 19364>,
   <19797 19666 19494 19403 19379>,
   <19919 19667 19506 19402 19379>,
   <19924 19671 19511 19400 19378>,
   <19927 19681 19507 19400 19374>,
   <19922 19686 19499 19400 19366>,
   <19906 19684 19492 19399 19360>,
   <19891 19680 19487 19397 19359>,
   <19798 19673 19482 19393 19359>,
   <19639 19661 19476 19390 19359>,
   <19579 19650 19470 19386 19357>,
   <19566 19644 19465 19382 19355>,
   <19553 19639 19460 19380 19352>,
   <19468 19636 19457 19378 19348>,
   <19316 19630 19455 19375 19346>,
   <19261 19624 19453 19373 19344>,
   <19262 19618 19450 19371 19343>,
   <19263 19609 19443 19369 19345>,
   <19264 19576 19437 19368 19347>,
   <19267 19367 19435 19368 19350>,
   <19269 19261 19432 19367 19353>,
   <19270 19260 19421 19365 19353>,
   <19274 19257 19413 19361 19354>,
   <19278 19257 19368 19354 19332>,
   <19278 19257 19367 19346 19332>,
   <19279 19257 19362 19331 19323>,
   <19282 19257 19368 19326 19327>,
   <19284 19257 19354 19338 19350>,
   <19287 19257 19361 19346 19348>,
   <19290 19257 19368 19356 19347>,
   <19295 19257 19370 19353 19356>,
   <19308 19258 19392 19382 19373>,
   <19308 19258 19392 19382 19373>,
   <19308 19258 19392 19382 19373>;
 };

 qcom,pc-temp-z4-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <16598 15992 15337 14972 14879>,
   <16815 16035 15386 15059 14940>,
   <16561 15923 15277 14982 14899>,
   <16283 15657 15173 14901 14842>,
   <15982 15436 15082 14879 14824>,
   <15774 15304 15020 14868 14816>,
   <15800 15207 14988 14856 14809>,
   <15941 15154 14966 14843 14802>,
   <16005 15119 14946 14830 14794>,
   <15750 15094 14928 14818 14785>,
   <15383 15076 14912 14807 14775>,
   <15316 15063 14897 14797 14766>,
   <15433 15048 14884 14788 14757>,
   <15501 15033 14874 14778 14748>,
   <15463 15025 14866 14769 14737>,
   <15509 15037 14860 14760 14725>,
   <15596 15057 14852 14751 14718>,
   <15677 15056 14841 14742 14715>,
   <15729 15002 14835 14738 14712>,
   <15708 14951 14832 14736 14709>,
   <15684 15017 14833 14735 14707>,
   <15650 15207 14923 14756 14718>,
   <15508 15302 15068 14837 14777>,
   <15298 15313 15091 14879 14814>,
   <15235 15319 15040 14870 14809>,
   <15282 15294 14989 14855 14800>,
   <15330 15200 14962 14841 14793>,
   <15320 15131 14943 14826 14787>,
   <15270 15105 14932 14814 14780>,
   <15232 15088 14926 14805 14771>,
   <15276 15076 14923 14798 14761>,
   <15373 15065 14921 14794 14754>,
   <15397 15057 14920 14791 14747>,
   <15385 15051 14919 14789 14742>,
   <15376 15043 14916 14787 14738>,
   <15430 15036 14914 14786 14736>,
   <15544 15016 14915 14794 14745>,
   <15577 14998 14918 14811 14767>,
   <15550 14991 14917 14816 14774>,
   <15520 14987 14909 14811 14768>,
   <15502 14998 14896 14803 14760>,
   <15491 15139 14873 14788 14752>,
   <15475 15211 14850 14774 14747>,
   <15445 15195 14842 14774 14750>,
   <15345 15130 14813 14764 14741>,
   <15318 15079 14802 14736 14721>,
   <15308 15066 14777 14720 14700>,
   <15301 15057 14757 14705 14684>,
   <15285 15045 14739 14698 14668>,
   <15274 15053 14775 14717 14688>,
   <15294 15076 14782 14719 14696>,
   <15311 15080 14778 14712 14701>,
   <15326 15091 14779 14719 14701>,
   <15354 15108 14768 14706 14703>,
   <15354 15108 14768 14706 14703>,
   <15354 15108 14768 14706 14703>;
 };

 qcom,pc-temp-z5-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <10764 10957 12110 13794 13670>,
   <11745 12925 13686 14768 14977>,
   <12716 14010 14746 16056 16445>,
   <13404 14718 15521 16744 17361>,
   <13905 15321 16180 16789 17415>,
   <14200 15933 16545 16568 17166>,
   <13611 16455 16653 16420 16940>,
   <11869 16730 16710 16364 16838>,
   <10978 16895 16699 16401 16763>,
   <12521 17062 16594 16402 16659>,
   <14783 17315 16549 16292 16587>,
   <15011 17507 16656 16178 16634>,
   <13819 17490 16845 16003 16770>,
   <13134 17527 17100 15977 16943>,
   <13823 17638 17538 16159 17435>,
   <14192 17626 17786 16425 18421>,
   <13660 17482 17557 16723 18632>,
   <12194 17384 17254 17131 17493>,
   <10877 17447 17366 17305 16542>,
   <10795 17704 18253 17609 16717>,
   <10808 18910 18937 18108 17070>,
   <10857 21136 18167 17900 17037>,
   <13850 21892 16713 16569 16529>,
   <19285 19957 16394 15708 16174>,
   <21102 17736 16736 15560 16006>,
   <20977 17560 17186 15557 15832>,
   <20752 18050 17734 15845 15773>,
   <20272 18693 18431 16567 15708>,
   <19413 19705 19132 17289 15707>,
   <18772 20743 19927 17959 16182>,
   <17386 21034 20581 18611 16967>,
   <15327 21059 21018 19179 17620>,
   <14631 21034 21355 19699 18403>,
   <14512 21133 21507 20256 19056>,
   <14338 21373 21604 21000 19675>,
   <13329 21460 21643 21494 20064>,
   <11563 21322 21601 20994 19488>,
   <10927 21163 21493 19730 18023>,
   <10937 21134 21270 19156 17559>,
   <10948 21040 20651 18991 17865>,
   <10942 20318 20135 18929 18319>,
   <10912 14582 19994 18903 18925>,
   <10885 11608 19761 18788 19444>,
   <10861 11587 18126 17802 18686>,
   <10871 11314 17978 17266 18426>,
   <10857 11130 15054 17271 15914>,
   <10841 11088 15214 17078 16658>,
   <10831 11067 15184 16484 17071>,
   <10841 11046 15966 16365 19357>,
   <10877 11142 14378 15551 19427>,
   <10922 11156 14140 15626 17699>,
   <10887 11109 14272 16679 16814>,
   <10848 11069 14202 15606 17668>,
   <10790 10995 15166 19180 19716>,
   <10790 10995 15166 19180 19716>,
   <10790 10995 15166 19180 19716>;
 };

 qcom,pc-temp-z6-lut {
  qcom,lut-col-legend = <0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200>,
   <9000 8800 8600 8400 8200>,
   <8000 7800 7600 7400 7200>,
   <7000 6800 6600 6400 6200>,
   <6000 5800 5600 5400 5200>,
   <5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200>,
   <3000 2800 2600 2400 2200>,
   <2000 1800 1600 1400 1200>,
   <1000 900 800 700 600>,
   <500 400 300 200 100>,
   <0>;
  qcom,lut-data = <17029 15901 15123 14807 14723>,
   <17156 16022 15165 14844 14750>,
   <17081 15990 15131 14815 14734>,
   <16977 15851 15090 14780 14711>,
   <16818 15720 15039 14766 14700>,
   <16645 15630 15000 14756 14693>,
   <16486 15560 14978 14746 14686>,
   <16331 15519 14962 14737 14680>,
   <16255 15490 14945 14728 14674>,
   <16244 15468 14929 14720 14668>,
   <16238 15452 14916 14712 14662>,
   <16217 15438 14905 14704 14656>,
   <16172 15422 14897 14697 14651>,
   <16139 15401 14891 14691 14646>,
   <16146 15390 14887 14686 14642>,
   <16166 15395 14883 14681 14638>,
   <16163 15403 14876 14677 14633>,
   <16120 15402 14866 14672 14627>,
   <16076 15372 14862 14670 14622>,
   <16063 15345 14862 14670 14621>,
   <16057 15380 14865 14671 14621>,
   <16055 15480 14915 14684 14629>,
   <16092 15533 14991 14732 14668>,
   <16168 15543 15006 14757 14692>,
   <16218 15549 14992 14753 14691>,
   <16251 15541 14976 14746 14687>,
   <16270 15511 14964 14741 14683>,
   <16266 15488 14954 14735 14676>,
   <16246 15479 14948 14730 14671>,
   <16227 15473 14944 14726 14666>,
   <16204 15467 14942 14722 14662>,
   <16176 15459 14941 14719 14659>,
   <16164 15454 14939 14716 14657>,
   <16159 15453 14938 14715 14654>,
   <16154 15453 14937 14714 14651>,
   <16145 15453 14936 14714 14649>,
   <16133 15450 14939 14717 14652>,
   <16130 15447 14943 14725 14662>,
   <16133 15449 14943 14727 14665>,
   <16139 15454 14940 14725 14664>,
   <16147 15454 14936 14723 14663>,
   <16161 15429 14929 14718 14662>,
   <16171 15417 14922 14712 14662>,
   <16178 15424 14918 14713 14664>,
   <16162 15408 14909 14708 14663>,
   <16165 15399 14883 14694 14643>,
   <16168 15398 14875 14684 14633>,
   <16172 15401 14867 14670 14622>,
   <16179 15405 14866 14665 14618>,
   <16193 15425 14881 14682 14641>,
   <16228 15451 14892 14690 14645>,
   <16262 15468 14902 14695 14650>,
   <16300 15497 14912 14700 14657>,
   <16361 15535 14930 14716 14672>,
   <16361 15535 14930 14716 14672>,
   <16361 15535 14930 14716 14672>;
 };

 qcom,pc-temp-y1-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <7929 6704 6050 5566 5322 5235>,
   <8028 6701 6050 5560 5320 5234>,
   <8101 6693 6051 5554 5318 5233>,
   <8151 6684 6051 5548 5316 5231>,
   <8179 6676 6052 5543 5313 5230>,
   <8186 6673 6053 5540 5311 5228>,
   <8157 6667 6054 5539 5308 5225>,
   <8120 6659 6054 5538 5305 5222>,
   <8110 6663 6055 5536 5302 5222>,
   <8104 6693 6056 5529 5299 5222>,
   <8099 6717 6055 5525 5298 5222>,
   <8120 6716 6050 5525 5297 5220>,
   <8146 6707 6044 5526 5296 5217>,
   <8147 6706 6044 5528 5295 5216>,
   <8147 6707 6049 5533 5293 5217>,
   <8146 6709 6052 5536 5291 5217>,
   <8135 6705 6053 5534 5290 5219>,
   <8119 6699 6055 5532 5288 5221>,
   <8100 6700 6057 5532 5289 5221>,
   <8079 6708 6062 5531 5290 5220>,
   <8070 6715 6065 5531 5292 5219>,
   <8070 6712 6067 5532 5294 5220>,
   <8076 6706 6071 5532 5296 5222>,
   <8117 6703 6071 5532 5297 5223>,
   <8170 6702 6070 5532 5298 5225>,
   <8167 6702 6069 5532 5299 5227>,
   <8118 6700 6068 5535 5301 5229>,
   <8084 6699 6065 5539 5305 5232>,
   <8087 6697 6062 5540 5309 5236>,
   <8100 6691 6059 5541 5311 5240>,
   <8092 6688 6059 5542 5314 5243>,
   <8059 6691 6063 5546 5317 5244>,
   <8043 6695 6069 5550 5320 5245>,
   <8027 6693 6072 5553 5324 5247>,
   <8011 6677 6077 5556 5329 5251>,
   <8021 6667 6080 5558 5333 5255>,
   <8050 6679 6081 5563 5336 5258>,
   <8082 6697 6082 5568 5339 5261>,
   <8123 6698 6085 5570 5342 5263>,
   <8148 6684 6094 5571 5348 5265>,
   <8101 6675 6101 5572 5352 5268>,
   <8041 6691 6098 5581 5353 5271>,
   <8104 6707 6096 5586 5356 5275>,
   <8088 6704 6102 5586 5363 5282>,
   <8048 6708 6104 5593 5368 5284>,
   <8055 6725 6098 5595 5370 5288>,
   <8059 6724 6114 5601 5370 5288>,
   <8092 6743 6089 5598 5376 5290>,
   <8157 6750 6086 5605 5374 5291>,
   <8197 6722 6104 5609 5381 5293>,
   <8269 6738 6105 5608 5384 5292>,
   <8288 6759 6112 5624 5392 5304>,
   <8380 6766 6128 5643 5400 5313>,
   <8422 6779 6149 5656 5417 5324>,
   <8422 6779 6149 5656 5417 5324>,
   <8422 6779 6149 5656 5417 5324>;
 };

 qcom,pc-temp-y2-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <9654 9643 10639 11070 11121 11086>,
   <9654 9643 10662 11056 11097 11058>,
   <9655 9643 10675 11037 11063 11029>,
   <9655 9871 10680 11014 11027 11001>,
   <9656 10190 10680 10988 10997 10976>,
   <9656 10325 10677 10959 10981 10958>,
   <9657 10308 10664 10918 10973 10946>,
   <9657 10282 10644 10881 10967 10935>,
   <9657 10301 10632 10875 10959 10916>,
   <9658 10440 10623 10874 10933 10882>,
   <9658 10534 10619 10874 10919 10864>,
   <9658 10489 10626 10869 10936 10874>,
   <9659 10417 10643 10861 10961 10888>,
   <9658 10413 10676 10856 10952 10885>,
   <9657 10487 10748 10851 10897 10860>,
   <9657 10553 10801 10851 10866 10840>,
   <9657 10580 10826 10885 10876 10837>,
   <9657 10597 10843 10946 10896 10845>,
   <9657 10521 10842 11018 10943 10884>,
   <9656 10042 10822 11115 11060 10984>,
   <9656 9696 10809 11159 11120 11034>,
   <9656 9682 10815 11129 11098 11013>,
   <9656 9676 10826 11091 11071 10987>,
   <9656 9675 10835 11085 11079 11009>,
   <9656 9676 10846 11088 11121 11106>,
   <9655 9676 10848 11093 11154 11162>,
   <9655 9675 10684 11108 11176 11166>,
   <9655 9671 10460 11130 11199 11168>,
   <9655 9668 10652 11152 11224 11182>,
   <9654 9665 11565 11178 11263 11214>,
   <9654 9662 12069 11192 11286 11238>,
   <9654 9660 11796 11199 11310 11257>,
   <9654 9659 11319 11203 11338 11277>,
   <9654 9657 10963 11202 11344 11307>,
   <9654 9656 10643 11198 11320 11345>,
   <9654 9655 10423 11189 11299 11359>,
   <9653 9654 10140 11148 11294 11325>,
   <9653 9653 9828 11108 11301 11280>,
   <9653 9653 9733 11099 11301 11271>,
   <9653 9653 9707 11096 11290 11278>,
   <9653 9652 9692 11071 11287 11277>,
   <9653 9652 9681 10975 11329 11250>,
   <9653 9652 9674 10939 11356 11231>,
   <9653 9652 9668 10913 11303 11229>,
   <9653 9652 9664 10802 11253 11135>,
   <9653 9652 9663 10839 11180 11044>,
   <9653 9652 9661 10832 11146 11009>,
   <9652 9652 9660 10811 11105 10962>,
   <9652 9651 9659 10794 11061 10965>,
   <9651 9651 9658 10764 11053 10938>,
   <9650 9651 9658 10711 10981 10871>,
   <9650 9651 9656 10651 10927 10829>,
   <9649 9651 9654 10594 10851 10747>,
   <9648 9651 9654 10531 10798 10659>,
   <9648 9651 9654 10531 10798 10659>,
   <9648 9651 9654 10531 10798 10659>;
 };

 qcom,pc-temp-y3-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <14501 13677 13390 13309 13301 13279>,
   <14412 13657 13393 13309 13294 13279>,
   <14328 13634 13397 13311 13289 13279>,
   <14249 13612 13400 13312 13285 13279>,
   <14179 13596 13403 13314 13283 13279>,
   <14117 13590 13406 13315 13282 13279>,
   <14063 13594 13408 13315 13283 13280>,
   <14017 13600 13410 13316 13286 13281>,
   <13976 13594 13412 13317 13287 13282>,
   <13939 13548 13416 13319 13287 13282>,
   <13929 13515 13419 13321 13287 13282>,
   <13957 13513 13421 13322 13289 13282>,
   <13986 13512 13423 13323 13291 13282>,
   <13945 13509 13422 13325 13291 13283>,
   <13843 13504 13414 13328 13291 13284>,
   <13803 13497 13407 13329 13291 13286>,
   <13797 13488 13401 13328 13292 13287>,
   <13793 13478 13395 13325 13294 13288>,
   <13788 13470 13387 13324 13297 13290>,
   <13783 13465 13376 13323 13301 13294>,
   <13783 13458 13367 13322 13303 13296>,
   <13788 13428 13360 13315 13297 13290>,
   <13796 13384 13354 13306 13287 13281>,
   <13814 13362 13349 13303 13283 13278>,
   <13843 13349 13346 13300 13281 13277>,
   <13874 13344 13341 13299 13280 13277>,
   <13910 13351 13308 13299 13280 13277>,
   <13952 13369 13266 13299 13282 13277>,
   <13999 13391 13259 13298 13282 13277>,
   <14052 13422 13259 13299 13283 13277>,
   <14110 13460 13258 13299 13283 13277>,
   <14174 13503 13258 13298 13283 13277>,
   <14243 13554 13259 13298 13283 13277>,
   <14318 13615 13263 13298 13283 13277>,
   <14398 13690 13285 13299 13283 13278>,
   <14481 13777 13302 13299 13283 13278>,
   <14568 13879 13294 13296 13281 13277>,
   <14658 13996 13281 13292 13279 13276>,
   <14750 14118 13282 13292 13278 13276>,
   <14850 14247 13299 13292 13277 13277>,
   <14963 14377 13319 13293 13277 13277>,
   <15082 14502 13343 13295 13277 13278>,
   <15198 14624 13368 13298 13277 13278>,
   <15302 14737 13402 13303 13278 13276>,
   <15264 14824 13470 13304 13280 13278>,
   <15439 14801 13476 13307 13284 13280>,
   <15557 14824 13517 13316 13291 13286>,
   <15783 14890 13560 13319 13292 13287>,
   <16058 14961 13607 13332 13295 13287>,
   <16423 15021 13665 13332 13292 13286>,
   <16935 15095 13703 13333 13294 13286>,
   <17701 15215 13779 13341 13296 13289>,
   <18847 15382 13934 13350 13299 13292>,
   <20636 15571 14143 13370 13308 13299>,
   <20636 15571 14143 13370 13308 13299>,
   <20636 15571 14143 13370 13308 13299>;
 };

 qcom,pc-temp-y4-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <17448 17305 16798 16610 16483 16470>,
   <17520 17330 16862 16610 16486 16469>,
   <17601 17378 16934 16609 16489 16468>,
   <17679 17433 17001 16608 16491 16467>,
   <17744 17479 17051 16607 16493 16467>,
   <17783 17501 17070 16605 16493 16466>,
   <17798 17503 17059 16603 16493 16466>,
   <17813 17504 17041 16601 16492 16466>,
   <17918 17511 17030 16599 16493 16466>,
   <18180 17550 17023 16599 16497 16470>,
   <18279 17608 17020 16599 16500 16473>,
   <18148 17742 17034 16602 16502 16478>,
   <17945 17902 17062 16609 16506 16483>,
   <17736 17876 17086 16619 16512 16487>,
   <17506 17547 17110 16638 16523 16492>,
   <17399 17320 17134 16659 16535 16498>,
   <17363 17344 17161 16679 16546 16506>,
   <17328 17386 17183 16703 16560 16518>,
   <17266 17370 17170 16748 16586 16537>,
   <17193 17216 17080 16821 16630 16569>,
   <17141 17060 16974 16852 16651 16585>,
   <17100 16974 16865 16754 16602 16552>,
   <17077 16908 16761 16616 16529 16502>,
   <17070 16873 16703 16567 16502 16483>,
   <17066 16851 16662 16543 16489 16473>,
   <17066 16841 16647 16535 16485 16469>,
   <17066 16841 16681 16535 16485 16470>,
   <17067 16842 16727 16535 16487 16471>,
   <17070 16843 16732 16537 16489 16474>,
   <17074 16844 16721 16543 16497 16482>,
   <17079 16845 16716 16549 16507 16491>,
   <17088 16852 16721 16554 16521 16504>,
   <17095 16866 16730 16558 16535 16515>,
   <17099 16879 16732 16556 16540 16518>,
   <17103 16893 16714 16549 16540 16515>,
   <17111 16906 16704 16540 16534 16509>,
   <17124 16920 16735 16528 16505 16492>,
   <17134 16932 16784 16517 16477 16475>,
   <17142 16941 16805 16517 16476 16471>,
   <17149 16947 16815 16522 16479 16469>,
   <17157 16950 16818 16530 16481 16469>,
   <17167 16948 16818 16544 16482 16469>,
   <17187 16945 16817 16555 16481 16467>,
   <17208 16947 16815 16561 16471 16454>,
   <17140 16965 16826 16575 16477 16456>,
   <17176 16961 16849 16584 16493 16477>,
   <17202 16977 16893 16606 16503 16495>,
   <17281 17046 16954 16635 16528 16531>,
   <17390 17107 17025 16679 16557 16532>,
   <17524 17131 17054 16682 16515 16493>,
   <17690 17101 17038 16673 16527 16498>,
   <17978 17060 17051 16712 16548 16514>,
   <18577 17063 17124 16764 16588 16554>,
   <20156 17135 17255 16879 16727 16719>,
   <20156 17135 17255 16879 16727 16719>,
   <20156 17135 17255 16879 16727 16719>;
 };

 qcom,pc-temp-y5-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <10030 8712 14223 14774 19943 16308>,
   <10448 8888 14349 15148 18667 15835>,
   <10794 10562 14526 15365 17009 15457>,
   <11054 12204 14713 15466 15353 15176>,
   <11214 13579 14867 15489 14086 14997>,
   <11260 14452 14948 15472 13593 14920>,
   <11143 14948 14973 15335 13800 15003>,
   <11001 15270 14986 15151 14123 15144>,
   <11151 15028 14986 15098 14118 15087>,
   <11850 13370 14973 15056 13826 14716>,
   <12871 12246 14930 14978 13664 14315>,
   <15188 13353 14287 14743 13788 13961>,
   <17100 15163 13386 14398 13870 13634>,
   <15786 15495 13334 14078 13643 13482>,
   <12439 15197 13853 13740 13191 13549>,
   <11406 14993 14346 13497 12887 13638>,
   <11547 15443 14672 13207 12793 13546>,
   <11662 16191 15006 12923 12796 13423>,
   <11574 16138 15417 13004 13001 13548>,
   <11364 14708 15994 13654 13569 14033>,
   <11181 13284 16419 14434 14193 14440>,
   <10986 12599 16670 15491 14905 14826>,
   <10835 12068 16832 16433 15541 15160>,
   <10734 11544 16827 16644 15650 15196>,
   <10666 10962 16682 16591 15306 15346>,
   <10655 10655 16390 16622 15048 15474>,
   <10654 10648 14341 16597 15293 15494>,
   <10654 10645 11728 16540 15744 15472>,
   <10689 10665 11156 16578 15865 15229>,
   <10734 10802 11032 16695 15749 14663>,
   <10745 10946 10959 16756 15607 14352>,
   <10765 11017 10901 16831 15502 14290>,
   <10797 11076 10865 16959 15400 14311>,
   <10882 11177 11054 17363 15705 14665>,
   <10953 11367 12196 18097 16573 15740>,
   <10940 11520 13011 18310 16919 16424>,
   <10897 11584 12496 17269 16620 16376>,
   <10863 11627 11602 15914 16091 16215>,
   <10835 11630 11486 15213 15448 16327>,
   <10820 11595 11681 14700 14692 16543>,
   <10867 11570 11787 14330 14365 16550>,
   <10955 11579 11797 14105 14243 16259>,
   <11030 11596 11778 14219 14209 16346>,
   <11029 11509 11647 14611 15058 16893>,
   <11044 11331 11779 14198 14882 16382>,
   <11143 11388 11508 14156 14882 14589>,
   <11321 11488 11654 14603 16012 16142>,
   <11356 11493 11662 14001 15040 14960>,
   <11206 11613 11939 14918 15399 14828>,
   <10932 11747 12726 15439 17093 17327>,
   <10539 11665 12655 15981 17753 17255>,
   <10263 11585 12280 16288 17881 17960>,
   <9994 11459 12118 16141 17436 18200>,
   <9668 11818 11932 16090 17352 17825>,
   <9668 11818 11932 16090 17352 17825>,
   <9668 11818 11932 16090 17352 17825>;
 };

 qcom,pc-temp-y6-lut {
  qcom,lut-col-legend = <(-10) 0 10 25 40 50>;
  qcom,lut-row-legend = <10000 9800 9600 9400 9200 9000>,
   <8800 8600 8400 8200 8000 7800>,
   <7600 7400 7200 7000 6800 6600>,
   <6400 6200 6000 5800 5600 5400>,
   <5200 5000 4800 4600 4400 4200>,
   <4000 3800 3600 3400 3200 3000>,
   <2800 2600 2400 2200 2000 1800>,
   <1600 1400 1200 1000 900 800>,
   <700 600 500 400 300 200>,
   <100 0>;
  qcom,lut-data = <7467 6132 5538 5158 5055 5027>,
   <7418 6176 5550 5158 5053 5026>,
   <7371 6205 5557 5158 5050 5025>,
   <7326 6223 5561 5157 5048 5025>,
   <7283 6232 5562 5156 5046 5025>,
   <7242 6234 5562 5154 5046 5025>,
   <7194 6227 5555 5152 5046 5025>,
   <7159 6211 5540 5150 5047 5026>,
   <7167 6191 5531 5149 5047 5027>,
   <7202 6161 5522 5149 5048 5028>,
   <7216 6144 5519 5149 5049 5029>,
   <7195 6170 5520 5150 5051 5030>,
   <7155 6214 5522 5151 5053 5031>,
   <7075 6207 5523 5154 5055 5033>,
   <6953 6119 5523 5160 5058 5035>,
   <6899 6058 5522 5167 5061 5038>,
   <6884 6060 5524 5172 5065 5041>,
   <6872 6065 5527 5177 5070 5045>,
   <6853 6054 5521 5188 5079 5052>,
   <6834 5986 5487 5208 5095 5064>,
   <6828 5923 5449 5216 5102 5070>,
   <6826 5892 5413 5184 5083 5056>,
   <6825 5871 5381 5138 5056 5035>,
   <6839 5868 5365 5122 5045 5028>,
   <6867 5872 5355 5114 5040 5024>,
   <6893 5878 5349 5111 5038 5023>,
   <6923 5895 5343 5112 5039 5023>,
   <6956 5926 5339 5113 5040 5024>,
   <6991 5960 5339 5115 5042 5026>,
   <7030 5999 5342 5118 5045 5028>,
   <7074 6044 5346 5121 5048 5031>,
   <7122 6096 5354 5124 5053 5034>,
   <7175 6156 5367 5126 5057 5038>,
   <7232 6222 5383 5127 5059 5039>,
   <7293 6297 5405 5127 5060 5039>,
   <7357 6380 5430 5127 5058 5038>,
   <7425 6470 5458 5124 5049 5032>,
   <7495 6568 5491 5120 5041 5027>,
   <7567 6667 5530 5121 5040 5027>,
   <7643 6768 5579 5127 5041 5027>,
   <7727 6867 5632 5133 5042 5028>,
   <7816 6963 5689 5144 5044 5028>,
   <7908 7053 5751 5155 5044 5028>,
   <7994 7135 5817 5167 5043 5024>,
   <7959 7206 5905 5181 5046 5026>,
   <8096 7192 5921 5188 5056 5034>,
   <8195 7214 5976 5205 5063 5044>,
   <8412 7280 6034 5219 5072 5055>,
   <8678 7350 6096 5248 5083 5055>,
   <9031 7405 6155 5252 5069 5043>,
   <9521 7454 6196 5257 5074 5046>,
   <10251 7535 6282 5285 5084 5053>,
   <11352 7666 6442 5320 5100 5069>,
   <13075 7846 6646 5385 5148 5123>,
   <13075 7846 6646 5385 5148 5123>,
   <13075 7846 6646 5385 5148 5123>;
 };
};
# 34 "arch/arm64/boot/dts/qcom/trinket-qrd.dtsi" 2
 };

 fingerprint: fpc1020 {
  compatible = "fpc,fpc1020";
  interrupt-parent = <&tlmm>;
  interrupts = <92 0>;
  fpc,gpio_rst = <&tlmm 93 0>;
  fpc,gpio_irq = <&tlmm 92 0>;
  vcc_spi-supply = <&pm6125_l9>;
  vdd_io-supply = <&pm6125_l9>;
  vdd_ana-supply = <&pm6125_l9>;
  fpc,enable-on-boot;
  pinctrl-names = "fpc1020_reset_reset",
    "fpc1020_reset_active",
    "fpc1020_irq_active";
  pinctrl-0 = <&fpc_reset_low>;
  pinctrl-1 = <&fpc_reset_high>;
  pinctrl-2 = <&fpc_int_low>;
 };
};

&pmi632_qg {
 qcom,battery-data = <&mtp_batterydata>;
 qcom,qg-iterm-ma = <100>;
 qcom,hold-soc-while-full;
 qcom,linearize-soc;
 qcom,qg-use-s7-ocv;
};

&pmi632_charger {
 qcom,battery-data = <&mtp_batterydata>;
 qcom,suspend-input-on-debug-batt;
 qcom,sw-jeita-enable;

 qcom,sec-charger-config = <2>;
 dpdm-supply = <&qusb_phy0>;
 qcom,charger-temp-max = <800>;
 qcom,smb-temp-max = <800>;
 qcom,auto-recharge-soc = <98>;
 qcom,flash-disable-soc = <10>;
 qcom,hw-die-temp-mitigation;
 qcom,hw-connector-mitigation;
 qcom,connector-internal-pull-kohm = <100>;
 qcom,float-option = <1>;
 qcom,thermal-mitigation = <4200000 3500000 3000000
   2500000 2000000 1500000 1000000 500000>;
};

&qupv3_se2_i2c {
 status = "okay";

 synaptics_tcm@20 {
  compatible = "synaptics,tcm-i2c";
  reg = <0x20>;
  interrupt-parent = <&tlmm>;
  interrupts = <88 0x2008>;
  pinctrl-names = "pmx_ts_active","pmx_ts_suspend",
     "pmx_ts_release";
  pinctrl-0 = <&ts_int_active &ts_reset_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
  pinctrl-2 = <&ts_release>;
  synaptics,irq-gpio = <&tlmm 88 0x2008>;
  synaptics,irq-on-state = <0>;
  synaptics,reset-gpio = <&tlmm 87 0x00>;
  synaptics,reset-on-state = <0>;
  synaptics,reset-active-ms = <20>;
  synaptics,reset-delay-ms = <200>;
  synaptics,power-delay-ms = <200>;
  synaptics,ubl-i2c-addr = <0x20>;
  synaptics,y-flip;
 };
};

&qupv3_se1_i2c {
 status = "ok";
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 85 0x00>;
  qcom,nq-ven = <&tlmm 83 0x00>;
  qcom,nq-firm = <&tlmm 84 0x00>;
  qcom,nq-clkreq = <&tlmm 95 0x00>;
  interrupt-parent = <&tlmm>;
  interrupts = <85 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_enable_active
    &nfc_clk_req_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend
    &nfc_clk_req_suspend>;
 };
};

&sdhc_1 {
 vdd-supply = <&pm6125_l24>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <0 570000>;

 vdd-io-supply = <&pm6125_l11>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <0 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on
     &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off
     &sdc1_rclk_off>;

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm6125_l22>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <0 800000>;

 vdd-io-supply = <&pm6125_l5>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <0 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 cd-gpios = <&tlmm 98 0>;

 status = "ok";
};

&pmi632_gpios {
 smb_en {
  smb_en_default: smb_en_default {
   pins = "gpio2";
   function = "func1";
   output-enable;
  };
 };

 pmi632_sense {

  pmi632_sense_default: pmi632_sense_default {
   pins = "gpio7", "gpio8";
   bias-high-impedance;
   bias-disable;
  };
 };

 pmi632_ctm {

  pmi632_ctm_default: pmi632_ctm_default {
   pins = "gpio1";
   bias-high-impedance;
   bias-disable;
  };
 };
};

&pm6125_gpios {
 key_vol_up {
  key_vol_up_default: key_vol_up_default {
   pins = "gpio5";
   function = "normal";
   input-enable;
   bias-pull-up;
   power-source = <0>;
  };
 };
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  label = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&key_vol_up_default>;

  vol_up {
   label = "volume_up";
   gpios = <&pm6125_gpios 5 1>;
   linux,input-type = <1>;
   linux,code = <115>;
   linux,can-disable;
   debounce-interval = <15>;
   gpio-key,wakeup;
  };
 };
};

&tlmm {
 smb_int_default: smb_int_default {
  mux {
   pins = "gpio130";
   function = "gpio";
  };
  config {
   pins = "gpio130";
   bias-pull-up;
   input-enable;
  };
 };
};

&smb1355 {
 pinctrl-names = "default";
 pinctrl-0 = <&smb_int_default>;
 interrupt-parent = <&tlmm>;
 interrupts = <130 8>;
 status = "ok";
};

&smb1355_charger {
 pinctrl-names = "default";
 pinctrl-0 = <&smb_en_default &pmi632_sense_default &pmi632_ctm_default>;
 qcom,parallel-mode = <1>;
 qcom,disable-ctm;
 qcom,hw-die-temp-mitigation;
 status = "ok";
};

&ufsphy_mem {
 compatible = "qcom,ufs-phy-qmp-v3-660";

 vdda-phy-supply = <&pm6125_l4>;
 vdda-pll-supply = <&pm6125_l10>;
 vdda-phy-max-microamp = <51400>;
 vdda-pll-max-microamp = <14200>;

 status = "ok";
};

&ufshc_mem {
 vdd-hba-supply = <&ufs_phy_gdsc>;
 vdd-hba-fixed-regulator;
 vcc-supply = <&pm6125_l24>;
 vcc-voltage-level = <2950000 2960000>;
 vccq2-supply = <&pm6125_l11>;
 vcc-max-microamp = <600000>;
 vccq2-max-microamp = <600000>;

 qcom,vddp-ref-clk-supply = <&pm6125_l18>;
 qcom,vddp-ref-clk-max-microamp = <100>;
 qcom,vddp-ref-clk-min-uV = <1200000>;
 qcom,vddp-ref-clk-max-uV = <1232000>;

 status = "ok";
};

&pmi632_vadc {
 bat_therm {
  qcom,lut-index = <0>;
 };

 bat_therm_30k {
  qcom,lut-index = <0>;
 };

 bat_therm_400k {
  qcom,lut-index = <0>;
 };
};

&usb0 {
 extcon = <&pmi632_charger>, <&eud>;
};

&dsi_td4330_truly_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 pwms = <&pm6125_pwm 0 0>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,bl-pmic-pwm-period-usecs = <100>;
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-bl-default-level = <102>;
 qcom,platform-te-gpio = <&tlmm 89 0>;
 qcom,platform-reset-gpio = <&tlmm 90 0>;
};

&dsi_td4330_truly_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 pwms = <&pm6125_pwm 0 0>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,bl-pmic-pwm-period-usecs = <100>;
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-bl-default-level = <102>;
 qcom,platform-reset-gpio = <&tlmm 90 0>;
};

&dsi_td4330_truly_vid_display {
 qcom,dsi-display-active;
};

&pm6125_pwm {
 status = "ok";
};

&sm6150_snd {
 status = "okay";
 qcom,model = "trinket-qrd-snd-card";
 qcom,audio-routing =
  "AMIC1", "MIC BIAS1",
  "MIC BIAS1", "Analog Mic1",
  "AMIC2", "MIC BIAS2",
  "MIC BIAS2", "Analog Mic2",
  "AMIC3", "MIC BIAS3",
  "MIC BIAS3", "Analog Mic3",
  "TX_AIF1 CAP", "VA_MCLK",
  "TX_AIF2 CAP", "VA_MCLK",
  "RX AIF1 PB", "VA_MCLK",
  "RX AIF2 PB", "VA_MCLK",
  "RX AIF3 PB", "VA_MCLK",
  "RX AIF4 PB", "VA_MCLK",
  "HPHL_OUT", "VA_MCLK",
  "HPHR_OUT", "VA_MCLK",
  "AUX_OUT", "VA_MCLK",
  "IN1_HPHL", "HPHL_OUT",
  "IN2_HPHR", "HPHR_OUT",
  "IN3_AUX", "AUX_OUT",
  "TX SWR_ADC0", "ADC1_OUTPUT",
  "TX SWR_ADC2", "ADC2_OUTPUT",
  "WSA SRC0_INP", "SRC0",
  "WSA_TX DEC0_INP", "TX DEC0 MUX",
  "WSA_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC0_INP", "TX DEC0 MUX",
  "RX_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC2_INP", "TX DEC2 MUX",
  "RX_TX DEC3_INP", "TX DEC3 MUX",
  "SpkrLeft IN", "WSA_SPK1 OUT",
  "WSA_SPK1 OUT", "VA_MCLK";
  qcom,wsa-max-devs = <1>;
  qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0213>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrLeft";
  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  asoc-codec = <&stub_codec>, <&bolero>, <&ext_disp_audio_codec>;
  asoc-codec-names = "msm-stub-codec.1", "bolero_codec",
       "msm-ext-disp-audio-codec-rx";
  qcom,codec-max-aux-devs = <1>;
  qcom,codec-aux-devs = <&wcd937x_codec>;
  qcom,msm_audio_ssr_devs = <&audio_apr>, <&q6core>,
    <&bolero>;
};

&qusb_phy0 {
 qcom,qusb-phy-init-seq = <0xc8 0x80
    0x93 0x84
    0x83 0x88
    0xc7 0x8c
    0x30 0x08
    0x79 0x0c
    0x21 0x10
    0x14 0x9c
    0x80 0x04
    0x9f 0x1c
    0x00 0x18>;
};
# 18 "arch/arm64/boot/dts/qcom/trinket-qrd.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. TRINKET QRD";
 compatible = "qcom,trinket-qrd", "qcom,trinket", "qcom,qrd";
 qcom,board-id = <11 0>;
};
