// Seed: 142246386
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    output wand id_5
);
  always @(*) begin
    assert (1 + id_4);
  end
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    output logic id_2,
    output wor   id_3
);
  uwire id_5;
  logic [7:0] id_6;
  always @(posedge 1 or negedge 1'b0) begin
    #(1 / id_5);
    id_2 = new[id_6] (id_6[""]);
  end
  module_0(
      id_1, id_1, id_1, id_3, id_1, id_3
  );
endmodule
