
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084862                       # Number of seconds simulated
sim_ticks                                 84861904000                       # Number of ticks simulated
final_tick                                84861904000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 243606                       # Simulator instruction rate (inst/s)
host_op_rate                                   267472                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26659949                       # Simulator tick rate (ticks/s)
host_mem_usage                                 723344                       # Number of bytes of host memory used
host_seconds                                  3183.12                       # Real time elapsed on the host
sim_insts                                   775429358                       # Number of instructions simulated
sim_ops                                     851395684                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           315200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           170560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst           243712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            76352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst           257472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            68928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst           254592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            72448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst           243712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            67776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst           230464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            60544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst           236736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data            57280                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst           196864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            50496                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2603136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       315200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst       243712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst       257472                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst       254592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst       243712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst       230464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst       236736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst       196864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1978752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       216960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            216960                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              4925                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              2665                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              3808                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1193                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              4023                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1077                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst              3978                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1132                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst              3808                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1059                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst              3601                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data               946                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst              3699                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data               895                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst              3076                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data               789                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40674                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3390                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3390                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             3714270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             2009854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst             2871866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              899721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst             3034012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              812237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst             3000074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data              853716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             2871866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data              798662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst             2715753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data              713441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst             2789662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data              674979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst             2319816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              595037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30674966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        3714270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst        2871866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst        3034012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst        3000074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        2871866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst        2715753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst        2789662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst        2319816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           23317318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2556624                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2556624                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2556624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            3714270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            2009854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst            2871866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             899721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst            3034012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             812237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst            3000074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data             853716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            2871866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data             798662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst            2715753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data             713441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst            2789662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data             674979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst            2319816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             595037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33231590                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18686014                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11477811                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           435934                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            10148238                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8798196                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.696784                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2318538                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40478                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         570994                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            566292                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4702                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9536                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              257213                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        84861905                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          14943098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     104816220                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18686014                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11683026                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     69419797                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 879873                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 14516954                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                66180                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          84803037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.397546                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.851384                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                20579607     24.27%     24.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9930678     11.71%     35.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                54292752     64.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            84803037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.220193                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.235139                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                12692376                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             12080547                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47326927                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             12296595                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                406592                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4957457                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                33739                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             115741234                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                56882                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                406592                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                15366936                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1452019                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        641703                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56917972                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             10017815                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             115112164                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7630268                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 51020                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2076                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          144556327                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            531808950                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       147045943                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            124092420                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                20463907                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20768                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9384                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10750660                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14822850                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9412742                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4514107                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1734903                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 113863982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              18289                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102540411                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1534300                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       13309381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     53910658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           983                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     84803037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.209160                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.524825                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4665414      5.50%      5.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           57734835     68.08%     73.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22402788     26.42%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       84803037                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               62082976     94.17%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2538740      3.85%     98.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1301810      1.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78866136     76.91%     76.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523924      0.51%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14312297     13.96%     91.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8826730      8.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102540411                       # Type of FU issued
system.cpu0.iq.rate                          1.208321                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   65923526                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.642903                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         357341653                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        127193541                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    102116075                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             168463921                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1955551                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1232445                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1918                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       753511                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       200055                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         3649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                406592                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1428079                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                18374                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          113882374                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            72917                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14822850                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9412742                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              9300                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   182                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  203                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1918                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        216476                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       210870                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              427346                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102406817                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14264326                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           133594                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                          103                       # number of nop insts executed
system.cpu0.iew.exec_refs                    23062979                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15961154                       # Number of branches executed
system.cpu0.iew.exec_stores                   8798653                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.206747                       # Inst execution rate
system.cpu0.iew.wb_sent                     102141390                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    102116091                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 74475458                       # num instructions producing a value
system.cpu0.iew.wb_consumers                172770318                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.203321                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.431066                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       13309485                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           402590                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     82971547                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.212137                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.043712                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      8866152     10.69%     10.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     60660924     73.11%     83.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8035274      9.68%     93.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2464445      2.97%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1046793      1.26%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       300390      0.36%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       565424      0.68%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       890743      1.07%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       141402      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     82971547                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            89002574                       # Number of instructions committed
system.cpu0.commit.committedOps             100572890                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22249636                       # Number of memory references committed
system.cpu0.commit.loads                     13590405                       # Number of loads committed
system.cpu0.commit.membars                       8889                       # Number of memory barriers committed
system.cpu0.commit.branches                  15803752                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90920705                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565503                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77806797     77.36%     77.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505149      0.50%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13590405     13.51%     91.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8659215      8.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100572890                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               141402                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   196682731                       # The number of ROB reads
system.cpu0.rob.rob_writes                  229596707                       # The number of ROB writes
system.cpu0.timesIdled                           2874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          58868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   89002574                       # Number of Instructions Simulated
system.cpu0.committedOps                    100572890                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.953477                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.953477                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.048793                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.048793                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               120292369                       # number of integer regfile reads
system.cpu0.int_regfile_writes               71005073                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                352397745                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53282588                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22845472                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 14545                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             2197                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          458.409001                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20147876                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2701                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          7459.413551                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      14169674000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   458.409001                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.895330                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.895330                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        161338573                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       161338573                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11642262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11642262                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8492542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8492542                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5418                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5418                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4149                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4149                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20134804                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20134804                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20134804                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20134804                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7564                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7564                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11574                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11574                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          995                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          995                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1678                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1678                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        19138                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19138                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        19138                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19138                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    184932000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    184932000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    285364806                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    285364806                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     16108000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16108000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     25585000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     25585000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1736000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1736000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    470296806                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    470296806                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    470296806                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    470296806                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11649826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11649826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8504116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8504116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5827                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5827                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20153942                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20153942                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20153942                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20153942                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000649                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001361                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.155154                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.155154                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.287970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.287970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 24448.968800                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24448.968800                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 24655.677035                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24655.677035                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16188.944724                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16188.944724                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15247.318236                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15247.318236                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24573.978786                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24573.978786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24573.978786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24573.978786                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         8366                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.595987                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         1402                       # number of writebacks
system.cpu0.dcache.writebacks::total             1402                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         3097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3097                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         5563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5563                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          678                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          678                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         8660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         8660                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8660                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         4467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4467                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6011                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          317                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          317                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1678                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1678                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        10478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        10478                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10478                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     97600003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     97600003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    139849290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    139849290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      5893000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5893000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     22336979                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22336979                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1628000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1628000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    237449293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    237449293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    237449293                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    237449293                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.049431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.049431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.287970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.287970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000520                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000520                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000520                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000520                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21849.116409                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21849.116409                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 23265.561471                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23265.561471                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 18589.905363                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18589.905363                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13311.668057                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13311.668057                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22661.700038                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22661.700038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22661.700038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22661.700038                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             4413                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.529384                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14511146                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4925                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2946.425584                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      15380679000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.529384                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        116140558                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       116140558                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     14511146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14511146                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     14511146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14511146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     14511146                       # number of overall hits
system.cpu0.icache.overall_hits::total       14511146                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         5808                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5808                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         5808                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5808                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         5808                       # number of overall misses
system.cpu0.icache.overall_misses::total         5808                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    245533999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    245533999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    245533999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    245533999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    245533999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    245533999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14516954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14516954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14516954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14516954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14516954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14516954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000400                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000400                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000400                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000400                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000400                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000400                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 42275.137569                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42275.137569                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 42275.137569                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42275.137569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 42275.137569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42275.137569                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     9.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         4413                       # number of writebacks
system.cpu0.icache.writebacks::total             4413                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          882                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          882                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          882                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         4926                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4926                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         4926                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4926                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         4926                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4926                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    215386999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    215386999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    215386999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    215386999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    215386999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    215386999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000339                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000339                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000339                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 43724.522737                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43724.522737                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 43724.522737                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43724.522737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 43724.522737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43724.522737                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14779492                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8488095                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356535                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8084961                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6987653                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.427789                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2046346                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38387                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         454844                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            450344                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            4500                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3007                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        69479360                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          12209076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      85112380                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14779492                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9484343                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56862037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 719925                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         5710                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11853860                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                56517                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          69436789                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.386537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.853041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                17031185     24.53%     24.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8534512     12.29%     36.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43871092     63.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69436789                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.212718                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.225002                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                10101712                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10786880                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36849838                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             11366254                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                332105                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4376045                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                28168                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              93987960                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                46762                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                332105                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                12509691                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1190328                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        426916                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45790453                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              9187296                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              93468780                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               7020320                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 51631                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   912                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          119607822                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            435245405                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       121736737                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102398630                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                17209188                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13728                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          8237                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9876654                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11449229                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6998583                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4223965                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1642258                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  92453675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16566                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83105826                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1266342                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10900985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     44818199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           700                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     69436789                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.196856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.515160                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            3724794      5.36%      5.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48318164     69.59%     74.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17393831     25.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69436789                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51781129     95.14%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1968155      3.62%     98.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               678951      1.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65009323     78.22%     78.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483899      0.58%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11077748     13.33%     92.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6529450      7.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83105826                       # Type of FU issued
system.cpu1.iq.rate                          1.196123                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54428235                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.654927                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         291343016                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        103372594                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82821994                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             137534061                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1729686                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       865466                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1372                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       610646                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       122582                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         3602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                332105                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1170109                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                14404                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           92470285                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            64959                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11449229                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6998583                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              8196                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   186                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  147                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1372                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        173491                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       176189                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              349680                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             83007378                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11041914                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            98446                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           44                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17556565                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12640244                       # Number of branches executed
system.cpu1.iew.exec_stores                   6514651                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.194706                       # Inst execution rate
system.cpu1.iew.wb_sent                      82837567                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82821994                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 62347882                       # num instructions producing a value
system.cpu1.iew.wb_consumers                149754114                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.192037                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.416335                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10900979                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           328678                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     67937720                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.200648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.040734                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7081076     10.42%     10.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50563490     74.43%     84.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6182664      9.10%     93.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1779110      2.62%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       790180      1.16%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       136289      0.20%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       462879      0.68%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       852587      1.25%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        89445      0.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     67937720                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72186570                       # Number of instructions committed
system.cpu1.commit.committedOps              81569256                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16971700                       # Number of memory references committed
system.cpu1.commit.loads                     10583763                       # Number of loads committed
system.cpu1.commit.membars                       8141                       # Number of memory barriers committed
system.cpu1.commit.branches                  12512154                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74576159                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318595                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64126416     78.62%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10583763     12.98%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6387937      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81569256                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                89445                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160290606                       # The number of ROB reads
system.cpu1.rob.rob_writes                  186439668                       # The number of ROB writes
system.cpu1.timesIdled                           2148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          42571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    15382544                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72186570                       # Number of Instructions Simulated
system.cpu1.committedOps                     81569256                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.962497                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.962497                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.038964                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.038964                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98600334                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59464898                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                285097765                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43022493                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17231642                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13862                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              690                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          327.499448                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14882441                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1170                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         12720.035043                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   327.499448                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.639647                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.639647                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121853925                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121853925                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8833496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8833496                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6371133                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6371133                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4701                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4701                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3463                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3463                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15204629                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15204629                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15204629                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15204629                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         5911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5911                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         9183                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9183                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1141                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1721                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1721                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        15094                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15094                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        15094                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15094                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    123981000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    123981000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    191453148                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    191453148                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     18579000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     18579000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     26565000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     26565000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1789000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1789000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    315434148                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    315434148                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    315434148                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    315434148                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8839407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8839407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6380316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6380316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15219723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15219723                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15219723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15219723                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001439                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001439                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.195310                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.195310                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.331983                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.331983                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000992                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000992                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000992                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000992                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20974.623583                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20974.623583                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20848.649461                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20848.649461                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16283.085013                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16283.085013                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 15435.793144                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15435.793144                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20897.982510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20897.982510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20897.982510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20897.982510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         8156                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1501                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.433711                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          334                       # number of writebacks
system.cpu1.dcache.writebacks::total              334                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1710                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4131                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4131                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          743                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          743                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5841                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5841                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4201                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         5052                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5052                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          398                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          398                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1721                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1721                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         9253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         9253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         9253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         9253                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     79252000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     79252000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    100134645                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    100134645                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      7277000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7277000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     23236982                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23236982                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1675000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1675000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    179386645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    179386645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    179386645                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    179386645                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.068127                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.068127                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.331983                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.331983                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000608                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000608                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000608                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000608                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18865.032135                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18865.032135                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19820.792755                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19820.792755                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 18283.919598                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18283.919598                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13502.023242                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13502.023242                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19386.863180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19386.863180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19386.863180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19386.863180                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             3296                       # number of replacements
system.cpu1.icache.tags.tagsinuse          407.048187                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11849298                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3808                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3111.685399                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      29534749000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   407.048187                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.795016                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.795016                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94834690                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94834690                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11849298                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11849298                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11849298                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11849298                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11849298                       # number of overall hits
system.cpu1.icache.overall_hits::total       11849298                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         4562                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4562                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         4562                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4562                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         4562                       # number of overall misses
system.cpu1.icache.overall_misses::total         4562                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    194283000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    194283000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    194283000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    194283000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    194283000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    194283000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11853860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11853860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11853860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11853860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11853860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11853860                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000385                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000385                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000385                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42587.242438                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42587.242438                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42587.242438                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42587.242438                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42587.242438                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42587.242438                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         3296                       # number of writebacks
system.cpu1.icache.writebacks::total             3296                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          752                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          752                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          752                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3810                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3810                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3810                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3810                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3810                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3810                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    169870000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    169870000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    169870000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    169870000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    169870000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    169870000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 44585.301837                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44585.301837                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 44585.301837                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44585.301837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 44585.301837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44585.301837                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14776200                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8466234                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           362848                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8103883                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6987962                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.229799                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2052095                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39410                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         456466                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            452222                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            4244                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2991                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        69479065                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          12254206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      85162671                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14776200                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9492279                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56811532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 732049                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         4138                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11892811                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                59269                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          69435907                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.387716                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.852307                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                16978310     24.45%     24.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8557896     12.32%     36.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43899701     63.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69435907                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.212671                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.225731                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                10134944                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10675050                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 37039913                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             11248002                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                337998                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4390195                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                28409                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              94076883                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                46992                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                337998                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                12525778                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1199848                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        399116                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45879449                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              9093718                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              93547089                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6950322                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 51022                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   933                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          119585262                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            435626599                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       121880110                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102237622                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                17347635                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             13460                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          7799                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9769175                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11455911                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7016614                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4216351                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1637978                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  92516605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              15840                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83088256                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1280403                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       11005667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     45218152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           629                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     69435907                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.196618                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.515812                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            3753112      5.41%      5.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48277334     69.53%     74.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17405461     25.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69435907                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51709637     95.16%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1959621      3.61%     98.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               673244      1.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64978405     78.20%     78.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483108      0.58%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11076385     13.33%     92.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6544952      7.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83088256                       # Type of FU issued
system.cpu2.iq.rate                          1.195875                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   54342502                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.654033                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291235323                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        103539497                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82801650                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             137430758                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1733093                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       872224                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          307                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1392                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       619865                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       121682                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         3515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                337998                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1179647                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                14462                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           92532487                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            68194                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11455911                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             7016614                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              7757                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   168                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   92                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1392                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        178515                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       177683                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              356198                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82987282                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             11039925                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           100973                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           42                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17569775                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12619850                       # Number of branches executed
system.cpu2.iew.exec_stores                   6529850                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.194421                       # Inst execution rate
system.cpu2.iew.wb_sent                      82816872                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82801650                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 62296731                       # num instructions producing a value
system.cpu2.iew.wb_consumers                149605652                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.191750                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.416406                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       11005707                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          15211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           334822                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     67921751                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.200304                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.041258                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7113117     10.47%     10.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50509947     74.36%     84.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6187602      9.11%     93.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1778264      2.62%     96.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       797520      1.17%     97.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       128905      0.19%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       462984      0.68%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       852970      1.26%     99.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        90442      0.13%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     67921751                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72135164                       # Number of instructions committed
system.cpu2.commit.committedOps              81526778                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16980436                       # Number of memory references committed
system.cpu2.commit.loads                     10583687                       # Number of loads committed
system.cpu2.commit.membars                       7884                       # Number of memory barriers committed
system.cpu2.commit.branches                  12490642                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74566165                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323426                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64075245     78.59%     78.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10583687     12.98%     92.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6396749      7.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81526778                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                90442                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160339478                       # The number of ROB reads
system.cpu2.rob.rob_writes                  186579231                       # The number of ROB writes
system.cpu2.timesIdled                           2228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          43158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    15382839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72135164                       # Number of Instructions Simulated
system.cpu2.committedOps                     81526778                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.963179                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.963179                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.038229                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.038229                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98583851                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59497957                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                285042520                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42850657                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17240620                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 13086                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              625                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          334.734348                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15220400                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1114                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         13662.836625                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   334.734348                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.653778                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.653778                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        121885065                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       121885065                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8830237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8830237                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6380775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6380775                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5122                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5122                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3653                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3653                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15211012                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15211012                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15211012                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15211012                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4585                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8359                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8359                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          564                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          564                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1484                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1484                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        12944                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12944                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        12944                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12944                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     99842000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     99842000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    178357180                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    178357180                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      9754000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      9754000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     22294000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     22294000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      2100000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2100000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    278199180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    278199180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    278199180                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    278199180                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8834822                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8834822                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6389134                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6389134                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5137                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5137                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15223956                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15223956                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15223956                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15223956                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000519                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000519                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.001308                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001308                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.099191                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.099191                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.288885                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.288885                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000850                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000850                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000850                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000850                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 21775.790622                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21775.790622                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 21337.143199                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21337.143199                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 17294.326241                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17294.326241                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15022.911051                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15022.911051                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 21492.520087                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21492.520087                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 21492.520087                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21492.520087                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         7534                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1399                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.385275                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          310                       # number of writebacks
system.cpu2.dcache.writebacks::total              310                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1279                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1279                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         3891                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3891                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          249                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          249                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         5170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         5170                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5170                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         3306                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3306                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4468                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4468                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          315                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          315                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1484                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1484                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         7774                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7774                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         7774                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7774                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     65064001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     65064001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     89248556                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     89248556                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      5786000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5786000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     19453989                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     19453989                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      1972000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1972000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    154312557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    154312557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    154312557                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    154312557                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000699                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000699                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.055399                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.055399                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.288885                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.288885                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000511                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000511                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000511                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000511                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19680.581065                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19680.581065                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 19975.057296                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19975.057296                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 18368.253968                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18368.253968                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13109.157008                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13109.157008                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19849.827245                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19849.827245                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 19849.827245                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19849.827245                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             3512                       # number of replacements
system.cpu2.icache.tags.tagsinuse          405.238637                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11887997                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4024                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2954.273608                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      29792741000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   405.238637                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.791482                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.791482                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         95146517                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        95146517                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11887997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11887997                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11887997                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11887997                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11887997                       # number of overall hits
system.cpu2.icache.overall_hits::total       11887997                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         4814                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4814                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         4814                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4814                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         4814                       # number of overall misses
system.cpu2.icache.overall_misses::total         4814                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    203674000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    203674000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    203674000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    203674000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    203674000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    203674000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11892811                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11892811                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11892811                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11892811                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11892811                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11892811                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000405                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000405                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 42308.683008                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42308.683008                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 42308.683008                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42308.683008                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 42308.683008                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42308.683008                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         3512                       # number of writebacks
system.cpu2.icache.writebacks::total             3512                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          785                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          785                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          785                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          785                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          785                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          785                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         4029                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         4029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         4029                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4029                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    179000000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    179000000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    179000000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    179000000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    179000000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    179000000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000339                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000339                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000339                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 44427.897741                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44427.897741                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 44427.897741                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44427.897741                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 44427.897741                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44427.897741                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14767568                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8439881                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           363771                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             8113052                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6978468                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.015324                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2060861                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39366                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         458585                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            453993                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            4592                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2994                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        69478809                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          12287625                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      85244129                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14767568                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9493322                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56776231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 733733                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         4595                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11924202                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                57698                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          69435329                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.389535                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.851502                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                16916490     24.36%     24.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8554866     12.32%     36.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43963973     63.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69435329                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.212548                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.226908                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                10137570                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10607119                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 37213982                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             11137753                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                338905                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4400968                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                28333                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              94170028                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                46901                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                338905                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                12503152                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1218992                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        407593                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45968110                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8998577                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              93645435                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6878472                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 50308                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   975                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          119641819                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            436167826                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       122063611                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102104960                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                17536856                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             13472                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7876                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9670489                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11468596                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7037320                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4220816                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1644986                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  92613296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15851                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83041966                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1290067                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       11157031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     45934780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           660                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     69435329                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.195961                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.516479                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            3790828      5.46%      5.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48247036     69.48%     74.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17397465     25.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69435329                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51646466     95.12%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1969743      3.63%     98.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               681730      1.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64934560     78.19%     78.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              483006      0.58%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11071162     13.33%     92.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6547832      7.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83041966                       # Type of FU issued
system.cpu3.iq.rate                          1.195213                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   54297939                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.653861                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         291107266                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        103787569                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82763613                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             137339905                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1733901                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       887232                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1401                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       639459                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       116298                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         3315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                338905                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1198406                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                14655                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           92629195                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            65965                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11468596                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             7037320                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7824                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   187                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  293                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1401                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        177101                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       180165                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              357266                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82943910                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             11036157                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            98055                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           48                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17569084                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12601751                       # Number of branches executed
system.cpu3.iew.exec_stores                   6532927                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.193802                       # Inst execution rate
system.cpu3.iew.wb_sent                      82778624                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82763613                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 62261649                       # num instructions producing a value
system.cpu3.iew.wb_consumers                149500964                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.191207                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.416463                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       11157054                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          15191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           335810                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     67901384                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.199859                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.041888                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7140847     10.52%     10.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50475194     74.34%     84.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6170147      9.09%     93.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1783058      2.63%     96.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       795297      1.17%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       130051      0.19%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       462427      0.68%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       853455      1.26%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        90908      0.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67901384                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72073892                       # Number of instructions committed
system.cpu3.commit.committedOps              81472116                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16979225                       # Number of memory references committed
system.cpu3.commit.loads                     10581364                       # Number of loads committed
system.cpu3.commit.membars                       7810                       # Number of memory barriers committed
system.cpu3.commit.branches                  12470350                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74539697                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2326939                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64021860     78.58%     78.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10581364     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6397861      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81472116                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                90908                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160416383                       # The number of ROB reads
system.cpu3.rob.rob_writes                  186792417                       # The number of ROB writes
system.cpu3.timesIdled                           2223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          43480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    15383095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72073892                       # Number of Instructions Simulated
system.cpu3.committedOps                     81472116                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.963994                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.963994                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.037351                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.037351                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98537113                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59519504                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284927153                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42710925                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17245503                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 13619                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements              645                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          325.460577                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15224255                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1147                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         13273.108108                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   325.460577                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.635665                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.635665                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        121905444                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       121905444                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8831109                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8831109                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6381986                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6381986                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5107                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5107                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3522                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3522                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15213095                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15213095                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15213095                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15213095                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4917                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4917                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8217                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8217                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          736                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          736                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1681                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1681                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        13134                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13134                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        13134                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13134                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    105514000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    105514000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    176127187                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    176127187                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     12576000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     12576000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     25544000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25544000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      2084000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2084000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    281641187                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    281641187                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    281641187                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    281641187                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8836026                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8836026                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6390203                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6390203                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15226229                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15226229                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15226229                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15226229                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000556                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000556                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001286                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001286                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.125963                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.125963                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.323083                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.323083                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000863                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000863                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000863                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000863                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 21459.019727                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21459.019727                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 21434.487891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 21434.487891                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 17086.956522                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17086.956522                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15195.716835                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15195.716835                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 21443.671920                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21443.671920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 21443.671920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21443.671920                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         7735                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1392                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.556753                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          317                       # number of writebacks
system.cpu3.dcache.writebacks::total              317                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1314                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1314                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         3763                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3763                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          336                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          336                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         5077                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5077                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         5077                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5077                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         3603                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3603                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4454                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4454                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          400                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          400                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1681                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1681                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         8057                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8057                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         8057                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8057                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     69511000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     69511000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     90276575                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     90276575                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      7538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     22315622                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22315622                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      1950000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1950000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    159787575                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    159787575                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    159787575                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    159787575                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000697                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.068458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.068458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.323083                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.323083                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000529                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000529                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000529                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000529                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19292.533999                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19292.533999                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 20268.651774                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20268.651774                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data        18845                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18845                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13275.206425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13275.206425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 19832.142857                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19832.142857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 19832.142857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19832.142857                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             3469                       # number of replacements
system.cpu3.icache.tags.tagsinuse          404.746944                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11919484                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3981                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2994.092941                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      29550819000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   404.746944                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.790521                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.790521                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         95397606                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        95397606                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11919484                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11919484                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11919484                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11919484                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11919484                       # number of overall hits
system.cpu3.icache.overall_hits::total       11919484                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         4718                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4718                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         4718                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4718                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         4718                       # number of overall misses
system.cpu3.icache.overall_misses::total         4718                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    201085000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    201085000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    201085000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    201085000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    201085000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    201085000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11924202                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11924202                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11924202                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11924202                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11924202                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11924202                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000396                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000396                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000396                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000396                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000396                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000396                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 42620.813904                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42620.813904                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 42620.813904                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42620.813904                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 42620.813904                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42620.813904                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         3469                       # number of writebacks
system.cpu3.icache.writebacks::total             3469                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          728                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          728                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          728                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         3990                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3990                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         3990                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3990                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         3990                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3990                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    177239000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    177239000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    177239000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    177239000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    177239000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    177239000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 44420.802005                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44420.802005                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 44420.802005                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44420.802005                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 44420.802005                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44420.802005                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               27111815                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         20465571                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           425475                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14517199                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               13345739                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.930537                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2160018                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39342                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         551497                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            548383                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3114                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3038                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        69478537                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          13029400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     132654361                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   27111815                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          16054140                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     55915349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 960763                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.TlbCycles                        92                       # Number of cycles fetch has spent waiting for tlb
system.cpu4.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         8376                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12599056                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                98537                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          69433626                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.068249                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.212034                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                15133713     21.80%     21.80% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3391061      4.88%     26.68% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                12511585     18.02%     44.70% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                38397267     55.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            69433626                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.390219                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.909285                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                13040275                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4973799                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 48719679                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2247244                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                452629                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4460014                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                28568                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             138969809                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                66169                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                452629                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                14385790                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1083404                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1808442                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 49605689                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2097672                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             137915261                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                988504                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                167109                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1032                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          202224146                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            639326736                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       169994223                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            183040621                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                19183522                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             65378                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         59958                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4109234                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            17482700                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6954354                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           808532                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1131193                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 136068663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             119937                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                129093710                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           934842                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       10379361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     33977123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           647                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     69433626                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.859239                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.855831                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            6105904      8.79%      8.79% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12685142     18.27%     27.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           35519172     51.16%     78.22% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           15123408     21.78%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       69433626                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               29821077     80.84%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    76      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.84% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4832047     13.10%     93.94% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2235475      6.06%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            104575572     81.01%     81.01% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              480435      0.37%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            17239342     13.35%     94.74% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6792955      5.26%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             129093710                       # Type of FU issued
system.cpu4.iq.rate                          1.858037                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   36888675                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.285751                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         365444561                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        146569115                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    128654429                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             165982385                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1751663                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1068092                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1154                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       299083                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        39054                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         2728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                452629                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1058398                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                19517                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          136188752                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           112070                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             17482700                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6954354                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             59831                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   438                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  313                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1154                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        183148                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       237854                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              421002                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            128842095                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             17186498                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           251613                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          152                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23953767                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23923178                       # Number of branches executed
system.cpu4.iew.exec_stores                   6767269                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.854416                       # Inst execution rate
system.cpu4.iew.wb_sent                     128727586                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    128654429                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 89434594                       # num instructions producing a value
system.cpu4.iew.wb_consumers                190018689                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.851715                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470662                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts       10379511                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         119290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           397723                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     67926677                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.852133                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.917276                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      9305760     13.70%     13.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35692827     52.55%     66.25% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8258137     12.16%     78.40% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3155415      4.65%     83.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5276512      7.77%     90.82% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       429063      0.63%     91.45% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1249646      1.84%     93.29% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      3089882      4.55%     97.84% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1469435      2.16%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     67926677                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           116049700                       # Number of instructions committed
system.cpu4.commit.committedOps             125809239                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      23069879                       # Number of memory references committed
system.cpu4.commit.loads                     16414608                       # Number of loads committed
system.cpu4.commit.membars                      59898                       # Number of memory barriers committed
system.cpu4.commit.branches                  23518778                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                108032977                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2429453                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       102268350     81.29%     81.29% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.37%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       16414608     13.05%     94.71% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6655271      5.29%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        125809239                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1469435                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   201945793                       # The number of ROB reads
system.cpu4.rob.rob_writes                  273887423                       # The number of ROB writes
system.cpu4.timesIdled                           2220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          44911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    15383367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  116049700                       # Number of Instructions Simulated
system.cpu4.committedOps                    125809239                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.598696                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.598696                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.670296                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.670296                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               149428252                       # number of integer regfile reads
system.cpu4.int_regfile_writes               78026124                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                441224803                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               107490189                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               24056801                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 13294                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements              658                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          375.023585                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21693893                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1161                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         18685.523686                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      55737274000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   375.023585                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.732468                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.732468                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        173634029                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       173634029                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     15039793                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       15039793                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6642627                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6642627                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5114                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5114                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3651                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3651                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21682420                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21682420                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21682420                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21682420                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         5032                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5032                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         5063                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5063                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          676                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          676                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         1523                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1523                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        10095                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         10095                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        10095                       # number of overall misses
system.cpu4.dcache.overall_misses::total        10095                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    108923000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    108923000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    114085493                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    114085493                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     12513000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     12513000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     22712000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     22712000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      2532000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2532000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    223008493                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    223008493                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    223008493                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    223008493                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     15044825                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     15044825                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6647690                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6647690                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5174                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5174                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21692515                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21692515                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21692515                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21692515                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000334                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000334                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000762                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000762                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.116753                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.116753                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.294356                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.294356                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000465                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000465                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000465                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000465                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 21646.065183                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 21646.065183                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 22533.180525                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 22533.180525                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 18510.355030                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 18510.355030                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 14912.672357                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 14912.672357                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 22090.984943                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 22090.984943                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 22090.984943                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 22090.984943                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         4649                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              907                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     5.125689                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu4.dcache.writebacks::total              323                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         1255                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1255                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2126                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2126                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          291                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          291                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         3381                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         3381                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         3381                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         3381                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         3777                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3777                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2937                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2937                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          385                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         1523                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         1523                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         6714                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6714                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         6714                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6714                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     72610001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     72610001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     61844698                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     61844698                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      7579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      7579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     19825986                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     19825986                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      2372000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      2372000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    134454699                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    134454699                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    134454699                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    134454699                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000442                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.066494                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.066494                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.294356                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.294356                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000310                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000310                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000310                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000310                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19224.252317                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19224.252317                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 21057.098400                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 21057.098400                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 19685.714286                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19685.714286                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 13017.718976                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 13017.718976                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 20026.020107                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 20026.020107                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 20026.020107                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 20026.020107                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements             3298                       # number of replacements
system.cpu4.icache.tags.tagsinuse          409.274850                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12594188                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3810                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3305.561155                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      25101161000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   409.274850                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.799365                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.799365                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        100796262                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       100796262                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12594188                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12594188                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12594188                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12594188                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12594188                       # number of overall hits
system.cpu4.icache.overall_hits::total       12594188                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         4868                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4868                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         4868                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4868                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         4868                       # number of overall misses
system.cpu4.icache.overall_misses::total         4868                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst    201172000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    201172000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst    201172000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    201172000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst    201172000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    201172000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12599056                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12599056                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12599056                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12599056                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12599056                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12599056                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000386                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000386                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 41325.390304                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 41325.390304                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 41325.390304                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 41325.390304                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 41325.390304                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 41325.390304                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks         3298                       # number of writebacks
system.cpu4.icache.writebacks::total             3298                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         1054                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         1054                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         1054                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         1054                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         1054                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         1054                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         3814                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3814                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         3814                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3814                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         3814                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3814                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst    169685000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    169685000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst    169685000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    169685000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst    169685000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    169685000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 44490.036707                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 44490.036707                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 44490.036707                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 44490.036707                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 44490.036707                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 44490.036707                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               26993319                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         20284053                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           433872                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14507717                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               13294041                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.634273                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2179379                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40751                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         557078                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            553227                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3851                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         2939                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        69478262                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          13131429                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     132417438                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   26993319                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          16026647                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     55804496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 975089                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.TlbCycles                        29                       # Number of cycles fetch has spent waiting for tlb
system.cpu5.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles        10341                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                 12704691                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               106142                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          69433873                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.066145                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.213477                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                15195596     21.88%     21.88% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3390400      4.88%     26.77% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                12473610     17.96%     44.73% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                38374267     55.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            69433873                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.388515                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.905883                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                13127602                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4892907                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 48730859                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2222564                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                459941                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4503904                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                28049                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             138887163                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65916                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                459941                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                14456870                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1092514                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1753298                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 49608332                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2062918                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             137832848                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                971850                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                166682                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                   812                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          201568110                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            639005195                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       170052102                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            182232283                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                19335824                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             63916                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         58482                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  4039909                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            17465684                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            7008668                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           845169                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1140921                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 135947778                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             117429                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                128911865                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           929091                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       10515333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     34270391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     69433873                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.856613                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.856039                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            6114022      8.81%      8.81% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           12790286     18.42%     27.23% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           35467116     51.08%     78.31% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           15062449     21.69%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       69433873                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               29498334     80.58%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    60      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.58% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4867521     13.30%     93.87% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2242734      6.13%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            104358756     80.95%     80.95% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479989      0.37%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.33% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            17220699     13.36%     94.69% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6847015      5.31%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             128911865                       # Type of FU issued
system.cpu5.iq.rate                          1.855427                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   36608649                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.283982                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         364795341                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        146581595                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    128471707                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             165520514                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1771568                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1059698                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1056                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       325543                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        39035                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          703                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                459941                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1067725                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                19346                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          136065357                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           113473                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             17465684                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             7008668                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             58385                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   414                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  111                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1056                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        184818                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       244400                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              429218                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            128657595                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             17168074                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           254268                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          150                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23987172                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                23817154                       # Number of branches executed
system.cpu5.iew.exec_stores                   6819098                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.851768                       # Inst execution rate
system.cpu5.iew.wb_sent                     128543413                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    128471707                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 89191009                       # num instructions producing a value
system.cpu5.iew.wb_consumers                189490867                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.849092                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470688                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts       10515488                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         117012                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           406269                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     67910032                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.848768                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.912811                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      9336417     13.75%     13.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     35630734     52.47%     66.22% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8304879     12.23%     78.45% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3182974      4.69%     83.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5250797      7.73%     90.86% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       440547      0.65%     91.51% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1254850      1.85%     93.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      3045235      4.48%     97.84% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1463599      2.16%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     67910032                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           115740767                       # Number of instructions committed
system.cpu5.commit.committedOps             125549874                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      23089111                       # Number of memory references committed
system.cpu5.commit.loads                     16405986                       # Number of loads committed
system.cpu5.commit.membars                      58859                       # Number of memory barriers committed
system.cpu5.commit.branches                  23405586                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                107947073                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2456291                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       101990155     81.23%     81.23% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.37%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       16405986     13.07%     94.68% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6683125      5.32%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        125549874                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1463599                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   201826637                       # The number of ROB reads
system.cpu5.rob.rob_writes                  273657477                       # The number of ROB writes
system.cpu5.timesIdled                           2174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          44389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    15383642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  115740767                       # Number of Instructions Simulated
system.cpu5.committedOps                    125549874                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.600292                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.600292                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.665856                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.665856                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               149230993                       # number of integer regfile reads
system.cpu5.int_regfile_writes               78143202                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                440693675                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               106608011                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               24080354                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12154                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements              574                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          354.003707                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21285940                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1021                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         20848.129285                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      56924272000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   354.003707                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.691413                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.691413                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        173559290                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       173559290                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     15005319                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       15005319                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6673919                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6673919                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5017                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5017                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4420                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4420                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21679238                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21679238                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21679238                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21679238                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         2852                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2852                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1723                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1723                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          541                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          541                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          706                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          706                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         4575                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          4575                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         4575                       # number of overall misses
system.cpu5.dcache.overall_misses::total         4575                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     72761000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     72761000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     50091884                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     50091884                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     10237000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     10237000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      9566000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      9566000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      3051000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3051000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    122852884                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    122852884                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    122852884                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    122852884                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     15008171                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     15008171                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6675642                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6675642                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5126                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5126                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21683813                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21683813                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21683813                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21683813                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000190                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000258                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000258                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.097337                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.097337                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.137729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.137729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000211                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000211                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 25512.272090                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25512.272090                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 29072.480557                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 29072.480557                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 18922.365989                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 18922.365989                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 13549.575071                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 13549.575071                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 26853.089399                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26853.089399                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 26853.089399                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26853.089399                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         1669                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              196                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     8.515306                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks          288                       # number of writebacks
system.cpu5.dcache.writebacks::total              288                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          816                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          816                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          771                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          771                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          159                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         1587                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1587                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         1587                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1587                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         2036                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         2036                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          952                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          952                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          382                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          382                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          706                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          706                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         2988                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2988                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         2988                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2988                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     46381000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     46381000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     26973932                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     26973932                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      7195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      7195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      8333995                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      8333995                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      2871000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      2871000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     73354932                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     73354932                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     73354932                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     73354932                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.068730                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.068730                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.137729                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.137729                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000138                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000138                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 22780.451866                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 22780.451866                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 28333.962185                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 28333.962185                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 18835.078534                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18835.078534                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 11804.525496                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 11804.525496                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 24549.843373                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 24549.843373                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 24549.843373                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 24549.843373                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements             3089                       # number of replacements
system.cpu5.icache.tags.tagsinuse          409.708772                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12700140                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3601                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          3526.836990                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      25399364000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   409.708772                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.800212                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.800212                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        101641121                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       101641121                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12700140                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12700140                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12700140                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12700140                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12700140                       # number of overall hits
system.cpu5.icache.overall_hits::total       12700140                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         4550                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         4550                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         4550                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          4550                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         4550                       # number of overall misses
system.cpu5.icache.overall_misses::total         4550                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst    189802000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    189802000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst    189802000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    189802000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst    189802000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    189802000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12704690                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12704690                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12704690                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12704690                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12704690                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12704690                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000358                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000358                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 41714.725275                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 41714.725275                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 41714.725275                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 41714.725275                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 41714.725275                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 41714.725275                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    12.666667                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks         3089                       # number of writebacks
system.cpu5.icache.writebacks::total             3089                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          949                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          949                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          949                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          949                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          949                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          949                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         3601                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3601                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         3601                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3601                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         3601                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3601                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst    160739000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    160739000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst    160739000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    160739000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst    160739000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    160739000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000283                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000283                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000283                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 44637.322966                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 44637.322966                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 44637.322966                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 44637.322966                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 44637.322966                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 44637.322966                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               27070957                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         20397117                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           427067                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14528066                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               13333247                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.775788                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2167232                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40865                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         554470                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            550694                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            3776                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         2925                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        69477977                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          13069167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     132585631                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   27070957                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          16051173                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     55870055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 962887                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.TlbCycles                        29                       # Number of cycles fetch has spent waiting for tlb
system.cpu6.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles        12568                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                 12642552                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               102601                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          69433291                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.067680                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.212422                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                15149440     21.82%     21.82% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3393415      4.89%     26.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                12498875     18.00%     44.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                38391561     55.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            69433291                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.389634                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.908312                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                13074949                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4934120                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 48728746                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2241768                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                453708                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4480324                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                28256                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             138962671                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                66230                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                453708                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                14414087                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1085228                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1777914                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 49616109                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2086245                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             137910710                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                984262                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                165538                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                   878                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          201993699                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            639317450                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       170040254                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            182791919                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                19201769                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             64584                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         59157                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4087415                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            17480550                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6980113                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           846386                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1131378                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 136055628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             118724                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                129070156                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           930940                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10414021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     34027198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           439                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     69433291                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.858909                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.855330                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            6086528      8.77%      8.77% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           12728065     18.33%     27.10% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           35514003     51.15%     78.25% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           15104695     21.75%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       69433291                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               29691735     80.73%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    16      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.73% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4846559     13.18%     93.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2242950      6.10%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            104526721     80.98%     80.98% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              479877      0.37%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.36% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            17238198     13.36%     94.72% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6819954      5.28%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             129070156                       # Type of FU issued
system.cpu6.iq.rate                          1.857713                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   36781260                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.284971                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         365285802                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        146589541                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    128632346                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             165851416                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1762369                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1059785                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1169                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       312767                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        41048                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked          669                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                453708                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1060256                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                18739                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          136174541                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           110576                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             17480550                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6980113                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             59052                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   377                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   58                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1169                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        183383                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       238781                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              422164                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            128818612                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             17185292                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           251543                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          189                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23978235                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23888882                       # Number of branches executed
system.cpu6.iew.exec_stores                   6792943                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.854093                       # Inst execution rate
system.cpu6.iew.wb_sent                     128704663                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    128632346                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 89373583                       # num instructions producing a value
system.cpu6.iew.wb_consumers                189877271                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.851412                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470691                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts       10414208                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         118285                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           399332                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     67922868                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.851517                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.915319                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      9288202     13.67%     13.67% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35691699     52.55%     66.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8280367     12.19%     78.41% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3171234      4.67%     83.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5262959      7.75%     90.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       434265      0.64%     91.47% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1253538      1.85%     93.32% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      3075025      4.53%     97.84% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1465579      2.16%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     67922868                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           115977267                       # Number of instructions committed
system.cpu6.commit.committedOps             125760331                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      23088111                       # Number of memory references committed
system.cpu6.commit.loads                     16420765                       # Number of loads committed
system.cpu6.commit.membars                      59469                       # Number of memory barriers committed
system.cpu6.commit.branches                  23482356                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                108049158                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2442194                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu       102201192     81.27%     81.27% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.37%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       16420765     13.06%     94.70% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6667346      5.30%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        125760331                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1465579                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   201938662                       # The number of ROB reads
system.cpu6.rob.rob_writes                  273861986                       # The number of ROB writes
system.cpu6.timesIdled                           2215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                          44686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    15383927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  115977267                       # Number of Instructions Simulated
system.cpu6.committedOps                    125760331                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.599065                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.599065                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.669267                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.669267                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               149397525                       # number of integer regfile reads
system.cpu6.int_regfile_writes               78100520                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                441187340                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               107172287                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               24075678                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 12366                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements              534                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          355.023846                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21218092                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              975                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         21762.145641                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   355.023846                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.693406                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.693406                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        173629470                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       173629470                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     15029579                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       15029579                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6658211                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6658211                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5020                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5020                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4261                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4261                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21687790                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21687790                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21687790                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21687790                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         3075                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3075                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1619                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1619                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          586                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          586                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          894                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          894                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         4694                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4694                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         4694                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4694                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     74152000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     74152000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     48480892                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     48480892                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     10918000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     10918000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     12768000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     12768000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data      3094000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      3094000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    122632892                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    122632892                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    122632892                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    122632892                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     15032654                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     15032654                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6659830                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6659830                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5155                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5155                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21692484                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21692484                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21692484                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21692484                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000205                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.000243                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.104531                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.104531                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.173424                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.173424                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000216                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000216                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 24114.471545                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 24114.471545                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 29944.961087                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 29944.961087                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 18631.399317                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 18631.399317                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 14281.879195                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 14281.879195                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 26125.456327                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 26125.456327                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 26125.456327                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 26125.456327                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         1546                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              178                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     8.685393                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks          265                       # number of writebacks
system.cpu6.dcache.writebacks::total              265                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          779                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          779                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data          751                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          751                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          205                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          205                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         1530                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1530                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         1530                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1530                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         2296                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         2296                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          868                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          868                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          381                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          381                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          894                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          894                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         3164                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3164                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         3164                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3164                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     48434000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     48434000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     25328934                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     25328934                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      7243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      7243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     11161994                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     11161994                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      2912000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      2912000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     73762934                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     73762934                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     73762934                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     73762934                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000130                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.067963                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.067963                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.173424                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.173424                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000146                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000146                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 21094.947735                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 21094.947735                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 29180.799539                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 29180.799539                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 19010.498688                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19010.498688                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 12485.451902                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 12485.451902                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 23313.190265                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 23313.190265                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 23313.190265                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 23313.190265                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             3187                       # number of replacements
system.cpu6.icache.tags.tagsinuse          409.847361                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12637851                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3699                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3416.558800                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      25217846000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   409.847361                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.800483                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.800483                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        101144108                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       101144108                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12637851                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12637851                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12637851                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12637851                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12637851                       # number of overall hits
system.cpu6.icache.overall_hits::total       12637851                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         4700                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4700                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         4700                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4700                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         4700                       # number of overall misses
system.cpu6.icache.overall_misses::total         4700                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst    195259000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    195259000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst    195259000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    195259000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst    195259000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    195259000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12642551                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12642551                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12642551                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12642551                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12642551                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12642551                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000372                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000372                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 41544.468085                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 41544.468085                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 41544.468085                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 41544.468085                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 41544.468085                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 41544.468085                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         3187                       # number of writebacks
system.cpu6.icache.writebacks::total             3187                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         1000                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         1000                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         1000                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         1000                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         1000                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         3700                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3700                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         3700                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3700                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         3700                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3700                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst    164947000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    164947000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst    164947000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    164947000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst    164947000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    164947000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000293                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000293                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000293                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000293                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000293                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 44580.270270                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 44580.270270                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 44580.270270                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 44580.270270                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 44580.270270                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 44580.270270                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31483072                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26475623                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           337111                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16589305                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15705889                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.674786                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1649554                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             25851                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         473932                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            471203                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2729                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2148                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        69477695                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          10021342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     141294042                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31483072                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17826646                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58992240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 854199                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles         2514                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9618832                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                64807                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          69443217                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.146495                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.149526                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                12880202     18.55%     18.55% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2899478      4.18%     22.72% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14830549     21.36%     44.08% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38832988     55.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            69443217                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.453139                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.033660                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                10398829                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              7065926                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48207223                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3363026                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                408213                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3179760                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                19251                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             142398553                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                45026                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                408213                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                12308821                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1145213                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2720817                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49649906                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3210247                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             141321213                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1566203                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                110114                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   992                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          225083415                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            653645891                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       168159140                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            204675363                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                20408049                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             96948                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         93343                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6524942                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18087800                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4894328                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           719148                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          756333                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139669035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             186641                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132322945                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1049617                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10720476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     35612873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           528                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     69443217                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.905484                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.859639                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            6701117      9.65%      9.65% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9147119     13.17%     22.82% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37609117     54.16%     76.98% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15985864     23.02%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       69443217                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38622055     88.39%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    50      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.39% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3482201      7.97%     96.35% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1592918      3.65%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109285330     82.59%     82.59% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              320290      0.24%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.83% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17927639     13.55%     96.38% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4786082      3.62%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132322945                       # Type of FU issued
system.cpu7.iq.rate                          1.904538                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43697224                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.330232                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         378835946                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        150576987                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    131974483                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             176020169                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1164513                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1192078                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          839                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       195331                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        27612                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         2547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                408213                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1128310                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                12596                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139855745                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            76519                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18087800                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4894328                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             93256                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   273                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                  195                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           839                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        121376                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       212241                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              333617                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            132155445                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17892135                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           167498                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           69                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22661430                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27389271                       # Number of branches executed
system.cpu7.iew.exec_stores                   4769295                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.902128                       # Inst execution rate
system.cpu7.iew.wb_sent                     132076523                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    131974483                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 93029696                       # num instructions producing a value
system.cpu7.iew.wb_consumers                192639010                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.899523                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.482922                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10720542                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         186113                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           318225                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     67909377                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.901581                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.004894                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      9005058     13.26%     13.26% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37723908     55.55%     68.81% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5763970      8.49%     77.30% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2203574      3.24%     80.54% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6221821      9.16%     89.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       400046      0.59%     90.29% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       843305      1.24%     91.54% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4656274      6.86%     98.39% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1091421      1.61%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     67909377                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122263424                       # Number of instructions committed
system.cpu7.commit.committedOps             129135200                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21594719                       # Number of memory references committed
system.cpu7.commit.loads                     16895722                       # Number of loads committed
system.cpu7.commit.membars                      93224                       # Number of memory barriers committed
system.cpu7.commit.branches                  26962482                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106205196                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1722162                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107226487     83.03%     83.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.24%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16895722     13.08%     96.36% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4698997      3.64%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        129135200                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1091421                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   205513652                       # The number of ROB reads
system.cpu7.rob.rob_writes                  281247433                       # The number of ROB writes
system.cpu7.timesIdled                           1722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          34478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    15384209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122263424                       # Number of Instructions Simulated
system.cpu7.committedOps                    129135200                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.568262                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.568262                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.759751                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.759751                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               150877510                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70491912                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                452217323                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               137206701                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23104804                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  8892                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements              343                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          330.004287                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           20865906                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              777                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         26854.447876                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   330.004287                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.644540                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.644540                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        169341864                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       169341864                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16460089                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16460089                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4688977                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4688977                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3438                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3438                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2317                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2317                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21149066                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21149066                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21149066                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21149066                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         5546                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         5546                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4999                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4999                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          418                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          418                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1113                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1113                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        10545                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         10545                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        10545                       # number of overall misses
system.cpu7.dcache.overall_misses::total        10545                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    109091000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    109091000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    112359524                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    112359524                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      7743000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      7743000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     17087000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     17087000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      1191000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      1191000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    221450524                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    221450524                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    221450524                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    221450524                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16465635                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16465635                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4693976                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4693976                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         3856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3430                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3430                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21159611                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21159611                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21159611                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21159611                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000337                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.001065                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001065                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.108402                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.108402                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.324490                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.324490                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000498                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000498                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 19670.212766                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 19670.212766                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 22476.400080                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 22476.400080                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 18523.923445                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 18523.923445                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 15352.201258                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 15352.201258                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 21000.523850                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 21000.523850                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 21000.523850                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 21000.523850                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         4483                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              867                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     5.170704                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks          151                       # number of writebacks
system.cpu7.dcache.writebacks::total              151                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          891                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          891                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         2248                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2248                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          191                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          191                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         3139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         3139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         3139                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         3139                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         4655                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4655                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         2751                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2751                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          227                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          227                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1113                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1113                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         7406                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7406                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         7406                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7406                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     80251000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     80251000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     55369721                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     55369721                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      4331000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      4331000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     14930987                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     14930987                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      1121000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1121000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    135620721                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    135620721                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    135620721                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    135620721                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000586                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000586                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.058869                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.058869                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.324490                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.324490                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000350                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000350                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000350                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000350                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 17239.742213                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 17239.742213                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 20127.125045                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 20127.125045                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 19079.295154                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19079.295154                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 13415.082659                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 13415.082659                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 18312.276668                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 18312.276668                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 18312.276668                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 18312.276668                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements             2567                       # number of replacements
system.cpu7.icache.tags.tagsinuse          410.014414                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9615015                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3079                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3122.772004                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      24967388000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   410.014414                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.800809                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.800809                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         76953740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        76953740                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9615015                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9615015                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9615015                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9615015                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9615015                       # number of overall hits
system.cpu7.icache.overall_hits::total        9615015                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         3817                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3817                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         3817                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3817                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         3817                       # number of overall misses
system.cpu7.icache.overall_misses::total         3817                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst    157419000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    157419000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst    157419000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    157419000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst    157419000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    157419000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9618832                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9618832                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9618832                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9618832                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9618832                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9618832                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000397                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000397                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000397                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000397                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000397                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000397                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 41241.550956                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 41241.550956                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 41241.550956                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 41241.550956                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 41241.550956                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 41241.550956                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks         2567                       # number of writebacks
system.cpu7.icache.writebacks::total             2567                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          733                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          733                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          733                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         3084                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3084                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         3084                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3084                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         3084                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3084                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst    134972000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    134972000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst    134972000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    134972000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst    134972000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    134972000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 43765.239948                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 43765.239948                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 43765.239948                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 43765.239948                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 43765.239948                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 43765.239948                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests        137614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        41803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        83498                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  84861904000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              62178                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           51                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3390                       # Transaction distribution
system.membus.trans_dist::WritebackClean        26831                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2876                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8564                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10262                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           15549                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          538                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          538                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19023                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19023                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          30954                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31275                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port        14264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port        17359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port        10914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port        13288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port        11564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port        11308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port        11437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port        11954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port        10920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port        10373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port        10291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port         5621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port        10586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port         5894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port         8727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port         9887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 174387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port       597632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port       260288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port       454656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port        97728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port       482240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port        88768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port       476608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port        92736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port       454784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port        88448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port       428160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port        78976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port       440704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port        74240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port       361152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port        60160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4537280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            56665                       # Total snoops (count)
system.membus.snoopTraffic                    2631424                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            104118                       # Request fanout histogram
system.membus.snoop_fanout::mean             2.241034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            2.347569                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12325     11.84%     11.84% # Request fanout histogram
system.membus.snoop_fanout::1                   51583     49.54%     61.38% # Request fanout histogram
system.membus.snoop_fanout::2                    9117      8.76%     70.14% # Request fanout histogram
system.membus.snoop_fanout::3                    6781      6.51%     76.65% # Request fanout histogram
system.membus.snoop_fanout::4                    6284      6.04%     82.69% # Request fanout histogram
system.membus.snoop_fanout::5                    6095      5.85%     88.54% # Request fanout histogram
system.membus.snoop_fanout::6                    4886      4.69%     93.23% # Request fanout histogram
system.membus.snoop_fanout::7                    4920      4.73%     97.96% # Request fanout histogram
system.membus.snoop_fanout::8                     349      0.34%     98.29% # Request fanout histogram
system.membus.snoop_fanout::9                     292      0.28%     98.57% # Request fanout histogram
system.membus.snoop_fanout::10                    271      0.26%     98.83% # Request fanout histogram
system.membus.snoop_fanout::11                    271      0.26%     99.09% # Request fanout histogram
system.membus.snoop_fanout::12                    245      0.24%     99.33% # Request fanout histogram
system.membus.snoop_fanout::13                    246      0.24%     99.56% # Request fanout histogram
system.membus.snoop_fanout::14                    239      0.23%     99.79% # Request fanout histogram
system.membus.snoop_fanout::15                    214      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total              104118                       # Request fanout histogram
system.membus.reqLayer0.occupancy           260612237                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24630999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           48437924                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy           19050000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy           42727876                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy           20145000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy          36534875                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy          19950000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy          38813510                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy          19070999                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer18.occupancy          33145754                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer21.occupancy          18005000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer22.occupancy          17285712                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy          18500000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer26.occupancy          18513459                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy          15420999                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer30.occupancy          35266532                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
