============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 30 2020  11:20:09 am
  Module:                 train_FSM
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance  Cells  Cell Area  Net Area  Total Area  Wireload     
----------------------------------------------------------------
train_FSM    130         36         0          36    <none> (D) 

 (D) = wireload is default in technology library
