<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/alu.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Matthias Baer &lt;baermatt@student.ethz.ch&gt;</span>
<a name="l-12"></a><span class="c1">// Author: Igor Loi &lt;igor.loi@unibo.it&gt;</span>
<a name="l-13"></a><span class="c1">// Author: Andreas Traber &lt;atraber@student.ethz.ch&gt;</span>
<a name="l-14"></a><span class="c1">// Author: Lukas Mueller &lt;lukasmue@student.ethz.ch&gt;</span>
<a name="l-15"></a><span class="c1">// Author: Florian Zaruba &lt;zaruabf@iis.ee.ethz.ch&gt;</span>
<a name="l-16"></a><span class="c1">//</span>
<a name="l-17"></a><span class="c1">// Date: 19.03.2017</span>
<a name="l-18"></a><span class="c1">// Description: Ariane ALU based on RI5CY&#39;s ALU</span>
<a name="l-19"></a>
<a name="l-20"></a><span class="kn">import</span> <span class="nn">ariane_pkg::*</span><span class="p">;</span>
<a name="l-21"></a>
<a name="l-22"></a><span class="k">module</span> <span class="n">alu</span> <span class="p">(</span>
<a name="l-23"></a>    <span class="k">input</span>  <span class="k">logic</span>                     <span class="n">clk_i</span><span class="p">,</span>          <span class="c1">// Clock</span>
<a name="l-24"></a>    <span class="k">input</span>  <span class="k">logic</span>                     <span class="n">rst_ni</span><span class="p">,</span>         <span class="c1">// Asynchronous reset active low</span>
<a name="l-25"></a>    <span class="k">input</span>  <span class="n">fu_data_t</span>                 <span class="n">fu_data_i</span><span class="p">,</span>
<a name="l-26"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">result_o</span><span class="p">,</span>
<a name="l-27"></a>    <span class="k">output</span> <span class="k">logic</span>                     <span class="n">alu_branch_res_o</span>
<a name="l-28"></a><span class="p">);</span>
<a name="l-29"></a>
<a name="l-30"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">operand_a_rev</span><span class="p">;</span>
<a name="l-31"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">operand_a_rev32</span><span class="p">;</span>
<a name="l-32"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">64</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">operand_b_neg</span><span class="p">;</span>
<a name="l-33"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">65</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">adder_result_ext_o</span><span class="p">;</span>
<a name="l-34"></a>    <span class="k">logic</span>        <span class="n">less</span><span class="p">;</span>  <span class="c1">// handles both signed and unsigned forms</span>
<a name="l-35"></a>
<a name="l-36"></a>    <span class="c1">// bit reverse operand_a for left shifts and bit counting</span>
<a name="l-37"></a>    <span class="k">generate</span>
<a name="l-38"></a>      <span class="k">genvar</span> <span class="n">k</span><span class="p">;</span>
<a name="l-39"></a>      <span class="k">for</span><span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="mh">64</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
<a name="l-40"></a>        <span class="k">assign</span> <span class="n">operand_a_rev</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="mh">63</span><span class="o">-</span><span class="n">k</span><span class="p">];</span>
<a name="l-41"></a>
<a name="l-42"></a>      <span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="mh">32</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
<a name="l-43"></a>        <span class="k">assign</span> <span class="n">operand_a_rev32</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="mh">31</span><span class="o">-</span><span class="n">k</span><span class="p">];</span>
<a name="l-44"></a>    <span class="k">endgenerate</span>
<a name="l-45"></a>
<a name="l-46"></a>    <span class="c1">// ------</span>
<a name="l-47"></a>    <span class="c1">// Adder</span>
<a name="l-48"></a>    <span class="c1">// ------</span>
<a name="l-49"></a>    <span class="k">logic</span>        <span class="n">adder_op_b_negate</span><span class="p">;</span>
<a name="l-50"></a>    <span class="k">logic</span>        <span class="n">adder_z_flag</span><span class="p">;</span>
<a name="l-51"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">64</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">adder_in_a</span><span class="p">,</span> <span class="n">adder_in_b</span><span class="p">;</span>
<a name="l-52"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">adder_result</span><span class="p">;</span>
<a name="l-53"></a>
<a name="l-54"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-55"></a>      <span class="n">adder_op_b_negate</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-56"></a>
<a name="l-57"></a>      <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span><span class="p">)</span>
<a name="l-58"></a>        <span class="c1">// ADDER OPS</span>
<a name="l-59"></a>        <span class="no">EQ</span><span class="p">,</span>  <span class="no">NE</span><span class="p">,</span>
<a name="l-60"></a>        <span class="no">SUB</span><span class="p">,</span> <span class="nl">SUBW:</span> <span class="n">adder_op_b_negate</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-61"></a>
<a name="l-62"></a>        <span class="k">default</span><span class="o">:</span> <span class="p">;</span>
<a name="l-63"></a>      <span class="k">endcase</span>
<a name="l-64"></a>    <span class="k">end</span>
<a name="l-65"></a>
<a name="l-66"></a>    <span class="c1">// prepare operand a</span>
<a name="l-67"></a>    <span class="k">assign</span> <span class="n">adder_in_a</span>    <span class="o">=</span> <span class="p">{</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">,</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<a name="l-68"></a>
<a name="l-69"></a>    <span class="c1">// prepare operand b</span>
<a name="l-70"></a>    <span class="k">assign</span> <span class="n">operand_b_neg</span> <span class="o">=</span> <span class="p">{</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">,</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}</span> <span class="o">^</span> <span class="p">{</span><span class="mh">65</span><span class="p">{</span><span class="n">adder_op_b_negate</span><span class="p">}};</span>
<a name="l-71"></a>    <span class="k">assign</span> <span class="n">adder_in_b</span>    <span class="o">=</span>  <span class="n">operand_b_neg</span> <span class="p">;</span>
<a name="l-72"></a>
<a name="l-73"></a>    <span class="c1">// actual adder</span>
<a name="l-74"></a>    <span class="k">assign</span> <span class="n">adder_result_ext_o</span> <span class="o">=</span> <span class="n">$unsigned</span><span class="p">(</span><span class="n">adder_in_a</span><span class="p">)</span> <span class="o">+</span> <span class="n">$unsigned</span><span class="p">(</span><span class="n">adder_in_b</span><span class="p">);</span>
<a name="l-75"></a>    <span class="k">assign</span> <span class="n">adder_result</span>       <span class="o">=</span> <span class="n">adder_result_ext_o</span><span class="p">[</span><span class="mh">64</span><span class="o">:</span><span class="mh">1</span><span class="p">];</span>
<a name="l-76"></a>    <span class="k">assign</span> <span class="n">adder_z_flag</span>       <span class="o">=</span> <span class="o">~|</span><span class="n">adder_result</span><span class="p">;</span>
<a name="l-77"></a>
<a name="l-78"></a>    <span class="c1">// get the right branch comparison result</span>
<a name="l-79"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">branch_resolve</span>
<a name="l-80"></a>        <span class="c1">// set comparison by default</span>
<a name="l-81"></a>        <span class="n">alu_branch_res_o</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-82"></a>        <span class="k">case</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span><span class="p">)</span>
<a name="l-83"></a>            <span class="nl">EQ:</span>       <span class="n">alu_branch_res_o</span> <span class="o">=</span> <span class="n">adder_z_flag</span><span class="p">;</span>
<a name="l-84"></a>            <span class="nl">NE:</span>       <span class="n">alu_branch_res_o</span> <span class="o">=</span> <span class="o">~</span><span class="n">adder_z_flag</span><span class="p">;</span>
<a name="l-85"></a>            <span class="no">LTS</span><span class="p">,</span> <span class="nl">LTU:</span> <span class="n">alu_branch_res_o</span> <span class="o">=</span> <span class="n">less</span><span class="p">;</span>
<a name="l-86"></a>            <span class="no">GES</span><span class="p">,</span> <span class="nl">GEU:</span> <span class="n">alu_branch_res_o</span> <span class="o">=</span> <span class="o">~</span><span class="n">less</span><span class="p">;</span>
<a name="l-87"></a>            <span class="k">default</span><span class="o">:</span>  <span class="n">alu_branch_res_o</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-88"></a>        <span class="k">endcase</span>
<a name="l-89"></a>    <span class="k">end</span>
<a name="l-90"></a>
<a name="l-91"></a>    <span class="c1">// ---------</span>
<a name="l-92"></a>    <span class="c1">// Shifts</span>
<a name="l-93"></a>    <span class="c1">// ---------</span>
<a name="l-94"></a>
<a name="l-95"></a>    <span class="c1">// TODO: this can probably optimized significantly</span>
<a name="l-96"></a>    <span class="k">logic</span>        <span class="n">shift_left</span><span class="p">;</span>          <span class="c1">// should we shift left</span>
<a name="l-97"></a>    <span class="k">logic</span>        <span class="n">shift_arithmetic</span><span class="p">;</span>
<a name="l-98"></a>
<a name="l-99"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_amt</span><span class="p">;</span>           <span class="c1">// amount of shift, to the right</span>
<a name="l-100"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_op_a</span><span class="p">;</span>          <span class="c1">// input of the shifter</span>
<a name="l-101"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_op_a32</span><span class="p">;</span>        <span class="c1">// input to the 32 bit shift operation</span>
<a name="l-102"></a>
<a name="l-103"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_result</span><span class="p">;</span>
<a name="l-104"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_result32</span><span class="p">;</span>
<a name="l-105"></a>
<a name="l-106"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">64</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_right_result</span><span class="p">;</span>
<a name="l-107"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_right_result32</span><span class="p">;</span>
<a name="l-108"></a>
<a name="l-109"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_left_result</span><span class="p">;</span>
<a name="l-110"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_left_result32</span><span class="p">;</span>
<a name="l-111"></a>
<a name="l-112"></a>    <span class="k">assign</span> <span class="n">shift_amt</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">;</span>
<a name="l-113"></a>
<a name="l-114"></a>    <span class="k">assign</span> <span class="n">shift_left</span> <span class="o">=</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">SLL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">SLLW</span><span class="p">);</span>
<a name="l-115"></a>
<a name="l-116"></a>    <span class="k">assign</span> <span class="n">shift_arithmetic</span> <span class="o">=</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">SRA</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">SRAW</span><span class="p">);</span>
<a name="l-117"></a>
<a name="l-118"></a>    <span class="c1">// right shifts, we let the synthesizer optimize this</span>
<a name="l-119"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">64</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_op_a_64</span><span class="p">;</span>
<a name="l-120"></a>    <span class="k">logic</span> <span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">shift_op_a_32</span><span class="p">;</span>
<a name="l-121"></a>
<a name="l-122"></a>    <span class="c1">// choose the bit reversed or the normal input for shift operand a</span>
<a name="l-123"></a>    <span class="k">assign</span> <span class="n">shift_op_a</span>    <span class="o">=</span> <span class="n">shift_left</span> <span class="o">?</span> <span class="n">operand_a_rev</span>   <span class="o">:</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">;</span>
<a name="l-124"></a>    <span class="k">assign</span> <span class="n">shift_op_a32</span>  <span class="o">=</span> <span class="n">shift_left</span> <span class="o">?</span> <span class="n">operand_a_rev32</span> <span class="o">:</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-125"></a>
<a name="l-126"></a>    <span class="k">assign</span> <span class="n">shift_op_a_64</span> <span class="o">=</span> <span class="p">{</span> <span class="n">shift_arithmetic</span> <span class="o">&amp;</span> <span class="n">shift_op_a</span><span class="p">[</span><span class="mh">63</span><span class="p">],</span> <span class="n">shift_op_a</span><span class="p">};</span>
<a name="l-127"></a>    <span class="k">assign</span> <span class="n">shift_op_a_32</span> <span class="o">=</span> <span class="p">{</span> <span class="n">shift_arithmetic</span> <span class="o">&amp;</span> <span class="n">shift_op_a</span><span class="p">[</span><span class="mh">31</span><span class="p">],</span> <span class="n">shift_op_a32</span><span class="p">};</span>
<a name="l-128"></a>
<a name="l-129"></a>    <span class="k">assign</span> <span class="n">shift_right_result</span>     <span class="o">=</span> <span class="n">$unsigned</span><span class="p">(</span><span class="n">$signed</span><span class="p">(</span><span class="n">shift_op_a_64</span><span class="p">)</span> <span class="o">&gt;&gt;&gt;</span> <span class="n">shift_amt</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-130"></a>
<a name="l-131"></a>    <span class="k">assign</span> <span class="n">shift_right_result32</span>   <span class="o">=</span> <span class="n">$unsigned</span><span class="p">(</span><span class="n">$signed</span><span class="p">(</span><span class="n">shift_op_a_32</span><span class="p">)</span> <span class="o">&gt;&gt;&gt;</span> <span class="n">shift_amt</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-132"></a>    <span class="c1">// bit reverse the shift_right_result for left shifts</span>
<a name="l-133"></a>    <span class="k">genvar</span> <span class="n">j</span><span class="p">;</span>
<a name="l-134"></a>    <span class="k">generate</span>
<a name="l-135"></a>      <span class="k">for</span><span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mh">64</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
<a name="l-136"></a>        <span class="k">assign</span> <span class="n">shift_left_result</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">shift_right_result</span><span class="p">[</span><span class="mh">63</span><span class="o">-</span><span class="n">j</span><span class="p">];</span>
<a name="l-137"></a>
<a name="l-138"></a>      <span class="k">for</span><span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mh">32</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
<a name="l-139"></a>        <span class="k">assign</span> <span class="n">shift_left_result32</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">shift_right_result32</span><span class="p">[</span><span class="mh">31</span><span class="o">-</span><span class="n">j</span><span class="p">];</span>
<a name="l-140"></a>
<a name="l-141"></a>    <span class="k">endgenerate</span>
<a name="l-142"></a>
<a name="l-143"></a>    <span class="k">assign</span> <span class="n">shift_result</span> <span class="o">=</span> <span class="n">shift_left</span> <span class="o">?</span> <span class="n">shift_left_result</span> <span class="o">:</span> <span class="n">shift_right_result</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-144"></a>    <span class="k">assign</span> <span class="n">shift_result32</span> <span class="o">=</span> <span class="n">shift_left</span> <span class="o">?</span> <span class="n">shift_left_result32</span> <span class="o">:</span> <span class="n">shift_right_result32</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-145"></a>
<a name="l-146"></a>    <span class="c1">// ------------</span>
<a name="l-147"></a>    <span class="c1">// Comparisons</span>
<a name="l-148"></a>    <span class="c1">// ------------</span>
<a name="l-149"></a>
<a name="l-150"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-151"></a>        <span class="k">logic</span> <span class="n">sgn</span><span class="p">;</span>
<a name="l-152"></a>        <span class="n">sgn</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-153"></a>
<a name="l-154"></a>        <span class="k">if</span> <span class="p">((</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">SLTS</span><span class="p">)</span> <span class="o">||</span>
<a name="l-155"></a>            <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">LTS</span><span class="p">)</span>  <span class="o">||</span>
<a name="l-156"></a>            <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span> <span class="o">==</span> <span class="no">GES</span><span class="p">))</span>
<a name="l-157"></a>            <span class="n">sgn</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-158"></a>
<a name="l-159"></a>        <span class="n">less</span> <span class="o">=</span> <span class="p">(</span><span class="n">$signed</span><span class="p">({</span><span class="n">sgn</span> <span class="o">&amp;</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">[</span><span class="mh">63</span><span class="p">],</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span><span class="p">})</span>  <span class="o">&lt;</span>  <span class="n">$signed</span><span class="p">({</span><span class="n">sgn</span> <span class="o">&amp;</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">[</span><span class="mh">63</span><span class="p">],</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">}));</span>
<a name="l-160"></a>    <span class="k">end</span>
<a name="l-161"></a>
<a name="l-162"></a>    <span class="c1">// -----------</span>
<a name="l-163"></a>    <span class="c1">// Result MUX</span>
<a name="l-164"></a>    <span class="c1">// -----------</span>
<a name="l-165"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-166"></a>        <span class="n">result_o</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-167"></a>
<a name="l-168"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">fu_data_i</span><span class="p">.</span><span class="n">operator</span><span class="p">)</span>
<a name="l-169"></a>            <span class="c1">// Standard Operations</span>
<a name="l-170"></a>            <span class="nl">ANDL:</span>  <span class="n">result_o</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span> <span class="o">&amp;</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">;</span>
<a name="l-171"></a>            <span class="nl">ORL:</span>   <span class="n">result_o</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span> <span class="o">|</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">;</span>
<a name="l-172"></a>            <span class="nl">XORL:</span>  <span class="n">result_o</span> <span class="o">=</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_a</span> <span class="o">^</span> <span class="n">fu_data_i</span><span class="p">.</span><span class="n">operand_b</span><span class="p">;</span>
<a name="l-173"></a>
<a name="l-174"></a>            <span class="c1">// Adder Operations</span>
<a name="l-175"></a>            <span class="no">ADD</span><span class="p">,</span> <span class="nl">SUB:</span> <span class="n">result_o</span> <span class="o">=</span> <span class="n">adder_result</span><span class="p">;</span>
<a name="l-176"></a>            <span class="c1">// Add word: Ignore the upper bits and sign extend to 64 bit</span>
<a name="l-177"></a>            <span class="no">ADDW</span><span class="p">,</span> <span class="nl">SUBW:</span> <span class="n">result_o</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">32</span><span class="p">{</span><span class="n">adder_result</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span> <span class="n">adder_result</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
<a name="l-178"></a>            <span class="c1">// Shift Operations</span>
<a name="l-179"></a>            <span class="no">SLL</span><span class="p">,</span>
<a name="l-180"></a>            <span class="no">SRL</span><span class="p">,</span> <span class="nl">SRA:</span> <span class="n">result_o</span> <span class="o">=</span> <span class="n">shift_result</span><span class="p">;</span>
<a name="l-181"></a>            <span class="c1">// Shifts 32 bit</span>
<a name="l-182"></a>            <span class="no">SLLW</span><span class="p">,</span>
<a name="l-183"></a>            <span class="no">SRLW</span><span class="p">,</span> <span class="nl">SRAW:</span> <span class="n">result_o</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">32</span><span class="p">{</span><span class="n">shift_result32</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span> <span class="n">shift_result32</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
<a name="l-184"></a>
<a name="l-185"></a>            <span class="c1">// Comparison Operations</span>
<a name="l-186"></a>            <span class="no">SLTS</span><span class="p">,</span>  <span class="nl">SLTU:</span> <span class="n">result_o</span> <span class="o">=</span> <span class="p">{</span><span class="mh">63</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">less</span><span class="p">};</span>
<a name="l-187"></a>
<a name="l-188"></a>            <span class="k">default</span><span class="o">:</span> <span class="p">;</span> <span class="c1">// default case to suppress unique warning</span>
<a name="l-189"></a>        <span class="k">endcase</span>
<a name="l-190"></a>    <span class="k">end</span>
<a name="l-191"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>