Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
Start time: 18:42:18 on Mar 20,2024
vlog -work work ./design/design.v ./design/tb.v -l vcompile.txt 
** Error: (vlog-13069) ./design/design.v(1): near "'d": syntax error, unexpected BASE.
** Error: (vlog-13057) ./design/design.v(1): Expecting numeric digits.
** Error: (vlog-13057) ./design/design.v(1): Expecting numeric digits.
** Warning: ./design/design.v(1): (vlog-13304) Invalid use of Verilog config keyword 'include' found.
** Error: ./design/design.v(1): Missing ';' from include file path spec.
** Error: ./design/design.v(1): Cannot find `include file "itfromanotherfile.Hereisthecorrectedcodewithasimpledual-portRAMmodule:" in directories:
    F:/modeltech64_10.7/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modeltech64_10.7/uvm-1.1d/../verilog_src/uvm-1.1d/src
** Warning: ./design/design.v(2): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: `.
** Error: ./design/design.v(2): (vlog-2163) Macro `verilog is undefined.
-- Compiling module tb
End time: 18:42:18 on Mar 20,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 2
