-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_prediction\hdlsrc\parallel_8_prediction\parallel_8_prediction.vhd
-- Created: 2022-10-18 09:35:06
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_prediction
-- Source Path: parallel_8_prediction
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_prediction IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        id_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        iq_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        ix_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        iy_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        omega_m_measured                  :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
        valid_in                          :   IN    std_logic;  -- ufix1
        Reset_1                           :   IN    std_logic;  -- ufix1
        valid_in_ADC                      :   IN    std_logic;  -- ufix1
        dqxy_phase_voltage_per_switching_state :   IN    std_logic_vector(767 DOWNTO 0);  -- ufix768
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        Prediction                        :   OUT   std_logic_vector(575 DOWNTO 0);  -- ufix576
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END parallel_8_prediction;


ARCHITECTURE rtl OF parallel_8_prediction IS

  -- Component Declarations
  COMPONENT parallel_8_prediction_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT parallel_8_prediction_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          write_Lq_AXI                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_Ld_AXI                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_SampleTime_div_Ld_AXI     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_SampleTime_div_Lq_AXI     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_SampleTime_div_Lx_AXI     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_pole_pairs_AXI            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_SampleTime_div_Ly_AXI     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_Rs_AXI                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_psiPM_AXI                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT parallel_8_prediction_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          Lq_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Ld_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ld_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lq_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lx_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ly_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Rs_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_m_measured                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          pole_pairs_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psiPM_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          valid_in                        :   IN    std_logic;  -- ufix1
          Reset_1                         :   IN    std_logic;  -- ufix1
          valid_in_ADC                    :   IN    std_logic;  -- ufix1
          dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          Prediction_0                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_1                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_2                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_3                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_4                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_5                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_6                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_7                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_8                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_9                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_10                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_11                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_12                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_13                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_14                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_15                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_16                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_17                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_18                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_19                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_20                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_21                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_22                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_23                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_24                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_25                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_26                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_27                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_28                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_29                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_30                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_31                   :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_prediction_reset_sync
    USE ENTITY work.parallel_8_prediction_reset_sync(rtl);

  FOR ALL : parallel_8_prediction_axi_lite
    USE ENTITY work.parallel_8_prediction_axi_lite(rtl);

  FOR ALL : parallel_8_prediction_dut
    USE ENTITY work.parallel_8_prediction_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL write_Lq_AXI                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_Ld_AXI                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_SampleTime_div_Ld_AXI      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_SampleTime_div_Lq_AXI      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_SampleTime_div_Lx_AXI      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_pole_pairs_AXI             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_SampleTime_div_Ly_AXI      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_Rs_AXI                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_psiPM_AXI                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL id_k_1_unsigned                  : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL id_k_1_sig                       : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL iq_k_1_unsigned                  : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL iq_k_1_sig                       : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL ix_k_1_unsigned                  : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL ix_k_1_sig                       : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL iy_k_1_unsigned                  : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL iy_k_1_sig                       : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL omega_m_measured_unsigned        : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL omega_m_measured_sig             : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_0_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_1 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_1 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_1_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_2 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_2 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_2_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_3 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_3 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_3_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_4 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_4 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_4_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_5 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_5 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_5_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_6 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_6 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_6_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_7 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_7 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_7_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_8 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_8 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_8_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_9 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_9 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_9_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_10 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_10 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_10_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_11 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_11 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_11_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_12 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_12 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_12_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_13 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_13 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_13_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_14 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_14 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_14_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_15 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_15 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_15_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_16 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_16 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_16_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_17 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_17 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_17_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_18 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_18 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_18_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_19 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_19 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_19_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_20 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_20 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_20_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_21 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_21 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_21_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_22 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_22 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_22_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_23 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_23 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_23_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_24 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_24 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_24_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_25 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_25 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_25_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_26 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_26 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_26_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_27 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_27 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_27_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_28 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_28 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_28_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_29 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_29 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_29_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_30 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_30 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_30_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL dqxy_phase_voltage_per_switching_state_unsigned_31 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL dqxy_phase_voltage_per_switching_state_slice_31 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL dqxy_phase_voltage_per_switching_state_31_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Prediction_0_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_1_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_2_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_3_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_4_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_5_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_6_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_7_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_8_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_9_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_10_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_11_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_12_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_13_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_14_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_15_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_16_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_17_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_18_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_19_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_20_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_21_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_22_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_23_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_24_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_25_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_26_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_27_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_28_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_29_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_30_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_31_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Index_sig_signed                 : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Index_tmp                        : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Prediction_31_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_30_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_29_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_28_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_27_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_26_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_25_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_24_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_23_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_22_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_21_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_20_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_19_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_18_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_17_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_16_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_15_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_14_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_13_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_12_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_11_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_10_sig_signed         : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_9_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_8_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_7_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_6_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_5_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_4_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_3_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_2_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_1_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_0_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Prediction_tmp                   : unsigned(575 DOWNTO 0);  -- ufix576

BEGIN
  u_parallel_8_prediction_reset_sync_inst : parallel_8_prediction_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_parallel_8_prediction_axi_lite_inst : parallel_8_prediction_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              write_Lq_AXI => write_Lq_AXI,  -- ufix32
              write_Ld_AXI => write_Ld_AXI,  -- ufix32
              write_SampleTime_div_Ld_AXI => write_SampleTime_div_Ld_AXI,  -- ufix32
              write_SampleTime_div_Lq_AXI => write_SampleTime_div_Lq_AXI,  -- ufix32
              write_SampleTime_div_Lx_AXI => write_SampleTime_div_Lx_AXI,  -- ufix32
              write_pole_pairs_AXI => write_pole_pairs_AXI,  -- ufix32
              write_SampleTime_div_Ly_AXI => write_SampleTime_div_Ly_AXI,  -- ufix32
              write_Rs_AXI => write_Rs_AXI,  -- ufix32
              write_psiPM_AXI => write_psiPM_AXI,  -- ufix32
              reset_internal => reset_internal  -- ufix1
              );

  u_parallel_8_prediction_dut_inst : parallel_8_prediction_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              Lq_AXI => write_Lq_AXI,  -- ufix32
              Ld_AXI => write_Ld_AXI,  -- ufix32
              SampleTime_div_Ld_AXI => write_SampleTime_div_Ld_AXI,  -- ufix32
              SampleTime_div_Lq_AXI => write_SampleTime_div_Lq_AXI,  -- ufix32
              SampleTime_div_Lx_AXI => write_SampleTime_div_Lx_AXI,  -- ufix32
              SampleTime_div_Ly_AXI => write_SampleTime_div_Ly_AXI,  -- ufix32
              id_k_1 => std_logic_vector(id_k_1_sig),  -- sfix18_En11
              iq_k_1 => std_logic_vector(iq_k_1_sig),  -- sfix18_En11
              ix_k_1 => std_logic_vector(ix_k_1_sig),  -- sfix18_En11
              iy_k_1 => std_logic_vector(iy_k_1_sig),  -- sfix18_En11
              Rs_AXI => write_Rs_AXI,  -- ufix32
              omega_m_measured => std_logic_vector(omega_m_measured_sig),  -- sfix24_En11
              pole_pairs_AXI => write_pole_pairs_AXI,  -- ufix32
              psiPM_AXI => write_psiPM_AXI,  -- ufix32
              valid_in => valid_in,  -- ufix1
              Reset_1 => Reset_1,  -- ufix1
              valid_in_ADC => valid_in_ADC,  -- ufix1
              dqxy_phase_voltage_per_switching_state_0 => std_logic_vector(dqxy_phase_voltage_per_switching_state_0_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_1 => std_logic_vector(dqxy_phase_voltage_per_switching_state_1_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_2 => std_logic_vector(dqxy_phase_voltage_per_switching_state_2_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_3 => std_logic_vector(dqxy_phase_voltage_per_switching_state_3_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_4 => std_logic_vector(dqxy_phase_voltage_per_switching_state_4_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_5 => std_logic_vector(dqxy_phase_voltage_per_switching_state_5_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_6 => std_logic_vector(dqxy_phase_voltage_per_switching_state_6_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_7 => std_logic_vector(dqxy_phase_voltage_per_switching_state_7_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_8 => std_logic_vector(dqxy_phase_voltage_per_switching_state_8_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_9 => std_logic_vector(dqxy_phase_voltage_per_switching_state_9_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_10 => std_logic_vector(dqxy_phase_voltage_per_switching_state_10_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_11 => std_logic_vector(dqxy_phase_voltage_per_switching_state_11_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_12 => std_logic_vector(dqxy_phase_voltage_per_switching_state_12_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_13 => std_logic_vector(dqxy_phase_voltage_per_switching_state_13_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_14 => std_logic_vector(dqxy_phase_voltage_per_switching_state_14_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_15 => std_logic_vector(dqxy_phase_voltage_per_switching_state_15_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_16 => std_logic_vector(dqxy_phase_voltage_per_switching_state_16_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_17 => std_logic_vector(dqxy_phase_voltage_per_switching_state_17_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_18 => std_logic_vector(dqxy_phase_voltage_per_switching_state_18_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_19 => std_logic_vector(dqxy_phase_voltage_per_switching_state_19_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_20 => std_logic_vector(dqxy_phase_voltage_per_switching_state_20_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_21 => std_logic_vector(dqxy_phase_voltage_per_switching_state_21_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_22 => std_logic_vector(dqxy_phase_voltage_per_switching_state_22_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_23 => std_logic_vector(dqxy_phase_voltage_per_switching_state_23_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_24 => std_logic_vector(dqxy_phase_voltage_per_switching_state_24_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_25 => std_logic_vector(dqxy_phase_voltage_per_switching_state_25_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_26 => std_logic_vector(dqxy_phase_voltage_per_switching_state_26_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_27 => std_logic_vector(dqxy_phase_voltage_per_switching_state_27_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_28 => std_logic_vector(dqxy_phase_voltage_per_switching_state_28_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_29 => std_logic_vector(dqxy_phase_voltage_per_switching_state_29_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_30 => std_logic_vector(dqxy_phase_voltage_per_switching_state_30_sig),  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_31 => std_logic_vector(dqxy_phase_voltage_per_switching_state_31_sig),  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              Index => Index_sig,  -- sfix32
              Prediction_0 => Prediction_0_sig,  -- sfix18_En11
              Prediction_1 => Prediction_1_sig,  -- sfix18_En11
              Prediction_2 => Prediction_2_sig,  -- sfix18_En11
              Prediction_3 => Prediction_3_sig,  -- sfix18_En11
              Prediction_4 => Prediction_4_sig,  -- sfix18_En11
              Prediction_5 => Prediction_5_sig,  -- sfix18_En11
              Prediction_6 => Prediction_6_sig,  -- sfix18_En11
              Prediction_7 => Prediction_7_sig,  -- sfix18_En11
              Prediction_8 => Prediction_8_sig,  -- sfix18_En11
              Prediction_9 => Prediction_9_sig,  -- sfix18_En11
              Prediction_10 => Prediction_10_sig,  -- sfix18_En11
              Prediction_11 => Prediction_11_sig,  -- sfix18_En11
              Prediction_12 => Prediction_12_sig,  -- sfix18_En11
              Prediction_13 => Prediction_13_sig,  -- sfix18_En11
              Prediction_14 => Prediction_14_sig,  -- sfix18_En11
              Prediction_15 => Prediction_15_sig,  -- sfix18_En11
              Prediction_16 => Prediction_16_sig,  -- sfix18_En11
              Prediction_17 => Prediction_17_sig,  -- sfix18_En11
              Prediction_18 => Prediction_18_sig,  -- sfix18_En11
              Prediction_19 => Prediction_19_sig,  -- sfix18_En11
              Prediction_20 => Prediction_20_sig,  -- sfix18_En11
              Prediction_21 => Prediction_21_sig,  -- sfix18_En11
              Prediction_22 => Prediction_22_sig,  -- sfix18_En11
              Prediction_23 => Prediction_23_sig,  -- sfix18_En11
              Prediction_24 => Prediction_24_sig,  -- sfix18_En11
              Prediction_25 => Prediction_25_sig,  -- sfix18_En11
              Prediction_26 => Prediction_26_sig,  -- sfix18_En11
              Prediction_27 => Prediction_27_sig,  -- sfix18_En11
              Prediction_28 => Prediction_28_sig,  -- sfix18_En11
              Prediction_29 => Prediction_29_sig,  -- sfix18_En11
              Prediction_30 => Prediction_30_sig,  -- sfix18_En11
              Prediction_31 => Prediction_31_sig  -- sfix18_En11
              );

  ip_timestamp <= unsigned'(X"83BCAF47");

  reset_cm <=  NOT IPCORE_RESETN;

  reset_before_sync <= reset_cm OR reset_internal;

  id_k_1_unsigned <= unsigned(id_k_1);

  id_k_1_sig <= signed(id_k_1_unsigned);

  iq_k_1_unsigned <= unsigned(iq_k_1);

  iq_k_1_sig <= signed(iq_k_1_unsigned);

  ix_k_1_unsigned <= unsigned(ix_k_1);

  ix_k_1_sig <= signed(ix_k_1_unsigned);

  iy_k_1_unsigned <= unsigned(iy_k_1);

  iy_k_1_sig <= signed(iy_k_1_unsigned);

  omega_m_measured_unsigned <= unsigned(omega_m_measured);

  omega_m_measured_sig <= signed(omega_m_measured_unsigned);

  dqxy_phase_voltage_per_switching_state_unsigned <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice <= dqxy_phase_voltage_per_switching_state_unsigned(23 DOWNTO 0);

  dqxy_phase_voltage_per_switching_state_0_sig <= signed(dqxy_phase_voltage_per_switching_state_slice);

  dqxy_phase_voltage_per_switching_state_unsigned_1 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_1 <= dqxy_phase_voltage_per_switching_state_unsigned_1(47 DOWNTO 24);

  dqxy_phase_voltage_per_switching_state_1_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_1);

  dqxy_phase_voltage_per_switching_state_unsigned_2 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_2 <= dqxy_phase_voltage_per_switching_state_unsigned_2(71 DOWNTO 48);

  dqxy_phase_voltage_per_switching_state_2_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_2);

  dqxy_phase_voltage_per_switching_state_unsigned_3 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_3 <= dqxy_phase_voltage_per_switching_state_unsigned_3(95 DOWNTO 72);

  dqxy_phase_voltage_per_switching_state_3_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_3);

  dqxy_phase_voltage_per_switching_state_unsigned_4 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_4 <= dqxy_phase_voltage_per_switching_state_unsigned_4(119 DOWNTO 96);

  dqxy_phase_voltage_per_switching_state_4_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_4);

  dqxy_phase_voltage_per_switching_state_unsigned_5 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_5 <= dqxy_phase_voltage_per_switching_state_unsigned_5(143 DOWNTO 120);

  dqxy_phase_voltage_per_switching_state_5_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_5);

  dqxy_phase_voltage_per_switching_state_unsigned_6 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_6 <= dqxy_phase_voltage_per_switching_state_unsigned_6(167 DOWNTO 144);

  dqxy_phase_voltage_per_switching_state_6_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_6);

  dqxy_phase_voltage_per_switching_state_unsigned_7 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_7 <= dqxy_phase_voltage_per_switching_state_unsigned_7(191 DOWNTO 168);

  dqxy_phase_voltage_per_switching_state_7_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_7);

  dqxy_phase_voltage_per_switching_state_unsigned_8 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_8 <= dqxy_phase_voltage_per_switching_state_unsigned_8(215 DOWNTO 192);

  dqxy_phase_voltage_per_switching_state_8_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_8);

  dqxy_phase_voltage_per_switching_state_unsigned_9 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_9 <= dqxy_phase_voltage_per_switching_state_unsigned_9(239 DOWNTO 216);

  dqxy_phase_voltage_per_switching_state_9_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_9);

  dqxy_phase_voltage_per_switching_state_unsigned_10 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_10 <= dqxy_phase_voltage_per_switching_state_unsigned_10(263 DOWNTO 240);

  dqxy_phase_voltage_per_switching_state_10_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_10);

  dqxy_phase_voltage_per_switching_state_unsigned_11 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_11 <= dqxy_phase_voltage_per_switching_state_unsigned_11(287 DOWNTO 264);

  dqxy_phase_voltage_per_switching_state_11_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_11);

  dqxy_phase_voltage_per_switching_state_unsigned_12 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_12 <= dqxy_phase_voltage_per_switching_state_unsigned_12(311 DOWNTO 288);

  dqxy_phase_voltage_per_switching_state_12_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_12);

  dqxy_phase_voltage_per_switching_state_unsigned_13 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_13 <= dqxy_phase_voltage_per_switching_state_unsigned_13(335 DOWNTO 312);

  dqxy_phase_voltage_per_switching_state_13_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_13);

  dqxy_phase_voltage_per_switching_state_unsigned_14 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_14 <= dqxy_phase_voltage_per_switching_state_unsigned_14(359 DOWNTO 336);

  dqxy_phase_voltage_per_switching_state_14_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_14);

  dqxy_phase_voltage_per_switching_state_unsigned_15 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_15 <= dqxy_phase_voltage_per_switching_state_unsigned_15(383 DOWNTO 360);

  dqxy_phase_voltage_per_switching_state_15_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_15);

  dqxy_phase_voltage_per_switching_state_unsigned_16 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_16 <= dqxy_phase_voltage_per_switching_state_unsigned_16(407 DOWNTO 384);

  dqxy_phase_voltage_per_switching_state_16_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_16);

  dqxy_phase_voltage_per_switching_state_unsigned_17 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_17 <= dqxy_phase_voltage_per_switching_state_unsigned_17(431 DOWNTO 408);

  dqxy_phase_voltage_per_switching_state_17_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_17);

  dqxy_phase_voltage_per_switching_state_unsigned_18 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_18 <= dqxy_phase_voltage_per_switching_state_unsigned_18(455 DOWNTO 432);

  dqxy_phase_voltage_per_switching_state_18_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_18);

  dqxy_phase_voltage_per_switching_state_unsigned_19 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_19 <= dqxy_phase_voltage_per_switching_state_unsigned_19(479 DOWNTO 456);

  dqxy_phase_voltage_per_switching_state_19_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_19);

  dqxy_phase_voltage_per_switching_state_unsigned_20 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_20 <= dqxy_phase_voltage_per_switching_state_unsigned_20(503 DOWNTO 480);

  dqxy_phase_voltage_per_switching_state_20_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_20);

  dqxy_phase_voltage_per_switching_state_unsigned_21 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_21 <= dqxy_phase_voltage_per_switching_state_unsigned_21(527 DOWNTO 504);

  dqxy_phase_voltage_per_switching_state_21_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_21);

  dqxy_phase_voltage_per_switching_state_unsigned_22 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_22 <= dqxy_phase_voltage_per_switching_state_unsigned_22(551 DOWNTO 528);

  dqxy_phase_voltage_per_switching_state_22_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_22);

  dqxy_phase_voltage_per_switching_state_unsigned_23 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_23 <= dqxy_phase_voltage_per_switching_state_unsigned_23(575 DOWNTO 552);

  dqxy_phase_voltage_per_switching_state_23_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_23);

  dqxy_phase_voltage_per_switching_state_unsigned_24 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_24 <= dqxy_phase_voltage_per_switching_state_unsigned_24(599 DOWNTO 576);

  dqxy_phase_voltage_per_switching_state_24_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_24);

  dqxy_phase_voltage_per_switching_state_unsigned_25 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_25 <= dqxy_phase_voltage_per_switching_state_unsigned_25(623 DOWNTO 600);

  dqxy_phase_voltage_per_switching_state_25_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_25);

  dqxy_phase_voltage_per_switching_state_unsigned_26 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_26 <= dqxy_phase_voltage_per_switching_state_unsigned_26(647 DOWNTO 624);

  dqxy_phase_voltage_per_switching_state_26_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_26);

  dqxy_phase_voltage_per_switching_state_unsigned_27 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_27 <= dqxy_phase_voltage_per_switching_state_unsigned_27(671 DOWNTO 648);

  dqxy_phase_voltage_per_switching_state_27_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_27);

  dqxy_phase_voltage_per_switching_state_unsigned_28 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_28 <= dqxy_phase_voltage_per_switching_state_unsigned_28(695 DOWNTO 672);

  dqxy_phase_voltage_per_switching_state_28_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_28);

  dqxy_phase_voltage_per_switching_state_unsigned_29 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_29 <= dqxy_phase_voltage_per_switching_state_unsigned_29(719 DOWNTO 696);

  dqxy_phase_voltage_per_switching_state_29_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_29);

  dqxy_phase_voltage_per_switching_state_unsigned_30 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_30 <= dqxy_phase_voltage_per_switching_state_unsigned_30(743 DOWNTO 720);

  dqxy_phase_voltage_per_switching_state_30_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_30);

  dqxy_phase_voltage_per_switching_state_unsigned_31 <= unsigned(dqxy_phase_voltage_per_switching_state);

  dqxy_phase_voltage_per_switching_state_slice_31 <= dqxy_phase_voltage_per_switching_state_unsigned_31(767 DOWNTO 744);

  dqxy_phase_voltage_per_switching_state_31_sig <= signed(dqxy_phase_voltage_per_switching_state_slice_31);

  done <= done_sig;

  Index_sig_signed <= signed(Index_sig);

  Index_tmp <= unsigned(Index_sig_signed);

  Index <= std_logic_vector(Index_tmp);

  Prediction_31_sig_signed <= signed(Prediction_31_sig);

  Prediction_30_sig_signed <= signed(Prediction_30_sig);

  Prediction_29_sig_signed <= signed(Prediction_29_sig);

  Prediction_28_sig_signed <= signed(Prediction_28_sig);

  Prediction_27_sig_signed <= signed(Prediction_27_sig);

  Prediction_26_sig_signed <= signed(Prediction_26_sig);

  Prediction_25_sig_signed <= signed(Prediction_25_sig);

  Prediction_24_sig_signed <= signed(Prediction_24_sig);

  Prediction_23_sig_signed <= signed(Prediction_23_sig);

  Prediction_22_sig_signed <= signed(Prediction_22_sig);

  Prediction_21_sig_signed <= signed(Prediction_21_sig);

  Prediction_20_sig_signed <= signed(Prediction_20_sig);

  Prediction_19_sig_signed <= signed(Prediction_19_sig);

  Prediction_18_sig_signed <= signed(Prediction_18_sig);

  Prediction_17_sig_signed <= signed(Prediction_17_sig);

  Prediction_16_sig_signed <= signed(Prediction_16_sig);

  Prediction_15_sig_signed <= signed(Prediction_15_sig);

  Prediction_14_sig_signed <= signed(Prediction_14_sig);

  Prediction_13_sig_signed <= signed(Prediction_13_sig);

  Prediction_12_sig_signed <= signed(Prediction_12_sig);

  Prediction_11_sig_signed <= signed(Prediction_11_sig);

  Prediction_10_sig_signed <= signed(Prediction_10_sig);

  Prediction_9_sig_signed <= signed(Prediction_9_sig);

  Prediction_8_sig_signed <= signed(Prediction_8_sig);

  Prediction_7_sig_signed <= signed(Prediction_7_sig);

  Prediction_6_sig_signed <= signed(Prediction_6_sig);

  Prediction_5_sig_signed <= signed(Prediction_5_sig);

  Prediction_4_sig_signed <= signed(Prediction_4_sig);

  Prediction_3_sig_signed <= signed(Prediction_3_sig);

  Prediction_2_sig_signed <= signed(Prediction_2_sig);

  Prediction_1_sig_signed <= signed(Prediction_1_sig);

  Prediction_0_sig_signed <= signed(Prediction_0_sig);

  Prediction_tmp <= unsigned(Prediction_31_sig_signed) & unsigned(Prediction_30_sig_signed) & unsigned(Prediction_29_sig_signed) & unsigned(Prediction_28_sig_signed) & unsigned(Prediction_27_sig_signed) & unsigned(Prediction_26_sig_signed) & unsigned(Prediction_25_sig_signed) & unsigned(Prediction_24_sig_signed) & unsigned(Prediction_23_sig_signed) & unsigned(Prediction_22_sig_signed) & unsigned(Prediction_21_sig_signed) & unsigned(Prediction_20_sig_signed) & unsigned(Prediction_19_sig_signed) & unsigned(Prediction_18_sig_signed) & unsigned(Prediction_17_sig_signed) & unsigned(Prediction_16_sig_signed) & unsigned(Prediction_15_sig_signed) & unsigned(Prediction_14_sig_signed) & unsigned(Prediction_13_sig_signed) & unsigned(Prediction_12_sig_signed) & unsigned(Prediction_11_sig_signed) & unsigned(Prediction_10_sig_signed) & unsigned(Prediction_9_sig_signed) & unsigned(Prediction_8_sig_signed) & unsigned(Prediction_7_sig_signed) & unsigned(Prediction_6_sig_signed) & unsigned(Prediction_5_sig_signed) & unsigned(Prediction_4_sig_signed) & unsigned(Prediction_3_sig_signed) & unsigned(Prediction_2_sig_signed) & unsigned(Prediction_1_sig_signed) & unsigned(Prediction_0_sig_signed);

  Prediction <= std_logic_vector(Prediction_tmp);

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

