# Reading D:/altera/90/modelsim_ae/tcl/vsim/pref.tcl 
# do div_freq_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\90\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\90\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/div_freq {D:/ZXOPEN2017/DE2/class/div_freq/div_freq.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module div_freq
# 
# Top level modules:
# 	div_freq
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/div_freq {D:/ZXOPEN2017/DE2/class/div_freq/divider2.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module divider2
# 
# Top level modules:
# 	divider2
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/div_freq {D:/ZXOPEN2017/DE2/class/div_freq/divider2_tb.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module divider2_tb
# 
# Top level modules:
# 	divider2_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" divider2_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps divider2_tb 
# //  ModelSim ALTERA 6.4a Oct 22 2008 
# //
# //  Copyright 1991-2008 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.divider2_tb
# Loading work.divider2
# ** Warning: (vsim-3009) [TSCALE] - Module 'divider2' does not have a `timescale directive in effect, but previous modules do.
#         Region: /divider2_tb/dut
# Loading work.div_freq
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_freq' does not have a `timescale directive in effect, but previous modules do.
#         Region: /divider2_tb/dut/d1
# 
# add wave *
# view structure
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# view signals
# .main_pane.signals.interior.cs
# run -all
# Break in Module divider2_tb at D:/ZXOPEN2017/DE2/class/div_freq/divider2_tb.v line 18
# Simulation Breakpoint: Break in Module divider2_tb at D:/ZXOPEN2017/DE2/class/div_freq/divider2_tb.v line 18
# MACRO ./div_freq_run_msim_rtl_verilog.do PAUSED at line 18
add wave sim:/divider2_tb/dut/*
restart
# ** Warning: (vsim-3009) [TSCALE] - Module 'divider2' does not have a `timescale directive in effect, but previous modules do.
#         Region: /divider2_tb/dut
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_freq' does not have a `timescale directive in effect, but previous modules do.
#         Region: /divider2_tb/dut/d1
run -all
# Break in Module divider2_tb at D:/ZXOPEN2017/DE2/class/div_freq/divider2_tb.v line 18
