module exampletestbench;
  reg X1,X2,X3,X4,X5,X6;
  wire OUT;
  example DUT1(X1,X2,X3,X4,X5,X6,OUT);
initial
begin
   $dumpfile("exampletestbench.vcd");
  $dumpvars(5,exampletestbench);  $monitor($time,"X1=%b,X2=%b,X3=%b,X4=%b,X5=%b,X6=%b,OUT=%b",X1,X2,X3,X4,X5,X6,OUT);
  #5 X1=5;X2=0;X3=1;X4=0;X5=1;X6=0;
  #5 X1=1; X3=0;
  #5 X1=0; X3=1;
  #5 X6=1;
  #5 $finish;
end
endmodule
