`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 21 2020 13:30:55 KST (Dec 21 2020 04:30:55 UTC)

module avg_pool_Muxi0Add2i1s8u1_1(in2, ctrl1, out1);
  input [7:0] in2;
  input ctrl1;
  output [7:0] out1;
  wire [7:0] in2;
  wire ctrl1;
  wire [7:0] out1;
  wire inc_add_24_2_n_0, inc_add_24_2_n_1, inc_add_24_2_n_2,
       inc_add_24_2_n_3, inc_add_24_2_n_4, inc_add_24_2_n_5,
       inc_add_24_2_n_6, inc_add_24_2_n_7;
  wire inc_add_24_2_n_8, inc_add_24_2_n_9, inc_add_24_2_n_10,
       inc_add_24_2_n_12, inc_add_24_2_n_13, inc_add_24_2_n_14,
       inc_add_24_2_n_16, inc_add_24_2_n_17;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  NOR2BX1 g68(.AN (n_3), .B (ctrl1), .Y (out1[4]));
  NOR2BX1 g69(.AN (n_5), .B (ctrl1), .Y (out1[6]));
  NOR2BX1 g70(.AN (n_6), .B (ctrl1), .Y (out1[7]));
  NOR2X1 g71(.A (in2[0]), .B (ctrl1), .Y (out1[0]));
  NOR2BX1 g72(.AN (n_1), .B (ctrl1), .Y (out1[2]));
  NOR2BX1 g73(.AN (n_4), .B (ctrl1), .Y (out1[5]));
  NOR2BX1 g74(.AN (n_2), .B (ctrl1), .Y (out1[3]));
  NOR2BX1 g75(.AN (n_0), .B (ctrl1), .Y (out1[1]));
  MXI2XL inc_add_24_2_g71(.A (in2[5]), .B (inc_add_24_2_n_6), .S0
       (inc_add_24_2_n_17), .Y (n_4));
  MXI2XL inc_add_24_2_g72(.A (inc_add_24_2_n_1), .B (in2[3]), .S0
       (inc_add_24_2_n_14), .Y (n_2));
  MXI2XL inc_add_24_2_g73(.A (in2[7]), .B (inc_add_24_2_n_5), .S0
       (inc_add_24_2_n_16), .Y (n_6));
  MXI2XL inc_add_24_2_g74(.A (in2[6]), .B (inc_add_24_2_n_7), .S0
       (inc_add_24_2_n_0), .Y (n_5));
  MXI2XL inc_add_24_2_g75(.A (inc_add_24_2_n_2), .B (in2[4]), .S0
       (inc_add_24_2_n_13), .Y (n_3));
  NAND2X1 inc_add_24_2_g77(.A (in2[4]), .B (inc_add_24_2_n_13), .Y
       (inc_add_24_2_n_17));
  NAND2X1 inc_add_24_2_g78(.A (inc_add_24_2_n_12), .B
       (inc_add_24_2_n_13), .Y (inc_add_24_2_n_16));
  MXI2XL inc_add_24_2_g79(.A (in2[2]), .B (inc_add_24_2_n_4), .S0
       (inc_add_24_2_n_8), .Y (n_1));
  NOR2X1 inc_add_24_2_g80(.A (inc_add_24_2_n_4), .B (inc_add_24_2_n_8),
       .Y (inc_add_24_2_n_14));
  NOR2X6 inc_add_24_2_g81(.A (inc_add_24_2_n_10), .B
       (inc_add_24_2_n_8), .Y (inc_add_24_2_n_13));
  NOR2X1 inc_add_24_2_g82(.A (inc_add_24_2_n_7), .B (inc_add_24_2_n_9),
       .Y (inc_add_24_2_n_12));
  MXI2XL inc_add_24_2_g83(.A (inc_add_24_2_n_3), .B (in2[1]), .S0
       (in2[0]), .Y (n_0));
  NAND2X8 inc_add_24_2_g84(.A (in2[3]), .B (in2[2]), .Y
       (inc_add_24_2_n_10));
  NAND2X4 inc_add_24_2_g86(.A (in2[5]), .B (in2[4]), .Y
       (inc_add_24_2_n_9));
  NAND2X6 inc_add_24_2_g87(.A (in2[1]), .B (in2[0]), .Y
       (inc_add_24_2_n_8));
  INVX1 inc_add_24_2_g88(.A (in2[6]), .Y (inc_add_24_2_n_7));
  INVX1 inc_add_24_2_g89(.A (in2[5]), .Y (inc_add_24_2_n_6));
  INVX1 inc_add_24_2_g90(.A (in2[7]), .Y (inc_add_24_2_n_5));
  INVX1 inc_add_24_2_g91(.A (in2[2]), .Y (inc_add_24_2_n_4));
  INVX1 inc_add_24_2_g92(.A (in2[1]), .Y (inc_add_24_2_n_3));
  INVX1 inc_add_24_2_g93(.A (in2[4]), .Y (inc_add_24_2_n_2));
  INVX1 inc_add_24_2_g94(.A (in2[3]), .Y (inc_add_24_2_n_1));
  NAND2BX1 inc_add_24_2_g2(.AN (inc_add_24_2_n_9), .B
       (inc_add_24_2_n_13), .Y (inc_add_24_2_n_0));
endmodule


