![Language](https://img.shields.io/badge/Language-Verilog-blue)
![Pipeline](https://img.shields.io/badge/Pipeline-5--Stage-green)
![ISA](https://img.shields.io/badge/ISA-RV32I-orange)
![License](https://img.shields.io/badge/License-MIT-yellow)
# RV32I 5-Stage Pipelined RISC-V Core

A fully functional **RV32I RISC-V processor** implemented in Verilog with a classic **5-stage pipeline**, including hazard handling, forwarding, and CSR support.

---

## âœ¨ Features

- RV32I base integer instruction set
- 5-stage pipeline (IF, ID, EX, MEM, WB)
- Hazard detection and pipeline stalling
- Data forwarding (EX/MEM and MEM/WB)
- Control hazard handling with flush
- CSR support (mtvec, mepc)
- ECALL and MRET implemented
- Separate instruction and data memories
- Clean simulation (no X/Z states)

---

## ğŸ§  Pipeline Stages

1. **IF** â€“ Instruction Fetch
2. **ID** â€“ Instruction Decode & Register Read
3. **EX** â€“ Execute / ALU / Branch
4. **MEM** â€“ Data Memory Access
5. **WB** â€“ Write Back

---

## âš™ï¸ CSR Support

- `mtvec` â€“ Trap vector base
- `mepc` â€“ Exception program counter
- `ECALL` â€“ Trap entry
- `MRET` â€“ Trap return

---

## ğŸ§ª Simulation

- Simulator: Vivado XSIM
- All internal signals verified
- Clean green waveforms (no X/Z)
## ğŸ§ª Simulation Waveforms

![Pipeline Waveform](Sim/wavearya.png)


---

## ğŸ“‚ Directory Structure

See repository tree for RTL, testbench, and memory layout.

---

## ğŸš€ Future Work

- Full CSR instruction support (CSRRW/CSRRS)
- Interrupt controller
- AXI/Wishbone interface
- RV64 extension

---
## â–¶ï¸ How to Run Simulation

1. Open Vivado
2. Create a new RTL project
3. Add files from `rtl/`, `memory/`, and `tb/`
4. Set `tb_soc.v` as top module
5. Run behavioral simulation

## ğŸ‘¨â€ğŸ’» Author

**Aryan Ravindra Shinde**  
Diploma Engineer | RISC-V | VLSI | RTL Design

---

## ğŸ“œ License

MIT License
