Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Thu Aug 12 10:00:51 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.268        0.000                      0                  282        0.048        0.000                      0                  282        1.100        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 3.365}        6.731           148.571         
  clk_out2_video_pll  {0.000 5.000}        10.000          100.000         
  clkfbout_video_pll  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_video_pll        4.268        0.000                      0                  115        0.052        0.000                      0                  115        3.090        0.000                       0                    69  
  clk_out2_video_pll        7.402        0.000                      0                  167        0.048        0.000                      0                  167        4.725        0.000                       0                   113  
  clkfbout_video_pll                                                                                                                                                    3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.468ns (22.024%)  route 1.657ns (77.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 5.760 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.706ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.096     1.440    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.012     5.760    hdmi_color_bar/CLK
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.056     5.817    
                         clock uncertainty           -0.059     5.758    
    SLICE_X0Y290         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     5.708    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.468ns (22.024%)  route 1.657ns (77.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 5.760 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.706ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.096     1.440    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.012     5.760    hdmi_color_bar/CLK
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_6/C
                         clock pessimism              0.056     5.817    
                         clock uncertainty           -0.059     5.758    
    SLICE_X0Y290         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     5.708    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.468ns (22.065%)  route 1.653ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 5.760 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.706ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.092     1.436    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.012     5.760    hdmi_color_bar/CLK
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]/C
                         clock pessimism              0.056     5.817    
                         clock uncertainty           -0.059     5.758    
    SLICE_X0Y290         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.711    hdmi_color_bar/rgb_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.468ns (22.065%)  route 1.653ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 5.760 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.706ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.092     1.436    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.012     5.760    hdmi_color_bar/CLK
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.056     5.817    
                         clock uncertainty           -0.059     5.758    
    SLICE_X0Y290         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.711    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.468ns (22.065%)  route 1.653ns (77.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 5.760 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.706ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.092     1.436    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.012     5.760    hdmi_color_bar/CLK
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_7/C
                         clock pessimism              0.056     5.817    
                         clock uncertainty           -0.059     5.758    
    SLICE_X0Y290         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.711    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_g_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.468ns (22.138%)  route 1.646ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 5.759 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.706ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.085     1.429    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_g_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.011     5.759    hdmi_color_bar/CLK
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_g_reg_reg[7]/C
                         clock pessimism              0.056     5.816    
                         clock uncertainty           -0.059     5.757    
    SLICE_X0Y289         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     5.707    hdmi_color_bar/rgb_g_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.468ns (22.138%)  route 1.646ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 5.759 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.706ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.085     1.429    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.011     5.759    hdmi_color_bar/CLK
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_7/C
                         clock pessimism              0.056     5.816    
                         clock uncertainty           -0.059     5.757    
    SLICE_X0Y289         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     5.707    hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.468ns (22.180%)  route 1.642ns (77.820%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 5.759 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.706ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.081     1.425    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.011     5.759    hdmi_color_bar/CLK
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.056     5.816    
                         clock uncertainty           -0.059     5.757    
    SLICE_X0Y289         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.710    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.468ns (22.180%)  route 1.642ns (77.820%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 5.759 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.706ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 f  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.328    -0.243    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    -0.066 f  hdmi_color_bar/rgb_b_reg[7]_i_6/O
                         net (fo=2, routed)           0.084     0.018    hdmi_color_bar/rgb_b_reg[7]_i_6_n_0
    SLICE_X1Y237         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     0.155 r  hdmi_color_bar/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.149     0.304    hdmi_color_bar/rgb_b_reg[7]_i_3_n_0
    SLICE_X0Y237         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.344 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          1.081     1.425    hdmi_color_bar/rgb_r_reg0
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.011     5.759    hdmi_color_bar/CLK
    SLICE_X0Y289         FDRE                                         r  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.056     5.816    
                         clock uncertainty           -0.059     5.757    
    SLICE_X0Y289         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.710    hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.421ns (19.455%)  route 1.743ns (80.545%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 5.760 - 6.731 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.706ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.302    -0.685    hdmi_color_bar/CLK
    SLICE_X1Y239         FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.571 r  hdmi_color_bar/active_x_reg[8]/Q
                         net (fo=4, routed)           0.447    -0.124    hdmi_color_bar/active_x[8]
    SLICE_X1Y237         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     0.067 r  hdmi_color_bar/rgb_b_reg[7]_i_4/O
                         net (fo=2, routed)           0.158     0.225    hdmi_color_bar/rgb_b_reg[7]_i_4_n_0
    SLICE_X0Y237         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     0.341 r  hdmi_color_bar/rgb_b_reg[7]_i_2/O
                         net (fo=8, routed)           1.138     1.479    hdmi_color_bar/rgb_b_reg[7]_i_2_n_0
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AK17                                              0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.115 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.166    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.166 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.944    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     3.328 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.673    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.748 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          2.012     5.760    hdmi_color_bar/CLK
    SLICE_X0Y290         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.056     5.817    
                         clock uncertainty           -0.059     5.758    
    SLICE_X0Y290         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.817    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.817    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  4.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      0.993ns (routing 0.350ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.387ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.993    -0.537    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y236         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.488 r  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=6, routed)           0.037    -0.451    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X2Y236         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015    -0.436 r  hdmi_color_bar/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.012    -0.424    hdmi_color_bar/v_cnt[5]_i_1_n_0
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.167    -0.720    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.189    -0.532    
    SLICE_X2Y236         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.476    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.048ns (29.268%)  route 0.116ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      0.994ns (routing 0.350ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.387ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.994    -0.536    hdmi_color_bar/CLK
    SLICE_X1Y236         FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y236         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.488 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.116    -0.372    hdmi_color_bar/vs_reg
    SLICE_X1Y238         FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.175    -0.712    hdmi_color_bar/CLK
    SLICE_X1Y238         FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
                         clock pessimism              0.232    -0.480    
    SLICE_X1Y238         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.424    hdmi_color_bar/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.998ns (routing 0.350ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.387ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.998    -0.532    hdmi_color_bar/CLK
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y239         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.483 r  hdmi_color_bar/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.035    -0.448    hdmi_color_bar/h_cnt_reg_n_0_[9]
    SLICE_X2Y239         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.433 r  hdmi_color_bar/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.015    -0.418    hdmi_color_bar/h_cnt[9]
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.176    -0.711    hdmi_color_bar/CLK
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/C
                         clock pessimism              0.185    -0.527    
    SLICE_X2Y239         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.471    hdmi_color_bar/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      0.991ns (routing 0.350ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.387ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.991    -0.539    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y236         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.491 r  hdmi_color_bar/v_active_reg/Q
                         net (fo=6, routed)           0.036    -0.455    hdmi_color_bar/v_active
    SLICE_X2Y236         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015    -0.440 r  hdmi_color_bar/v_active_i_1/O
                         net (fo=1, routed)           0.016    -0.424    hdmi_color_bar/v_active_i_1_n_0
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.164    -0.723    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_active_reg/C
                         clock pessimism              0.189    -0.535    
    SLICE_X2Y236         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.479    hdmi_color_bar/v_active_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.063ns (40.645%)  route 0.092ns (59.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      0.990ns (routing 0.350ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.387ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.990    -0.540    hdmi_color_bar/CLK
    SLICE_X0Y238         FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y238         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.492 r  hdmi_color_bar/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.076    -0.416    hdmi_color_bar/v_cnt_reg_n_0_[8]
    SLICE_X0Y236         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015    -0.401 r  hdmi_color_bar/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.016    -0.385    hdmi_color_bar/v_cnt[9]_i_1_n_0
    SLICE_X0Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.159    -0.728    hdmi_color_bar/CLK
    SLICE_X0Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X0Y236         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.441    hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      0.989ns (routing 0.350ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.387ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.989    -0.541    hdmi_color_bar/CLK
    SLICE_X0Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.492 r  hdmi_color_bar/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.038    -0.454    hdmi_color_bar/v_cnt_reg_n_0_[10]
    SLICE_X0Y236         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.439 r  hdmi_color_bar/v_cnt[10]_i_1/O
                         net (fo=1, routed)           0.015    -0.424    hdmi_color_bar/v_cnt[10]_i_1_n_0
    SLICE_X0Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.159    -0.728    hdmi_color_bar/CLK
    SLICE_X0Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism              0.193    -0.536    
    SLICE_X0Y236         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.480    hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      0.993ns (routing 0.350ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.387ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.993    -0.537    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y236         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.488 r  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=6, routed)           0.038    -0.450    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X2Y236         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.435 r  hdmi_color_bar/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015    -0.420    hdmi_color_bar/v_cnt[4]_i_1_n_0
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.167    -0.720    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
                         clock pessimism              0.189    -0.532    
    SLICE_X2Y236         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.476    hdmi_color_bar/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.093ns (61.589%)  route 0.058ns (38.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      0.991ns (routing 0.350ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.387ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.991    -0.539    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y236         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.491 r  hdmi_color_bar/v_cnt_reg[1]/Q
                         net (fo=8, routed)           0.042    -0.449    hdmi_color_bar/v_cnt_reg_n_0_[1]
    SLICE_X2Y236         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045    -0.404 r  hdmi_color_bar/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.016    -0.388    hdmi_color_bar/v_cnt[2]_i_1_n_0
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.167    -0.720    hdmi_color_bar/CLK
    SLICE_X2Y236         FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism              0.219    -0.501    
    SLICE_X2Y236         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.445    hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.996ns (routing 0.350ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.387ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.996    -0.534    hdmi_color_bar/CLK
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y239         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.486 r  hdmi_color_bar/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.039    -0.447    hdmi_color_bar/h_cnt_reg_n_0_[6]
    SLICE_X2Y239         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015    -0.432 r  hdmi_color_bar/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.016    -0.416    hdmi_color_bar/h_cnt[6]
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.173    -0.714    hdmi_color_bar/CLK
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.185    -0.530    
    SLICE_X2Y239         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.474    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.291%)  route 0.058ns (36.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      0.996ns (routing 0.350ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.387ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.996    -0.534    hdmi_color_bar/CLK
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y239         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.486 r  hdmi_color_bar/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.042    -0.444    hdmi_color_bar/h_cnt_reg_n_0_[6]
    SLICE_X2Y239         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.052    -0.392 r  hdmi_color_bar/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016    -0.376    hdmi_color_bar/h_cnt[7]
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.176    -0.711    hdmi_color_bar/CLK
    SLICE_X2Y239         FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.220    -0.491    
    SLICE_X2Y239         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.435    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         6.731       5.352      BUFGCE_X0Y38     video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         6.731       5.660      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y238     hdmi_color_bar/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y240     hdmi_color_bar/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y240     hdmi_color_bar/active_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y239     hdmi_color_bar/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y239     hdmi_color_bar/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y239     hdmi_color_bar/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y239     hdmi_color_bar/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X1Y239     hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y238     hdmi_color_bar/active_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X0Y286     hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X0Y236     hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X0Y233     hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X0Y233     hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X0Y233     hdmi_color_bar/rgb_r_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y238     hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y240     hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y240     hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y240     hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y240     hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X1Y239     hdmi_color_bar/active_x_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.385ns (16.390%)  route 1.964ns (83.610%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.697ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.641ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.285    -0.702    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y80         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.588 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=4, routed)           0.324    -0.264    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X50Y80         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.155    -0.109 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_2/O
                         net (fo=3, routed)           0.210     0.101    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_2_n_0
    SLICE_X49Y80         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.217 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           1.430     1.647    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X49Y80         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.024     9.041    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y80         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                         clock pessimism              0.120     9.161    
                         clock uncertainty           -0.062     9.099    
    SLICE_X49Y80         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     9.049    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.385ns (16.390%)  route 1.964ns (83.610%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.697ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.641ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.285    -0.702    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y80         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.588 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=4, routed)           0.324    -0.264    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X50Y80         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.155    -0.109 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_2/O
                         net (fo=3, routed)           0.210     0.101    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_2_n_0
    SLICE_X49Y80         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.217 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           1.430     1.647    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X49Y80         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.024     9.041    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y80         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                         clock pessimism              0.120     9.161    
                         clock uncertainty           -0.062     9.099    
    SLICE_X49Y80         FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     9.049    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.385ns (16.390%)  route 1.964ns (83.610%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.697ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.641ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.285    -0.702    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y80         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.588 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=4, routed)           0.324    -0.264    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X50Y80         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.155    -0.109 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_2/O
                         net (fo=3, routed)           0.210     0.101    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_2_n_0
    SLICE_X49Y80         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.217 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           1.430     1.647    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X49Y80         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.024     9.041    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y80         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism              0.120     9.161    
                         clock uncertainty           -0.062     9.099    
    SLICE_X49Y80         FDSE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     9.049    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.845%)  route 1.220ns (78.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.195ns = ( 8.805 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.697ns, distribution 1.579ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.641ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.276    -0.711    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.597 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/Q
                         net (fo=5, routed)           0.334    -0.263    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187    -0.076 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_5/O
                         net (fo=4, routed)           0.329     0.253    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_5_n_0
    SLICE_X50Y79         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     0.293 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1/O
                         net (fo=9, routed)           0.557     0.850    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1_n_0
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.788     8.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.102     8.907    
                         clock uncertainty           -0.062     8.845    
    SLICE_X48Y79         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.798    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.341ns (21.845%)  route 1.220ns (78.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.195ns = ( 8.805 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.697ns, distribution 1.579ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.641ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.276    -0.711    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.597 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/Q
                         net (fo=5, routed)           0.334    -0.263    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187    -0.076 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_5/O
                         net (fo=4, routed)           0.329     0.253    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_5_n_0
    SLICE_X50Y79         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     0.293 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1/O
                         net (fo=9, routed)           0.557     0.850    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1_n_0
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.788     8.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.102     8.907    
                         clock uncertainty           -0.062     8.845    
    SLICE_X48Y79         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.798    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.517ns (31.032%)  route 1.149ns (68.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.195ns = ( 8.805 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.274ns (routing 0.697ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.641ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.274    -0.713    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y81         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.599 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/Q
                         net (fo=7, routed)           0.331    -0.268    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL
    SLICE_X50Y79         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212    -0.056 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_3/O
                         net (fo=9, routed)           0.791     0.735    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_3_n_0
    SLICE_X48Y79         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     0.926 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.027     0.953    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[2]
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.788     8.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.102     8.907    
                         clock uncertainty           -0.062     8.845    
    SLICE_X48Y79         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.904    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.517ns (31.088%)  route 1.146ns (68.912%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.195ns = ( 8.805 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.274ns (routing 0.697ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.641ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.274    -0.713    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y81         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.599 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/Q
                         net (fo=7, routed)           0.331    -0.268    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL
    SLICE_X50Y79         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212    -0.056 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_3/O
                         net (fo=9, routed)           0.785     0.729    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_3_n_0
    SLICE_X48Y79         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191     0.920 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_1/O
                         net (fo=1, routed)           0.030     0.950    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[3]
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.788     8.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X48Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.102     8.907    
                         clock uncertainty           -0.062     8.845    
    SLICE_X48Y79         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.904    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.555ns (34.259%)  route 1.065ns (65.741%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 9.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.697ns, distribution 1.585ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.641ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.282    -0.705    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y72         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.592 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.398    -0.194    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X50Y73         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.178    -0.016 r  i2c_config_m0/i2c_master_top_m0/write_i_3/O
                         net (fo=1, routed)           0.067     0.051    i2c_config_m0/i2c_master_top_m0/write_i_3_n_0
    SLICE_X50Y73         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     0.124 r  i2c_config_m0/i2c_master_top_m0/write_i_2/O
                         net (fo=1, routed)           0.225     0.349    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state_reg[5]
    SLICE_X50Y75         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     0.540 r  i2c_config_m0/i2c_master_top_m0/byte_controller/write_i_1/O
                         net (fo=1, routed)           0.375     0.915    i2c_config_m0/i2c_master_top_m0/byte_controller_n_5
    SLICE_X50Y75         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.047     9.064    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y75         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.119     9.184    
                         clock uncertainty           -0.062     9.122    
    SLICE_X50Y75         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.182    i2c_config_m0/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.695ns (41.076%)  route 0.997ns (58.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 9.051 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.288ns (routing 0.697ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.641ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.288    -0.699    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.585 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=15, routed)          0.404    -0.181    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0[0]
    SLICE_X49Y76         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     0.008 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_3/O
                         net (fo=1, routed)           0.207     0.215    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_3_n_0
    SLICE_X49Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     0.403 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_2/O
                         net (fo=1, routed)           0.341     0.744    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_2_n_0
    SLICE_X50Y77         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.204     0.948 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.045     0.993    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1_n_0
    SLICE_X50Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.034     9.051    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.246     9.298    
                         clock uncertainty           -0.062     9.236    
    SLICE_X50Y77         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     9.298    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.565ns (38.858%)  route 0.889ns (61.142%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 9.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 0.697ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.641ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.473 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.070    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.987 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.296    -0.691    i2c_config_m0/clk_out2
    SLICE_X52Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.577 r  i2c_config_m0/lut_index_reg[5]/Q
                         net (fo=4, routed)           0.290    -0.287    i2c_config_m0/i2c_master_top_m0/Q[5]
    SLICE_X51Y72         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189    -0.098 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state[0]_i_2/O
                         net (fo=17, routed)          0.379     0.281    i2c_config_m0/i2c_master_top_m0/txr_reg[2]_0
    SLICE_X50Y74         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     0.472 r  i2c_config_m0/i2c_master_top_m0/txr[3]_i_2/O
                         net (fo=1, routed)           0.193     0.665    i2c_config_m0/i2c_master_top_m0/txr[3]_i_2_n_0
    SLICE_X51Y74         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     0.736 r  i2c_config_m0/i2c_master_top_m0/txr[3]_i_1/O
                         net (fo=1, routed)           0.027     0.763    i2c_config_m0/i2c_master_top_m0/txr_1[3]
    SLICE_X51Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.616     6.597 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     6.942    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.017 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.049     9.066    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X51Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.119     9.186    
                         clock uncertainty           -0.062     9.124    
    SLICE_X51Y74         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.183    i2c_config_m0/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  8.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.063ns (41.176%)  route 0.090ns (58.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.004ns (routing 0.320ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.354ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.004    -0.526    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.478 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.078    -0.400    i2c_config_m0/i2c_master_top_m0/byte_controller/out[0]
    SLICE_X49Y72         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015    -0.385 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.012    -0.373    i2c_config_m0/i2c_master_top_m0/byte_controller_n_16
    SLICE_X49Y72         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.181    -0.706    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y72         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.229    -0.477    
    SLICE_X49Y72         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.421    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      1.020ns (routing 0.320ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.354ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.020    -0.510    i2c_config_m0/clk_out2
    SLICE_X52Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.461 r  i2c_config_m0/lut_index_reg[6]/Q
                         net (fo=5, routed)           0.079    -0.382    i2c_config_m0/lut_index[6]
    SLICE_X51Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045    -0.337 r  i2c_config_m0/lut_index[9]_i_2/O
                         net (fo=1, routed)           0.016    -0.321    i2c_config_m0/lut_index[9]_i_2_n_0
    SLICE_X51Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.199    -0.688    i2c_config_m0/clk_out2
    SLICE_X51Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[9]/C
                         clock pessimism              0.261    -0.427    
    SLICE_X51Y72         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.371    i2c_config_m0/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      1.017ns (routing 0.320ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.354ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.017    -0.513    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X52Y75         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.465 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/Q
                         net (fo=1, routed)           0.034    -0.431    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[6]
    SLICE_X52Y75         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.015    -0.416 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.014    -0.402    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X52Y75         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.189    -0.698    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X52Y75         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.190    -0.509    
    SLICE_X52Y75         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.453    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      1.021ns (routing 0.320ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.354ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.021    -0.509    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X50Y74         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.460 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/Q
                         net (fo=1, routed)           0.033    -0.427    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[1]
    SLICE_X50Y74         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015    -0.412 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[2]_i_1/O
                         net (fo=1, routed)           0.016    -0.396    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[2]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.201    -0.686    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X50Y74         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/C
                         clock pessimism              0.183    -0.504    
    SLICE_X50Y74         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.448    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.009ns (routing 0.320ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.354ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.009    -0.521    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y72         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.472 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.035    -0.437    i2c_config_m0/i2c_master_top_m0/byte_controller/out[2]
    SLICE_X49Y72         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015    -0.422 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.015    -0.407    i2c_config_m0/i2c_master_top_m0/byte_controller_n_19
    SLICE_X49Y72         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.181    -0.706    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y72         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.191    -0.516    
    SLICE_X49Y72         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.460    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      1.008ns (routing 0.320ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.354ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.008    -0.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.474 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=7, routed)           0.081    -0.393    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X49Y79         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.031    -0.362 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]_i_1/O
                         net (fo=1, routed)           0.016    -0.346    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[4]
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.172    -0.715    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism              0.261    -0.455    
    SLICE_X49Y79         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.399    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.004ns (routing 0.320ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.354ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.004    -0.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.477 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/Q
                         net (fo=5, routed)           0.034    -0.443    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]
    SLICE_X49Y79         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015    -0.428 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]_i_1/O
                         net (fo=1, routed)           0.016    -0.412    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[7]
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.175    -0.712    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
                         clock pessimism              0.192    -0.521    
    SLICE_X49Y79         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.465    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.005ns (routing 0.320ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.354ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.005    -0.525    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.476 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/Q
                         net (fo=2, routed)           0.036    -0.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg_n_0
    SLICE_X49Y78         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015    -0.425 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1/O
                         net (fo=1, routed)           0.015    -0.410    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.176    -0.711    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism              0.192    -0.520    
    SLICE_X49Y78         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.464    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.000ns (routing 0.320ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.354ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.000    -0.530    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y81         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.482 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.036    -0.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X49Y81         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045    -0.401 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.016    -0.385    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1_n_0
    SLICE_X49Y81         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.173    -0.714    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y81         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism              0.218    -0.496    
    SLICE_X49Y81         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.017ns (routing 0.320ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.354ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.401    -1.723 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.557    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.530 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.017    -0.513    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.464 r  i2c_config_m0/i2c_master_top_m0/start_reg/Q
                         net (fo=8, routed)           0.037    -0.427    i2c_config_m0/i2c_master_top_m0/byte_controller/start_reg_0
    SLICE_X50Y73         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016    -0.411 r  i2c_config_m0/i2c_master_top_m0/byte_controller/start_i_1/O
                         net (fo=1, routed)           0.015    -0.396    i2c_config_m0/i2c_master_top_m0/byte_controller_n_2
    SLICE_X50Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.060    -2.126 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.918    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.887 r  video_pll_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.194    -0.693    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/start_reg/C
                         clock pessimism              0.186    -0.508    
    SLICE_X50Y73         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.452    i2c_config_m0/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y26     video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X50Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y74     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X50Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X50Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X50Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y75     i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y78     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X49Y72     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y79     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y44     video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKFBIN



