#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xb8f6e0 .scope module, "tb_Wishbone_master" "tb_Wishbone_master" 2 1;
 .timescale 0 0;
v0xbb1d10_0 .var "clk", 0 0;
v0xbb1dd0_0 .var "fifo_data_in", 31 0;
v0xbb1ea0_0 .net "fifo_data_out", 31 0, v0xbb0ea0_0;  1 drivers
v0xbb1fa0_0 .var "fifo_empty", 0 0;
v0xbb2070_0 .var "fifo_read_en", 0 0;
v0xbb2110_0 .var "fifo_write_en", 0 0;
v0xbb21e0_0 .var "rst", 0 0;
v0xbb22b0_0 .var "wb_ack_i", 0 0;
v0xbb2380_0 .net "wb_adr_o", 31 0, v0xbb15f0_0;  1 drivers
v0xbb24e0_0 .net "wb_cyc_o", 0 0, v0xbb16d0_0;  1 drivers
v0xbb25b0_0 .var "wb_dat_i", 31 0;
v0xbb2680_0 .net "wb_dat_o", 31 0, v0xbb1870_0;  1 drivers
v0xbb2750_0 .net "wb_stb_o", 0 0, v0xbb1950_0;  1 drivers
v0xbb2820_0 .net "wb_we_o", 0 0, v0xbb1a10_0;  1 drivers
E_0xb8f870 .event anyedge, v0xbb16d0_0, v0xbb1950_0;
S_0xb8f8b0 .scope module, "uut" "Wishbone_master" 2 23, 3 1 0, S_0xb8f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "wb_cyc_o";
    .port_info 3 /OUTPUT 1 "wb_stb_o";
    .port_info 4 /OUTPUT 1 "wb_we_o";
    .port_info 5 /OUTPUT 32 "wb_adr_o";
    .port_info 6 /OUTPUT 32 "wb_dat_o";
    .port_info 7 /INPUT 32 "wb_dat_i";
    .port_info 8 /INPUT 1 "wb_ack_i";
    .port_info 9 /INPUT 1 "fifo_read_en";
    .port_info 10 /INPUT 1 "fifo_write_en";
    .port_info 11 /INPUT 1 "fifo_empty";
    .port_info 12 /INPUT 32 "fifo_data_in";
    .port_info 13 /OUTPUT 32 "fifo_data_out";
P_0xb4fb30 .param/l "IDLE" 1 3 29, C4<000>;
P_0xb4fb70 .param/l "READ_REQ" 1 3 30, C4<001>;
P_0xb4fbb0 .param/l "READ_RESP" 1 3 31, C4<010>;
P_0xb4fbf0 .param/l "WRITE_REQ" 1 3 32, C4<011>;
P_0xb4fc30 .param/l "WRITE_RESP" 1 3 33, C4<100>;
v0xb91aa0_0 .net "clk", 0 0, v0xbb1d10_0;  1 drivers
v0xbb0dc0_0 .net "fifo_data_in", 31 0, v0xbb1dd0_0;  1 drivers
v0xbb0ea0_0 .var "fifo_data_out", 31 0;
v0xbb0f90_0 .net "fifo_empty", 0 0, v0xbb1fa0_0;  1 drivers
v0xbb1050_0 .net "fifo_read_en", 0 0, v0xbb2070_0;  1 drivers
v0xbb1160_0 .net "fifo_write_en", 0 0, v0xbb2110_0;  1 drivers
v0xbb1220_0 .var "next_state", 2 0;
v0xbb1300_0 .net "rst", 0 0, v0xbb21e0_0;  1 drivers
v0xbb13c0_0 .var "state", 2 0;
v0xbb1530_0 .net "wb_ack_i", 0 0, v0xbb22b0_0;  1 drivers
v0xbb15f0_0 .var "wb_adr_o", 31 0;
v0xbb16d0_0 .var "wb_cyc_o", 0 0;
v0xbb1790_0 .net "wb_dat_i", 31 0, v0xbb25b0_0;  1 drivers
v0xbb1870_0 .var "wb_dat_o", 31 0;
v0xbb1950_0 .var "wb_stb_o", 0 0;
v0xbb1a10_0 .var "wb_we_o", 0 0;
E_0xb7f6c0/0 .event anyedge, v0xbb13c0_0, v0xbb1050_0, v0xbb0f90_0, v0xbb1160_0;
E_0xb7f6c0/1 .event anyedge, v0xbb0dc0_0, v0xbb1530_0, v0xbb1790_0;
E_0xb7f6c0 .event/or E_0xb7f6c0/0, E_0xb7f6c0/1;
E_0xb7f740 .event posedge, v0xbb1300_0, v0xb91aa0_0;
    .scope S_0xb8f8b0;
T_0 ;
    %wait E_0xb7f740;
    %load/vec4 v0xbb1300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbb13c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xbb1220_0;
    %assign/vec4 v0xbb13c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xb8f8b0;
T_1 ;
    %wait E_0xb7f6c0;
    %load/vec4 v0xbb13c0_0;
    %store/vec4 v0xbb1220_0, 0, 3;
    %load/vec4 v0xbb13c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb1950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb1a10_0, 0, 1;
    %load/vec4 v0xbb1050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0xbb0f90_0;
    %nor/r;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0xbb1160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0xbb0f90_0;
    %nor/r;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
T_1.10 ;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb16d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb1950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb1a10_0, 0, 1;
    %load/vec4 v0xbb0dc0_0;
    %store/vec4 v0xbb15f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb16d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb1950_0, 0, 1;
    %load/vec4 v0xbb1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v0xbb1790_0;
    %store/vec4 v0xbb0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
T_1.13 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb16d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb1950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb1a10_0, 0, 1;
    %load/vec4 v0xbb0dc0_0;
    %store/vec4 v0xbb15f0_0, 0, 32;
    %load/vec4 v0xbb1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
T_1.15 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb16d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb1950_0, 0, 1;
    %load/vec4 v0xbb0dc0_0;
    %store/vec4 v0xbb1870_0, 0, 32;
    %load/vec4 v0xbb1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbb1220_0, 0, 3;
T_1.17 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xb8f6e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb1d10_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0xbb1d10_0;
    %inv;
    %store/vec4 v0xbb1d10_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0xb8f6e0;
T_3 ;
    %vpi_call 2 47 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb8f6e0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xb8f6e0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb21e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb2070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb2110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb1fa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb1dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb25b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb22b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb21e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb2070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb1fa0_0, 0, 1;
    %pushi/vec4 438975050, 0, 32;
    %store/vec4 v0xbb1dd0_0, 0, 32;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0xbb25b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb22b0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb22b0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0xbb24e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0xbb2750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0xb8f870;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb2070_0, 0, 1;
    %load/vec4 v0xbb1ea0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_4.3, 4;
    %vpi_call 2 93 "$display", "Read data mismatch" {0 0 0};
    %jmp T_4.4;
T_4.3 ;
    %vpi_call 2 95 "$display", "Read data correct" {0 0 0};
T_4.4 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb21e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb21e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb1fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb2110_0, 0, 1;
    %pushi/vec4 455818059, 0, 32;
    %store/vec4 v0xbb1dd0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbb22b0_0, 0, 1;
    %delay 10, 0;
    %delay 20, 0;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v0xbb1dd0_0, 0, 32;
T_4.5 ;
    %load/vec4 v0xbb24e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0xbb2750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.6, 6;
    %wait E_0xb8f870;
    %jmp T_4.5;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb2110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb22b0_0, 0, 1;
    %load/vec4 v0xbb1dd0_0;
    %cmpi/ne 4008636142, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0xbb24e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0xbb2750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 2 132 "$display", "Write data mismatch" {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 134 "$display", "Write data correct" {0 0 0};
T_4.9 ;
    %delay 50, 0;
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "WB_master.v";
