0.4
2016.2
/home/uncertainmove/Document/dld-master/washmach_design/src/bcd_to_segment.v,1487768475,verilog,,,,,,,,,,,
/home/uncertainmove/Document/dld-master/washmach_design/src/integer_to_bcd.v,1475362868,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sim_1/new/test.v,1487770789,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sim_1/new/test_ALU.v,1487752734,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/ALU.v,1487752075,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/EXMem.v,1487737656,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/IDEX.v,1487765808,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/IF-ID.v,1487765928,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/MemWb.v,1487737748,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/branch.v,1487600478,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v,1487638500,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/data_redirect.v,1487605495,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/display.v,1487768800,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/instruction_translate.v,1487609523,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/load_use_check.v,1487605724,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/main.v,1487770067,verilog,,,,,,,,,,,
/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/regfiles.v,1487745033,verilog,,,,,,,,,,,
