// Seed: 2744056435
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_2;
  assign id_2 = 1;
  assign id_1[1'h0] = id_2 - id_2;
endmodule
