
BeamBall.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a240  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040a240  0040a240  0001a240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000099c  20000000  0040a248  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000498  2000099c  0040abe4  0002099c  2**2
                  ALLOC
  4 .stack        00000804  20000e34  0040b07c  0002099c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002099c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209c5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012527  00000000  00000000  00020a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003534  00000000  00000000  00032f45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008452  00000000  00000000  00036479  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d98  00000000  00000000  0003e8cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c88  00000000  00000000  0003f663  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000144b6  00000000  00000000  000402eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001341a  00000000  00000000  000547a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00048260  00000000  00000000  00067bbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003190  00000000  00000000  000afe1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001638 	.word	0x20001638
  400004:	0040120d 	.word	0x0040120d
  400008:	00401209 	.word	0x00401209
  40000c:	00401209 	.word	0x00401209
  400010:	00401209 	.word	0x00401209
  400014:	00401209 	.word	0x00401209
  400018:	00401209 	.word	0x00401209
	...
  40002c:	004014c5 	.word	0x004014c5
  400030:	00401209 	.word	0x00401209
  400034:	00000000 	.word	0x00000000
  400038:	00401575 	.word	0x00401575
  40003c:	004029b5 	.word	0x004029b5
  400040:	00401209 	.word	0x00401209
  400044:	00401209 	.word	0x00401209
  400048:	00401209 	.word	0x00401209
  40004c:	00401209 	.word	0x00401209
  400050:	00401209 	.word	0x00401209
  400054:	00401209 	.word	0x00401209
  400058:	00401209 	.word	0x00401209
  40005c:	00401209 	.word	0x00401209
  400060:	00401209 	.word	0x00401209
  400064:	00401209 	.word	0x00401209
  400068:	00401209 	.word	0x00401209
  40006c:	00400eb5 	.word	0x00400eb5
  400070:	00400ec9 	.word	0x00400ec9
  400074:	00400edd 	.word	0x00400edd
  400078:	00401209 	.word	0x00401209
  40007c:	00401209 	.word	0x00401209
  400080:	00401209 	.word	0x00401209
  400084:	00401209 	.word	0x00401209
  400088:	00401209 	.word	0x00401209
  40008c:	00401209 	.word	0x00401209
  400090:	00401209 	.word	0x00401209
  400094:	004023e5 	.word	0x004023e5
  400098:	00401209 	.word	0x00401209
  40009c:	004024a1 	.word	0x004024a1
  4000a0:	00401209 	.word	0x00401209
  4000a4:	00401209 	.word	0x00401209
  4000a8:	00401209 	.word	0x00401209
  4000ac:	00401209 	.word	0x00401209
  4000b0:	00401209 	.word	0x00401209
  4000b4:	00401209 	.word	0x00401209
  4000b8:	00401209 	.word	0x00401209
  4000bc:	00401209 	.word	0x00401209
  4000c0:	00401209 	.word	0x00401209

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	2000099c 	.word	0x2000099c
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040a248 	.word	0x0040a248

004000e8 <frame_dummy>:
  4000e8:	4b08      	ldr	r3, [pc, #32]	; (40010c <frame_dummy+0x24>)
  4000ea:	b510      	push	{r4, lr}
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4908      	ldr	r1, [pc, #32]	; (400110 <frame_dummy+0x28>)
  4000f0:	4808      	ldr	r0, [pc, #32]	; (400114 <frame_dummy+0x2c>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x30>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b903      	cbnz	r3, 4000fe <frame_dummy+0x16>
  4000fc:	bd10      	pop	{r4, pc}
  4000fe:	4b07      	ldr	r3, [pc, #28]	; (40011c <frame_dummy+0x34>)
  400100:	2b00      	cmp	r3, #0
  400102:	d0fb      	beq.n	4000fc <frame_dummy+0x14>
  400104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400108:	4718      	bx	r3
  40010a:	bf00      	nop
  40010c:	00000000 	.word	0x00000000
  400110:	200009a0 	.word	0x200009a0
  400114:	0040a248 	.word	0x0040a248
  400118:	0040a248 	.word	0x0040a248
  40011c:	00000000 	.word	0x00000000

00400120 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400120:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400122:	480e      	ldr	r0, [pc, #56]	; (40015c <sysclk_init+0x3c>)
  400124:	4b0e      	ldr	r3, [pc, #56]	; (400160 <sysclk_init+0x40>)
  400126:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400128:	213e      	movs	r1, #62	; 0x3e
  40012a:	2000      	movs	r0, #0
  40012c:	4b0d      	ldr	r3, [pc, #52]	; (400164 <sysclk_init+0x44>)
  40012e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400130:	4c0d      	ldr	r4, [pc, #52]	; (400168 <sysclk_init+0x48>)
  400132:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400134:	2800      	cmp	r0, #0
  400136:	d0fc      	beq.n	400132 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400138:	4b0c      	ldr	r3, [pc, #48]	; (40016c <sysclk_init+0x4c>)
  40013a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40013c:	4a0c      	ldr	r2, [pc, #48]	; (400170 <sysclk_init+0x50>)
  40013e:	4b0d      	ldr	r3, [pc, #52]	; (400174 <sysclk_init+0x54>)
  400140:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400142:	4c0d      	ldr	r4, [pc, #52]	; (400178 <sysclk_init+0x58>)
  400144:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400146:	2800      	cmp	r0, #0
  400148:	d0fc      	beq.n	400144 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40014a:	2000      	movs	r0, #0
  40014c:	4b0b      	ldr	r3, [pc, #44]	; (40017c <sysclk_init+0x5c>)
  40014e:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400150:	4b0b      	ldr	r3, [pc, #44]	; (400180 <sysclk_init+0x60>)
  400152:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400154:	4801      	ldr	r0, [pc, #4]	; (40015c <sysclk_init+0x3c>)
  400156:	4b02      	ldr	r3, [pc, #8]	; (400160 <sysclk_init+0x40>)
  400158:	4798      	blx	r3
  40015a:	bd10      	pop	{r4, pc}
  40015c:	02dc6c00 	.word	0x02dc6c00
  400160:	200000ad 	.word	0x200000ad
  400164:	00400f59 	.word	0x00400f59
  400168:	00400fad 	.word	0x00400fad
  40016c:	00400fbd 	.word	0x00400fbd
  400170:	20033f01 	.word	0x20033f01
  400174:	400e0400 	.word	0x400e0400
  400178:	00400fcd 	.word	0x00400fcd
  40017c:	00400ef1 	.word	0x00400ef1
  400180:	004012b9 	.word	0x004012b9

00400184 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400184:	b510      	push	{r4, lr}
  400186:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400188:	4b10      	ldr	r3, [pc, #64]	; (4001cc <spi_master_init+0x48>)
  40018a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40018c:	2380      	movs	r3, #128	; 0x80
  40018e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400190:	6863      	ldr	r3, [r4, #4]
  400192:	f043 0301 	orr.w	r3, r3, #1
  400196:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400198:	6863      	ldr	r3, [r4, #4]
  40019a:	f043 0310 	orr.w	r3, r3, #16
  40019e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4001a6:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4001a8:	2100      	movs	r1, #0
  4001aa:	4620      	mov	r0, r4
  4001ac:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <spi_master_init+0x4c>)
  4001ae:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001b0:	6863      	ldr	r3, [r4, #4]
  4001b2:	f023 0302 	bic.w	r3, r3, #2
  4001b6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001b8:	6863      	ldr	r3, [r4, #4]
  4001ba:	f023 0304 	bic.w	r3, r3, #4
  4001be:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001c0:	2100      	movs	r1, #0
  4001c2:	4620      	mov	r0, r4
  4001c4:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_master_init+0x50>)
  4001c6:	4798      	blx	r3
  4001c8:	bd10      	pop	{r4, pc}
  4001ca:	bf00      	nop
  4001cc:	00401009 	.word	0x00401009
  4001d0:	00401019 	.word	0x00401019
  4001d4:	00401031 	.word	0x00401031

004001d8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001dc:	4604      	mov	r4, r0
  4001de:	460d      	mov	r5, r1
  4001e0:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  4001e2:	4915      	ldr	r1, [pc, #84]	; (400238 <spi_master_setup_device+0x60>)
  4001e4:	4618      	mov	r0, r3
  4001e6:	4b15      	ldr	r3, [pc, #84]	; (40023c <spi_master_setup_device+0x64>)
  4001e8:	4798      	blx	r3
  4001ea:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001ec:	2300      	movs	r3, #0
  4001ee:	461a      	mov	r2, r3
  4001f0:	6829      	ldr	r1, [r5, #0]
  4001f2:	4620      	mov	r0, r4
  4001f4:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400254 <spi_master_setup_device+0x7c>
  4001f8:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4001fa:	2208      	movs	r2, #8
  4001fc:	6829      	ldr	r1, [r5, #0]
  4001fe:	4620      	mov	r0, r4
  400200:	4b0f      	ldr	r3, [pc, #60]	; (400240 <spi_master_setup_device+0x68>)
  400202:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400204:	b2fa      	uxtb	r2, r7
  400206:	6829      	ldr	r1, [r5, #0]
  400208:	4620      	mov	r0, r4
  40020a:	4b0e      	ldr	r3, [pc, #56]	; (400244 <spi_master_setup_device+0x6c>)
  40020c:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  40020e:	2208      	movs	r2, #8
  400210:	6829      	ldr	r1, [r5, #0]
  400212:	4620      	mov	r0, r4
  400214:	4b0c      	ldr	r3, [pc, #48]	; (400248 <spi_master_setup_device+0x70>)
  400216:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400218:	0872      	lsrs	r2, r6, #1
  40021a:	6829      	ldr	r1, [r5, #0]
  40021c:	4620      	mov	r0, r4
  40021e:	4b0b      	ldr	r3, [pc, #44]	; (40024c <spi_master_setup_device+0x74>)
  400220:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400222:	f086 0201 	eor.w	r2, r6, #1
  400226:	f002 0201 	and.w	r2, r2, #1
  40022a:	6829      	ldr	r1, [r5, #0]
  40022c:	4620      	mov	r0, r4
  40022e:	4b08      	ldr	r3, [pc, #32]	; (400250 <spi_master_setup_device+0x78>)
  400230:	4798      	blx	r3
  400232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400236:	bf00      	nop
  400238:	02dc6c00 	.word	0x02dc6c00
  40023c:	00401115 	.word	0x00401115
  400240:	00401101 	.word	0x00401101
  400244:	0040112d 	.word	0x0040112d
  400248:	004010bd 	.word	0x004010bd
  40024c:	0040107d 	.word	0x0040107d
  400250:	0040109d 	.word	0x0040109d
  400254:	00401155 	.word	0x00401155

00400258 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400258:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  40025a:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  40025c:	f013 0f04 	tst.w	r3, #4
  400260:	d005      	beq.n	40026e <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400262:	6809      	ldr	r1, [r1, #0]
  400264:	290f      	cmp	r1, #15
  400266:	d80a      	bhi.n	40027e <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400268:	4b05      	ldr	r3, [pc, #20]	; (400280 <spi_select_device+0x28>)
  40026a:	4798      	blx	r3
  40026c:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40026e:	680b      	ldr	r3, [r1, #0]
  400270:	2b03      	cmp	r3, #3
  400272:	d804      	bhi.n	40027e <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400274:	2101      	movs	r1, #1
  400276:	4099      	lsls	r1, r3
  400278:	43c9      	mvns	r1, r1
  40027a:	4b01      	ldr	r3, [pc, #4]	; (400280 <spi_select_device+0x28>)
  40027c:	4798      	blx	r3
  40027e:	bd08      	pop	{r3, pc}
  400280:	00401019 	.word	0x00401019

00400284 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400284:	b990      	cbnz	r0, 4002ac <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028a:	460c      	mov	r4, r1
  40028c:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40028e:	2a00      	cmp	r2, #0
  400290:	dd0f      	ble.n	4002b2 <_read+0x2e>
  400292:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400294:	4e08      	ldr	r6, [pc, #32]	; (4002b8 <_read+0x34>)
  400296:	4d09      	ldr	r5, [pc, #36]	; (4002bc <_read+0x38>)
  400298:	6830      	ldr	r0, [r6, #0]
  40029a:	4621      	mov	r1, r4
  40029c:	682b      	ldr	r3, [r5, #0]
  40029e:	4798      	blx	r3
		ptr++;
  4002a0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4002a2:	42a7      	cmp	r7, r4
  4002a4:	d1f8      	bne.n	400298 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4002a6:	4640      	mov	r0, r8
  4002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4002ac:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4002b0:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4002b2:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4002b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002b8:	20000e08 	.word	0x20000e08
  4002bc:	20000e00 	.word	0x20000e00

004002c0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002c0:	3801      	subs	r0, #1
  4002c2:	2802      	cmp	r0, #2
  4002c4:	d815      	bhi.n	4002f2 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4002c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002ca:	460e      	mov	r6, r1
  4002cc:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4002ce:	b19a      	cbz	r2, 4002f8 <_write+0x38>
  4002d0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002d2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40030c <_write+0x4c>
  4002d6:	4f0c      	ldr	r7, [pc, #48]	; (400308 <_write+0x48>)
  4002d8:	f8d8 0000 	ldr.w	r0, [r8]
  4002dc:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002e0:	683b      	ldr	r3, [r7, #0]
  4002e2:	4798      	blx	r3
  4002e4:	2800      	cmp	r0, #0
  4002e6:	db0a      	blt.n	4002fe <_write+0x3e>
  4002e8:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4002ea:	3c01      	subs	r4, #1
  4002ec:	d1f4      	bne.n	4002d8 <_write+0x18>
  4002ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4002f2:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  4002f6:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4002f8:	2000      	movs	r0, #0
  4002fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4002fe:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400306:	bf00      	nop
  400308:	20000e04 	.word	0x20000e04
  40030c:	20000e08 	.word	0x20000e08

00400310 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400310:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400312:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400316:	4b1e      	ldr	r3, [pc, #120]	; (400390 <board_init+0x80>)
  400318:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40031a:	200b      	movs	r0, #11
  40031c:	4c1d      	ldr	r4, [pc, #116]	; (400394 <board_init+0x84>)
  40031e:	47a0      	blx	r4
  400320:	200c      	movs	r0, #12
  400322:	47a0      	blx	r4
  400324:	200d      	movs	r0, #13
  400326:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400328:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40032c:	2017      	movs	r0, #23
  40032e:	4c1a      	ldr	r4, [pc, #104]	; (400398 <board_init+0x88>)
  400330:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400332:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400336:	202e      	movs	r0, #46	; 0x2e
  400338:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40033a:	4918      	ldr	r1, [pc, #96]	; (40039c <board_init+0x8c>)
  40033c:	200f      	movs	r0, #15
  40033e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400340:	4917      	ldr	r1, [pc, #92]	; (4003a0 <board_init+0x90>)
  400342:	2010      	movs	r0, #16
  400344:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400346:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40034a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40034e:	4815      	ldr	r0, [pc, #84]	; (4003a4 <board_init+0x94>)
  400350:	4b15      	ldr	r3, [pc, #84]	; (4003a8 <board_init+0x98>)
  400352:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400354:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400358:	200c      	movs	r0, #12
  40035a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40035c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400360:	200d      	movs	r0, #13
  400362:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400364:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400368:	200e      	movs	r0, #14
  40036a:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  40036c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400370:	201e      	movs	r0, #30
  400372:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  400374:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400378:	201c      	movs	r0, #28
  40037a:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  40037c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400380:	201d      	movs	r0, #29
  400382:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400384:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400388:	204d      	movs	r0, #77	; 0x4d
  40038a:	47a0      	blx	r4
  40038c:	bd10      	pop	{r4, pc}
  40038e:	bf00      	nop
  400390:	400e1450 	.word	0x400e1450
  400394:	00400fdd 	.word	0x00400fdd
  400398:	00400bf9 	.word	0x00400bf9
  40039c:	28000079 	.word	0x28000079
  4003a0:	28000059 	.word	0x28000059
  4003a4:	400e0e00 	.word	0x400e0e00
  4003a8:	00400d1d 	.word	0x00400d1d

004003ac <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4003ac:	b470      	push	{r4, r5, r6}
  4003ae:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4003b0:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4003b4:	2810      	cmp	r0, #16
  4003b6:	bf28      	it	cs
  4003b8:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4003ba:	2800      	cmp	r0, #0
  4003bc:	bf08      	it	eq
  4003be:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4003c0:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4003c2:	4e10      	ldr	r6, [pc, #64]	; (400404 <aat31xx_set_backlight+0x58>)
  4003c4:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4003c8:	2418      	movs	r4, #24
  4003ca:	6375      	str	r5, [r6, #52]	; 0x34
  4003cc:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4003ce:	9b01      	ldr	r3, [sp, #4]
  4003d0:	1e5a      	subs	r2, r3, #1
  4003d2:	9201      	str	r2, [sp, #4]
  4003d4:	2b00      	cmp	r3, #0
  4003d6:	d1fa      	bne.n	4003ce <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4003d8:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4003da:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4003dc:	9b01      	ldr	r3, [sp, #4]
  4003de:	1e5a      	subs	r2, r3, #1
  4003e0:	9201      	str	r2, [sp, #4]
  4003e2:	2b00      	cmp	r3, #0
  4003e4:	d1fa      	bne.n	4003dc <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4003e6:	3101      	adds	r1, #1
  4003e8:	4281      	cmp	r1, r0
  4003ea:	d3ee      	bcc.n	4003ca <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4003ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4003f0:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4003f2:	9b01      	ldr	r3, [sp, #4]
  4003f4:	1e5a      	subs	r2, r3, #1
  4003f6:	9201      	str	r2, [sp, #4]
  4003f8:	2b00      	cmp	r3, #0
  4003fa:	d1fa      	bne.n	4003f2 <aat31xx_set_backlight+0x46>
	}
}
  4003fc:	b003      	add	sp, #12
  4003fe:	bc70      	pop	{r4, r5, r6}
  400400:	4770      	bx	lr
  400402:	bf00      	nop
  400404:	400e1200 	.word	0x400e1200

00400408 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400408:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40040a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40040e:	4b06      	ldr	r3, [pc, #24]	; (400428 <aat31xx_disable_backlight+0x20>)
  400410:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400412:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400416:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400418:	9b01      	ldr	r3, [sp, #4]
  40041a:	1e5a      	subs	r2, r3, #1
  40041c:	9201      	str	r2, [sp, #4]
  40041e:	2b00      	cmp	r3, #0
  400420:	d1fa      	bne.n	400418 <aat31xx_disable_backlight+0x10>
	}
}
  400422:	b002      	add	sp, #8
  400424:	4770      	bx	lr
  400426:	bf00      	nop
  400428:	400e1200 	.word	0x400e1200

0040042c <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  40042c:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  40042e:	2300      	movs	r3, #0
  400430:	9301      	str	r3, [sp, #4]
  400432:	9b01      	ldr	r3, [sp, #4]
  400434:	4298      	cmp	r0, r3
  400436:	d911      	bls.n	40045c <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400438:	2100      	movs	r1, #0
  40043a:	4a09      	ldr	r2, [pc, #36]	; (400460 <ili9225_delay+0x34>)
  40043c:	9101      	str	r1, [sp, #4]
  40043e:	9b01      	ldr	r3, [sp, #4]
  400440:	4293      	cmp	r3, r2
  400442:	d805      	bhi.n	400450 <ili9225_delay+0x24>
  400444:	9b01      	ldr	r3, [sp, #4]
  400446:	3301      	adds	r3, #1
  400448:	9301      	str	r3, [sp, #4]
  40044a:	9b01      	ldr	r3, [sp, #4]
  40044c:	4293      	cmp	r3, r2
  40044e:	d9f9      	bls.n	400444 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400450:	9b01      	ldr	r3, [sp, #4]
  400452:	3301      	adds	r3, #1
  400454:	9301      	str	r3, [sp, #4]
  400456:	9b01      	ldr	r3, [sp, #4]
  400458:	4283      	cmp	r3, r0
  40045a:	d3ef      	bcc.n	40043c <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  40045c:	b002      	add	sp, #8
  40045e:	4770      	bx	lr
  400460:	0001869f 	.word	0x0001869f

00400464 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400464:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  400466:	6804      	ldr	r4, [r0, #0]
  400468:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  40046a:	bf84      	itt	hi
  40046c:	24af      	movhi	r4, #175	; 0xaf
  40046e:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400470:	6814      	ldr	r4, [r2, #0]
  400472:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400474:	bf84      	itt	hi
  400476:	24af      	movhi	r4, #175	; 0xaf
  400478:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  40047a:	680c      	ldr	r4, [r1, #0]
  40047c:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  40047e:	bf84      	itt	hi
  400480:	24db      	movhi	r4, #219	; 0xdb
  400482:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400484:	681c      	ldr	r4, [r3, #0]
  400486:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  400488:	bf84      	itt	hi
  40048a:	24db      	movhi	r4, #219	; 0xdb
  40048c:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40048e:	6804      	ldr	r4, [r0, #0]
  400490:	6815      	ldr	r5, [r2, #0]
  400492:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400494:	bf84      	itt	hi
  400496:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  400498:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40049a:	680a      	ldr	r2, [r1, #0]
  40049c:	6818      	ldr	r0, [r3, #0]
  40049e:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4004a0:	bf84      	itt	hi
  4004a2:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  4004a4:	601a      	strhi	r2, [r3, #0]
	}
}
  4004a6:	bc30      	pop	{r4, r5}
  4004a8:	4770      	bx	lr
  4004aa:	bf00      	nop

004004ac <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4004ac:	b570      	push	{r4, r5, r6, lr}
  4004ae:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4004b0:	4c0b      	ldr	r4, [pc, #44]	; (4004e0 <ili9225_write_cmd+0x34>)
  4004b2:	2200      	movs	r2, #0
  4004b4:	2102      	movs	r1, #2
  4004b6:	4620      	mov	r0, r4
  4004b8:	4d0a      	ldr	r5, [pc, #40]	; (4004e4 <ili9225_write_cmd+0x38>)
  4004ba:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4004bc:	2301      	movs	r3, #1
  4004be:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4004c0:	201c      	movs	r0, #28
  4004c2:	4b09      	ldr	r3, [pc, #36]	; (4004e8 <ili9225_write_cmd+0x3c>)
  4004c4:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4004c6:	2300      	movs	r3, #0
  4004c8:	2202      	movs	r2, #2
  4004ca:	4631      	mov	r1, r6
  4004cc:	4620      	mov	r0, r4
  4004ce:	4e07      	ldr	r6, [pc, #28]	; (4004ec <ili9225_write_cmd+0x40>)
  4004d0:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4004d2:	2102      	movs	r1, #2
  4004d4:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4004d6:	2280      	movs	r2, #128	; 0x80
  4004d8:	4620      	mov	r0, r4
  4004da:	47a8      	blx	r5
  4004dc:	bd70      	pop	{r4, r5, r6, pc}
  4004de:	bf00      	nop
  4004e0:	40008000 	.word	0x40008000
  4004e4:	00401101 	.word	0x00401101
  4004e8:	00400bb9 	.word	0x00400bb9
  4004ec:	00401045 	.word	0x00401045

004004f0 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  4004f0:	b538      	push	{r3, r4, r5, lr}
  4004f2:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4004f4:	4c07      	ldr	r4, [pc, #28]	; (400514 <ili9225_write_ram+0x24>)
  4004f6:	2301      	movs	r3, #1
  4004f8:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  4004fa:	201c      	movs	r0, #28
  4004fc:	4b06      	ldr	r3, [pc, #24]	; (400518 <ili9225_write_ram+0x28>)
  4004fe:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400500:	2300      	movs	r3, #0
  400502:	2202      	movs	r2, #2
  400504:	4629      	mov	r1, r5
  400506:	4620      	mov	r0, r4
  400508:	4d04      	ldr	r5, [pc, #16]	; (40051c <ili9225_write_ram+0x2c>)
  40050a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40050c:	2302      	movs	r3, #2
  40050e:	6023      	str	r3, [r4, #0]
  400510:	bd38      	pop	{r3, r4, r5, pc}
  400512:	bf00      	nop
  400514:	40008000 	.word	0x40008000
  400518:	00400b9d 	.word	0x00400b9d
  40051c:	00401045 	.word	0x00401045

00400520 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400520:	b510      	push	{r4, lr}
  400522:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400524:	4b02      	ldr	r3, [pc, #8]	; (400530 <ili9225_write_register+0x10>)
  400526:	4798      	blx	r3
	ili9225_write_ram(us_data);
  400528:	4620      	mov	r0, r4
  40052a:	4b02      	ldr	r3, [pc, #8]	; (400534 <ili9225_write_register+0x14>)
  40052c:	4798      	blx	r3
  40052e:	bd10      	pop	{r4, pc}
  400530:	004004ad 	.word	0x004004ad
  400534:	004004f1 	.word	0x004004f1

00400538 <ili9225_write_ram_buffer>:
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
	volatile uint32_t i;
	if (ul_size == 0)
  400538:	b331      	cbz	r1, 400588 <ili9225_write_ram_buffer+0x50>
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  40053a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40053e:	b082      	sub	sp, #8
  400540:	460c      	mov	r4, r1
  400542:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400544:	2201      	movs	r2, #1
  400546:	4b11      	ldr	r3, [pc, #68]	; (40058c <ili9225_write_ram_buffer+0x54>)
  400548:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40054a:	201c      	movs	r0, #28
  40054c:	4b10      	ldr	r3, [pc, #64]	; (400590 <ili9225_write_ram_buffer+0x58>)
  40054e:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400550:	2300      	movs	r3, #0
  400552:	9301      	str	r3, [sp, #4]
  400554:	9b01      	ldr	r3, [sp, #4]
  400556:	429c      	cmp	r4, r3
  400558:	d910      	bls.n	40057c <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  40055a:	f8df 8030 	ldr.w	r8, [pc, #48]	; 40058c <ili9225_write_ram_buffer+0x54>
  40055e:	2700      	movs	r7, #0
  400560:	4e0c      	ldr	r6, [pc, #48]	; (400594 <ili9225_write_ram_buffer+0x5c>)
  400562:	9901      	ldr	r1, [sp, #4]
  400564:	463b      	mov	r3, r7
  400566:	2202      	movs	r2, #2
  400568:	f835 1011 	ldrh.w	r1, [r5, r1, lsl #1]
  40056c:	4640      	mov	r0, r8
  40056e:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  400570:	9b01      	ldr	r3, [sp, #4]
  400572:	3301      	adds	r3, #1
  400574:	9301      	str	r3, [sp, #4]
  400576:	9b01      	ldr	r3, [sp, #4]
  400578:	429c      	cmp	r4, r3
  40057a:	d8f2      	bhi.n	400562 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40057c:	2202      	movs	r2, #2
  40057e:	4b03      	ldr	r3, [pc, #12]	; (40058c <ili9225_write_ram_buffer+0x54>)
  400580:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  400582:	b002      	add	sp, #8
  400584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400588:	4770      	bx	lr
  40058a:	bf00      	nop
  40058c:	40008000 	.word	0x40008000
  400590:	00400b9d 	.word	0x00400b9d
  400594:	00401045 	.word	0x00401045

00400598 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  400598:	4b03      	ldr	r3, [pc, #12]	; (4005a8 <ili9225_spi_handler+0x10>)
  40059a:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  40059c:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  40059e:	2201      	movs	r2, #1
  4005a0:	4b02      	ldr	r3, [pc, #8]	; (4005ac <ili9225_spi_handler+0x14>)
  4005a2:	701a      	strb	r2, [r3, #0]
  4005a4:	4770      	bx	lr
  4005a6:	bf00      	nop
  4005a8:	40008000 	.word	0x40008000
  4005ac:	20000b18 	.word	0x20000b18

004005b0 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4005b0:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4005b2:	f241 0117 	movw	r1, #4119	; 0x1017
  4005b6:	2007      	movs	r0, #7
  4005b8:	4b01      	ldr	r3, [pc, #4]	; (4005c0 <ili9225_display_on+0x10>)
  4005ba:	4798      	blx	r3
  4005bc:	bd08      	pop	{r3, pc}
  4005be:	bf00      	nop
  4005c0:	00400521 	.word	0x00400521

004005c4 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4005c4:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4005c6:	2100      	movs	r1, #0
  4005c8:	2007      	movs	r0, #7
  4005ca:	4b01      	ldr	r3, [pc, #4]	; (4005d0 <ili9225_display_off+0xc>)
  4005cc:	4798      	blx	r3
  4005ce:	bd08      	pop	{r3, pc}
  4005d0:	00400521 	.word	0x00400521

004005d4 <ili9225_set_foreground_color>:
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4005d4:	0a02      	lsrs	r2, r0, #8
  4005d6:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  4005da:	f022 0207 	bic.w	r2, r2, #7
  4005de:	0943      	lsrs	r3, r0, #5
  4005e0:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
  4005e4:	431a      	orrs	r2, r3
  4005e6:	f3c0 00c4 	ubfx	r0, r0, #3, #5
  4005ea:	4302      	orrs	r2, r0
  4005ec:	b292      	uxth	r2, r2
  4005ee:	4904      	ldr	r1, [pc, #16]	; (400600 <ili9225_set_foreground_color+0x2c>)
  4005f0:	1e8b      	subs	r3, r1, #2
  4005f2:	f501 71af 	add.w	r1, r1, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  4005f6:	f823 2f02 	strh.w	r2, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4005fa:	428b      	cmp	r3, r1
  4005fc:	d1fb      	bne.n	4005f6 <ili9225_set_foreground_color+0x22>
		g_ul_pixel_cache[i] = w_color;
	}
}
  4005fe:	4770      	bx	lr
  400600:	200009b8 	.word	0x200009b8

00400604 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400606:	460e      	mov	r6, r1
  400608:	461c      	mov	r4, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40060a:	b287      	uxth	r7, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40060c:	3a01      	subs	r2, #1
  40060e:	18b9      	adds	r1, r7, r2
  400610:	b2c9      	uxtb	r1, r1
  400612:	2036      	movs	r0, #54	; 0x36
  400614:	4d07      	ldr	r5, [pc, #28]	; (400634 <ili9225_set_window+0x30>)
  400616:	47a8      	blx	r5
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400618:	b2f9      	uxtb	r1, r7
  40061a:	2037      	movs	r0, #55	; 0x37
  40061c:	47a8      	blx	r5
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40061e:	b2b6      	uxth	r6, r6
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400620:	3c01      	subs	r4, #1
  400622:	1931      	adds	r1, r6, r4
  400624:	b2c9      	uxtb	r1, r1
  400626:	2038      	movs	r0, #56	; 0x38
  400628:	47a8      	blx	r5
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  40062a:	b2f1      	uxtb	r1, r6
  40062c:	2039      	movs	r0, #57	; 0x39
  40062e:	47a8      	blx	r5
  400630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400632:	bf00      	nop
  400634:	00400521 	.word	0x00400521

00400638 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400638:	b538      	push	{r3, r4, r5, lr}
  40063a:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  40063c:	b2c1      	uxtb	r1, r0
  40063e:	2020      	movs	r0, #32
  400640:	4c02      	ldr	r4, [pc, #8]	; (40064c <ili9225_set_cursor_position+0x14>)
  400642:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  400644:	b2e9      	uxtb	r1, r5
  400646:	2021      	movs	r0, #33	; 0x21
  400648:	47a0      	blx	r4
  40064a:	bd38      	pop	{r3, r4, r5, pc}
  40064c:	00400521 	.word	0x00400521

00400650 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400654:	b084      	sub	sp, #16
  400656:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400658:	f04f 0802 	mov.w	r8, #2
  40065c:	af04      	add	r7, sp, #16
  40065e:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400662:	201d      	movs	r0, #29
  400664:	4c5e      	ldr	r4, [pc, #376]	; (4007e0 <ili9225_init+0x190>)
  400666:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400668:	4640      	mov	r0, r8
  40066a:	4e5e      	ldr	r6, [pc, #376]	; (4007e4 <ili9225_init+0x194>)
  40066c:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  40066e:	201d      	movs	r0, #29
  400670:	4b5d      	ldr	r3, [pc, #372]	; (4007e8 <ili9225_init+0x198>)
  400672:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  400674:	2014      	movs	r0, #20
  400676:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400678:	201d      	movs	r0, #29
  40067a:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  40067c:	2032      	movs	r0, #50	; 0x32
  40067e:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400680:	4c5a      	ldr	r4, [pc, #360]	; (4007ec <ili9225_init+0x19c>)
  400682:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400686:	2380      	movs	r3, #128	; 0x80
  400688:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  40068a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40068e:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400690:	4b57      	ldr	r3, [pc, #348]	; (4007f0 <ili9225_init+0x1a0>)
  400692:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400696:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40069a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40069e:	2500      	movs	r5, #0
  4006a0:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4006a4:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  4006a6:	4620      	mov	r0, r4
  4006a8:	4b52      	ldr	r3, [pc, #328]	; (4007f4 <ili9225_init+0x1a4>)
  4006aa:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  4006ac:	9500      	str	r5, [sp, #0]
  4006ae:	4b52      	ldr	r3, [pc, #328]	; (4007f8 <ili9225_init+0x1a8>)
  4006b0:	462a      	mov	r2, r5
  4006b2:	4639      	mov	r1, r7
  4006b4:	4620      	mov	r0, r4
  4006b6:	f8df a15c 	ldr.w	sl, [pc, #348]	; 400814 <ili9225_init+0x1c4>
  4006ba:	47d0      	blx	sl
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4006bc:	4639      	mov	r1, r7
  4006be:	4620      	mov	r0, r4
  4006c0:	4b4e      	ldr	r3, [pc, #312]	; (4007fc <ili9225_init+0x1ac>)
  4006c2:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006c4:	2701      	movs	r7, #1
  4006c6:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4006c8:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  4006ca:	4b4d      	ldr	r3, [pc, #308]	; (400800 <ili9225_init+0x1b0>)
  4006cc:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4006ce:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4006d2:	4638      	mov	r0, r7
  4006d4:	4c4b      	ldr	r4, [pc, #300]	; (400804 <ili9225_init+0x1b4>)
  4006d6:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  4006d8:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006dc:	4640      	mov	r0, r8
  4006de:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  4006e0:	f241 0130 	movw	r1, #4144	; 0x1030
  4006e4:	2003      	movs	r0, #3
  4006e6:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  4006e8:	f640 0108 	movw	r1, #2056	; 0x808
  4006ec:	2008      	movs	r0, #8
  4006ee:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  4006f0:	4639      	mov	r1, r7
  4006f2:	200c      	movs	r0, #12
  4006f4:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  4006f6:	f640 2101 	movw	r1, #2561	; 0xa01
  4006fa:	200f      	movs	r0, #15
  4006fc:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  4006fe:	21b0      	movs	r1, #176	; 0xb0
  400700:	2020      	movs	r0, #32
  400702:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  400704:	21dc      	movs	r1, #220	; 0xdc
  400706:	2021      	movs	r0, #33	; 0x21
  400708:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  40070a:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  40070e:	2010      	movs	r0, #16
  400710:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  400712:	f241 0138 	movw	r1, #4152	; 0x1038
  400716:	2011      	movs	r0, #17
  400718:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  40071a:	2032      	movs	r0, #50	; 0x32
  40071c:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  40071e:	f241 1121 	movw	r1, #4385	; 0x1121
  400722:	2012      	movs	r0, #18
  400724:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  400726:	214e      	movs	r1, #78	; 0x4e
  400728:	2013      	movs	r0, #19
  40072a:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  40072c:	f246 716f 	movw	r1, #26479	; 0x676f
  400730:	2014      	movs	r0, #20
  400732:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  400734:	4629      	mov	r1, r5
  400736:	2030      	movs	r0, #48	; 0x30
  400738:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  40073a:	21db      	movs	r1, #219	; 0xdb
  40073c:	2031      	movs	r0, #49	; 0x31
  40073e:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400740:	4629      	mov	r1, r5
  400742:	2032      	movs	r0, #50	; 0x32
  400744:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  400746:	4629      	mov	r1, r5
  400748:	2033      	movs	r0, #51	; 0x33
  40074a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  40074c:	21db      	movs	r1, #219	; 0xdb
  40074e:	2034      	movs	r0, #52	; 0x34
  400750:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  400752:	4629      	mov	r1, r5
  400754:	2035      	movs	r0, #53	; 0x35
  400756:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400758:	21b0      	movs	r1, #176	; 0xb0
  40075a:	2036      	movs	r0, #54	; 0x36
  40075c:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  40075e:	4629      	mov	r1, r5
  400760:	2037      	movs	r0, #55	; 0x37
  400762:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400764:	21dc      	movs	r1, #220	; 0xdc
  400766:	2038      	movs	r0, #56	; 0x38
  400768:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  40076a:	4629      	mov	r1, r5
  40076c:	2039      	movs	r0, #57	; 0x39
  40076e:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400770:	4629      	mov	r1, r5
  400772:	2050      	movs	r0, #80	; 0x50
  400774:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  400776:	f240 610a 	movw	r1, #1546	; 0x60a
  40077a:	2051      	movs	r0, #81	; 0x51
  40077c:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  40077e:	f640 510a 	movw	r1, #3338	; 0xd0a
  400782:	2052      	movs	r0, #82	; 0x52
  400784:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  400786:	f240 3103 	movw	r1, #771	; 0x303
  40078a:	2053      	movs	r0, #83	; 0x53
  40078c:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  40078e:	f640 210d 	movw	r1, #2573	; 0xa0d
  400792:	2054      	movs	r0, #84	; 0x54
  400794:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  400796:	f640 2106 	movw	r1, #2566	; 0xa06
  40079a:	2055      	movs	r0, #85	; 0x55
  40079c:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  40079e:	4629      	mov	r1, r5
  4007a0:	2056      	movs	r0, #86	; 0x56
  4007a2:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4007a4:	f240 3103 	movw	r1, #771	; 0x303
  4007a8:	2057      	movs	r0, #87	; 0x57
  4007aa:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4007ac:	4629      	mov	r1, r5
  4007ae:	2058      	movs	r0, #88	; 0x58
  4007b0:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4007b2:	4629      	mov	r1, r5
  4007b4:	2059      	movs	r0, #89	; 0x59
  4007b6:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4007bc:	f8d9 2000 	ldr.w	r2, [r9]
  4007c0:	4629      	mov	r1, r5
  4007c2:	4628      	mov	r0, r5
  4007c4:	4c10      	ldr	r4, [pc, #64]	; (400808 <ili9225_init+0x1b8>)
  4007c6:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4007c8:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4007cc:	4b0f      	ldr	r3, [pc, #60]	; (40080c <ili9225_init+0x1bc>)
  4007ce:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4007d0:	4629      	mov	r1, r5
  4007d2:	4628      	mov	r0, r5
  4007d4:	4b0e      	ldr	r3, [pc, #56]	; (400810 <ili9225_init+0x1c0>)
  4007d6:	4798      	blx	r3
	return 0;
}
  4007d8:	4628      	mov	r0, r5
  4007da:	b004      	add	sp, #16
  4007dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007e0:	00400b9d 	.word	0x00400b9d
  4007e4:	0040042d 	.word	0x0040042d
  4007e8:	00400bb9 	.word	0x00400bb9
  4007ec:	40008000 	.word	0x40008000
  4007f0:	e000e100 	.word	0xe000e100
  4007f4:	00400185 	.word	0x00400185
  4007f8:	00bebc20 	.word	0x00bebc20
  4007fc:	00400259 	.word	0x00400259
  400800:	004005c5 	.word	0x004005c5
  400804:	00400521 	.word	0x00400521
  400808:	00400605 	.word	0x00400605
  40080c:	004005d5 	.word	0x004005d5
  400810:	00400639 	.word	0x00400639
  400814:	004001d9 	.word	0x004001d9

00400818 <ili9225_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400818:	28af      	cmp	r0, #175	; 0xaf
  40081a:	d80f      	bhi.n	40083c <ili9225_draw_pixel+0x24>
  40081c:	29db      	cmp	r1, #219	; 0xdb
  40081e:	d80f      	bhi.n	400840 <ili9225_draw_pixel+0x28>
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400820:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400822:	b289      	uxth	r1, r1
  400824:	b280      	uxth	r0, r0
  400826:	4b07      	ldr	r3, [pc, #28]	; (400844 <ili9225_draw_pixel+0x2c>)
  400828:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  40082a:	2022      	movs	r0, #34	; 0x22
  40082c:	4b06      	ldr	r3, [pc, #24]	; (400848 <ili9225_draw_pixel+0x30>)
  40082e:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400830:	4b06      	ldr	r3, [pc, #24]	; (40084c <ili9225_draw_pixel+0x34>)
  400832:	8818      	ldrh	r0, [r3, #0]
  400834:	4b06      	ldr	r3, [pc, #24]	; (400850 <ili9225_draw_pixel+0x38>)
  400836:	4798      	blx	r3
	return 0;
  400838:	2000      	movs	r0, #0
  40083a:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  40083c:	2001      	movs	r0, #1
  40083e:	4770      	bx	lr
  400840:	2001      	movs	r0, #1
  400842:	4770      	bx	lr
  400844:	00400639 	.word	0x00400639
  400848:	004004ad 	.word	0x004004ad
  40084c:	200009b8 	.word	0x200009b8
  400850:	004004f1 	.word	0x004004f1

00400854 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400858:	b084      	sub	sp, #16
  40085a:	9003      	str	r0, [sp, #12]
  40085c:	9102      	str	r1, [sp, #8]
  40085e:	9201      	str	r2, [sp, #4]
  400860:	aa04      	add	r2, sp, #16
  400862:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400866:	4613      	mov	r3, r2
  400868:	aa01      	add	r2, sp, #4
  40086a:	a902      	add	r1, sp, #8
  40086c:	a803      	add	r0, sp, #12
  40086e:	4c20      	ldr	r4, [pc, #128]	; (4008f0 <ili9225_draw_filled_rectangle+0x9c>)
  400870:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400872:	9803      	ldr	r0, [sp, #12]
  400874:	9902      	ldr	r1, [sp, #8]
  400876:	9b00      	ldr	r3, [sp, #0]
  400878:	3301      	adds	r3, #1
  40087a:	9a01      	ldr	r2, [sp, #4]
  40087c:	3201      	adds	r2, #1
  40087e:	1a5b      	subs	r3, r3, r1
  400880:	1a12      	subs	r2, r2, r0
  400882:	4c1c      	ldr	r4, [pc, #112]	; (4008f4 <ili9225_draw_filled_rectangle+0xa0>)
  400884:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  400886:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40088a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40088e:	4b1a      	ldr	r3, [pc, #104]	; (4008f8 <ili9225_draw_filled_rectangle+0xa4>)
  400890:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400892:	2022      	movs	r0, #34	; 0x22
  400894:	4b19      	ldr	r3, [pc, #100]	; (4008fc <ili9225_draw_filled_rectangle+0xa8>)
  400896:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400898:	9a03      	ldr	r2, [sp, #12]
  40089a:	9b01      	ldr	r3, [sp, #4]
  40089c:	1a9a      	subs	r2, r3, r2
  40089e:	9b00      	ldr	r3, [sp, #0]
  4008a0:	f103 0801 	add.w	r8, r3, #1
  4008a4:	9b02      	ldr	r3, [sp, #8]
  4008a6:	ebc3 0808 	rsb	r8, r3, r8
  4008aa:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008ae:	4c14      	ldr	r4, [pc, #80]	; (400900 <ili9225_draw_filled_rectangle+0xac>)
  4008b0:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  4008b4:	09e4      	lsrs	r4, r4, #7
  4008b6:	d007      	beq.n	4008c8 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  4008b8:	4f12      	ldr	r7, [pc, #72]	; (400904 <ili9225_draw_filled_rectangle+0xb0>)
  4008ba:	26b0      	movs	r6, #176	; 0xb0
  4008bc:	4d12      	ldr	r5, [pc, #72]	; (400908 <ili9225_draw_filled_rectangle+0xb4>)
  4008be:	4631      	mov	r1, r6
  4008c0:	4638      	mov	r0, r7
  4008c2:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4008c4:	3c01      	subs	r4, #1
  4008c6:	d1fa      	bne.n	4008be <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  4008c8:	490d      	ldr	r1, [pc, #52]	; (400900 <ili9225_draw_filled_rectangle+0xac>)
  4008ca:	fba1 3108 	umull	r3, r1, r1, r8
  4008ce:	09c9      	lsrs	r1, r1, #7
  4008d0:	24b0      	movs	r4, #176	; 0xb0
  4008d2:	fb04 8111 	mls	r1, r4, r1, r8
  4008d6:	480b      	ldr	r0, [pc, #44]	; (400904 <ili9225_draw_filled_rectangle+0xb0>)
  4008d8:	4b0b      	ldr	r3, [pc, #44]	; (400908 <ili9225_draw_filled_rectangle+0xb4>)
  4008da:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4008dc:	23dc      	movs	r3, #220	; 0xdc
  4008de:	4622      	mov	r2, r4
  4008e0:	2100      	movs	r1, #0
  4008e2:	4608      	mov	r0, r1
  4008e4:	4c03      	ldr	r4, [pc, #12]	; (4008f4 <ili9225_draw_filled_rectangle+0xa0>)
  4008e6:	47a0      	blx	r4
}
  4008e8:	b004      	add	sp, #16
  4008ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008ee:	bf00      	nop
  4008f0:	00400465 	.word	0x00400465
  4008f4:	00400605 	.word	0x00400605
  4008f8:	00400639 	.word	0x00400639
  4008fc:	004004ad 	.word	0x004004ad
  400900:	ba2e8ba3 	.word	0xba2e8ba3
  400904:	200009b8 	.word	0x200009b8
  400908:	00400539 	.word	0x00400539

0040090c <ili9225_draw_circle>:
{
	int32_t   d;    /* Decision Variable */
	uint32_t  curX; /* Current X Value */
	uint32_t  curY; /* Current Y Value */

	if (ul_r == 0) {
  40090c:	2a00      	cmp	r2, #0
  40090e:	d046      	beq.n	40099e <ili9225_draw_circle+0x92>
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  400910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400914:	b083      	sub	sp, #12
  400916:	4680      	mov	r8, r0
  400918:	4689      	mov	r9, r1
  40091a:	4616      	mov	r6, r2

	if (ul_r == 0) {
		return 1;
	}

	d = 3 - (ul_r << 1);
  40091c:	0057      	lsls	r7, r2, #1
  40091e:	f1c7 0703 	rsb	r7, r7, #3
	curX = 0;
  400922:	2500      	movs	r5, #0
	curY = ul_r;

	while (curX <= curY) {
		ili9225_draw_pixel(ul_x + curX, ul_y + curY);
  400924:	4c20      	ldr	r4, [pc, #128]	; (4009a8 <ili9225_draw_circle+0x9c>)
  400926:	eb08 0305 	add.w	r3, r8, r5
  40092a:	eb09 0b06 	add.w	fp, r9, r6
  40092e:	4659      	mov	r1, fp
  400930:	9301      	str	r3, [sp, #4]
  400932:	4618      	mov	r0, r3
  400934:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x + curX, ul_y - curY);
  400936:	ebc6 0a09 	rsb	sl, r6, r9
  40093a:	4651      	mov	r1, sl
  40093c:	9801      	ldr	r0, [sp, #4]
  40093e:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curX, ul_y + curY);
  400940:	ebc5 0308 	rsb	r3, r5, r8
  400944:	4659      	mov	r1, fp
  400946:	469b      	mov	fp, r3
  400948:	4618      	mov	r0, r3
  40094a:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curX, ul_y - curY);
  40094c:	4651      	mov	r1, sl
  40094e:	4658      	mov	r0, fp
  400950:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x + curY, ul_y + curX);
  400952:	eb08 0306 	add.w	r3, r8, r6
  400956:	eb09 0b05 	add.w	fp, r9, r5
  40095a:	4659      	mov	r1, fp
  40095c:	9301      	str	r3, [sp, #4]
  40095e:	4618      	mov	r0, r3
  400960:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x + curY, ul_y - curX);
  400962:	ebc5 0a09 	rsb	sl, r5, r9
  400966:	4651      	mov	r1, sl
  400968:	9801      	ldr	r0, [sp, #4]
  40096a:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curY, ul_y + curX);
  40096c:	ebc6 0308 	rsb	r3, r6, r8
  400970:	4659      	mov	r1, fp
  400972:	469b      	mov	fp, r3
  400974:	4618      	mov	r0, r3
  400976:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curY, ul_y - curX);
  400978:	4651      	mov	r1, sl
  40097a:	4658      	mov	r0, fp
  40097c:	47a0      	blx	r4

		if (d < 0) {
  40097e:	2f00      	cmp	r7, #0
  400980:	da03      	bge.n	40098a <ili9225_draw_circle+0x7e>
			d += (curX << 2) + 6;
  400982:	eb07 0785 	add.w	r7, r7, r5, lsl #2
  400986:	3706      	adds	r7, #6
  400988:	e004      	b.n	400994 <ili9225_draw_circle+0x88>
		} else {
			d += ((curX - curY) << 2) + 10;
  40098a:	1bab      	subs	r3, r5, r6
  40098c:	370a      	adds	r7, #10
  40098e:	eb07 0783 	add.w	r7, r7, r3, lsl #2
			curY--;
  400992:	3e01      	subs	r6, #1
		}
		curX++;
  400994:	3501      	adds	r5, #1

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  400996:	42ae      	cmp	r6, r5
  400998:	d2c5      	bcs.n	400926 <ili9225_draw_circle+0x1a>
			curY--;
		}
		curX++;
	}

	return 0;
  40099a:	2000      	movs	r0, #0
  40099c:	e001      	b.n	4009a2 <ili9225_draw_circle+0x96>
	int32_t   d;    /* Decision Variable */
	uint32_t  curX; /* Current X Value */
	uint32_t  curY; /* Current Y Value */

	if (ul_r == 0) {
		return 1;
  40099e:	2001      	movs	r0, #1
  4009a0:	4770      	bx	lr
		}
		curX++;
	}

	return 0;
}
  4009a2:	b003      	add	sp, #12
  4009a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009a8:	00400819 	.word	0x00400819

004009ac <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4009ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009b0:	b085      	sub	sp, #20
  4009b2:	9003      	str	r0, [sp, #12]
  4009b4:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4009b6:	7813      	ldrb	r3, [r2, #0]
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d045      	beq.n	400a48 <ili9225_draw_string+0x9c>
  4009bc:	468a      	mov	sl, r1
  4009be:	9001      	str	r0, [sp, #4]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4009c0:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400a54 <ili9225_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4009c4:	2b0a      	cmp	r3, #10
  4009c6:	d104      	bne.n	4009d2 <ili9225_draw_string+0x26>
			ul_y += gfont.height + 2;
  4009c8:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  4009cc:	9b03      	ldr	r3, [sp, #12]
  4009ce:	9301      	str	r3, [sp, #4]
  4009d0:	e034      	b.n	400a3c <ili9225_draw_string+0x90>
  4009d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009d6:	4e1e      	ldr	r6, [pc, #120]	; (400a50 <ili9225_draw_string+0xa4>)
  4009d8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  4009dc:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  4009e0:	9f01      	ldr	r7, [sp, #4]
  4009e2:	463b      	mov	r3, r7
  4009e4:	330a      	adds	r3, #10
  4009e6:	9300      	str	r3, [sp, #0]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4009e8:	f10a 0907 	add.w	r9, sl, #7
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009ec:	2407      	movs	r4, #7
  4009ee:	46b3      	mov	fp, r6
  4009f0:	465d      	mov	r5, fp
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4009f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4009f6:	4123      	asrs	r3, r4
  4009f8:	f013 0f01 	tst.w	r3, #1
  4009fc:	d003      	beq.n	400a06 <ili9225_draw_string+0x5a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4009fe:	ebc4 0109 	rsb	r1, r4, r9
  400a02:	4638      	mov	r0, r7
  400a04:	47c0      	blx	r8
  400a06:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400a08:	f1b4 3fff 	cmp.w	r4, #4294967295
  400a0c:	d1f0      	bne.n	4009f0 <ili9225_draw_string+0x44>
  400a0e:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400a10:	f10a 0b0f 	add.w	fp, sl, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400a14:	782b      	ldrb	r3, [r5, #0]
  400a16:	4123      	asrs	r3, r4
  400a18:	f013 0f01 	tst.w	r3, #1
  400a1c:	d003      	beq.n	400a26 <ili9225_draw_string+0x7a>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400a1e:	ebc4 010b 	rsb	r1, r4, fp
  400a22:	4638      	mov	r0, r7
  400a24:	47c0      	blx	r8
  400a26:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400a28:	2c01      	cmp	r4, #1
  400a2a:	d1f3      	bne.n	400a14 <ili9225_draw_string+0x68>
  400a2c:	3602      	adds	r6, #2
  400a2e:	3701      	adds	r7, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400a30:	9b00      	ldr	r3, [sp, #0]
  400a32:	42bb      	cmp	r3, r7
  400a34:	d1da      	bne.n	4009ec <ili9225_draw_string+0x40>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a36:	9b01      	ldr	r3, [sp, #4]
  400a38:	330c      	adds	r3, #12
  400a3a:	9301      	str	r3, [sp, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400a3c:	9a02      	ldr	r2, [sp, #8]
  400a3e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400a42:	9202      	str	r2, [sp, #8]
  400a44:	2b00      	cmp	r3, #0
  400a46:	d1bd      	bne.n	4009c4 <ili9225_draw_string+0x18>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400a48:	b005      	add	sp, #20
  400a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a4e:	bf00      	nop
  400a50:	0040957c 	.word	0x0040957c
  400a54:	00400819 	.word	0x00400819

00400a58 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a58:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a5a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a5e:	d02f      	beq.n	400ac0 <pio_set_peripheral+0x68>
  400a60:	d807      	bhi.n	400a72 <pio_set_peripheral+0x1a>
  400a62:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a66:	d014      	beq.n	400a92 <pio_set_peripheral+0x3a>
  400a68:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a6c:	d01e      	beq.n	400aac <pio_set_peripheral+0x54>
  400a6e:	b939      	cbnz	r1, 400a80 <pio_set_peripheral+0x28>
  400a70:	4770      	bx	lr
  400a72:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400a76:	d036      	beq.n	400ae6 <pio_set_peripheral+0x8e>
  400a78:	d804      	bhi.n	400a84 <pio_set_peripheral+0x2c>
  400a7a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400a7e:	d029      	beq.n	400ad4 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400a80:	6042      	str	r2, [r0, #4]
  400a82:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a84:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400a88:	d02d      	beq.n	400ae6 <pio_set_peripheral+0x8e>
  400a8a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400a8e:	d02a      	beq.n	400ae6 <pio_set_peripheral+0x8e>
  400a90:	e7f6      	b.n	400a80 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400a92:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a94:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a96:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400a98:	43d3      	mvns	r3, r2
  400a9a:	4021      	ands	r1, r4
  400a9c:	4019      	ands	r1, r3
  400a9e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400aa0:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400aa2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400aa4:	4021      	ands	r1, r4
  400aa6:	400b      	ands	r3, r1
  400aa8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400aaa:	e01a      	b.n	400ae2 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400aac:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400aae:	4313      	orrs	r3, r2
  400ab0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ab2:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ab4:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400ab6:	400b      	ands	r3, r1
  400ab8:	ea23 0302 	bic.w	r3, r3, r2
  400abc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400abe:	e7df      	b.n	400a80 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ac0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ac2:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400ac4:	400b      	ands	r3, r1
  400ac6:	ea23 0302 	bic.w	r3, r3, r2
  400aca:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400acc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ace:	4313      	orrs	r3, r2
  400ad0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ad2:	e7d5      	b.n	400a80 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ad4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ad6:	4313      	orrs	r3, r2
  400ad8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ada:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400adc:	4313      	orrs	r3, r2
  400ade:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ae0:	e7ce      	b.n	400a80 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ae2:	6042      	str	r2, [r0, #4]
}
  400ae4:	bc10      	pop	{r4}
  400ae6:	4770      	bx	lr

00400ae8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ae8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400aea:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400aee:	bf14      	ite	ne
  400af0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400af2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400af4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400af8:	bf14      	ite	ne
  400afa:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400afc:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400afe:	f012 0f02 	tst.w	r2, #2
  400b02:	d002      	beq.n	400b0a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400b04:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400b08:	e004      	b.n	400b14 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400b0a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400b0e:	bf18      	it	ne
  400b10:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400b14:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b16:	6001      	str	r1, [r0, #0]
  400b18:	4770      	bx	lr
  400b1a:	bf00      	nop

00400b1c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400b1c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b1e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b20:	9c01      	ldr	r4, [sp, #4]
  400b22:	b10c      	cbz	r4, 400b28 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400b24:	6641      	str	r1, [r0, #100]	; 0x64
  400b26:	e000      	b.n	400b2a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400b28:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400b2a:	b10b      	cbz	r3, 400b30 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400b2c:	6501      	str	r1, [r0, #80]	; 0x50
  400b2e:	e000      	b.n	400b32 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400b30:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400b32:	b10a      	cbz	r2, 400b38 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400b34:	6301      	str	r1, [r0, #48]	; 0x30
  400b36:	e000      	b.n	400b3a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400b38:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400b3a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b3c:	6001      	str	r1, [r0, #0]
}
  400b3e:	bc10      	pop	{r4}
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop

00400b44 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400b44:	f012 0f10 	tst.w	r2, #16
  400b48:	d010      	beq.n	400b6c <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400b4a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400b4e:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400b52:	bf14      	ite	ne
  400b54:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400b58:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400b5c:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400b60:	bf14      	ite	ne
  400b62:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400b66:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400b6a:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400b6c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400b70:	4770      	bx	lr
  400b72:	bf00      	nop

00400b74 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  400b74:	6401      	str	r1, [r0, #64]	; 0x40
  400b76:	4770      	bx	lr

00400b78 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400b78:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400b7a:	4770      	bx	lr

00400b7c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400b7c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400b7e:	4770      	bx	lr

00400b80 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b80:	0943      	lsrs	r3, r0, #5
  400b82:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b86:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b8a:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  400b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400b8e:	f000 001f 	and.w	r0, r0, #31
  400b92:	fa23 f000 	lsr.w	r0, r3, r0
}
  400b96:	f000 0001 	and.w	r0, r0, #1
  400b9a:	4770      	bx	lr

00400b9c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b9c:	0943      	lsrs	r3, r0, #5
  400b9e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ba2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ba6:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400ba8:	f000 001f 	and.w	r0, r0, #31
  400bac:	2201      	movs	r2, #1
  400bae:	fa02 f000 	lsl.w	r0, r2, r0
  400bb2:	6318      	str	r0, [r3, #48]	; 0x30
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop

00400bb8 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400bb8:	0943      	lsrs	r3, r0, #5
  400bba:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400bbe:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400bc2:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400bc4:	f000 001f 	and.w	r0, r0, #31
  400bc8:	2201      	movs	r2, #1
  400bca:	fa02 f000 	lsl.w	r0, r2, r0
  400bce:	6358      	str	r0, [r3, #52]	; 0x34
  400bd0:	4770      	bx	lr
  400bd2:	bf00      	nop

00400bd4 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400bd4:	0943      	lsrs	r3, r0, #5
  400bd6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400bda:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400bde:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400be0:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400be2:	f000 001f 	and.w	r0, r0, #31
  400be6:	2201      	movs	r2, #1
  400be8:	fa02 f000 	lsl.w	r0, r2, r0
  400bec:	4201      	tst	r1, r0
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400bee:	bf14      	ite	ne
  400bf0:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400bf2:	6318      	streq	r0, [r3, #48]	; 0x30
  400bf4:	4770      	bx	lr
  400bf6:	bf00      	nop

00400bf8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400bf8:	b570      	push	{r4, r5, r6, lr}
  400bfa:	b082      	sub	sp, #8
  400bfc:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400bfe:	0943      	lsrs	r3, r0, #5
  400c00:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400c04:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400c08:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400c0a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400c0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400c12:	d047      	beq.n	400ca4 <pio_configure_pin+0xac>
  400c14:	d809      	bhi.n	400c2a <pio_configure_pin+0x32>
  400c16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400c1a:	d021      	beq.n	400c60 <pio_configure_pin+0x68>
  400c1c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400c20:	d02f      	beq.n	400c82 <pio_configure_pin+0x8a>
  400c22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400c26:	d16f      	bne.n	400d08 <pio_configure_pin+0x110>
  400c28:	e009      	b.n	400c3e <pio_configure_pin+0x46>
  400c2a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400c2e:	d055      	beq.n	400cdc <pio_configure_pin+0xe4>
  400c30:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400c34:	d052      	beq.n	400cdc <pio_configure_pin+0xe4>
  400c36:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400c3a:	d044      	beq.n	400cc6 <pio_configure_pin+0xce>
  400c3c:	e064      	b.n	400d08 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400c3e:	f000 001f 	and.w	r0, r0, #31
  400c42:	2601      	movs	r6, #1
  400c44:	4086      	lsls	r6, r0
  400c46:	4632      	mov	r2, r6
  400c48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c4c:	4620      	mov	r0, r4
  400c4e:	4b30      	ldr	r3, [pc, #192]	; (400d10 <pio_configure_pin+0x118>)
  400c50:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c52:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c56:	bf14      	ite	ne
  400c58:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c5a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c5c:	2001      	movs	r0, #1
  400c5e:	e054      	b.n	400d0a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400c60:	f000 001f 	and.w	r0, r0, #31
  400c64:	2601      	movs	r6, #1
  400c66:	4086      	lsls	r6, r0
  400c68:	4632      	mov	r2, r6
  400c6a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c6e:	4620      	mov	r0, r4
  400c70:	4b27      	ldr	r3, [pc, #156]	; (400d10 <pio_configure_pin+0x118>)
  400c72:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c74:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c78:	bf14      	ite	ne
  400c7a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c7c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c7e:	2001      	movs	r0, #1
  400c80:	e043      	b.n	400d0a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400c82:	f000 001f 	and.w	r0, r0, #31
  400c86:	2601      	movs	r6, #1
  400c88:	4086      	lsls	r6, r0
  400c8a:	4632      	mov	r2, r6
  400c8c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400c90:	4620      	mov	r0, r4
  400c92:	4b1f      	ldr	r3, [pc, #124]	; (400d10 <pio_configure_pin+0x118>)
  400c94:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c96:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c9a:	bf14      	ite	ne
  400c9c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c9e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400ca0:	2001      	movs	r0, #1
  400ca2:	e032      	b.n	400d0a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400ca4:	f000 001f 	and.w	r0, r0, #31
  400ca8:	2601      	movs	r6, #1
  400caa:	4086      	lsls	r6, r0
  400cac:	4632      	mov	r2, r6
  400cae:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400cb2:	4620      	mov	r0, r4
  400cb4:	4b16      	ldr	r3, [pc, #88]	; (400d10 <pio_configure_pin+0x118>)
  400cb6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400cb8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400cbc:	bf14      	ite	ne
  400cbe:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400cc0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400cc2:	2001      	movs	r0, #1
  400cc4:	e021      	b.n	400d0a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400cc6:	f000 011f 	and.w	r1, r0, #31
  400cca:	2601      	movs	r6, #1
  400ccc:	462a      	mov	r2, r5
  400cce:	fa06 f101 	lsl.w	r1, r6, r1
  400cd2:	4620      	mov	r0, r4
  400cd4:	4b0f      	ldr	r3, [pc, #60]	; (400d14 <pio_configure_pin+0x11c>)
  400cd6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400cd8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400cda:	e016      	b.n	400d0a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400cdc:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  400ce0:	f000 011f 	and.w	r1, r0, #31
  400ce4:	2601      	movs	r6, #1
  400ce6:	ea05 0306 	and.w	r3, r5, r6
  400cea:	9300      	str	r3, [sp, #0]
  400cec:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400cf0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400cf4:	bf14      	ite	ne
  400cf6:	2200      	movne	r2, #0
  400cf8:	2201      	moveq	r2, #1
  400cfa:	fa06 f101 	lsl.w	r1, r6, r1
  400cfe:	4620      	mov	r0, r4
  400d00:	4c05      	ldr	r4, [pc, #20]	; (400d18 <pio_configure_pin+0x120>)
  400d02:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400d04:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400d06:	e000      	b.n	400d0a <pio_configure_pin+0x112>

	default:
		return 0;
  400d08:	2000      	movs	r0, #0
	}

	return 1;
}
  400d0a:	b002      	add	sp, #8
  400d0c:	bd70      	pop	{r4, r5, r6, pc}
  400d0e:	bf00      	nop
  400d10:	00400a59 	.word	0x00400a59
  400d14:	00400ae9 	.word	0x00400ae9
  400d18:	00400b1d 	.word	0x00400b1d

00400d1c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400d1c:	b570      	push	{r4, r5, r6, lr}
  400d1e:	b082      	sub	sp, #8
  400d20:	4605      	mov	r5, r0
  400d22:	460e      	mov	r6, r1
  400d24:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400d26:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400d2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400d2e:	d038      	beq.n	400da2 <pio_configure_pin_group+0x86>
  400d30:	d809      	bhi.n	400d46 <pio_configure_pin_group+0x2a>
  400d32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400d36:	d01c      	beq.n	400d72 <pio_configure_pin_group+0x56>
  400d38:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d3c:	d025      	beq.n	400d8a <pio_configure_pin_group+0x6e>
  400d3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d42:	d150      	bne.n	400de6 <pio_configure_pin_group+0xca>
  400d44:	e009      	b.n	400d5a <pio_configure_pin_group+0x3e>
  400d46:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d4a:	d03a      	beq.n	400dc2 <pio_configure_pin_group+0xa6>
  400d4c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d50:	d037      	beq.n	400dc2 <pio_configure_pin_group+0xa6>
  400d52:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d56:	d030      	beq.n	400dba <pio_configure_pin_group+0x9e>
  400d58:	e045      	b.n	400de6 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400d5a:	460a      	mov	r2, r1
  400d5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d60:	4b22      	ldr	r3, [pc, #136]	; (400dec <pio_configure_pin_group+0xd0>)
  400d62:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d64:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400d68:	bf14      	ite	ne
  400d6a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d6c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d6e:	2001      	movs	r0, #1
  400d70:	e03a      	b.n	400de8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400d72:	460a      	mov	r2, r1
  400d74:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d78:	4b1c      	ldr	r3, [pc, #112]	; (400dec <pio_configure_pin_group+0xd0>)
  400d7a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d7c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400d80:	bf14      	ite	ne
  400d82:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d84:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d86:	2001      	movs	r0, #1
  400d88:	e02e      	b.n	400de8 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400d8a:	460a      	mov	r2, r1
  400d8c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d90:	4b16      	ldr	r3, [pc, #88]	; (400dec <pio_configure_pin_group+0xd0>)
  400d92:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d94:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400d98:	bf14      	ite	ne
  400d9a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d9c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d9e:	2001      	movs	r0, #1
  400da0:	e022      	b.n	400de8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400da2:	460a      	mov	r2, r1
  400da4:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400da8:	4b10      	ldr	r3, [pc, #64]	; (400dec <pio_configure_pin_group+0xd0>)
  400daa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400dac:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400db0:	bf14      	ite	ne
  400db2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400db4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400db6:	2001      	movs	r0, #1
  400db8:	e016      	b.n	400de8 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400dba:	4b0d      	ldr	r3, [pc, #52]	; (400df0 <pio_configure_pin_group+0xd4>)
  400dbc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400dbe:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400dc0:	e012      	b.n	400de8 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400dc2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  400dc6:	f004 0301 	and.w	r3, r4, #1
  400dca:	9300      	str	r3, [sp, #0]
  400dcc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400dd0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400dd4:	bf14      	ite	ne
  400dd6:	2200      	movne	r2, #0
  400dd8:	2201      	moveq	r2, #1
  400dda:	4631      	mov	r1, r6
  400ddc:	4628      	mov	r0, r5
  400dde:	4c05      	ldr	r4, [pc, #20]	; (400df4 <pio_configure_pin_group+0xd8>)
  400de0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400de2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400de4:	e000      	b.n	400de8 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400de6:	2000      	movs	r0, #0
	}

	return 1;
}
  400de8:	b002      	add	sp, #8
  400dea:	bd70      	pop	{r4, r5, r6, pc}
  400dec:	00400a59 	.word	0x00400a59
  400df0:	00400ae9 	.word	0x00400ae9
  400df4:	00400b1d 	.word	0x00400b1d

00400df8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dfc:	4604      	mov	r4, r0
  400dfe:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e00:	4b0e      	ldr	r3, [pc, #56]	; (400e3c <pio_handler_process+0x44>)
  400e02:	4798      	blx	r3
  400e04:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e06:	4620      	mov	r0, r4
  400e08:	4b0d      	ldr	r3, [pc, #52]	; (400e40 <pio_handler_process+0x48>)
  400e0a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e0c:	4005      	ands	r5, r0
  400e0e:	d013      	beq.n	400e38 <pio_handler_process+0x40>
  400e10:	4c0c      	ldr	r4, [pc, #48]	; (400e44 <pio_handler_process+0x4c>)
  400e12:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400e16:	6823      	ldr	r3, [r4, #0]
  400e18:	4543      	cmp	r3, r8
  400e1a:	d108      	bne.n	400e2e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e1c:	6861      	ldr	r1, [r4, #4]
  400e1e:	4229      	tst	r1, r5
  400e20:	d005      	beq.n	400e2e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e22:	68e3      	ldr	r3, [r4, #12]
  400e24:	4640      	mov	r0, r8
  400e26:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400e28:	6863      	ldr	r3, [r4, #4]
  400e2a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e2e:	42b4      	cmp	r4, r6
  400e30:	d002      	beq.n	400e38 <pio_handler_process+0x40>
  400e32:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400e34:	2d00      	cmp	r5, #0
  400e36:	d1ee      	bne.n	400e16 <pio_handler_process+0x1e>
  400e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e3c:	00400b79 	.word	0x00400b79
  400e40:	00400b7d 	.word	0x00400b7d
  400e44:	20000b20 	.word	0x20000b20

00400e48 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e4a:	4c17      	ldr	r4, [pc, #92]	; (400ea8 <pio_handler_set+0x60>)
  400e4c:	6826      	ldr	r6, [r4, #0]
  400e4e:	2e06      	cmp	r6, #6
  400e50:	d828      	bhi.n	400ea4 <pio_handler_set+0x5c>
  400e52:	f04f 0c00 	mov.w	ip, #0
  400e56:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e58:	4f14      	ldr	r7, [pc, #80]	; (400eac <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  400e5a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e5c:	0125      	lsls	r5, r4, #4
  400e5e:	597d      	ldr	r5, [r7, r5]
  400e60:	428d      	cmp	r5, r1
  400e62:	d104      	bne.n	400e6e <pio_handler_set+0x26>
  400e64:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e68:	686d      	ldr	r5, [r5, #4]
  400e6a:	4295      	cmp	r5, r2
  400e6c:	d004      	beq.n	400e78 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e6e:	3401      	adds	r4, #1
  400e70:	b2e4      	uxtb	r4, r4
  400e72:	46a4      	mov	ip, r4
  400e74:	42a6      	cmp	r6, r4
  400e76:	d2f0      	bcs.n	400e5a <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e78:	4d0c      	ldr	r5, [pc, #48]	; (400eac <pio_handler_set+0x64>)
  400e7a:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e7e:	eb05 040e 	add.w	r4, r5, lr
  400e82:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e86:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e88:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e8a:	9906      	ldr	r1, [sp, #24]
  400e8c:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e8e:	3601      	adds	r6, #1
  400e90:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400e92:	bf04      	itt	eq
  400e94:	4904      	ldreq	r1, [pc, #16]	; (400ea8 <pio_handler_set+0x60>)
  400e96:	600e      	streq	r6, [r1, #0]
  400e98:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e9a:	461a      	mov	r2, r3
  400e9c:	4b04      	ldr	r3, [pc, #16]	; (400eb0 <pio_handler_set+0x68>)
  400e9e:	4798      	blx	r3

	return 0;
  400ea0:	2000      	movs	r0, #0
  400ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400ea4:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ea8:	20000b1c 	.word	0x20000b1c
  400eac:	20000b20 	.word	0x20000b20
  400eb0:	00400b45 	.word	0x00400b45

00400eb4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400eb4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400eb6:	210b      	movs	r1, #11
  400eb8:	4801      	ldr	r0, [pc, #4]	; (400ec0 <PIOA_Handler+0xc>)
  400eba:	4b02      	ldr	r3, [pc, #8]	; (400ec4 <PIOA_Handler+0x10>)
  400ebc:	4798      	blx	r3
  400ebe:	bd08      	pop	{r3, pc}
  400ec0:	400e0e00 	.word	0x400e0e00
  400ec4:	00400df9 	.word	0x00400df9

00400ec8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ec8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400eca:	210c      	movs	r1, #12
  400ecc:	4801      	ldr	r0, [pc, #4]	; (400ed4 <PIOB_Handler+0xc>)
  400ece:	4b02      	ldr	r3, [pc, #8]	; (400ed8 <PIOB_Handler+0x10>)
  400ed0:	4798      	blx	r3
  400ed2:	bd08      	pop	{r3, pc}
  400ed4:	400e1000 	.word	0x400e1000
  400ed8:	00400df9 	.word	0x00400df9

00400edc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400edc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400ede:	210d      	movs	r1, #13
  400ee0:	4801      	ldr	r0, [pc, #4]	; (400ee8 <PIOC_Handler+0xc>)
  400ee2:	4b02      	ldr	r3, [pc, #8]	; (400eec <PIOC_Handler+0x10>)
  400ee4:	4798      	blx	r3
  400ee6:	bd08      	pop	{r3, pc}
  400ee8:	400e1200 	.word	0x400e1200
  400eec:	00400df9 	.word	0x00400df9

00400ef0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ef0:	4a18      	ldr	r2, [pc, #96]	; (400f54 <pmc_switch_mck_to_pllack+0x64>)
  400ef2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ef8:	4318      	orrs	r0, r3
  400efa:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400efc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400efe:	f013 0f08 	tst.w	r3, #8
  400f02:	d003      	beq.n	400f0c <pmc_switch_mck_to_pllack+0x1c>
  400f04:	e009      	b.n	400f1a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f06:	3b01      	subs	r3, #1
  400f08:	d103      	bne.n	400f12 <pmc_switch_mck_to_pllack+0x22>
  400f0a:	e01e      	b.n	400f4a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400f10:	4910      	ldr	r1, [pc, #64]	; (400f54 <pmc_switch_mck_to_pllack+0x64>)
  400f12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f14:	f012 0f08 	tst.w	r2, #8
  400f18:	d0f5      	beq.n	400f06 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f1a:	4a0e      	ldr	r2, [pc, #56]	; (400f54 <pmc_switch_mck_to_pllack+0x64>)
  400f1c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f1e:	f023 0303 	bic.w	r3, r3, #3
  400f22:	f043 0302 	orr.w	r3, r3, #2
  400f26:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f28:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400f2a:	f010 0008 	ands.w	r0, r0, #8
  400f2e:	d004      	beq.n	400f3a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400f30:	2000      	movs	r0, #0
  400f32:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f34:	3b01      	subs	r3, #1
  400f36:	d103      	bne.n	400f40 <pmc_switch_mck_to_pllack+0x50>
  400f38:	e009      	b.n	400f4e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400f3e:	4905      	ldr	r1, [pc, #20]	; (400f54 <pmc_switch_mck_to_pllack+0x64>)
  400f40:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f42:	f012 0f08 	tst.w	r2, #8
  400f46:	d0f5      	beq.n	400f34 <pmc_switch_mck_to_pllack+0x44>
  400f48:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400f4a:	2001      	movs	r0, #1
  400f4c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400f4e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f50:	4770      	bx	lr
  400f52:	bf00      	nop
  400f54:	400e0400 	.word	0x400e0400

00400f58 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f58:	b138      	cbz	r0, 400f6a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f5a:	4911      	ldr	r1, [pc, #68]	; (400fa0 <pmc_switch_mainck_to_xtal+0x48>)
  400f5c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f5e:	4a11      	ldr	r2, [pc, #68]	; (400fa4 <pmc_switch_mainck_to_xtal+0x4c>)
  400f60:	401a      	ands	r2, r3
  400f62:	4b11      	ldr	r3, [pc, #68]	; (400fa8 <pmc_switch_mainck_to_xtal+0x50>)
  400f64:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f66:	620b      	str	r3, [r1, #32]
  400f68:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f6a:	480d      	ldr	r0, [pc, #52]	; (400fa0 <pmc_switch_mainck_to_xtal+0x48>)
  400f6c:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f6e:	0209      	lsls	r1, r1, #8
  400f70:	b289      	uxth	r1, r1
  400f72:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  400f76:	f023 0303 	bic.w	r3, r3, #3
  400f7a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400f7e:	f043 0301 	orr.w	r3, r3, #1
  400f82:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f84:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f86:	4602      	mov	r2, r0
  400f88:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f8a:	f013 0f01 	tst.w	r3, #1
  400f8e:	d0fb      	beq.n	400f88 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f90:	4a03      	ldr	r2, [pc, #12]	; (400fa0 <pmc_switch_mainck_to_xtal+0x48>)
  400f92:	6a13      	ldr	r3, [r2, #32]
  400f94:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400f9c:	6213      	str	r3, [r2, #32]
  400f9e:	4770      	bx	lr
  400fa0:	400e0400 	.word	0x400e0400
  400fa4:	fec8fffc 	.word	0xfec8fffc
  400fa8:	01370002 	.word	0x01370002

00400fac <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400fac:	4b02      	ldr	r3, [pc, #8]	; (400fb8 <pmc_osc_is_ready_mainck+0xc>)
  400fae:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fb0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fb4:	4770      	bx	lr
  400fb6:	bf00      	nop
  400fb8:	400e0400 	.word	0x400e0400

00400fbc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fbc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fc0:	4b01      	ldr	r3, [pc, #4]	; (400fc8 <pmc_disable_pllack+0xc>)
  400fc2:	629a      	str	r2, [r3, #40]	; 0x28
  400fc4:	4770      	bx	lr
  400fc6:	bf00      	nop
  400fc8:	400e0400 	.word	0x400e0400

00400fcc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fcc:	4b02      	ldr	r3, [pc, #8]	; (400fd8 <pmc_is_locked_pllack+0xc>)
  400fce:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fd0:	f000 0002 	and.w	r0, r0, #2
  400fd4:	4770      	bx	lr
  400fd6:	bf00      	nop
  400fd8:	400e0400 	.word	0x400e0400

00400fdc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fdc:	281f      	cmp	r0, #31
  400fde:	d80c      	bhi.n	400ffa <pmc_enable_periph_clk+0x1e>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fe0:	4b08      	ldr	r3, [pc, #32]	; (401004 <pmc_enable_periph_clk+0x28>)
  400fe2:	699a      	ldr	r2, [r3, #24]
  400fe4:	2301      	movs	r3, #1
  400fe6:	4083      	lsls	r3, r0
  400fe8:	4393      	bics	r3, r2
  400fea:	d008      	beq.n	400ffe <pmc_enable_periph_clk+0x22>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fec:	2301      	movs	r3, #1
  400fee:	fa03 f000 	lsl.w	r0, r3, r0
  400ff2:	4b04      	ldr	r3, [pc, #16]	; (401004 <pmc_enable_periph_clk+0x28>)
  400ff4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ff6:	2000      	movs	r0, #0
  400ff8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400ffa:	2001      	movs	r0, #1
  400ffc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ffe:	2000      	movs	r0, #0
}
  401000:	4770      	bx	lr
  401002:	bf00      	nop
  401004:	400e0400 	.word	0x400e0400

00401008 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401008:	b508      	push	{r3, lr}
  40100a:	2015      	movs	r0, #21
  40100c:	4b01      	ldr	r3, [pc, #4]	; (401014 <spi_enable_clock+0xc>)
  40100e:	4798      	blx	r3
  401010:	bd08      	pop	{r3, pc}
  401012:	bf00      	nop
  401014:	00400fdd 	.word	0x00400fdd

00401018 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401018:	6843      	ldr	r3, [r0, #4]
  40101a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40101e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401020:	6843      	ldr	r3, [r0, #4]
  401022:	0409      	lsls	r1, r1, #16
  401024:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401028:	430b      	orrs	r3, r1
  40102a:	6043      	str	r3, [r0, #4]
  40102c:	4770      	bx	lr
  40102e:	bf00      	nop

00401030 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401030:	6843      	ldr	r3, [r0, #4]
  401032:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401036:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401038:	6843      	ldr	r3, [r0, #4]
  40103a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  40103e:	6041      	str	r1, [r0, #4]
  401040:	4770      	bx	lr
  401042:	bf00      	nop

00401044 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401044:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401046:	f643 2499 	movw	r4, #15001	; 0x3a99
  40104a:	e001      	b.n	401050 <spi_write+0xc>
		if (!timeout--) {
  40104c:	3c01      	subs	r4, #1
  40104e:	d011      	beq.n	401074 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401050:	6905      	ldr	r5, [r0, #16]
  401052:	f015 0f02 	tst.w	r5, #2
  401056:	d0f9      	beq.n	40104c <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401058:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40105a:	f014 0f02 	tst.w	r4, #2
  40105e:	d006      	beq.n	40106e <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401060:	0412      	lsls	r2, r2, #16
  401062:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401066:	4311      	orrs	r1, r2
		if (uc_last) {
  401068:	b10b      	cbz	r3, 40106e <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  40106a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40106e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401070:	2000      	movs	r0, #0
  401072:	e000      	b.n	401076 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  401074:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  401076:	bc30      	pop	{r4, r5}
  401078:	4770      	bx	lr
  40107a:	bf00      	nop

0040107c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40107c:	b132      	cbz	r2, 40108c <spi_set_clock_polarity+0x10>
  40107e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401082:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401084:	f043 0301 	orr.w	r3, r3, #1
  401088:	6303      	str	r3, [r0, #48]	; 0x30
  40108a:	4770      	bx	lr
  40108c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401090:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401092:	f023 0301 	bic.w	r3, r3, #1
  401096:	6303      	str	r3, [r0, #48]	; 0x30
  401098:	4770      	bx	lr
  40109a:	bf00      	nop

0040109c <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40109c:	b132      	cbz	r2, 4010ac <spi_set_clock_phase+0x10>
  40109e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4010a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010a4:	f043 0302 	orr.w	r3, r3, #2
  4010a8:	6303      	str	r3, [r0, #48]	; 0x30
  4010aa:	4770      	bx	lr
  4010ac:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4010b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010b2:	f023 0302 	bic.w	r3, r3, #2
  4010b6:	6303      	str	r3, [r0, #48]	; 0x30
  4010b8:	4770      	bx	lr
  4010ba:	bf00      	nop

004010bc <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4010bc:	2a04      	cmp	r2, #4
  4010be:	d10a      	bne.n	4010d6 <spi_configure_cs_behavior+0x1a>
  4010c0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4010c4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010c6:	f023 0308 	bic.w	r3, r3, #8
  4010ca:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4010cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010ce:	f043 0304 	orr.w	r3, r3, #4
  4010d2:	6303      	str	r3, [r0, #48]	; 0x30
  4010d4:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4010d6:	b952      	cbnz	r2, 4010ee <spi_configure_cs_behavior+0x32>
  4010d8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4010dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010de:	f023 0308 	bic.w	r3, r3, #8
  4010e2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4010e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010e6:	f023 0304 	bic.w	r3, r3, #4
  4010ea:	6303      	str	r3, [r0, #48]	; 0x30
  4010ec:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4010ee:	2a08      	cmp	r2, #8
  4010f0:	d105      	bne.n	4010fe <spi_configure_cs_behavior+0x42>
  4010f2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4010f6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4010f8:	f043 0308 	orr.w	r3, r3, #8
  4010fc:	6303      	str	r3, [r0, #48]	; 0x30
  4010fe:	4770      	bx	lr

00401100 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401100:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401104:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40110a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40110c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40110e:	431a      	orrs	r2, r3
  401110:	630a      	str	r2, [r1, #48]	; 0x30
  401112:	4770      	bx	lr

00401114 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401114:	1e43      	subs	r3, r0, #1
  401116:	4419      	add	r1, r3
  401118:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40111c:	1e43      	subs	r3, r0, #1
  40111e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401120:	bf94      	ite	ls
  401122:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  401124:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  401128:	4770      	bx	lr
  40112a:	bf00      	nop

0040112c <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40112c:	b16a      	cbz	r2, 40114a <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40112e:	b410      	push	{r4}
  401130:	4614      	mov	r4, r2
  401132:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401136:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401138:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40113c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40113e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401140:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401144:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401146:	2000      	movs	r0, #0
  401148:	e002      	b.n	401150 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  40114a:	f04f 30ff 	mov.w	r0, #4294967295
  40114e:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  401150:	bc10      	pop	{r4}
  401152:	4770      	bx	lr

00401154 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401154:	b410      	push	{r4}
  401156:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40115a:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40115c:	b280      	uxth	r0, r0
  40115e:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401160:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401162:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401166:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40116a:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  40116c:	bc10      	pop	{r4}
  40116e:	4770      	bx	lr

00401170 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
  401170:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401174:	6908      	ldr	r0, [r1, #16]
}
  401176:	4770      	bx	lr

00401178 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401178:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40117c:	6a08      	ldr	r0, [r1, #32]
}
  40117e:	4770      	bx	lr

00401180 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401180:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401182:	23ac      	movs	r3, #172	; 0xac
  401184:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401186:	680b      	ldr	r3, [r1, #0]
  401188:	684a      	ldr	r2, [r1, #4]
  40118a:	fbb3 f3f2 	udiv	r3, r3, r2
  40118e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401190:	1e5c      	subs	r4, r3, #1
  401192:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401196:	4294      	cmp	r4, r2
  401198:	d80a      	bhi.n	4011b0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40119a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40119c:	688b      	ldr	r3, [r1, #8]
  40119e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4011a0:	f240 2302 	movw	r3, #514	; 0x202
  4011a4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4011a8:	2350      	movs	r3, #80	; 0x50
  4011aa:	6003      	str	r3, [r0, #0]

	return 0;
  4011ac:	2000      	movs	r0, #0
  4011ae:	e000      	b.n	4011b2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4011b0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4011b2:	bc10      	pop	{r4}
  4011b4:	4770      	bx	lr
  4011b6:	bf00      	nop

004011b8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4011b8:	6943      	ldr	r3, [r0, #20]
  4011ba:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4011be:	bf1a      	itte	ne
  4011c0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4011c2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4011c4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4011c6:	4770      	bx	lr

004011c8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4011c8:	6943      	ldr	r3, [r0, #20]
  4011ca:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4011ce:	bf1d      	ittte	ne
  4011d0:	6983      	ldrne	r3, [r0, #24]
  4011d2:	700b      	strbne	r3, [r1, #0]
	return 0;
  4011d4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4011d6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4011d8:	4770      	bx	lr
  4011da:	bf00      	nop

004011dc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4011dc:	6943      	ldr	r3, [r0, #20]
  4011de:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4011e2:	bf1d      	ittte	ne
  4011e4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4011e8:	61c1      	strne	r1, [r0, #28]
	return 0;
  4011ea:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4011ec:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4011ee:	4770      	bx	lr

004011f0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4011f0:	6943      	ldr	r3, [r0, #20]
  4011f2:	f013 0f01 	tst.w	r3, #1
  4011f6:	d005      	beq.n	401204 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4011f8:	6983      	ldr	r3, [r0, #24]
  4011fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4011fe:	600b      	str	r3, [r1, #0]

	return 0;
  401200:	2000      	movs	r0, #0
  401202:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401204:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401206:	4770      	bx	lr

00401208 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401208:	e7fe      	b.n	401208 <Dummy_Handler>
  40120a:	bf00      	nop

0040120c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40120c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40120e:	4b1e      	ldr	r3, [pc, #120]	; (401288 <Reset_Handler+0x7c>)
  401210:	4a1e      	ldr	r2, [pc, #120]	; (40128c <Reset_Handler+0x80>)
  401212:	429a      	cmp	r2, r3
  401214:	d003      	beq.n	40121e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401216:	4b1e      	ldr	r3, [pc, #120]	; (401290 <Reset_Handler+0x84>)
  401218:	4a1b      	ldr	r2, [pc, #108]	; (401288 <Reset_Handler+0x7c>)
  40121a:	429a      	cmp	r2, r3
  40121c:	d304      	bcc.n	401228 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40121e:	4b1d      	ldr	r3, [pc, #116]	; (401294 <Reset_Handler+0x88>)
  401220:	4a1d      	ldr	r2, [pc, #116]	; (401298 <Reset_Handler+0x8c>)
  401222:	429a      	cmp	r2, r3
  401224:	d30f      	bcc.n	401246 <Reset_Handler+0x3a>
  401226:	e01a      	b.n	40125e <Reset_Handler+0x52>
  401228:	4917      	ldr	r1, [pc, #92]	; (401288 <Reset_Handler+0x7c>)
  40122a:	4b1c      	ldr	r3, [pc, #112]	; (40129c <Reset_Handler+0x90>)
  40122c:	1a5b      	subs	r3, r3, r1
  40122e:	f023 0303 	bic.w	r3, r3, #3
  401232:	3304      	adds	r3, #4
  401234:	4a15      	ldr	r2, [pc, #84]	; (40128c <Reset_Handler+0x80>)
  401236:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  401238:	f852 0b04 	ldr.w	r0, [r2], #4
  40123c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401240:	429a      	cmp	r2, r3
  401242:	d1f9      	bne.n	401238 <Reset_Handler+0x2c>
  401244:	e7eb      	b.n	40121e <Reset_Handler+0x12>
  401246:	4b16      	ldr	r3, [pc, #88]	; (4012a0 <Reset_Handler+0x94>)
  401248:	4a16      	ldr	r2, [pc, #88]	; (4012a4 <Reset_Handler+0x98>)
  40124a:	1ad2      	subs	r2, r2, r3
  40124c:	f022 0203 	bic.w	r2, r2, #3
  401250:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401252:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401254:	2100      	movs	r1, #0
  401256:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40125a:	4293      	cmp	r3, r2
  40125c:	d1fb      	bne.n	401256 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40125e:	4b12      	ldr	r3, [pc, #72]	; (4012a8 <Reset_Handler+0x9c>)
  401260:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  401264:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  401268:	4910      	ldr	r1, [pc, #64]	; (4012ac <Reset_Handler+0xa0>)
  40126a:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40126c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  401270:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
  401274:	d203      	bcs.n	40127e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  401276:	688b      	ldr	r3, [r1, #8]
  401278:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40127c:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40127e:	4b0c      	ldr	r3, [pc, #48]	; (4012b0 <Reset_Handler+0xa4>)
  401280:	4798      	blx	r3

	/* Branch to main function */
	main();
  401282:	4b0c      	ldr	r3, [pc, #48]	; (4012b4 <Reset_Handler+0xa8>)
  401284:	4798      	blx	r3
  401286:	e7fe      	b.n	401286 <Reset_Handler+0x7a>
  401288:	20000000 	.word	0x20000000
  40128c:	0040a248 	.word	0x0040a248
  401290:	2000099c 	.word	0x2000099c
  401294:	20000e34 	.word	0x20000e34
  401298:	2000099c 	.word	0x2000099c
  40129c:	2000099b 	.word	0x2000099b
  4012a0:	200009a0 	.word	0x200009a0
  4012a4:	20000e37 	.word	0x20000e37
  4012a8:	00400000 	.word	0x00400000
  4012ac:	e000ed00 	.word	0xe000ed00
  4012b0:	00403011 	.word	0x00403011
  4012b4:	00402a51 	.word	0x00402a51

004012b8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  4012b8:	4b39      	ldr	r3, [pc, #228]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  4012ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012bc:	f003 0303 	and.w	r3, r3, #3
  4012c0:	2b01      	cmp	r3, #1
  4012c2:	d00f      	beq.n	4012e4 <SystemCoreClockUpdate+0x2c>
  4012c4:	b113      	cbz	r3, 4012cc <SystemCoreClockUpdate+0x14>
  4012c6:	2b02      	cmp	r3, #2
  4012c8:	d029      	beq.n	40131e <SystemCoreClockUpdate+0x66>
  4012ca:	e051      	b.n	401370 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4012cc:	4b35      	ldr	r3, [pc, #212]	; (4013a4 <SystemCoreClockUpdate+0xec>)
  4012ce:	695b      	ldr	r3, [r3, #20]
  4012d0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4012d4:	bf14      	ite	ne
  4012d6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4012da:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4012de:	4b32      	ldr	r3, [pc, #200]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  4012e0:	601a      	str	r2, [r3, #0]
  4012e2:	e045      	b.n	401370 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4012e4:	4b2e      	ldr	r3, [pc, #184]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  4012e6:	6a1b      	ldr	r3, [r3, #32]
  4012e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012ec:	d003      	beq.n	4012f6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4012ee:	4a2f      	ldr	r2, [pc, #188]	; (4013ac <SystemCoreClockUpdate+0xf4>)
  4012f0:	4b2d      	ldr	r3, [pc, #180]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  4012f2:	601a      	str	r2, [r3, #0]
  4012f4:	e03c      	b.n	401370 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012f6:	4a2e      	ldr	r2, [pc, #184]	; (4013b0 <SystemCoreClockUpdate+0xf8>)
  4012f8:	4b2b      	ldr	r3, [pc, #172]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  4012fa:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4012fc:	4b28      	ldr	r3, [pc, #160]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  4012fe:	6a1b      	ldr	r3, [r3, #32]
  401300:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401304:	2b10      	cmp	r3, #16
  401306:	d002      	beq.n	40130e <SystemCoreClockUpdate+0x56>
  401308:	2b20      	cmp	r3, #32
  40130a:	d004      	beq.n	401316 <SystemCoreClockUpdate+0x5e>
  40130c:	e030      	b.n	401370 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40130e:	4a29      	ldr	r2, [pc, #164]	; (4013b4 <SystemCoreClockUpdate+0xfc>)
  401310:	4b25      	ldr	r3, [pc, #148]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  401312:	601a      	str	r2, [r3, #0]
				break;
  401314:	e02c      	b.n	401370 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401316:	4a25      	ldr	r2, [pc, #148]	; (4013ac <SystemCoreClockUpdate+0xf4>)
  401318:	4b23      	ldr	r3, [pc, #140]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  40131a:	601a      	str	r2, [r3, #0]
				break;
  40131c:	e028      	b.n	401370 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40131e:	4b20      	ldr	r3, [pc, #128]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  401320:	6a1b      	ldr	r3, [r3, #32]
  401322:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401326:	d003      	beq.n	401330 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401328:	4a20      	ldr	r2, [pc, #128]	; (4013ac <SystemCoreClockUpdate+0xf4>)
  40132a:	4b1f      	ldr	r3, [pc, #124]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  40132c:	601a      	str	r2, [r3, #0]
  40132e:	e012      	b.n	401356 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401330:	4a1f      	ldr	r2, [pc, #124]	; (4013b0 <SystemCoreClockUpdate+0xf8>)
  401332:	4b1d      	ldr	r3, [pc, #116]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  401334:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401336:	4b1a      	ldr	r3, [pc, #104]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  401338:	6a1b      	ldr	r3, [r3, #32]
  40133a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40133e:	2b10      	cmp	r3, #16
  401340:	d002      	beq.n	401348 <SystemCoreClockUpdate+0x90>
  401342:	2b20      	cmp	r3, #32
  401344:	d004      	beq.n	401350 <SystemCoreClockUpdate+0x98>
  401346:	e006      	b.n	401356 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401348:	4a1a      	ldr	r2, [pc, #104]	; (4013b4 <SystemCoreClockUpdate+0xfc>)
  40134a:	4b17      	ldr	r3, [pc, #92]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  40134c:	601a      	str	r2, [r3, #0]
				break;
  40134e:	e002      	b.n	401356 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401350:	4a16      	ldr	r2, [pc, #88]	; (4013ac <SystemCoreClockUpdate+0xf4>)
  401352:	4b15      	ldr	r3, [pc, #84]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  401354:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401356:	4a12      	ldr	r2, [pc, #72]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  401358:	6a93      	ldr	r3, [r2, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  40135a:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40135c:	4812      	ldr	r0, [pc, #72]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  40135e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401362:	6803      	ldr	r3, [r0, #0]
  401364:	fb01 3303 	mla	r3, r1, r3, r3
  401368:	b2d2      	uxtb	r2, r2
  40136a:	fbb3 f3f2 	udiv	r3, r3, r2
  40136e:	6003      	str	r3, [r0, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401370:	4b0b      	ldr	r3, [pc, #44]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  401372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401374:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401378:	2b70      	cmp	r3, #112	; 0x70
  40137a:	d107      	bne.n	40138c <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  40137c:	4a0a      	ldr	r2, [pc, #40]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  40137e:	6813      	ldr	r3, [r2, #0]
  401380:	490d      	ldr	r1, [pc, #52]	; (4013b8 <SystemCoreClockUpdate+0x100>)
  401382:	fba1 1303 	umull	r1, r3, r1, r3
  401386:	085b      	lsrs	r3, r3, #1
  401388:	6013      	str	r3, [r2, #0]
  40138a:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  40138c:	4b04      	ldr	r3, [pc, #16]	; (4013a0 <SystemCoreClockUpdate+0xe8>)
  40138e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401390:	4905      	ldr	r1, [pc, #20]	; (4013a8 <SystemCoreClockUpdate+0xf0>)
  401392:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401396:	680b      	ldr	r3, [r1, #0]
  401398:	40d3      	lsrs	r3, r2
  40139a:	600b      	str	r3, [r1, #0]
  40139c:	4770      	bx	lr
  40139e:	bf00      	nop
  4013a0:	400e0400 	.word	0x400e0400
  4013a4:	400e1410 	.word	0x400e1410
  4013a8:	200000f0 	.word	0x200000f0
  4013ac:	00b71b00 	.word	0x00b71b00
  4013b0:	003d0900 	.word	0x003d0900
  4013b4:	007a1200 	.word	0x007a1200
  4013b8:	aaaaaaab 	.word	0xaaaaaaab

004013bc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013bc:	4b09      	ldr	r3, [pc, #36]	; (4013e4 <_sbrk+0x28>)
  4013be:	681b      	ldr	r3, [r3, #0]
  4013c0:	b913      	cbnz	r3, 4013c8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4013c2:	4a09      	ldr	r2, [pc, #36]	; (4013e8 <_sbrk+0x2c>)
  4013c4:	4b07      	ldr	r3, [pc, #28]	; (4013e4 <_sbrk+0x28>)
  4013c6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4013c8:	4b06      	ldr	r3, [pc, #24]	; (4013e4 <_sbrk+0x28>)
  4013ca:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013cc:	181a      	adds	r2, r3, r0
  4013ce:	4907      	ldr	r1, [pc, #28]	; (4013ec <_sbrk+0x30>)
  4013d0:	4291      	cmp	r1, r2
  4013d2:	db04      	blt.n	4013de <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013d4:	4610      	mov	r0, r2
  4013d6:	4a03      	ldr	r2, [pc, #12]	; (4013e4 <_sbrk+0x28>)
  4013d8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4013da:	4618      	mov	r0, r3
  4013dc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4013de:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4013e2:	4770      	bx	lr
  4013e4:	20000b90 	.word	0x20000b90
  4013e8:	20001638 	.word	0x20001638
  4013ec:	20005ffc 	.word	0x20005ffc

004013f0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4013f0:	f04f 30ff 	mov.w	r0, #4294967295
  4013f4:	4770      	bx	lr
  4013f6:	bf00      	nop

004013f8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4013f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4013fc:	604b      	str	r3, [r1, #4]

	return 0;
}
  4013fe:	2000      	movs	r0, #0
  401400:	4770      	bx	lr
  401402:	bf00      	nop

00401404 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401404:	2001      	movs	r0, #1
  401406:	4770      	bx	lr

00401408 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401408:	2000      	movs	r0, #0
  40140a:	4770      	bx	lr

0040140c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  40140c:	f100 0308 	add.w	r3, r0, #8
  401410:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401412:	f04f 32ff 	mov.w	r2, #4294967295
  401416:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  401418:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  40141a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  40141c:	2300      	movs	r3, #0
  40141e:	6003      	str	r3, [r0, #0]
  401420:	4770      	bx	lr
  401422:	bf00      	nop

00401424 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401424:	2300      	movs	r3, #0
  401426:	6103      	str	r3, [r0, #16]
  401428:	4770      	bx	lr
  40142a:	bf00      	nop

0040142c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  40142c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  40142e:	685a      	ldr	r2, [r3, #4]
  401430:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  401432:	6842      	ldr	r2, [r0, #4]
  401434:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401436:	685a      	ldr	r2, [r3, #4]
  401438:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  40143a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  40143c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40143e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401440:	6803      	ldr	r3, [r0, #0]
  401442:	3301      	adds	r3, #1
  401444:	6003      	str	r3, [r0, #0]
  401446:	4770      	bx	lr

00401448 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  401448:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  40144a:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  40144c:	f1b4 3fff 	cmp.w	r4, #4294967295
  401450:	d101      	bne.n	401456 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  401452:	6903      	ldr	r3, [r0, #16]
  401454:	e00a      	b.n	40146c <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  401456:	f100 0308 	add.w	r3, r0, #8
  40145a:	68c2      	ldr	r2, [r0, #12]
  40145c:	6812      	ldr	r2, [r2, #0]
  40145e:	4294      	cmp	r4, r2
  401460:	d304      	bcc.n	40146c <vListInsert+0x24>
  401462:	685b      	ldr	r3, [r3, #4]
  401464:	685a      	ldr	r2, [r3, #4]
  401466:	6812      	ldr	r2, [r2, #0]
  401468:	4294      	cmp	r4, r2
  40146a:	d2fa      	bcs.n	401462 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40146c:	685a      	ldr	r2, [r3, #4]
  40146e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401470:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401472:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  401474:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401476:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401478:	6803      	ldr	r3, [r0, #0]
  40147a:	3301      	adds	r3, #1
  40147c:	6003      	str	r3, [r0, #0]
}
  40147e:	bc10      	pop	{r4}
  401480:	4770      	bx	lr
  401482:	bf00      	nop

00401484 <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401484:	6843      	ldr	r3, [r0, #4]
  401486:	6882      	ldr	r2, [r0, #8]
  401488:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40148a:	6883      	ldr	r3, [r0, #8]
  40148c:	6842      	ldr	r2, [r0, #4]
  40148e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  401490:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401492:	685a      	ldr	r2, [r3, #4]
  401494:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401496:	bf04      	itt	eq
  401498:	6882      	ldreq	r2, [r0, #8]
  40149a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  40149c:	2200      	movs	r2, #0
  40149e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4014a0:	681a      	ldr	r2, [r3, #0]
  4014a2:	3a01      	subs	r2, #1
  4014a4:	601a      	str	r2, [r3, #0]
  4014a6:	4770      	bx	lr

004014a8 <pxPortInitialiseStack>:
		pdTASK_CODE pxCode, void *pvParameters)
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--;  /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;  /* xPSR */
  4014a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4014ac:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = (portSTACK_TYPE) pxCode;  /* PC */
  4014b0:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;  /* LR */
  4014b4:	2300      	movs	r3, #0
  4014b6:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;  /* R12, R3, R2 and R1. */
	*pxTopOfStack = (portSTACK_TYPE) pvParameters;  /* R0 */
  4014ba:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;  /* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  4014be:	3840      	subs	r0, #64	; 0x40
  4014c0:	4770      	bx	lr
  4014c2:	bf00      	nop

004014c4 <SVC_Handler>:
/**
 * \brief Handler for Sytem supervisor call.
 */
void vPortSVCHandler(void)
{
	__asm volatile (" ldr r3, pxCurrentTCBConst2  \n"  /* Restore the context. */
  4014c4:	4b06      	ldr	r3, [pc, #24]	; (4014e0 <pxCurrentTCBConst2>)
  4014c6:	6819      	ldr	r1, [r3, #0]
  4014c8:	6808      	ldr	r0, [r1, #0]
  4014ca:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4014ce:	f380 8809 	msr	PSP, r0
  4014d2:	f04f 0000 	mov.w	r0, #0
  4014d6:	f380 8811 	msr	BASEPRI, r0
  4014da:	f04e 0e0d 	orr.w	lr, lr, #13
  4014de:	4770      	bx	lr

004014e0 <pxCurrentTCBConst2>:
  4014e0:	20000c34 	.word	0x20000c34

004014e4 <vPortStartFirstTask>:
/**
 * \brief Start schedule first task.
 */
void vPortStartFirstTask(void)
{
	__asm volatile (" ldr r0, =0xE000ED08   \n"  /* Use the NVIC offset register to locate the stack. */
  4014e4:	4802      	ldr	r0, [pc, #8]	; (4014f0 <vPortStartFirstTask+0xc>)
  4014e6:	6800      	ldr	r0, [r0, #0]
  4014e8:	6800      	ldr	r0, [r0, #0]
  4014ea:	f380 8808 	msr	MSP, r0
  4014ee:	df00      	svc	0
  4014f0:	e000ed08 	.word	0xe000ed08

004014f4 <xPortStartScheduler>:

/**
 * \brief See header file for description.
 */
portBASE_TYPE xPortStartScheduler(void)
{
  4014f4:	b510      	push	{r4, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
  4014f6:	4b0c      	ldr	r3, [pc, #48]	; (401528 <xPortStartScheduler+0x34>)
  4014f8:	681a      	ldr	r2, [r3, #0]
  4014fa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4014fe:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
  401500:	681a      	ldr	r2, [r3, #0]
  401502:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  401506:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt(void)
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) =
  401508:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  40150c:	f6a3 530c 	subw	r3, r3, #3340	; 0xd0c
  401510:	601a      	str	r2, [r3, #0]
			(configCPU_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
	*(portNVIC_SYSTICK_CTRL) =
  401512:	2207      	movs	r2, #7
  401514:	3b04      	subs	r3, #4
  401516:	601a      	str	r2, [r3, #0]
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  401518:	2400      	movs	r4, #0
  40151a:	4b04      	ldr	r3, [pc, #16]	; (40152c <xPortStartScheduler+0x38>)
  40151c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
  40151e:	4b04      	ldr	r3, [pc, #16]	; (401530 <xPortStartScheduler+0x3c>)
  401520:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  401522:	4620      	mov	r0, r4
  401524:	bd10      	pop	{r4, pc}
  401526:	bf00      	nop
  401528:	e000ed20 	.word	0xe000ed20
  40152c:	200000f4 	.word	0x200000f4
  401530:	004014e5 	.word	0x004014e5

00401534 <vPortYieldFromISR>:
 * \brief Yield PendSV to request a context switch.
 */
void vPortYieldFromISR(void)
{
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
  401534:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401538:	4b01      	ldr	r3, [pc, #4]	; (401540 <vPortYieldFromISR+0xc>)
  40153a:	601a      	str	r2, [r3, #0]
  40153c:	4770      	bx	lr
  40153e:	bf00      	nop
  401540:	e000ed04 	.word	0xe000ed04

00401544 <vPortEnterCritical>:
/**
 * \brief Enter Critical code.
 */
void vPortEnterCritical(void)
{
	portDISABLE_INTERRUPTS();
  401544:	f04f 0050 	mov.w	r0, #80	; 0x50
  401548:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
  40154c:	4a02      	ldr	r2, [pc, #8]	; (401558 <vPortEnterCritical+0x14>)
  40154e:	6813      	ldr	r3, [r2, #0]
  401550:	3301      	adds	r3, #1
  401552:	6013      	str	r3, [r2, #0]
  401554:	4770      	bx	lr
  401556:	bf00      	nop
  401558:	200000f4 	.word	0x200000f4

0040155c <vPortExitCritical>:
/**
 * \brief Exit Critical code.
 */
void vPortExitCritical(void)
{
	uxCriticalNesting--;
  40155c:	4a04      	ldr	r2, [pc, #16]	; (401570 <vPortExitCritical+0x14>)
  40155e:	6813      	ldr	r3, [r2, #0]
  401560:	3b01      	subs	r3, #1
  401562:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  401564:	b91b      	cbnz	r3, 40156e <vPortExitCritical+0x12>
		portENABLE_INTERRUPTS();
  401566:	f04f 0000 	mov.w	r0, #0
  40156a:	f380 8811 	msr	BASEPRI, r0
  40156e:	4770      	bx	lr
  401570:	200000f4 	.word	0x200000f4

00401574 <PendSV_Handler>:
 * \brief Handler for Sytem interrupt-driven request.
 */
void xPortPendSVHandler(void)
{
	/* This is a naked function. */
	__asm volatile (" mrs r0, psp      \n"
  401574:	f3ef 8009 	mrs	r0, PSP
  401578:	4b0c      	ldr	r3, [pc, #48]	; (4015ac <pxCurrentTCBConst>)
  40157a:	681a      	ldr	r2, [r3, #0]
  40157c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401580:	6010      	str	r0, [r2, #0]
  401582:	e92d 4008 	stmdb	sp!, {r3, lr}
  401586:	f04f 0050 	mov.w	r0, #80	; 0x50
  40158a:	f380 8811 	msr	BASEPRI, r0
  40158e:	f000 fd7d 	bl	40208c <vTaskSwitchContext>
  401592:	f04f 0000 	mov.w	r0, #0
  401596:	f380 8811 	msr	BASEPRI, r0
  40159a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40159e:	6819      	ldr	r1, [r3, #0]
  4015a0:	6808      	ldr	r0, [r1, #0]
  4015a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4015a6:	f380 8809 	msr	PSP, r0
  4015aa:	4770      	bx	lr

004015ac <pxCurrentTCBConst>:
  4015ac:	20000c34 	.word	0x20000c34

004015b0 <xPortSysTickHandler>:

/**
 * \brief Handler for Sytem Tick interrupt.
 */
void xPortSysTickHandler(void)
{
  4015b0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
#if configUSE_PREEMPTION == 1
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
  4015b2:	f04f 0050 	mov.w	r0, #80	; 0x50
  4015b6:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
  4015ba:	4b03      	ldr	r3, [pc, #12]	; (4015c8 <xPortSysTickHandler+0x18>)
  4015bc:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR(ulDummy);
  4015be:	f04f 0000 	mov.w	r0, #0
  4015c2:	f380 8811 	msr	BASEPRI, r0
  4015c6:	bd08      	pop	{r3, pc}
  4015c8:	00401d79 	.word	0x00401d79

004015cc <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4015cc:	b510      	push	{r4, lr}
  4015ce:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4015d0:	4b04      	ldr	r3, [pc, #16]	; (4015e4 <pvPortMalloc+0x18>)
  4015d2:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4015d4:	4620      	mov	r0, r4
  4015d6:	4b04      	ldr	r3, [pc, #16]	; (4015e8 <pvPortMalloc+0x1c>)
  4015d8:	4798      	blx	r3
  4015da:	4604      	mov	r4, r0
	}
	xTaskResumeAll();
  4015dc:	4b03      	ldr	r3, [pc, #12]	; (4015ec <pvPortMalloc+0x20>)
  4015de:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  4015e0:	4620      	mov	r0, r4
  4015e2:	bd10      	pop	{r4, pc}
  4015e4:	00401d5d 	.word	0x00401d5d
  4015e8:	00403089 	.word	0x00403089
  4015ec:	00401e95 	.word	0x00401e95

004015f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  4015f0:	b148      	cbz	r0, 401606 <vPortFree+0x16>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4015f2:	b510      	push	{r4, lr}
  4015f4:	4604      	mov	r4, r0
	if( pv )
	{
		vTaskSuspendAll();
  4015f6:	4b04      	ldr	r3, [pc, #16]	; (401608 <vPortFree+0x18>)
  4015f8:	4798      	blx	r3
		{
			free( pv );
  4015fa:	4620      	mov	r0, r4
  4015fc:	4b03      	ldr	r3, [pc, #12]	; (40160c <vPortFree+0x1c>)
  4015fe:	4798      	blx	r3
		}
		xTaskResumeAll();
  401600:	4b03      	ldr	r3, [pc, #12]	; (401610 <vPortFree+0x20>)
  401602:	4798      	blx	r3
  401604:	bd10      	pop	{r4, pc}
  401606:	4770      	bx	lr
  401608:	00401d5d 	.word	0x00401d5d
  40160c:	00403099 	.word	0x00403099
  401610:	00401e95 	.word	0x00401e95

00401614 <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  401614:	b510      	push	{r4, lr}
  401616:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  401618:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40161a:	b93b      	cbnz	r3, 40162c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40161c:	6803      	ldr	r3, [r0, #0]
  40161e:	bb1b      	cbnz	r3, 401668 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401620:	6840      	ldr	r0, [r0, #4]
  401622:	4b13      	ldr	r3, [pc, #76]	; (401670 <prvCopyDataToQueue+0x5c>)
  401624:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401626:	2300      	movs	r3, #0
  401628:	6063      	str	r3, [r4, #4]
  40162a:	e01d      	b.n	401668 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  40162c:	b96a      	cbnz	r2, 40164a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40162e:	461a      	mov	r2, r3
  401630:	6880      	ldr	r0, [r0, #8]
  401632:	4b10      	ldr	r3, [pc, #64]	; (401674 <prvCopyDataToQueue+0x60>)
  401634:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401636:	68a2      	ldr	r2, [r4, #8]
  401638:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40163a:	4413      	add	r3, r2
  40163c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40163e:	6862      	ldr	r2, [r4, #4]
  401640:	4293      	cmp	r3, r2
  401642:	d311      	bcc.n	401668 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401644:	6823      	ldr	r3, [r4, #0]
  401646:	60a3      	str	r3, [r4, #8]
  401648:	e00e      	b.n	401668 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40164a:	461a      	mov	r2, r3
  40164c:	68c0      	ldr	r0, [r0, #12]
  40164e:	4b09      	ldr	r3, [pc, #36]	; (401674 <prvCopyDataToQueue+0x60>)
  401650:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  401652:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401654:	425b      	negs	r3, r3
  401656:	68e2      	ldr	r2, [r4, #12]
  401658:	441a      	add	r2, r3
  40165a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  40165c:	6821      	ldr	r1, [r4, #0]
  40165e:	428a      	cmp	r2, r1
  401660:	d202      	bcs.n	401668 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401662:	6862      	ldr	r2, [r4, #4]
  401664:	4413      	add	r3, r2
  401666:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401668:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40166a:	3301      	adds	r3, #1
  40166c:	63a3      	str	r3, [r4, #56]	; 0x38
  40166e:	bd10      	pop	{r4, pc}
  401670:	00402395 	.word	0x00402395
  401674:	00403665 	.word	0x00403665

00401678 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  401678:	b538      	push	{r3, r4, r5, lr}
  40167a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  40167c:	6800      	ldr	r0, [r0, #0]
  40167e:	b158      	cbz	r0, 401698 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  401680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  401682:	68dc      	ldr	r4, [r3, #12]
  401684:	4414      	add	r4, r2
  401686:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  401688:	685d      	ldr	r5, [r3, #4]
  40168a:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  40168c:	bf28      	it	cs
  40168e:	60d8      	strcs	r0, [r3, #12]
  401690:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  401692:	68d9      	ldr	r1, [r3, #12]
  401694:	4b01      	ldr	r3, [pc, #4]	; (40169c <prvCopyDataFromQueue+0x24>)
  401696:	4798      	blx	r3
  401698:	bd38      	pop	{r3, r4, r5, pc}
  40169a:	bf00      	nop
  40169c:	00403665 	.word	0x00403665

004016a0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4016a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4016a2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4016a4:	4b1d      	ldr	r3, [pc, #116]	; (40171c <prvUnlockQueue+0x7c>)
  4016a6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4016a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4016aa:	2b00      	cmp	r3, #0
  4016ac:	dd12      	ble.n	4016d4 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4016ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4016b0:	b91b      	cbnz	r3, 4016ba <prvUnlockQueue+0x1a>
  4016b2:	e00f      	b.n	4016d4 <prvUnlockQueue+0x34>
  4016b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4016b6:	b923      	cbnz	r3, 4016c2 <prvUnlockQueue+0x22>
  4016b8:	e00c      	b.n	4016d4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4016ba:	f104 0624 	add.w	r6, r4, #36	; 0x24
  4016be:	4d18      	ldr	r5, [pc, #96]	; (401720 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4016c0:	4f18      	ldr	r7, [pc, #96]	; (401724 <prvUnlockQueue+0x84>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4016c2:	4630      	mov	r0, r6
  4016c4:	47a8      	blx	r5
  4016c6:	b100      	cbz	r0, 4016ca <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4016c8:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  4016ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4016cc:	3b01      	subs	r3, #1
  4016ce:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4016d0:	2b00      	cmp	r3, #0
  4016d2:	dcef      	bgt.n	4016b4 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4016d4:	f04f 33ff 	mov.w	r3, #4294967295
  4016d8:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4016da:	4b13      	ldr	r3, [pc, #76]	; (401728 <prvUnlockQueue+0x88>)
  4016dc:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4016de:	4b0f      	ldr	r3, [pc, #60]	; (40171c <prvUnlockQueue+0x7c>)
  4016e0:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4016e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4016e4:	2b00      	cmp	r3, #0
  4016e6:	dd12      	ble.n	40170e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4016e8:	6923      	ldr	r3, [r4, #16]
  4016ea:	b91b      	cbnz	r3, 4016f4 <prvUnlockQueue+0x54>
  4016ec:	e00f      	b.n	40170e <prvUnlockQueue+0x6e>
  4016ee:	6923      	ldr	r3, [r4, #16]
  4016f0:	b923      	cbnz	r3, 4016fc <prvUnlockQueue+0x5c>
  4016f2:	e00c      	b.n	40170e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4016f4:	f104 0610 	add.w	r6, r4, #16
  4016f8:	4d09      	ldr	r5, [pc, #36]	; (401720 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
  4016fa:	4f0a      	ldr	r7, [pc, #40]	; (401724 <prvUnlockQueue+0x84>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4016fc:	4630      	mov	r0, r6
  4016fe:	47a8      	blx	r5
  401700:	b100      	cbz	r0, 401704 <prvUnlockQueue+0x64>
				{
					vTaskMissedYield();
  401702:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  401704:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401706:	3b01      	subs	r3, #1
  401708:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40170a:	2b00      	cmp	r3, #0
  40170c:	dcef      	bgt.n	4016ee <prvUnlockQueue+0x4e>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40170e:	f04f 33ff 	mov.w	r3, #4294967295
  401712:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  401714:	4b04      	ldr	r3, [pc, #16]	; (401728 <prvUnlockQueue+0x88>)
  401716:	4798      	blx	r3
  401718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40171a:	bf00      	nop
  40171c:	00401545 	.word	0x00401545
  401720:	0040220d 	.word	0x0040220d
  401724:	00402305 	.word	0x00402305
  401728:	0040155d 	.word	0x0040155d

0040172c <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
  40172c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  40172e:	b340      	cbz	r0, 401782 <xQueueCreate+0x56>
  401730:	4607      	mov	r7, r0
  401732:	460e      	mov	r6, r1
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  401734:	204c      	movs	r0, #76	; 0x4c
  401736:	4b14      	ldr	r3, [pc, #80]	; (401788 <xQueueCreate+0x5c>)
  401738:	4798      	blx	r3
		if( pxNewQueue != NULL )
  40173a:	4604      	mov	r4, r0
  40173c:	b310      	cbz	r0, 401784 <xQueueCreate+0x58>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  40173e:	fb06 f507 	mul.w	r5, r6, r7

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  401742:	1c68      	adds	r0, r5, #1
  401744:	4b10      	ldr	r3, [pc, #64]	; (401788 <xQueueCreate+0x5c>)
  401746:	4798      	blx	r3
  401748:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  40174a:	b1a8      	cbz	r0, 401778 <xQueueCreate+0x4c>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
  40174c:	1943      	adds	r3, r0, r5
  40174e:	6063      	str	r3, [r4, #4]
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  401750:	2300      	movs	r3, #0
  401752:	63a3      	str	r3, [r4, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
  401754:	60a0      	str	r0, [r4, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
  401756:	1bad      	subs	r5, r5, r6
  401758:	4405      	add	r5, r0
  40175a:	60e5      	str	r5, [r4, #12]
				pxNewQueue->uxLength = uxQueueLength;
  40175c:	63e7      	str	r7, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  40175e:	6426      	str	r6, [r4, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
  401760:	f04f 33ff 	mov.w	r3, #4294967295
  401764:	6463      	str	r3, [r4, #68]	; 0x44
				pxNewQueue->xTxLock = queueUNLOCKED;
  401766:	64a3      	str	r3, [r4, #72]	; 0x48

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  401768:	f104 0010 	add.w	r0, r4, #16
  40176c:	4d07      	ldr	r5, [pc, #28]	; (40178c <xQueueCreate+0x60>)
  40176e:	47a8      	blx	r5
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  401770:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401774:	47a8      	blx	r5
  401776:	e005      	b.n	401784 <xQueueCreate+0x58>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
  401778:	4620      	mov	r0, r4
  40177a:	4b05      	ldr	r3, [pc, #20]	; (401790 <xQueueCreate+0x64>)
  40177c:	4798      	blx	r3

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  40177e:	2400      	movs	r4, #0
  401780:	e000      	b.n	401784 <xQueueCreate+0x58>
  401782:	2400      	movs	r4, #0
	}

	configASSERT( xReturn );

	return xReturn;
}
  401784:	4620      	mov	r0, r4
  401786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401788:	004015cd 	.word	0x004015cd
  40178c:	0040140d 	.word	0x0040140d
  401790:	004015f1 	.word	0x004015f1

00401794 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  401794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401798:	b085      	sub	sp, #20
  40179a:	4604      	mov	r4, r0
  40179c:	468b      	mov	fp, r1
  40179e:	9201      	str	r2, [sp, #4]
  4017a0:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4017a2:	f04f 0900 	mov.w	r9, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4017a6:	4d32      	ldr	r5, [pc, #200]	; (401870 <xQueueGenericSend+0xdc>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4017a8:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 401898 <xQueueGenericSend+0x104>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  4017ac:	4e31      	ldr	r6, [pc, #196]	; (401874 <xQueueGenericSend+0xe0>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4017ae:	47a8      	blx	r5
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4017b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4017b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4017b4:	429a      	cmp	r2, r3
  4017b6:	d212      	bcs.n	4017de <xQueueGenericSend+0x4a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4017b8:	9a00      	ldr	r2, [sp, #0]
  4017ba:	4659      	mov	r1, fp
  4017bc:	4620      	mov	r0, r4
  4017be:	4b2e      	ldr	r3, [pc, #184]	; (401878 <xQueueGenericSend+0xe4>)
  4017c0:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4017c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4017c4:	b13b      	cbz	r3, 4017d6 <xQueueGenericSend+0x42>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4017c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4017ca:	4b2c      	ldr	r3, [pc, #176]	; (40187c <xQueueGenericSend+0xe8>)
  4017cc:	4798      	blx	r3
  4017ce:	2801      	cmp	r0, #1
  4017d0:	d101      	bne.n	4017d6 <xQueueGenericSend+0x42>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  4017d2:	4b2b      	ldr	r3, [pc, #172]	; (401880 <xQueueGenericSend+0xec>)
  4017d4:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  4017d6:	4b27      	ldr	r3, [pc, #156]	; (401874 <xQueueGenericSend+0xe0>)
  4017d8:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  4017da:	2001      	movs	r0, #1
  4017dc:	e044      	b.n	401868 <xQueueGenericSend+0xd4>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4017de:	9b01      	ldr	r3, [sp, #4]
  4017e0:	b91b      	cbnz	r3, 4017ea <xQueueGenericSend+0x56>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4017e2:	4b24      	ldr	r3, [pc, #144]	; (401874 <xQueueGenericSend+0xe0>)
  4017e4:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  4017e6:	2000      	movs	r0, #0
  4017e8:	e03e      	b.n	401868 <xQueueGenericSend+0xd4>
				}
				else if( xEntryTimeSet == pdFALSE )
  4017ea:	f1b9 0f00 	cmp.w	r9, #0
  4017ee:	d103      	bne.n	4017f8 <xQueueGenericSend+0x64>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4017f0:	a802      	add	r0, sp, #8
  4017f2:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  4017f4:	f04f 0901 	mov.w	r9, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  4017f8:	47b0      	blx	r6

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4017fa:	4b22      	ldr	r3, [pc, #136]	; (401884 <xQueueGenericSend+0xf0>)
  4017fc:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4017fe:	47a8      	blx	r5
  401800:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401802:	f1b3 3fff 	cmp.w	r3, #4294967295
  401806:	bf04      	itt	eq
  401808:	2300      	moveq	r3, #0
  40180a:	6463      	streq	r3, [r4, #68]	; 0x44
  40180c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40180e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401812:	bf04      	itt	eq
  401814:	2300      	moveq	r3, #0
  401816:	64a3      	streq	r3, [r4, #72]	; 0x48
  401818:	47b0      	blx	r6

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40181a:	a901      	add	r1, sp, #4
  40181c:	a802      	add	r0, sp, #8
  40181e:	4b1a      	ldr	r3, [pc, #104]	; (401888 <xQueueGenericSend+0xf4>)
  401820:	4798      	blx	r3
  401822:	b9d8      	cbnz	r0, 40185c <xQueueGenericSend+0xc8>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  401824:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  401826:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
  40182a:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  40182c:	47b0      	blx	r6
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
  40182e:	45b8      	cmp	r8, r7
  401830:	d10e      	bne.n	401850 <xQueueGenericSend+0xbc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401832:	9901      	ldr	r1, [sp, #4]
  401834:	f104 0010 	add.w	r0, r4, #16
  401838:	4b14      	ldr	r3, [pc, #80]	; (40188c <xQueueGenericSend+0xf8>)
  40183a:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  40183c:	4620      	mov	r0, r4
  40183e:	4b14      	ldr	r3, [pc, #80]	; (401890 <xQueueGenericSend+0xfc>)
  401840:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( !xTaskResumeAll() )
  401842:	4b14      	ldr	r3, [pc, #80]	; (401894 <xQueueGenericSend+0x100>)
  401844:	4798      	blx	r3
  401846:	2800      	cmp	r0, #0
  401848:	d1b1      	bne.n	4017ae <xQueueGenericSend+0x1a>
				{
					portYIELD_WITHIN_API();
  40184a:	4b0d      	ldr	r3, [pc, #52]	; (401880 <xQueueGenericSend+0xec>)
  40184c:	4798      	blx	r3
  40184e:	e7ae      	b.n	4017ae <xQueueGenericSend+0x1a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  401850:	4620      	mov	r0, r4
  401852:	4b0f      	ldr	r3, [pc, #60]	; (401890 <xQueueGenericSend+0xfc>)
  401854:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401856:	4b0f      	ldr	r3, [pc, #60]	; (401894 <xQueueGenericSend+0x100>)
  401858:	4798      	blx	r3
  40185a:	e7a8      	b.n	4017ae <xQueueGenericSend+0x1a>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  40185c:	4620      	mov	r0, r4
  40185e:	4b0c      	ldr	r3, [pc, #48]	; (401890 <xQueueGenericSend+0xfc>)
  401860:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401862:	4b0c      	ldr	r3, [pc, #48]	; (401894 <xQueueGenericSend+0x100>)
  401864:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  401866:	2000      	movs	r0, #0
		}
	}
}
  401868:	b005      	add	sp, #20
  40186a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40186e:	bf00      	nop
  401870:	00401545 	.word	0x00401545
  401874:	0040155d 	.word	0x0040155d
  401878:	00401615 	.word	0x00401615
  40187c:	0040220d 	.word	0x0040220d
  401880:	00401535 	.word	0x00401535
  401884:	00401d5d 	.word	0x00401d5d
  401888:	00402299 	.word	0x00402299
  40188c:	004021bd 	.word	0x004021bd
  401890:	004016a1 	.word	0x004016a1
  401894:	00401e95 	.word	0x00401e95
  401898:	00402281 	.word	0x00402281

0040189c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  40189c:	b538      	push	{r3, r4, r5, lr}
  40189e:	4604      	mov	r4, r0
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4018a0:	f04f 0050 	mov.w	r0, #80	; 0x50
  4018a4:	f380 8811 	msr	BASEPRI, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4018a8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  4018aa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4018ac:	4285      	cmp	r5, r0
  4018ae:	d216      	bcs.n	4018de <xQueueGenericSendFromISR+0x42>
  4018b0:	4615      	mov	r5, r2
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4018b2:	461a      	mov	r2, r3
  4018b4:	4620      	mov	r0, r4
  4018b6:	4b0f      	ldr	r3, [pc, #60]	; (4018f4 <xQueueGenericSendFromISR+0x58>)
  4018b8:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4018ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4018bc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018c0:	d109      	bne.n	4018d6 <xQueueGenericSendFromISR+0x3a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4018c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4018c4:	b16b      	cbz	r3, 4018e2 <xQueueGenericSendFromISR+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4018c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4018ca:	4b0b      	ldr	r3, [pc, #44]	; (4018f8 <xQueueGenericSendFromISR+0x5c>)
  4018cc:	4798      	blx	r3
  4018ce:	b150      	cbz	r0, 4018e6 <xQueueGenericSendFromISR+0x4a>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						*pxHigherPriorityTaskWoken = pdTRUE;
  4018d0:	2301      	movs	r3, #1
  4018d2:	602b      	str	r3, [r5, #0]
  4018d4:	e008      	b.n	4018e8 <xQueueGenericSendFromISR+0x4c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4018d6:	3301      	adds	r3, #1
  4018d8:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  4018da:	2301      	movs	r3, #1
  4018dc:	e004      	b.n	4018e8 <xQueueGenericSendFromISR+0x4c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  4018de:	2300      	movs	r3, #0
  4018e0:	e002      	b.n	4018e8 <xQueueGenericSendFromISR+0x4c>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  4018e2:	2301      	movs	r3, #1
  4018e4:	e000      	b.n	4018e8 <xQueueGenericSendFromISR+0x4c>
  4018e6:	2301      	movs	r3, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4018e8:	f04f 0000 	mov.w	r0, #0
  4018ec:	f380 8811 	msr	BASEPRI, r0

	return xReturn;
}
  4018f0:	4618      	mov	r0, r3
  4018f2:	bd38      	pop	{r3, r4, r5, pc}
  4018f4:	00401615 	.word	0x00401615
  4018f8:	0040220d 	.word	0x0040220d

004018fc <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  4018fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401900:	b085      	sub	sp, #20
  401902:	4604      	mov	r4, r0
  401904:	468a      	mov	sl, r1
  401906:	9201      	str	r2, [sp, #4]
  401908:	4699      	mov	r9, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40190a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40190c:	4d3d      	ldr	r5, [pc, #244]	; (401a04 <xQueueGenericReceive+0x108>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40190e:	f8df 8124 	ldr.w	r8, [pc, #292]	; 401a34 <xQueueGenericReceive+0x138>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  401912:	4e3d      	ldr	r6, [pc, #244]	; (401a08 <xQueueGenericReceive+0x10c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  401914:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  401916:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401918:	b343      	cbz	r3, 40196c <xQueueGenericReceive+0x70>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  40191a:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40191c:	4651      	mov	r1, sl
  40191e:	4620      	mov	r0, r4
  401920:	4b3a      	ldr	r3, [pc, #232]	; (401a0c <xQueueGenericReceive+0x110>)
  401922:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  401924:	f1b9 0f00 	cmp.w	r9, #0
  401928:	d112      	bne.n	401950 <xQueueGenericReceive+0x54>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  40192a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40192c:	3b01      	subs	r3, #1
  40192e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401930:	6823      	ldr	r3, [r4, #0]
  401932:	b913      	cbnz	r3, 40193a <xQueueGenericReceive+0x3e>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  401934:	4b36      	ldr	r3, [pc, #216]	; (401a10 <xQueueGenericReceive+0x114>)
  401936:	4798      	blx	r3
  401938:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40193a:	6923      	ldr	r3, [r4, #16]
  40193c:	b193      	cbz	r3, 401964 <xQueueGenericReceive+0x68>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40193e:	f104 0010 	add.w	r0, r4, #16
  401942:	4b34      	ldr	r3, [pc, #208]	; (401a14 <xQueueGenericReceive+0x118>)
  401944:	4798      	blx	r3
  401946:	2801      	cmp	r0, #1
  401948:	d10c      	bne.n	401964 <xQueueGenericReceive+0x68>
						{
							portYIELD_WITHIN_API();
  40194a:	4b33      	ldr	r3, [pc, #204]	; (401a18 <xQueueGenericReceive+0x11c>)
  40194c:	4798      	blx	r3
  40194e:	e009      	b.n	401964 <xQueueGenericReceive+0x68>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  401950:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401952:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401954:	b133      	cbz	r3, 401964 <xQueueGenericReceive+0x68>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401956:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40195a:	4b2e      	ldr	r3, [pc, #184]	; (401a14 <xQueueGenericReceive+0x118>)
  40195c:	4798      	blx	r3
  40195e:	b108      	cbz	r0, 401964 <xQueueGenericReceive+0x68>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  401960:	4b2d      	ldr	r3, [pc, #180]	; (401a18 <xQueueGenericReceive+0x11c>)
  401962:	4798      	blx	r3
						}
					}

				}

				taskEXIT_CRITICAL();
  401964:	4b28      	ldr	r3, [pc, #160]	; (401a08 <xQueueGenericReceive+0x10c>)
  401966:	4798      	blx	r3
				return pdPASS;
  401968:	2001      	movs	r0, #1
  40196a:	e048      	b.n	4019fe <xQueueGenericReceive+0x102>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40196c:	9b01      	ldr	r3, [sp, #4]
  40196e:	b91b      	cbnz	r3, 401978 <xQueueGenericReceive+0x7c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401970:	4b25      	ldr	r3, [pc, #148]	; (401a08 <xQueueGenericReceive+0x10c>)
  401972:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  401974:	2000      	movs	r0, #0
  401976:	e042      	b.n	4019fe <xQueueGenericReceive+0x102>
				}
				else if( xEntryTimeSet == pdFALSE )
  401978:	b917      	cbnz	r7, 401980 <xQueueGenericReceive+0x84>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40197a:	a802      	add	r0, sp, #8
  40197c:	47c0      	blx	r8
					xEntryTimeSet = pdTRUE;
  40197e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  401980:	47b0      	blx	r6

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  401982:	4b26      	ldr	r3, [pc, #152]	; (401a1c <xQueueGenericReceive+0x120>)
  401984:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401986:	47a8      	blx	r5
  401988:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40198a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40198e:	bf04      	itt	eq
  401990:	2300      	moveq	r3, #0
  401992:	6463      	streq	r3, [r4, #68]	; 0x44
  401994:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401996:	f1b3 3fff 	cmp.w	r3, #4294967295
  40199a:	bf04      	itt	eq
  40199c:	2300      	moveq	r3, #0
  40199e:	64a3      	streq	r3, [r4, #72]	; 0x48
  4019a0:	47b0      	blx	r6

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4019a2:	a901      	add	r1, sp, #4
  4019a4:	a802      	add	r0, sp, #8
  4019a6:	4b1e      	ldr	r3, [pc, #120]	; (401a20 <xQueueGenericReceive+0x124>)
  4019a8:	4798      	blx	r3
  4019aa:	bb10      	cbnz	r0, 4019f2 <xQueueGenericReceive+0xf6>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4019ac:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4019ae:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4019b2:	47b0      	blx	r6
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) )
  4019b4:	f1bb 0f00 	cmp.w	fp, #0
  4019b8:	d115      	bne.n	4019e6 <xQueueGenericReceive+0xea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4019ba:	6823      	ldr	r3, [r4, #0]
  4019bc:	b923      	cbnz	r3, 4019c8 <xQueueGenericReceive+0xcc>
					{
						portENTER_CRITICAL();
  4019be:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4019c0:	6860      	ldr	r0, [r4, #4]
  4019c2:	4b18      	ldr	r3, [pc, #96]	; (401a24 <xQueueGenericReceive+0x128>)
  4019c4:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  4019c6:	47b0      	blx	r6
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4019c8:	9901      	ldr	r1, [sp, #4]
  4019ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4019ce:	4b16      	ldr	r3, [pc, #88]	; (401a28 <xQueueGenericReceive+0x12c>)
  4019d0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4019d2:	4620      	mov	r0, r4
  4019d4:	4b15      	ldr	r3, [pc, #84]	; (401a2c <xQueueGenericReceive+0x130>)
  4019d6:	4798      	blx	r3
				if( !xTaskResumeAll() )
  4019d8:	4b15      	ldr	r3, [pc, #84]	; (401a30 <xQueueGenericReceive+0x134>)
  4019da:	4798      	blx	r3
  4019dc:	2800      	cmp	r0, #0
  4019de:	d199      	bne.n	401914 <xQueueGenericReceive+0x18>
				{
					portYIELD_WITHIN_API();
  4019e0:	4b0d      	ldr	r3, [pc, #52]	; (401a18 <xQueueGenericReceive+0x11c>)
  4019e2:	4798      	blx	r3
  4019e4:	e796      	b.n	401914 <xQueueGenericReceive+0x18>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4019e6:	4620      	mov	r0, r4
  4019e8:	4b10      	ldr	r3, [pc, #64]	; (401a2c <xQueueGenericReceive+0x130>)
  4019ea:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4019ec:	4b10      	ldr	r3, [pc, #64]	; (401a30 <xQueueGenericReceive+0x134>)
  4019ee:	4798      	blx	r3
  4019f0:	e790      	b.n	401914 <xQueueGenericReceive+0x18>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4019f2:	4620      	mov	r0, r4
  4019f4:	4b0d      	ldr	r3, [pc, #52]	; (401a2c <xQueueGenericReceive+0x130>)
  4019f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4019f8:	4b0d      	ldr	r3, [pc, #52]	; (401a30 <xQueueGenericReceive+0x134>)
  4019fa:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4019fc:	2000      	movs	r0, #0
		}
	}
}
  4019fe:	b005      	add	sp, #20
  401a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a04:	00401545 	.word	0x00401545
  401a08:	0040155d 	.word	0x0040155d
  401a0c:	00401679 	.word	0x00401679
  401a10:	00402311 	.word	0x00402311
  401a14:	0040220d 	.word	0x0040220d
  401a18:	00401535 	.word	0x00401535
  401a1c:	00401d5d 	.word	0x00401d5d
  401a20:	00402299 	.word	0x00402299
  401a24:	0040231d 	.word	0x0040231d
  401a28:	004021bd 	.word	0x004021bd
  401a2c:	004016a1 	.word	0x004016a1
  401a30:	00401e95 	.word	0x00401e95
  401a34:	00402281 	.word	0x00402281

00401a38 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  401a38:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401a3a:	4b0f      	ldr	r3, [pc, #60]	; (401a78 <prvAddCurrentTaskToDelayedList+0x40>)
  401a3c:	681b      	ldr	r3, [r3, #0]
  401a3e:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  401a40:	4b0e      	ldr	r3, [pc, #56]	; (401a7c <prvAddCurrentTaskToDelayedList+0x44>)
  401a42:	681b      	ldr	r3, [r3, #0]
  401a44:	4298      	cmp	r0, r3
  401a46:	d207      	bcs.n	401a58 <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401a48:	4b0d      	ldr	r3, [pc, #52]	; (401a80 <prvAddCurrentTaskToDelayedList+0x48>)
  401a4a:	6818      	ldr	r0, [r3, #0]
  401a4c:	4b0a      	ldr	r3, [pc, #40]	; (401a78 <prvAddCurrentTaskToDelayedList+0x40>)
  401a4e:	6819      	ldr	r1, [r3, #0]
  401a50:	3104      	adds	r1, #4
  401a52:	4b0c      	ldr	r3, [pc, #48]	; (401a84 <prvAddCurrentTaskToDelayedList+0x4c>)
  401a54:	4798      	blx	r3
  401a56:	bd10      	pop	{r4, pc}
  401a58:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401a5a:	4b0b      	ldr	r3, [pc, #44]	; (401a88 <prvAddCurrentTaskToDelayedList+0x50>)
  401a5c:	6818      	ldr	r0, [r3, #0]
  401a5e:	4b06      	ldr	r3, [pc, #24]	; (401a78 <prvAddCurrentTaskToDelayedList+0x40>)
  401a60:	6819      	ldr	r1, [r3, #0]
  401a62:	3104      	adds	r1, #4
  401a64:	4b07      	ldr	r3, [pc, #28]	; (401a84 <prvAddCurrentTaskToDelayedList+0x4c>)
  401a66:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  401a68:	4b08      	ldr	r3, [pc, #32]	; (401a8c <prvAddCurrentTaskToDelayedList+0x54>)
  401a6a:	681b      	ldr	r3, [r3, #0]
  401a6c:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  401a6e:	bf3c      	itt	cc
  401a70:	4b06      	ldrcc	r3, [pc, #24]	; (401a8c <prvAddCurrentTaskToDelayedList+0x54>)
  401a72:	601c      	strcc	r4, [r3, #0]
  401a74:	bd10      	pop	{r4, pc}
  401a76:	bf00      	nop
  401a78:	20000c34 	.word	0x20000c34
  401a7c:	20000b98 	.word	0x20000b98
  401a80:	20000c00 	.word	0x20000c00
  401a84:	00401449 	.word	0x00401449
  401a88:	20000c08 	.word	0x20000c08
  401a8c:	200000fc 	.word	0x200000fc

00401a90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401a90:	b508      	push	{r3, lr}
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
  401a92:	4d02      	ldr	r5, [pc, #8]	; (401a9c <prvIdleTask+0xc>)
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  401a94:	4c02      	ldr	r4, [pc, #8]	; (401aa0 <prvIdleTask+0x10>)
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
  401a96:	47a8      	blx	r5
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  401a98:	47a0      	blx	r4
  401a9a:	e7fc      	b.n	401a96 <prvIdleTask+0x6>
  401a9c:	00401535 	.word	0x00401535
  401aa0:	004029d9 	.word	0x004029d9

00401aa4 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
  401aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401aa8:	b087      	sub	sp, #28
  401aaa:	9005      	str	r0, [sp, #20]
  401aac:	460d      	mov	r5, r1
  401aae:	4693      	mov	fp, r2
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  401ab0:	684b      	ldr	r3, [r1, #4]
  401ab2:	685b      	ldr	r3, [r3, #4]
  401ab4:	604b      	str	r3, [r1, #4]
  401ab6:	f101 0708 	add.w	r7, r1, #8
  401aba:	42bb      	cmp	r3, r7
  401abc:	bf04      	itt	eq
  401abe:	685b      	ldreq	r3, [r3, #4]
  401ac0:	604b      	streq	r3, [r1, #4]
  401ac2:	684b      	ldr	r3, [r1, #4]
  401ac4:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  401ac8:	f8df 9064 	ldr.w	r9, [pc, #100]	; 401b30 <prvListTaskWithinSingleList+0x8c>
  401acc:	4e16      	ldr	r6, [pc, #88]	; (401b28 <prvListTaskWithinSingleList+0x84>)
  401ace:	f8df 8064 	ldr.w	r8, [pc, #100]	; 401b34 <prvListTaskWithinSingleList+0x90>

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  401ad2:	686b      	ldr	r3, [r5, #4]
  401ad4:	685b      	ldr	r3, [r3, #4]
  401ad6:	606b      	str	r3, [r5, #4]
  401ad8:	429f      	cmp	r7, r3
  401ada:	bf04      	itt	eq
  401adc:	68eb      	ldreq	r3, [r5, #12]
  401ade:	606b      	streq	r3, [r5, #4]
  401ae0:	686b      	ldr	r3, [r5, #4]
  401ae2:	68dc      	ldr	r4, [r3, #12]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxEndOfStack );
			}
			#else
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
  401ae4:	6b22      	ldr	r2, [r4, #48]	; 0x30

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  401ae6:	7813      	ldrb	r3, [r2, #0]
  401ae8:	2ba5      	cmp	r3, #165	; 0xa5
  401aea:	d107      	bne.n	401afc <prvListTaskWithinSingleList+0x58>
  401aec:	2300      	movs	r3, #0
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
  401aee:	3301      	adds	r3, #1
  401af0:	b29b      	uxth	r3, r3

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  401af2:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401af6:	29a5      	cmp	r1, #165	; 0xa5
  401af8:	d0f9      	beq.n	401aee <prvListTaskWithinSingleList+0x4a>
  401afa:	e000      	b.n	401afe <prvListTaskWithinSingleList+0x5a>

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;
  401afc:	2300      	movs	r3, #0
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  401afe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401b00:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401b02:	9102      	str	r1, [sp, #8]
  401b04:	089b      	lsrs	r3, r3, #2
  401b06:	9301      	str	r3, [sp, #4]
  401b08:	9200      	str	r2, [sp, #0]
  401b0a:	465b      	mov	r3, fp
  401b0c:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401b10:	4649      	mov	r1, r9
  401b12:	4630      	mov	r0, r6
  401b14:	47c0      	blx	r8
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
  401b16:	4631      	mov	r1, r6
  401b18:	9805      	ldr	r0, [sp, #20]
  401b1a:	4b04      	ldr	r3, [pc, #16]	; (401b2c <prvListTaskWithinSingleList+0x88>)
  401b1c:	4798      	blx	r3

		} while( pxNextTCB != pxFirstTCB );
  401b1e:	45a2      	cmp	sl, r4
  401b20:	d1d7      	bne.n	401ad2 <prvListTaskWithinSingleList+0x2e>
	}
  401b22:	b007      	add	sp, #28
  401b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b28:	20000c38 	.word	0x20000c38
  401b2c:	004039c5 	.word	0x004039c5
  401b30:	00409cfc 	.word	0x00409cfc
  401b34:	00403979 	.word	0x00403979

00401b38 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  401b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b3c:	b083      	sub	sp, #12
  401b3e:	4683      	mov	fp, r0
  401b40:	460e      	mov	r6, r1
  401b42:	4615      	mov	r5, r2
  401b44:	9301      	str	r3, [sp, #4]
  401b46:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  401b4a:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  401b4e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  401b50:	204c      	movs	r0, #76	; 0x4c
  401b52:	4b56      	ldr	r3, [pc, #344]	; (401cac <xTaskGenericCreate+0x174>)
  401b54:	4798      	blx	r3

	if( pxNewTCB != NULL )
  401b56:	2800      	cmp	r0, #0
  401b58:	f000 80a2 	beq.w	401ca0 <xTaskGenericCreate+0x168>
  401b5c:	4604      	mov	r4, r0
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401b5e:	2f00      	cmp	r7, #0
  401b60:	f040 809b 	bne.w	401c9a <xTaskGenericCreate+0x162>
  401b64:	00a8      	lsls	r0, r5, #2
  401b66:	4b51      	ldr	r3, [pc, #324]	; (401cac <xTaskGenericCreate+0x174>)
  401b68:	4798      	blx	r3
  401b6a:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  401b6c:	b918      	cbnz	r0, 401b76 <xTaskGenericCreate+0x3e>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  401b6e:	4620      	mov	r0, r4
  401b70:	4b4f      	ldr	r3, [pc, #316]	; (401cb0 <xTaskGenericCreate+0x178>)
  401b72:	4798      	blx	r3
  401b74:	e094      	b.n	401ca0 <xTaskGenericCreate+0x168>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
  401b76:	00aa      	lsls	r2, r5, #2
  401b78:	21a5      	movs	r1, #165	; 0xa5
  401b7a:	4b4e      	ldr	r3, [pc, #312]	; (401cb4 <xTaskGenericCreate+0x17c>)
  401b7c:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
  401b7e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  401b82:	3d01      	subs	r5, #1
  401b84:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b86:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  401b8a:	f025 0507 	bic.w	r5, r5, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  401b8e:	2210      	movs	r2, #16
  401b90:	4631      	mov	r1, r6
  401b92:	f104 0034 	add.w	r0, r4, #52	; 0x34
  401b96:	4b48      	ldr	r3, [pc, #288]	; (401cb8 <xTaskGenericCreate+0x180>)
  401b98:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  401b9a:	2300      	movs	r3, #0
  401b9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  401ba0:	4656      	mov	r6, sl
  401ba2:	2e04      	cmp	r6, #4
  401ba4:	bf28      	it	cs
  401ba6:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  401ba8:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  401baa:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401bac:	1d27      	adds	r7, r4, #4
  401bae:	4638      	mov	r0, r7
  401bb0:	f8df 8150 	ldr.w	r8, [pc, #336]	; 401d04 <xTaskGenericCreate+0x1cc>
  401bb4:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401bb6:	f104 0018 	add.w	r0, r4, #24
  401bba:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401bbc:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  401bbe:	f1c6 0605 	rsb	r6, r6, #5
  401bc2:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401bc4:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401bc6:	9a01      	ldr	r2, [sp, #4]
  401bc8:	4659      	mov	r1, fp
  401bca:	4628      	mov	r0, r5
  401bcc:	4b3b      	ldr	r3, [pc, #236]	; (401cbc <xTaskGenericCreate+0x184>)
  401bce:	4798      	blx	r3
  401bd0:	6020      	str	r0, [r4, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		configASSERT( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
  401bd2:	f1b9 0f00 	cmp.w	r9, #0
  401bd6:	d001      	beq.n	401bdc <xTaskGenericCreate+0xa4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  401bd8:	f8c9 4000 	str.w	r4, [r9]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  401bdc:	4b38      	ldr	r3, [pc, #224]	; (401cc0 <xTaskGenericCreate+0x188>)
  401bde:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  401be0:	4a38      	ldr	r2, [pc, #224]	; (401cc4 <xTaskGenericCreate+0x18c>)
  401be2:	6813      	ldr	r3, [r2, #0]
  401be4:	3301      	adds	r3, #1
  401be6:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401be8:	4b37      	ldr	r3, [pc, #220]	; (401cc8 <xTaskGenericCreate+0x190>)
  401bea:	681b      	ldr	r3, [r3, #0]
  401bec:	b9fb      	cbnz	r3, 401c2e <xTaskGenericCreate+0xf6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  401bee:	4b36      	ldr	r3, [pc, #216]	; (401cc8 <xTaskGenericCreate+0x190>)
  401bf0:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  401bf2:	6813      	ldr	r3, [r2, #0]
  401bf4:	2b01      	cmp	r3, #1
  401bf6:	d124      	bne.n	401c42 <xTaskGenericCreate+0x10a>
  401bf8:	4d34      	ldr	r5, [pc, #208]	; (401ccc <xTaskGenericCreate+0x194>)
  401bfa:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  401bfe:	4e34      	ldr	r6, [pc, #208]	; (401cd0 <xTaskGenericCreate+0x198>)
  401c00:	4628      	mov	r0, r5
  401c02:	47b0      	blx	r6
  401c04:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  401c06:	4545      	cmp	r5, r8
  401c08:	d1fa      	bne.n	401c00 <xTaskGenericCreate+0xc8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  401c0a:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 401d08 <xTaskGenericCreate+0x1d0>
  401c0e:	4640      	mov	r0, r8
  401c10:	4d2f      	ldr	r5, [pc, #188]	; (401cd0 <xTaskGenericCreate+0x198>)
  401c12:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  401c14:	4e2f      	ldr	r6, [pc, #188]	; (401cd4 <xTaskGenericCreate+0x19c>)
  401c16:	4630      	mov	r0, r6
  401c18:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  401c1a:	482f      	ldr	r0, [pc, #188]	; (401cd8 <xTaskGenericCreate+0x1a0>)
  401c1c:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  401c1e:	482f      	ldr	r0, [pc, #188]	; (401cdc <xTaskGenericCreate+0x1a4>)
  401c20:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401c22:	4b2f      	ldr	r3, [pc, #188]	; (401ce0 <xTaskGenericCreate+0x1a8>)
  401c24:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401c28:	4b2e      	ldr	r3, [pc, #184]	; (401ce4 <xTaskGenericCreate+0x1ac>)
  401c2a:	601e      	str	r6, [r3, #0]
  401c2c:	e009      	b.n	401c42 <xTaskGenericCreate+0x10a>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  401c2e:	4b2e      	ldr	r3, [pc, #184]	; (401ce8 <xTaskGenericCreate+0x1b0>)
  401c30:	681b      	ldr	r3, [r3, #0]
  401c32:	b933      	cbnz	r3, 401c42 <xTaskGenericCreate+0x10a>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401c34:	4b24      	ldr	r3, [pc, #144]	; (401cc8 <xTaskGenericCreate+0x190>)
  401c36:	681b      	ldr	r3, [r3, #0]
  401c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c3a:	459a      	cmp	sl, r3
					{
						pxCurrentTCB = pxNewTCB;
  401c3c:	bf24      	itt	cs
  401c3e:	4b22      	ldrcs	r3, [pc, #136]	; (401cc8 <xTaskGenericCreate+0x190>)
  401c40:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  401c42:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401c44:	4b29      	ldr	r3, [pc, #164]	; (401cec <xTaskGenericCreate+0x1b4>)
  401c46:	681b      	ldr	r3, [r3, #0]
  401c48:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  401c4a:	bf84      	itt	hi
  401c4c:	4b27      	ldrhi	r3, [pc, #156]	; (401cec <xTaskGenericCreate+0x1b4>)
  401c4e:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401c50:	4a27      	ldr	r2, [pc, #156]	; (401cf0 <xTaskGenericCreate+0x1b8>)
  401c52:	6813      	ldr	r3, [r2, #0]
  401c54:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
  401c56:	3301      	adds	r3, #1
  401c58:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  401c5a:	4b26      	ldr	r3, [pc, #152]	; (401cf4 <xTaskGenericCreate+0x1bc>)
  401c5c:	681b      	ldr	r3, [r3, #0]
  401c5e:	4298      	cmp	r0, r3
  401c60:	bf84      	itt	hi
  401c62:	4b24      	ldrhi	r3, [pc, #144]	; (401cf4 <xTaskGenericCreate+0x1bc>)
  401c64:	6018      	strhi	r0, [r3, #0]
  401c66:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c6a:	4639      	mov	r1, r7
  401c6c:	4b17      	ldr	r3, [pc, #92]	; (401ccc <xTaskGenericCreate+0x194>)
  401c6e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401c72:	4b21      	ldr	r3, [pc, #132]	; (401cf8 <xTaskGenericCreate+0x1c0>)
  401c74:	4798      	blx	r3

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  401c76:	4b21      	ldr	r3, [pc, #132]	; (401cfc <xTaskGenericCreate+0x1c4>)
  401c78:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  401c7a:	4b1b      	ldr	r3, [pc, #108]	; (401ce8 <xTaskGenericCreate+0x1b0>)
  401c7c:	681b      	ldr	r3, [r3, #0]
  401c7e:	b143      	cbz	r3, 401c92 <xTaskGenericCreate+0x15a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  401c80:	4b11      	ldr	r3, [pc, #68]	; (401cc8 <xTaskGenericCreate+0x190>)
  401c82:	681b      	ldr	r3, [r3, #0]
  401c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c86:	459a      	cmp	sl, r3
  401c88:	d905      	bls.n	401c96 <xTaskGenericCreate+0x15e>
			{
				portYIELD_WITHIN_API();
  401c8a:	4b1d      	ldr	r3, [pc, #116]	; (401d00 <xTaskGenericCreate+0x1c8>)
  401c8c:	4798      	blx	r3
  401c8e:	2001      	movs	r0, #1
  401c90:	e008      	b.n	401ca4 <xTaskGenericCreate+0x16c>
  401c92:	2001      	movs	r0, #1
  401c94:	e006      	b.n	401ca4 <xTaskGenericCreate+0x16c>
  401c96:	2001      	movs	r0, #1
  401c98:	e004      	b.n	401ca4 <xTaskGenericCreate+0x16c>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401c9a:	6307      	str	r7, [r0, #48]	; 0x30
  401c9c:	4638      	mov	r0, r7
  401c9e:	e76a      	b.n	401b76 <xTaskGenericCreate+0x3e>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401ca0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  401ca4:	b003      	add	sp, #12
  401ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401caa:	bf00      	nop
  401cac:	004015cd 	.word	0x004015cd
  401cb0:	004015f1 	.word	0x004015f1
  401cb4:	00403751 	.word	0x00403751
  401cb8:	00403b1d 	.word	0x00403b1d
  401cbc:	004014a9 	.word	0x004014a9
  401cc0:	00401545 	.word	0x00401545
  401cc4:	20000c0c 	.word	0x20000c0c
  401cc8:	20000c34 	.word	0x20000c34
  401ccc:	20000b9c 	.word	0x20000b9c
  401cd0:	0040140d 	.word	0x0040140d
  401cd4:	20000c94 	.word	0x20000c94
  401cd8:	20000c10 	.word	0x20000c10
  401cdc:	20000c6c 	.word	0x20000c6c
  401ce0:	20000c08 	.word	0x20000c08
  401ce4:	20000c00 	.word	0x20000c00
  401ce8:	20000c24 	.word	0x20000c24
  401cec:	20000cb8 	.word	0x20000cb8
  401cf0:	20000c2c 	.word	0x20000c2c
  401cf4:	20000b94 	.word	0x20000b94
  401cf8:	0040142d 	.word	0x0040142d
  401cfc:	0040155d 	.word	0x0040155d
  401d00:	00401535 	.word	0x00401535
  401d04:	00401425 	.word	0x00401425
  401d08:	20000c80 	.word	0x20000c80

00401d0c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  401d0c:	b510      	push	{r4, lr}
  401d0e:	b084      	sub	sp, #16
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
  401d10:	2300      	movs	r3, #0
  401d12:	9303      	str	r3, [sp, #12]
  401d14:	9302      	str	r3, [sp, #8]
  401d16:	9301      	str	r3, [sp, #4]
  401d18:	9300      	str	r3, [sp, #0]
  401d1a:	2246      	movs	r2, #70	; 0x46
  401d1c:	4909      	ldr	r1, [pc, #36]	; (401d44 <vTaskStartScheduler+0x38>)
  401d1e:	480a      	ldr	r0, [pc, #40]	; (401d48 <vTaskStartScheduler+0x3c>)
  401d20:	4c0a      	ldr	r4, [pc, #40]	; (401d4c <vTaskStartScheduler+0x40>)
  401d22:	47a0      	blx	r4
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
  401d24:	2801      	cmp	r0, #1
  401d26:	d10b      	bne.n	401d40 <vTaskStartScheduler+0x34>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  401d28:	f04f 0050 	mov.w	r0, #80	; 0x50
  401d2c:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
  401d30:	2201      	movs	r2, #1
  401d32:	4b07      	ldr	r3, [pc, #28]	; (401d50 <vTaskStartScheduler+0x44>)
  401d34:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0;
  401d36:	2200      	movs	r2, #0
  401d38:	4b06      	ldr	r3, [pc, #24]	; (401d54 <vTaskStartScheduler+0x48>)
  401d3a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
  401d3c:	4b06      	ldr	r3, [pc, #24]	; (401d58 <vTaskStartScheduler+0x4c>)
  401d3e:	4798      	blx	r3
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
}
  401d40:	b004      	add	sp, #16
  401d42:	bd10      	pop	{r4, pc}
  401d44:	00409d10 	.word	0x00409d10
  401d48:	00401a91 	.word	0x00401a91
  401d4c:	00401b39 	.word	0x00401b39
  401d50:	20000c24 	.word	0x20000c24
  401d54:	20000b98 	.word	0x20000b98
  401d58:	004014f5 	.word	0x004014f5

00401d5c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  401d5c:	4a02      	ldr	r2, [pc, #8]	; (401d68 <vTaskSuspendAll+0xc>)
  401d5e:	6813      	ldr	r3, [r2, #0]
  401d60:	3301      	adds	r3, #1
  401d62:	6013      	str	r3, [r2, #0]
  401d64:	4770      	bx	lr
  401d66:	bf00      	nop
  401d68:	20000ca8 	.word	0x20000ca8

00401d6c <uxTaskGetNumberOfTasks>:

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
  401d6c:	4b01      	ldr	r3, [pc, #4]	; (401d74 <uxTaskGetNumberOfTasks+0x8>)
  401d6e:	6818      	ldr	r0, [r3, #0]
}
  401d70:	4770      	bx	lr
  401d72:	bf00      	nop
  401d74:	20000c0c 	.word	0x20000c0c

00401d78 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
  401d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401d7c:	4b39      	ldr	r3, [pc, #228]	; (401e64 <vTaskIncrementTick+0xec>)
  401d7e:	681b      	ldr	r3, [r3, #0]
  401d80:	2b00      	cmp	r3, #0
  401d82:	d161      	bne.n	401e48 <vTaskIncrementTick+0xd0>
	{
		++xTickCount;
  401d84:	4b38      	ldr	r3, [pc, #224]	; (401e68 <vTaskIncrementTick+0xf0>)
  401d86:	681a      	ldr	r2, [r3, #0]
  401d88:	3201      	adds	r2, #1
  401d8a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0 )
  401d8c:	681b      	ldr	r3, [r3, #0]
  401d8e:	b9c3      	cbnz	r3, 401dc2 <vTaskIncrementTick+0x4a>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
  401d90:	4b36      	ldr	r3, [pc, #216]	; (401e6c <vTaskIncrementTick+0xf4>)
  401d92:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  401d94:	4a36      	ldr	r2, [pc, #216]	; (401e70 <vTaskIncrementTick+0xf8>)
  401d96:	6810      	ldr	r0, [r2, #0]
  401d98:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  401d9a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  401d9c:	4935      	ldr	r1, [pc, #212]	; (401e74 <vTaskIncrementTick+0xfc>)
  401d9e:	680a      	ldr	r2, [r1, #0]
  401da0:	3201      	adds	r2, #1
  401da2:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401da4:	681b      	ldr	r3, [r3, #0]
  401da6:	681b      	ldr	r3, [r3, #0]
  401da8:	b923      	cbnz	r3, 401db4 <vTaskIncrementTick+0x3c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  401daa:	f04f 32ff 	mov.w	r2, #4294967295
  401dae:	4b32      	ldr	r3, [pc, #200]	; (401e78 <vTaskIncrementTick+0x100>)
  401db0:	601a      	str	r2, [r3, #0]
  401db2:	e006      	b.n	401dc2 <vTaskIncrementTick+0x4a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401db4:	4b2d      	ldr	r3, [pc, #180]	; (401e6c <vTaskIncrementTick+0xf4>)
  401db6:	681b      	ldr	r3, [r3, #0]
  401db8:	68db      	ldr	r3, [r3, #12]
  401dba:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401dbc:	685a      	ldr	r2, [r3, #4]
  401dbe:	4b2e      	ldr	r3, [pc, #184]	; (401e78 <vTaskIncrementTick+0x100>)
  401dc0:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  401dc2:	4b29      	ldr	r3, [pc, #164]	; (401e68 <vTaskIncrementTick+0xf0>)
  401dc4:	681a      	ldr	r2, [r3, #0]
  401dc6:	4b2c      	ldr	r3, [pc, #176]	; (401e78 <vTaskIncrementTick+0x100>)
  401dc8:	681b      	ldr	r3, [r3, #0]
  401dca:	429a      	cmp	r2, r3
  401dcc:	d342      	bcc.n	401e54 <vTaskIncrementTick+0xdc>
  401dce:	4b27      	ldr	r3, [pc, #156]	; (401e6c <vTaskIncrementTick+0xf4>)
  401dd0:	681b      	ldr	r3, [r3, #0]
  401dd2:	681b      	ldr	r3, [r3, #0]
  401dd4:	b16b      	cbz	r3, 401df2 <vTaskIncrementTick+0x7a>
  401dd6:	4b25      	ldr	r3, [pc, #148]	; (401e6c <vTaskIncrementTick+0xf4>)
  401dd8:	681b      	ldr	r3, [r3, #0]
  401dda:	68db      	ldr	r3, [r3, #12]
  401ddc:	68dc      	ldr	r4, [r3, #12]
  401dde:	6863      	ldr	r3, [r4, #4]
  401de0:	4a21      	ldr	r2, [pc, #132]	; (401e68 <vTaskIncrementTick+0xf0>)
  401de2:	6812      	ldr	r2, [r2, #0]
  401de4:	4293      	cmp	r3, r2
  401de6:	d812      	bhi.n	401e0e <vTaskIncrementTick+0x96>
  401de8:	4e24      	ldr	r6, [pc, #144]	; (401e7c <vTaskIncrementTick+0x104>)
  401dea:	4f25      	ldr	r7, [pc, #148]	; (401e80 <vTaskIncrementTick+0x108>)
  401dec:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 401e90 <vTaskIncrementTick+0x118>
  401df0:	e010      	b.n	401e14 <vTaskIncrementTick+0x9c>
  401df2:	f04f 32ff 	mov.w	r2, #4294967295
  401df6:	4b20      	ldr	r3, [pc, #128]	; (401e78 <vTaskIncrementTick+0x100>)
  401df8:	601a      	str	r2, [r3, #0]
  401dfa:	e02b      	b.n	401e54 <vTaskIncrementTick+0xdc>
  401dfc:	4b1b      	ldr	r3, [pc, #108]	; (401e6c <vTaskIncrementTick+0xf4>)
  401dfe:	681b      	ldr	r3, [r3, #0]
  401e00:	68db      	ldr	r3, [r3, #12]
  401e02:	68dc      	ldr	r4, [r3, #12]
  401e04:	6863      	ldr	r3, [r4, #4]
  401e06:	4a18      	ldr	r2, [pc, #96]	; (401e68 <vTaskIncrementTick+0xf0>)
  401e08:	6812      	ldr	r2, [r2, #0]
  401e0a:	4293      	cmp	r3, r2
  401e0c:	d902      	bls.n	401e14 <vTaskIncrementTick+0x9c>
  401e0e:	4a1a      	ldr	r2, [pc, #104]	; (401e78 <vTaskIncrementTick+0x100>)
  401e10:	6013      	str	r3, [r2, #0]
  401e12:	e01f      	b.n	401e54 <vTaskIncrementTick+0xdc>
  401e14:	1d25      	adds	r5, r4, #4
  401e16:	4628      	mov	r0, r5
  401e18:	47b0      	blx	r6
  401e1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401e1c:	b113      	cbz	r3, 401e24 <vTaskIncrementTick+0xac>
  401e1e:	f104 0018 	add.w	r0, r4, #24
  401e22:	47b0      	blx	r6
  401e24:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401e26:	683b      	ldr	r3, [r7, #0]
  401e28:	4298      	cmp	r0, r3
  401e2a:	bf88      	it	hi
  401e2c:	6038      	strhi	r0, [r7, #0]
  401e2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401e32:	4629      	mov	r1, r5
  401e34:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  401e38:	4b12      	ldr	r3, [pc, #72]	; (401e84 <vTaskIncrementTick+0x10c>)
  401e3a:	4798      	blx	r3
  401e3c:	4b0b      	ldr	r3, [pc, #44]	; (401e6c <vTaskIncrementTick+0xf4>)
  401e3e:	681b      	ldr	r3, [r3, #0]
  401e40:	681b      	ldr	r3, [r3, #0]
  401e42:	2b00      	cmp	r3, #0
  401e44:	d1da      	bne.n	401dfc <vTaskIncrementTick+0x84>
  401e46:	e7d4      	b.n	401df2 <vTaskIncrementTick+0x7a>
	}
	else
	{
		++uxMissedTicks;
  401e48:	4a0f      	ldr	r2, [pc, #60]	; (401e88 <vTaskIncrementTick+0x110>)
  401e4a:	6813      	ldr	r3, [r2, #0]
  401e4c:	3301      	adds	r3, #1
  401e4e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  401e50:	4b0e      	ldr	r3, [pc, #56]	; (401e8c <vTaskIncrementTick+0x114>)
  401e52:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  401e54:	4b0c      	ldr	r3, [pc, #48]	; (401e88 <vTaskIncrementTick+0x110>)
  401e56:	681b      	ldr	r3, [r3, #0]
  401e58:	b90b      	cbnz	r3, 401e5e <vTaskIncrementTick+0xe6>
		{
			vApplicationTickHook();
  401e5a:	4b0c      	ldr	r3, [pc, #48]	; (401e8c <vTaskIncrementTick+0x114>)
  401e5c:	4798      	blx	r3
  401e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e62:	bf00      	nop
  401e64:	20000ca8 	.word	0x20000ca8
  401e68:	20000b98 	.word	0x20000b98
  401e6c:	20000c08 	.word	0x20000c08
  401e70:	20000c00 	.word	0x20000c00
  401e74:	20000cb4 	.word	0x20000cb4
  401e78:	200000fc 	.word	0x200000fc
  401e7c:	00401485 	.word	0x00401485
  401e80:	20000b94 	.word	0x20000b94
  401e84:	0040142d 	.word	0x0040142d
  401e88:	20000cac 	.word	0x20000cac
  401e8c:	004029dd 	.word	0x004029dd
  401e90:	20000b9c 	.word	0x20000b9c

00401e94 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  401e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  401e98:	4b2c      	ldr	r3, [pc, #176]	; (401f4c <xTaskResumeAll+0xb8>)
  401e9a:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  401e9c:	4b2c      	ldr	r3, [pc, #176]	; (401f50 <xTaskResumeAll+0xbc>)
  401e9e:	681a      	ldr	r2, [r3, #0]
  401ea0:	3a01      	subs	r2, #1
  401ea2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401ea4:	681b      	ldr	r3, [r3, #0]
  401ea6:	2b00      	cmp	r3, #0
  401ea8:	d148      	bne.n	401f3c <xTaskResumeAll+0xa8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
  401eaa:	4b2a      	ldr	r3, [pc, #168]	; (401f54 <xTaskResumeAll+0xc0>)
  401eac:	681b      	ldr	r3, [r3, #0]
  401eae:	bb03      	cbnz	r3, 401ef2 <xTaskResumeAll+0x5e>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401eb0:	2400      	movs	r4, #0
  401eb2:	e046      	b.n	401f42 <xTaskResumeAll+0xae>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  401eb4:	68fb      	ldr	r3, [r7, #12]
  401eb6:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xEventListItem ) );
  401eb8:	f104 0018 	add.w	r0, r4, #24
  401ebc:	47c0      	blx	r8
					vListRemove( &( pxTCB->xGenericListItem ) );
  401ebe:	1d25      	adds	r5, r4, #4
  401ec0:	4628      	mov	r0, r5
  401ec2:	47c0      	blx	r8
					prvAddTaskToReadyQueue( pxTCB );
  401ec4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ec6:	f8d9 3000 	ldr.w	r3, [r9]
  401eca:	4298      	cmp	r0, r3
  401ecc:	bf88      	it	hi
  401ece:	f8c9 0000 	strhi.w	r0, [r9]
  401ed2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ed6:	4629      	mov	r1, r5
  401ed8:	4b1f      	ldr	r3, [pc, #124]	; (401f58 <xTaskResumeAll+0xc4>)
  401eda:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401ede:	4b1f      	ldr	r3, [pc, #124]	; (401f5c <xTaskResumeAll+0xc8>)
  401ee0:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401ee2:	4b1f      	ldr	r3, [pc, #124]	; (401f60 <xTaskResumeAll+0xcc>)
  401ee4:	681b      	ldr	r3, [r3, #0]
  401ee6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  401eea:	429a      	cmp	r2, r3
  401eec:	bf28      	it	cs
  401eee:	2601      	movcs	r6, #1
  401ef0:	e005      	b.n	401efe <xTaskResumeAll+0x6a>
  401ef2:	2600      	movs	r6, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401ef4:	4f1b      	ldr	r7, [pc, #108]	; (401f64 <xTaskResumeAll+0xd0>)
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					vListRemove( &( pxTCB->xEventListItem ) );
  401ef6:	f8df 8084 	ldr.w	r8, [pc, #132]	; 401f7c <xTaskResumeAll+0xe8>
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  401efa:	f8df 9084 	ldr.w	r9, [pc, #132]	; 401f80 <xTaskResumeAll+0xec>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401efe:	683b      	ldr	r3, [r7, #0]
  401f00:	2b00      	cmp	r3, #0
  401f02:	d1d7      	bne.n	401eb4 <xTaskResumeAll+0x20>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  401f04:	4b18      	ldr	r3, [pc, #96]	; (401f68 <xTaskResumeAll+0xd4>)
  401f06:	681b      	ldr	r3, [r3, #0]
  401f08:	b15b      	cbz	r3, 401f22 <xTaskResumeAll+0x8e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  401f0a:	4b17      	ldr	r3, [pc, #92]	; (401f68 <xTaskResumeAll+0xd4>)
  401f0c:	681b      	ldr	r3, [r3, #0]
  401f0e:	b143      	cbz	r3, 401f22 <xTaskResumeAll+0x8e>
					{
						vTaskIncrementTick();
  401f10:	4d16      	ldr	r5, [pc, #88]	; (401f6c <xTaskResumeAll+0xd8>)
						--uxMissedTicks;
  401f12:	4c15      	ldr	r4, [pc, #84]	; (401f68 <xTaskResumeAll+0xd4>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
  401f14:	47a8      	blx	r5
						--uxMissedTicks;
  401f16:	6823      	ldr	r3, [r4, #0]
  401f18:	3b01      	subs	r3, #1
  401f1a:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  401f1c:	6823      	ldr	r3, [r4, #0]
  401f1e:	2b00      	cmp	r3, #0
  401f20:	d1f8      	bne.n	401f14 <xTaskResumeAll+0x80>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  401f22:	2e01      	cmp	r6, #1
  401f24:	d003      	beq.n	401f2e <xTaskResumeAll+0x9a>
  401f26:	4b12      	ldr	r3, [pc, #72]	; (401f70 <xTaskResumeAll+0xdc>)
  401f28:	681b      	ldr	r3, [r3, #0]
  401f2a:	2b01      	cmp	r3, #1
  401f2c:	d108      	bne.n	401f40 <xTaskResumeAll+0xac>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  401f2e:	2200      	movs	r2, #0
  401f30:	4b0f      	ldr	r3, [pc, #60]	; (401f70 <xTaskResumeAll+0xdc>)
  401f32:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  401f34:	4b0f      	ldr	r3, [pc, #60]	; (401f74 <xTaskResumeAll+0xe0>)
  401f36:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  401f38:	2401      	movs	r4, #1
  401f3a:	e002      	b.n	401f42 <xTaskResumeAll+0xae>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401f3c:	2400      	movs	r4, #0
  401f3e:	e000      	b.n	401f42 <xTaskResumeAll+0xae>
  401f40:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  401f42:	4b0d      	ldr	r3, [pc, #52]	; (401f78 <xTaskResumeAll+0xe4>)
  401f44:	4798      	blx	r3

	return xAlreadyYielded;
}
  401f46:	4620      	mov	r0, r4
  401f48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401f4c:	00401545 	.word	0x00401545
  401f50:	20000ca8 	.word	0x20000ca8
  401f54:	20000c0c 	.word	0x20000c0c
  401f58:	20000b9c 	.word	0x20000b9c
  401f5c:	0040142d 	.word	0x0040142d
  401f60:	20000c34 	.word	0x20000c34
  401f64:	20000c10 	.word	0x20000c10
  401f68:	20000cac 	.word	0x20000cac
  401f6c:	00401d79 	.word	0x00401d79
  401f70:	20000c28 	.word	0x20000c28
  401f74:	00401535 	.word	0x00401535
  401f78:	0040155d 	.word	0x0040155d
  401f7c:	00401485 	.word	0x00401485
  401f80:	20000b94 	.word	0x20000b94

00401f84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  401f84:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0 )
  401f86:	b180      	cbz	r0, 401faa <vTaskDelay+0x26>
  401f88:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
  401f8a:	4b09      	ldr	r3, [pc, #36]	; (401fb0 <vTaskDelay+0x2c>)
  401f8c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  401f8e:	4b09      	ldr	r3, [pc, #36]	; (401fb4 <vTaskDelay+0x30>)
  401f90:	681b      	ldr	r3, [r3, #0]
  401f92:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401f94:	4b08      	ldr	r3, [pc, #32]	; (401fb8 <vTaskDelay+0x34>)
  401f96:	6818      	ldr	r0, [r3, #0]
  401f98:	3004      	adds	r0, #4
  401f9a:	4b08      	ldr	r3, [pc, #32]	; (401fbc <vTaskDelay+0x38>)
  401f9c:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401f9e:	4620      	mov	r0, r4
  401fa0:	4b07      	ldr	r3, [pc, #28]	; (401fc0 <vTaskDelay+0x3c>)
  401fa2:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  401fa4:	4b07      	ldr	r3, [pc, #28]	; (401fc4 <vTaskDelay+0x40>)
  401fa6:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
  401fa8:	b908      	cbnz	r0, 401fae <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  401faa:	4b07      	ldr	r3, [pc, #28]	; (401fc8 <vTaskDelay+0x44>)
  401fac:	4798      	blx	r3
  401fae:	bd10      	pop	{r4, pc}
  401fb0:	00401d5d 	.word	0x00401d5d
  401fb4:	20000b98 	.word	0x20000b98
  401fb8:	20000c34 	.word	0x20000c34
  401fbc:	00401485 	.word	0x00401485
  401fc0:	00401a39 	.word	0x00401a39
  401fc4:	00401e95 	.word	0x00401e95
  401fc8:	00401535 	.word	0x00401535

00401fcc <vTaskList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
  401fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401fd0:	4606      	mov	r6, r0
	unsigned portBASE_TYPE uxQueue;

		/* This is a VERY costly function that should be used for debug only.
		It leaves interrupts disabled for a LONG time. */

		vTaskSuspendAll();
  401fd2:	4b24      	ldr	r3, [pc, #144]	; (402064 <vTaskList+0x98>)
  401fd4:	4798      	blx	r3
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			*pcWriteBuffer = ( signed char ) 0x00;
  401fd6:	2300      	movs	r3, #0
  401fd8:	7033      	strb	r3, [r6, #0]
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
  401fda:	4630      	mov	r0, r6
  401fdc:	4b22      	ldr	r3, [pc, #136]	; (402068 <vTaskList+0x9c>)
  401fde:	4798      	blx	r3
  401fe0:	1832      	adds	r2, r6, r0
  401fe2:	4b22      	ldr	r3, [pc, #136]	; (40206c <vTaskList+0xa0>)
  401fe4:	8819      	ldrh	r1, [r3, #0]
  401fe6:	789b      	ldrb	r3, [r3, #2]
  401fe8:	5231      	strh	r1, [r6, r0]
  401fea:	7093      	strb	r3, [r2, #2]

			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;
  401fec:	4b20      	ldr	r3, [pc, #128]	; (402070 <vTaskList+0xa4>)
  401fee:	681c      	ldr	r4, [r3, #0]
  401ff0:	3401      	adds	r4, #1
  401ff2:	eb04 0584 	add.w	r5, r4, r4, lsl #2
  401ff6:	4b1f      	ldr	r3, [pc, #124]	; (402074 <vTaskList+0xa8>)
  401ff8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  401ffc:	3d14      	subs	r5, #20

			do
			{
				uxQueue--;

				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  401ffe:	461f      	mov	r7, r3
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  402000:	f04f 0952 	mov.w	r9, #82	; 0x52
  402004:	f8df 8074 	ldr.w	r8, [pc, #116]	; 40207c <vTaskList+0xb0>

			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;

			do
			{
				uxQueue--;
  402008:	3c01      	subs	r4, #1

				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  40200a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  40200e:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
  402012:	b11b      	cbz	r3, 40201c <vTaskList+0x50>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  402014:	464a      	mov	r2, r9
  402016:	4629      	mov	r1, r5
  402018:	4630      	mov	r0, r6
  40201a:	47c0      	blx	r8
  40201c:	3d14      	subs	r5, #20
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
  40201e:	2c00      	cmp	r4, #0
  402020:	d1f2      	bne.n	402008 <vTaskList+0x3c>

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) == pdFALSE )
  402022:	4b15      	ldr	r3, [pc, #84]	; (402078 <vTaskList+0xac>)
  402024:	681b      	ldr	r3, [r3, #0]
  402026:	681b      	ldr	r3, [r3, #0]
  402028:	b12b      	cbz	r3, 402036 <vTaskList+0x6a>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
  40202a:	4b13      	ldr	r3, [pc, #76]	; (402078 <vTaskList+0xac>)
  40202c:	6819      	ldr	r1, [r3, #0]
  40202e:	2242      	movs	r2, #66	; 0x42
  402030:	4630      	mov	r0, r6
  402032:	4b12      	ldr	r3, [pc, #72]	; (40207c <vTaskList+0xb0>)
  402034:	4798      	blx	r3
			}

			if( listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) == pdFALSE )
  402036:	4b12      	ldr	r3, [pc, #72]	; (402080 <vTaskList+0xb4>)
  402038:	681b      	ldr	r3, [r3, #0]
  40203a:	681b      	ldr	r3, [r3, #0]
  40203c:	b12b      	cbz	r3, 40204a <vTaskList+0x7e>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
  40203e:	4b10      	ldr	r3, [pc, #64]	; (402080 <vTaskList+0xb4>)
  402040:	6819      	ldr	r1, [r3, #0]
  402042:	2242      	movs	r2, #66	; 0x42
  402044:	4630      	mov	r0, r6
  402046:	4b0d      	ldr	r3, [pc, #52]	; (40207c <vTaskList+0xb0>)
  402048:	4798      	blx	r3
			}
			#endif

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( listLIST_IS_EMPTY( &xSuspendedTaskList ) == pdFALSE )
  40204a:	4b0e      	ldr	r3, [pc, #56]	; (402084 <vTaskList+0xb8>)
  40204c:	681b      	ldr	r3, [r3, #0]
  40204e:	b123      	cbz	r3, 40205a <vTaskList+0x8e>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xSuspendedTaskList, tskSUSPENDED_CHAR );
  402050:	2253      	movs	r2, #83	; 0x53
  402052:	490c      	ldr	r1, [pc, #48]	; (402084 <vTaskList+0xb8>)
  402054:	4630      	mov	r0, r6
  402056:	4b09      	ldr	r3, [pc, #36]	; (40207c <vTaskList+0xb0>)
  402058:	4798      	blx	r3
				}
			}
			#endif
		}
		xTaskResumeAll();
  40205a:	4b0b      	ldr	r3, [pc, #44]	; (402088 <vTaskList+0xbc>)
  40205c:	4798      	blx	r3
  40205e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402062:	bf00      	nop
  402064:	00401d5d 	.word	0x00401d5d
  402068:	00403ac1 	.word	0x00403ac1
  40206c:	00409ed4 	.word	0x00409ed4
  402070:	20000cb8 	.word	0x20000cb8
  402074:	20000b9c 	.word	0x20000b9c
  402078:	20000c08 	.word	0x20000c08
  40207c:	00401aa5 	.word	0x00401aa5
  402080:	20000c00 	.word	0x20000c00
  402084:	20000c6c 	.word	0x20000c6c
  402088:	00401e95 	.word	0x00401e95

0040208c <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40208c:	4b3e      	ldr	r3, [pc, #248]	; (402188 <vTaskSwitchContext+0xfc>)
  40208e:	681b      	ldr	r3, [r3, #0]
  402090:	b11b      	cbz	r3, 40209a <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  402092:	2201      	movs	r2, #1
  402094:	4b3d      	ldr	r3, [pc, #244]	; (40218c <vTaskSwitchContext+0x100>)
  402096:	601a      	str	r2, [r3, #0]
  402098:	4770      	bx	lr

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  40209a:	b510      	push	{r4, lr}
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  40209c:	4b3c      	ldr	r3, [pc, #240]	; (402190 <vTaskSwitchContext+0x104>)
  40209e:	681a      	ldr	r2, [r3, #0]
  4020a0:	681b      	ldr	r3, [r3, #0]
  4020a2:	6812      	ldr	r2, [r2, #0]
  4020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020a6:	429a      	cmp	r2, r3
  4020a8:	d805      	bhi.n	4020b6 <vTaskSwitchContext+0x2a>
  4020aa:	4b39      	ldr	r3, [pc, #228]	; (402190 <vTaskSwitchContext+0x104>)
  4020ac:	6818      	ldr	r0, [r3, #0]
  4020ae:	6819      	ldr	r1, [r3, #0]
  4020b0:	3134      	adds	r1, #52	; 0x34
  4020b2:	4b38      	ldr	r3, [pc, #224]	; (402194 <vTaskSwitchContext+0x108>)
  4020b4:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  4020b6:	4b36      	ldr	r3, [pc, #216]	; (402190 <vTaskSwitchContext+0x104>)
  4020b8:	681b      	ldr	r3, [r3, #0]
  4020ba:	2214      	movs	r2, #20
  4020bc:	4936      	ldr	r1, [pc, #216]	; (402198 <vTaskSwitchContext+0x10c>)
  4020be:	6b18      	ldr	r0, [r3, #48]	; 0x30
  4020c0:	4b36      	ldr	r3, [pc, #216]	; (40219c <vTaskSwitchContext+0x110>)
  4020c2:	4798      	blx	r3
  4020c4:	b128      	cbz	r0, 4020d2 <vTaskSwitchContext+0x46>
  4020c6:	4b32      	ldr	r3, [pc, #200]	; (402190 <vTaskSwitchContext+0x104>)
  4020c8:	6818      	ldr	r0, [r3, #0]
  4020ca:	6819      	ldr	r1, [r3, #0]
  4020cc:	3134      	adds	r1, #52	; 0x34
  4020ce:	4b31      	ldr	r3, [pc, #196]	; (402194 <vTaskSwitchContext+0x108>)
  4020d0:	4798      	blx	r3

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  4020d2:	4b33      	ldr	r3, [pc, #204]	; (4021a0 <vTaskSwitchContext+0x114>)
  4020d4:	681b      	ldr	r3, [r3, #0]
  4020d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4020da:	009b      	lsls	r3, r3, #2
  4020dc:	4a31      	ldr	r2, [pc, #196]	; (4021a4 <vTaskSwitchContext+0x118>)
  4020de:	58d3      	ldr	r3, [r2, r3]
  4020e0:	b95b      	cbnz	r3, 4020fa <vTaskSwitchContext+0x6e>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
  4020e2:	4a2f      	ldr	r2, [pc, #188]	; (4021a0 <vTaskSwitchContext+0x114>)

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  4020e4:	492f      	ldr	r1, [pc, #188]	; (4021a4 <vTaskSwitchContext+0x118>)
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
  4020e6:	6813      	ldr	r3, [r2, #0]
  4020e8:	3b01      	subs	r3, #1
  4020ea:	6013      	str	r3, [r2, #0]

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  4020ec:	6813      	ldr	r3, [r2, #0]
  4020ee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4020f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4020f6:	2b00      	cmp	r3, #0
  4020f8:	d0f5      	beq.n	4020e6 <vTaskSwitchContext+0x5a>
			--uxTopReadyPriority;
		}

		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
  4020fa:	4b29      	ldr	r3, [pc, #164]	; (4021a0 <vTaskSwitchContext+0x114>)
  4020fc:	681b      	ldr	r3, [r3, #0]
  4020fe:	4a29      	ldr	r2, [pc, #164]	; (4021a4 <vTaskSwitchContext+0x118>)
  402100:	0099      	lsls	r1, r3, #2
  402102:	18c8      	adds	r0, r1, r3
  402104:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402108:	6844      	ldr	r4, [r0, #4]
  40210a:	6864      	ldr	r4, [r4, #4]
  40210c:	6044      	str	r4, [r0, #4]
  40210e:	4602      	mov	r2, r0
  402110:	3208      	adds	r2, #8
  402112:	4294      	cmp	r4, r2
  402114:	d106      	bne.n	402124 <vTaskSwitchContext+0x98>
  402116:	6860      	ldr	r0, [r4, #4]
  402118:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  40211c:	4921      	ldr	r1, [pc, #132]	; (4021a4 <vTaskSwitchContext+0x118>)
  40211e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402122:	6050      	str	r0, [r2, #4]
  402124:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402128:	4a1e      	ldr	r2, [pc, #120]	; (4021a4 <vTaskSwitchContext+0x118>)
  40212a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40212e:	685b      	ldr	r3, [r3, #4]
  402130:	68da      	ldr	r2, [r3, #12]
  402132:	4b17      	ldr	r3, [pc, #92]	; (402190 <vTaskSwitchContext+0x104>)
  402134:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
		vWriteTraceToBuffer();
  402136:	4b1c      	ldr	r3, [pc, #112]	; (4021a8 <vTaskSwitchContext+0x11c>)
  402138:	681b      	ldr	r3, [r3, #0]
  40213a:	b31b      	cbz	r3, 402184 <vTaskSwitchContext+0xf8>
  40213c:	4b14      	ldr	r3, [pc, #80]	; (402190 <vTaskSwitchContext+0x104>)
  40213e:	681b      	ldr	r3, [r3, #0]
  402140:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  402142:	4b1a      	ldr	r3, [pc, #104]	; (4021ac <vTaskSwitchContext+0x120>)
  402144:	681b      	ldr	r3, [r3, #0]
  402146:	429a      	cmp	r2, r3
  402148:	d01c      	beq.n	402184 <vTaskSwitchContext+0xf8>
  40214a:	4b19      	ldr	r3, [pc, #100]	; (4021b0 <vTaskSwitchContext+0x124>)
  40214c:	681b      	ldr	r3, [r3, #0]
  40214e:	3308      	adds	r3, #8
  402150:	4a18      	ldr	r2, [pc, #96]	; (4021b4 <vTaskSwitchContext+0x128>)
  402152:	6812      	ldr	r2, [r2, #0]
  402154:	429a      	cmp	r2, r3
  402156:	d912      	bls.n	40217e <vTaskSwitchContext+0xf2>
  402158:	4b0d      	ldr	r3, [pc, #52]	; (402190 <vTaskSwitchContext+0x104>)
  40215a:	681b      	ldr	r3, [r3, #0]
  40215c:	6c59      	ldr	r1, [r3, #68]	; 0x44
  40215e:	4b13      	ldr	r3, [pc, #76]	; (4021ac <vTaskSwitchContext+0x120>)
  402160:	6019      	str	r1, [r3, #0]
  402162:	4b13      	ldr	r3, [pc, #76]	; (4021b0 <vTaskSwitchContext+0x124>)
  402164:	681a      	ldr	r2, [r3, #0]
  402166:	4814      	ldr	r0, [pc, #80]	; (4021b8 <vTaskSwitchContext+0x12c>)
  402168:	6800      	ldr	r0, [r0, #0]
  40216a:	6010      	str	r0, [r2, #0]
  40216c:	681a      	ldr	r2, [r3, #0]
  40216e:	3204      	adds	r2, #4
  402170:	601a      	str	r2, [r3, #0]
  402172:	681a      	ldr	r2, [r3, #0]
  402174:	6011      	str	r1, [r2, #0]
  402176:	681a      	ldr	r2, [r3, #0]
  402178:	3204      	adds	r2, #4
  40217a:	601a      	str	r2, [r3, #0]
  40217c:	bd10      	pop	{r4, pc}
  40217e:	2200      	movs	r2, #0
  402180:	4b09      	ldr	r3, [pc, #36]	; (4021a8 <vTaskSwitchContext+0x11c>)
  402182:	601a      	str	r2, [r3, #0]
  402184:	bd10      	pop	{r4, pc}
  402186:	bf00      	nop
  402188:	20000ca8 	.word	0x20000ca8
  40218c:	20000c28 	.word	0x20000c28
  402190:	20000c34 	.word	0x20000c34
  402194:	004029c1 	.word	0x004029c1
  402198:	00409d18 	.word	0x00409d18
  40219c:	00403601 	.word	0x00403601
  4021a0:	20000b94 	.word	0x20000b94
  4021a4:	20000b9c 	.word	0x20000b9c
  4021a8:	20000c04 	.word	0x20000c04
  4021ac:	200000f8 	.word	0x200000f8
  4021b0:	20000c30 	.word	0x20000c30
  4021b4:	20000cb0 	.word	0x20000cb0
  4021b8:	20000b98 	.word	0x20000b98

004021bc <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  4021bc:	b538      	push	{r3, r4, r5, lr}
  4021be:	460d      	mov	r5, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4021c0:	4c0b      	ldr	r4, [pc, #44]	; (4021f0 <vTaskPlaceOnEventList+0x34>)
  4021c2:	6821      	ldr	r1, [r4, #0]
  4021c4:	3118      	adds	r1, #24
  4021c6:	4b0b      	ldr	r3, [pc, #44]	; (4021f4 <vTaskPlaceOnEventList+0x38>)
  4021c8:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4021ca:	6820      	ldr	r0, [r4, #0]
  4021cc:	3004      	adds	r0, #4
  4021ce:	4b0a      	ldr	r3, [pc, #40]	; (4021f8 <vTaskPlaceOnEventList+0x3c>)
  4021d0:	4798      	blx	r3


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  4021d2:	f1b5 3fff 	cmp.w	r5, #4294967295
  4021d6:	d105      	bne.n	4021e4 <vTaskPlaceOnEventList+0x28>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4021d8:	6821      	ldr	r1, [r4, #0]
  4021da:	3104      	adds	r1, #4
  4021dc:	4807      	ldr	r0, [pc, #28]	; (4021fc <vTaskPlaceOnEventList+0x40>)
  4021de:	4b08      	ldr	r3, [pc, #32]	; (402200 <vTaskPlaceOnEventList+0x44>)
  4021e0:	4798      	blx	r3
  4021e2:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  4021e4:	4b07      	ldr	r3, [pc, #28]	; (402204 <vTaskPlaceOnEventList+0x48>)
  4021e6:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4021e8:	4428      	add	r0, r5
  4021ea:	4b07      	ldr	r3, [pc, #28]	; (402208 <vTaskPlaceOnEventList+0x4c>)
  4021ec:	4798      	blx	r3
  4021ee:	bd38      	pop	{r3, r4, r5, pc}
  4021f0:	20000c34 	.word	0x20000c34
  4021f4:	00401449 	.word	0x00401449
  4021f8:	00401485 	.word	0x00401485
  4021fc:	20000c6c 	.word	0x20000c6c
  402200:	0040142d 	.word	0x0040142d
  402204:	20000b98 	.word	0x20000b98
  402208:	00401a39 	.word	0x00401a39

0040220c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  40220c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40220e:	68c3      	ldr	r3, [r0, #12]
  402210:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402212:	f104 0518 	add.w	r5, r4, #24
  402216:	4628      	mov	r0, r5
  402218:	4b12      	ldr	r3, [pc, #72]	; (402264 <xTaskRemoveFromEventList+0x58>)
  40221a:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40221c:	4b12      	ldr	r3, [pc, #72]	; (402268 <xTaskRemoveFromEventList+0x5c>)
  40221e:	681b      	ldr	r3, [r3, #0]
  402220:	b99b      	cbnz	r3, 40224a <xTaskRemoveFromEventList+0x3e>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402222:	1d25      	adds	r5, r4, #4
  402224:	4628      	mov	r0, r5
  402226:	4b0f      	ldr	r3, [pc, #60]	; (402264 <xTaskRemoveFromEventList+0x58>)
  402228:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  40222a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40222c:	4b0f      	ldr	r3, [pc, #60]	; (40226c <xTaskRemoveFromEventList+0x60>)
  40222e:	681b      	ldr	r3, [r3, #0]
  402230:	4298      	cmp	r0, r3
  402232:	bf84      	itt	hi
  402234:	4b0d      	ldrhi	r3, [pc, #52]	; (40226c <xTaskRemoveFromEventList+0x60>)
  402236:	6018      	strhi	r0, [r3, #0]
  402238:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40223c:	4629      	mov	r1, r5
  40223e:	4b0c      	ldr	r3, [pc, #48]	; (402270 <xTaskRemoveFromEventList+0x64>)
  402240:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402244:	4b0b      	ldr	r3, [pc, #44]	; (402274 <xTaskRemoveFromEventList+0x68>)
  402246:	4798      	blx	r3
  402248:	e003      	b.n	402252 <xTaskRemoveFromEventList+0x46>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40224a:	4629      	mov	r1, r5
  40224c:	480a      	ldr	r0, [pc, #40]	; (402278 <xTaskRemoveFromEventList+0x6c>)
  40224e:	4b09      	ldr	r3, [pc, #36]	; (402274 <xTaskRemoveFromEventList+0x68>)
  402250:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402252:	4b0a      	ldr	r3, [pc, #40]	; (40227c <xTaskRemoveFromEventList+0x70>)
  402254:	681b      	ldr	r3, [r3, #0]
	else
	{
		xReturn = pdFALSE;
	}

	return xReturn;
  402256:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  40225a:	4298      	cmp	r0, r3
  40225c:	bf34      	ite	cc
  40225e:	2000      	movcc	r0, #0
  402260:	2001      	movcs	r0, #1
  402262:	bd38      	pop	{r3, r4, r5, pc}
  402264:	00401485 	.word	0x00401485
  402268:	20000ca8 	.word	0x20000ca8
  40226c:	20000b94 	.word	0x20000b94
  402270:	20000b9c 	.word	0x20000b9c
  402274:	0040142d 	.word	0x0040142d
  402278:	20000c10 	.word	0x20000c10
  40227c:	20000c34 	.word	0x20000c34

00402280 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402280:	4b03      	ldr	r3, [pc, #12]	; (402290 <vTaskSetTimeOutState+0x10>)
  402282:	681b      	ldr	r3, [r3, #0]
  402284:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402286:	4b03      	ldr	r3, [pc, #12]	; (402294 <vTaskSetTimeOutState+0x14>)
  402288:	681b      	ldr	r3, [r3, #0]
  40228a:	6043      	str	r3, [r0, #4]
  40228c:	4770      	bx	lr
  40228e:	bf00      	nop
  402290:	20000cb4 	.word	0x20000cb4
  402294:	20000b98 	.word	0x20000b98

00402298 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  402298:	b538      	push	{r3, r4, r5, lr}
  40229a:	4604      	mov	r4, r0
  40229c:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
  40229e:	4b14      	ldr	r3, [pc, #80]	; (4022f0 <xTaskCheckForTimeOut+0x58>)
  4022a0:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4022a2:	682b      	ldr	r3, [r5, #0]
  4022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4022a8:	d019      	beq.n	4022de <xTaskCheckForTimeOut+0x46>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  4022aa:	4a12      	ldr	r2, [pc, #72]	; (4022f4 <xTaskCheckForTimeOut+0x5c>)
  4022ac:	6812      	ldr	r2, [r2, #0]
  4022ae:	6821      	ldr	r1, [r4, #0]
  4022b0:	4291      	cmp	r1, r2
  4022b2:	d004      	beq.n	4022be <xTaskCheckForTimeOut+0x26>
  4022b4:	4a10      	ldr	r2, [pc, #64]	; (4022f8 <xTaskCheckForTimeOut+0x60>)
  4022b6:	6812      	ldr	r2, [r2, #0]
  4022b8:	6861      	ldr	r1, [r4, #4]
  4022ba:	4291      	cmp	r1, r2
  4022bc:	d911      	bls.n	4022e2 <xTaskCheckForTimeOut+0x4a>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  4022be:	4a0e      	ldr	r2, [pc, #56]	; (4022f8 <xTaskCheckForTimeOut+0x60>)
  4022c0:	6812      	ldr	r2, [r2, #0]
  4022c2:	6861      	ldr	r1, [r4, #4]
  4022c4:	1a52      	subs	r2, r2, r1
  4022c6:	4293      	cmp	r3, r2
  4022c8:	d90d      	bls.n	4022e6 <xTaskCheckForTimeOut+0x4e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4022ca:	4a0b      	ldr	r2, [pc, #44]	; (4022f8 <xTaskCheckForTimeOut+0x60>)
  4022cc:	6812      	ldr	r2, [r2, #0]
  4022ce:	1a51      	subs	r1, r2, r1
  4022d0:	1a5b      	subs	r3, r3, r1
  4022d2:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4022d4:	4620      	mov	r0, r4
  4022d6:	4b09      	ldr	r3, [pc, #36]	; (4022fc <xTaskCheckForTimeOut+0x64>)
  4022d8:	4798      	blx	r3
			xReturn = pdFALSE;
  4022da:	2400      	movs	r4, #0
  4022dc:	e004      	b.n	4022e8 <xTaskCheckForTimeOut+0x50>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  4022de:	2400      	movs	r4, #0
  4022e0:	e002      	b.n	4022e8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4022e2:	2401      	movs	r4, #1
  4022e4:	e000      	b.n	4022e8 <xTaskCheckForTimeOut+0x50>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  4022e6:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  4022e8:	4b05      	ldr	r3, [pc, #20]	; (402300 <xTaskCheckForTimeOut+0x68>)
  4022ea:	4798      	blx	r3

	return xReturn;
}
  4022ec:	4620      	mov	r0, r4
  4022ee:	bd38      	pop	{r3, r4, r5, pc}
  4022f0:	00401545 	.word	0x00401545
  4022f4:	20000cb4 	.word	0x20000cb4
  4022f8:	20000b98 	.word	0x20000b98
  4022fc:	00402281 	.word	0x00402281
  402300:	0040155d 	.word	0x0040155d

00402304 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  402304:	2201      	movs	r2, #1
  402306:	4b01      	ldr	r3, [pc, #4]	; (40230c <vTaskMissedYield+0x8>)
  402308:	601a      	str	r2, [r3, #0]
  40230a:	4770      	bx	lr
  40230c:	20000c28 	.word	0x20000c28

00402310 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  402310:	4b01      	ldr	r3, [pc, #4]	; (402318 <xTaskGetCurrentTaskHandle+0x8>)
  402312:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  402314:	4770      	bx	lr
  402316:	bf00      	nop
  402318:	20000c34 	.word	0x20000c34

0040231c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  40231c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40231e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402320:	4a17      	ldr	r2, [pc, #92]	; (402380 <vTaskPriorityInherit+0x64>)
  402322:	6812      	ldr	r2, [r2, #0]
  402324:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402326:	4293      	cmp	r3, r2
  402328:	d229      	bcs.n	40237e <vTaskPriorityInherit+0x62>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  40232a:	4a15      	ldr	r2, [pc, #84]	; (402380 <vTaskPriorityInherit+0x64>)
  40232c:	6812      	ldr	r2, [r2, #0]
  40232e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402330:	f1c2 0205 	rsb	r2, r2, #5
  402334:	6182      	str	r2, [r0, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
  402336:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40233a:	4a12      	ldr	r2, [pc, #72]	; (402384 <vTaskPriorityInherit+0x68>)
  40233c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402340:	6942      	ldr	r2, [r0, #20]
  402342:	429a      	cmp	r2, r3
  402344:	d117      	bne.n	402376 <vTaskPriorityInherit+0x5a>
  402346:	4605      	mov	r5, r0
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
  402348:	1d04      	adds	r4, r0, #4
  40234a:	4620      	mov	r0, r4
  40234c:	4b0e      	ldr	r3, [pc, #56]	; (402388 <vTaskPriorityInherit+0x6c>)
  40234e:	4798      	blx	r3

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402350:	4b0b      	ldr	r3, [pc, #44]	; (402380 <vTaskPriorityInherit+0x64>)
  402352:	681b      	ldr	r3, [r3, #0]
  402354:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402356:	62e8      	str	r0, [r5, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
  402358:	4b0c      	ldr	r3, [pc, #48]	; (40238c <vTaskPriorityInherit+0x70>)
  40235a:	681b      	ldr	r3, [r3, #0]
  40235c:	4298      	cmp	r0, r3
  40235e:	bf84      	itt	hi
  402360:	4b0a      	ldrhi	r3, [pc, #40]	; (40238c <vTaskPriorityInherit+0x70>)
  402362:	6018      	strhi	r0, [r3, #0]
  402364:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402368:	4621      	mov	r1, r4
  40236a:	4b06      	ldr	r3, [pc, #24]	; (402384 <vTaskPriorityInherit+0x68>)
  40236c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402370:	4b07      	ldr	r3, [pc, #28]	; (402390 <vTaskPriorityInherit+0x74>)
  402372:	4798      	blx	r3
  402374:	bd38      	pop	{r3, r4, r5, pc}
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402376:	4b02      	ldr	r3, [pc, #8]	; (402380 <vTaskPriorityInherit+0x64>)
  402378:	681b      	ldr	r3, [r3, #0]
  40237a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40237c:	62c3      	str	r3, [r0, #44]	; 0x2c
  40237e:	bd38      	pop	{r3, r4, r5, pc}
  402380:	20000c34 	.word	0x20000c34
  402384:	20000b9c 	.word	0x20000b9c
  402388:	00401485 	.word	0x00401485
  40238c:	20000b94 	.word	0x20000b94
  402390:	0040142d 	.word	0x0040142d

00402394 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  402394:	b1e8      	cbz	r0, 4023d2 <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  402396:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402398:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  40239a:	6c82      	ldr	r2, [r0, #72]	; 0x48
  40239c:	4291      	cmp	r1, r2
  40239e:	d017      	beq.n	4023d0 <vTaskPriorityDisinherit+0x3c>
  4023a0:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
  4023a2:	1d05      	adds	r5, r0, #4
  4023a4:	4628      	mov	r0, r5
  4023a6:	4b0b      	ldr	r3, [pc, #44]	; (4023d4 <vTaskPriorityDisinherit+0x40>)
  4023a8:	4798      	blx	r3

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4023aa:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4023ac:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4023ae:	f1c0 0305 	rsb	r3, r0, #5
  4023b2:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4023b4:	4b08      	ldr	r3, [pc, #32]	; (4023d8 <vTaskPriorityDisinherit+0x44>)
  4023b6:	681b      	ldr	r3, [r3, #0]
  4023b8:	4298      	cmp	r0, r3
  4023ba:	bf84      	itt	hi
  4023bc:	4b06      	ldrhi	r3, [pc, #24]	; (4023d8 <vTaskPriorityDisinherit+0x44>)
  4023be:	6018      	strhi	r0, [r3, #0]
  4023c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4023c4:	4629      	mov	r1, r5
  4023c6:	4b05      	ldr	r3, [pc, #20]	; (4023dc <vTaskPriorityDisinherit+0x48>)
  4023c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4023cc:	4b04      	ldr	r3, [pc, #16]	; (4023e0 <vTaskPriorityDisinherit+0x4c>)
  4023ce:	4798      	blx	r3
  4023d0:	bd38      	pop	{r3, r4, r5, pc}
  4023d2:	4770      	bx	lr
  4023d4:	00401485 	.word	0x00401485
  4023d8:	20000b94 	.word	0x20000b94
  4023dc:	20000b9c 	.word	0x20000b9c
  4023e0:	0040142d 	.word	0x0040142d

004023e4 <SPI_Handler>:

/* Beam Ball Tasks */

/* LCD */

void SPI_Handler(void) {
  4023e4:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  4023e6:	4b01      	ldr	r3, [pc, #4]	; (4023ec <SPI_Handler+0x8>)
  4023e8:	4798      	blx	r3
  4023ea:	bd08      	pop	{r3, pc}
  4023ec:	00400599 	.word	0x00400599

004023f0 <vConfigureLCD>:
}

void vConfigureLCD(void) {
  4023f0:	b510      	push	{r4, lr}
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  4023f2:	4c09      	ldr	r4, [pc, #36]	; (402418 <vConfigureLCD+0x28>)
  4023f4:	23b0      	movs	r3, #176	; 0xb0
  4023f6:	6023      	str	r3, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  4023f8:	23dc      	movs	r3, #220	; 0xdc
  4023fa:	6063      	str	r3, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  4023fc:	2300      	movs	r3, #0
  4023fe:	60a3      	str	r3, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  402400:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  402404:	60e3      	str	r3, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  402406:	4b05      	ldr	r3, [pc, #20]	; (40241c <vConfigureLCD+0x2c>)
  402408:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40240a:	4620      	mov	r0, r4
  40240c:	4b04      	ldr	r3, [pc, #16]	; (402420 <vConfigureLCD+0x30>)
  40240e:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402410:	2008      	movs	r0, #8
  402412:	4b04      	ldr	r3, [pc, #16]	; (402424 <vConfigureLCD+0x34>)
  402414:	4798      	blx	r3
  402416:	bd10      	pop	{r4, pc}
  402418:	20000e20 	.word	0x20000e20
  40241c:	00400409 	.word	0x00400409
  402420:	00400651 	.word	0x00400651
  402424:	004003ad 	.word	0x004003ad

00402428 <drawLCD>:
}

void drawLCD(void) {
  402428:	b538      	push	{r3, r4, r5, lr}
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  40242a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40242e:	4c15      	ldr	r4, [pc, #84]	; (402484 <drawLCD+0x5c>)
  402430:	47a0      	blx	r4
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402432:	23dc      	movs	r3, #220	; 0xdc
  402434:	22b0      	movs	r2, #176	; 0xb0
  402436:	2100      	movs	r1, #0
  402438:	4608      	mov	r0, r1
  40243a:	4d13      	ldr	r5, [pc, #76]	; (402488 <drawLCD+0x60>)
  40243c:	47a8      	blx	r5
	
	/* Turn on LCD */
	ili9225_display_on();
  40243e:	4b13      	ldr	r3, [pc, #76]	; (40248c <drawLCD+0x64>)
  402440:	4798      	blx	r3
	ili9225_set_cursor_position(0,0);
  402442:	2100      	movs	r1, #0
  402444:	4608      	mov	r0, r1
  402446:	4b12      	ldr	r3, [pc, #72]	; (402490 <drawLCD+0x68>)
  402448:	4798      	blx	r3
	
	
	/* Draw text and basic shapes on the LCD */
	ili9225_set_foreground_color(COLOR_BLUE);
  40244a:	20ff      	movs	r0, #255	; 0xff
  40244c:	47a0      	blx	r4
	ili9225_draw_string(10, 10, (uint8_t *)"Beam Ball");
  40244e:	4a11      	ldr	r2, [pc, #68]	; (402494 <drawLCD+0x6c>)
  402450:	210a      	movs	r1, #10
  402452:	4608      	mov	r0, r1
  402454:	4b10      	ldr	r3, [pc, #64]	; (402498 <drawLCD+0x70>)
  402456:	4798      	blx	r3
	
	//ili9225_draw_line(0, 11, ILI9225_LCD_WIDTH, 12);

	/* Draw three circle with red, green and blue color */
	ili9225_set_foreground_color(COLOR_RED);
  402458:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
  40245c:	47a0      	blx	r4
	ili9225_draw_circle(60, 80, 30);
  40245e:	221e      	movs	r2, #30
  402460:	2150      	movs	r1, #80	; 0x50
  402462:	203c      	movs	r0, #60	; 0x3c
  402464:	4d0d      	ldr	r5, [pc, #52]	; (40249c <drawLCD+0x74>)
  402466:	47a8      	blx	r5
	ili9225_set_foreground_color(COLOR_GREEN);
  402468:	f44f 407f 	mov.w	r0, #65280	; 0xff00
  40246c:	47a0      	blx	r4
	ili9225_draw_circle(60, 120, 30);
  40246e:	221e      	movs	r2, #30
  402470:	2178      	movs	r1, #120	; 0x78
  402472:	203c      	movs	r0, #60	; 0x3c
  402474:	47a8      	blx	r5
	ili9225_set_foreground_color(COLOR_BLUE);
  402476:	20ff      	movs	r0, #255	; 0xff
  402478:	47a0      	blx	r4
	ili9225_draw_circle(60, 160, 30);
  40247a:	221e      	movs	r2, #30
  40247c:	21a0      	movs	r1, #160	; 0xa0
  40247e:	203c      	movs	r0, #60	; 0x3c
  402480:	47a8      	blx	r5
  402482:	bd38      	pop	{r3, r4, r5, pc}
  402484:	004005d5 	.word	0x004005d5
  402488:	00400855 	.word	0x00400855
  40248c:	004005b1 	.word	0x004005b1
  402490:	00400639 	.word	0x00400639
  402494:	00409d2c 	.word	0x00409d2c
  402498:	004009ad 	.word	0x004009ad
  40249c:	0040090d 	.word	0x0040090d

004024a0 <TC0_Handler>:
}

/* Start Sensor Functions */


void TC0_Handler(void) {
  4024a0:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  4024a2:	2100      	movs	r1, #0
  4024a4:	4804      	ldr	r0, [pc, #16]	; (4024b8 <TC0_Handler+0x18>)
  4024a6:	4b05      	ldr	r3, [pc, #20]	; (4024bc <TC0_Handler+0x1c>)
  4024a8:	4798      	blx	r3

	//sensor_counter++;
	
	/** Muda o estado do LED 1*/
	gpio_toggle_pin(LED1_GPIO);
  4024aa:	202e      	movs	r0, #46	; 0x2e
  4024ac:	4b04      	ldr	r3, [pc, #16]	; (4024c0 <TC0_Handler+0x20>)
  4024ae:	4798      	blx	r3
	//
	//char buffer[50];
	////int n = sprintf (buffer, "%d", sensor_counter);
	//
	//ili9225_draw_string(10,165,(uint8_t *) "RC estourou");
	printf("RC estourou/r/n");
  4024b0:	4804      	ldr	r0, [pc, #16]	; (4024c4 <TC0_Handler+0x24>)
  4024b2:	4b05      	ldr	r3, [pc, #20]	; (4024c8 <TC0_Handler+0x28>)
  4024b4:	4798      	blx	r3
  4024b6:	bd08      	pop	{r3, pc}
  4024b8:	40010000 	.word	0x40010000
  4024bc:	00401179 	.word	0x00401179
  4024c0:	00400bd5 	.word	0x00400bd5
  4024c4:	00409d38 	.word	0x00409d38
  4024c8:	00403061 	.word	0x00403061

004024cc <vSensorISR>:
xQueueHandle xQueueSensor = NULL;
xQueueHandle xQueueControle = NULL;
xQueueHandle xQueueMotor = NULL;

uint32_t sensor_counter = 0;
void vSensorISR(const uint32_t id, const uint32_t index) {
  4024cc:	b570      	push	{r4, r5, r6, lr}
  4024ce:	b08e      	sub	sp, #56	; 0x38
	// write in queue sensorISR
	// int sensor_counter = timer_value_RC;
	printf("Entrei ISR \r\n");
  4024d0:	481b      	ldr	r0, [pc, #108]	; (402540 <vSensorISR+0x74>)
  4024d2:	4b1c      	ldr	r3, [pc, #112]	; (402544 <vSensorISR+0x78>)
  4024d4:	4798      	blx	r3

	//sensor_counter += 58;
	sensor_counter = tc_read_cv(TC,CHANNEL);
  4024d6:	2100      	movs	r1, #0
  4024d8:	481b      	ldr	r0, [pc, #108]	; (402548 <vSensorISR+0x7c>)
  4024da:	4b1c      	ldr	r3, [pc, #112]	; (40254c <vSensorISR+0x80>)
  4024dc:	4798      	blx	r3
  4024de:	4c1c      	ldr	r4, [pc, #112]	; (402550 <vSensorISR+0x84>)
  4024e0:	6020      	str	r0, [r4, #0]
	char buffer[50];
	ili9225_set_foreground_color(COLOR_WHITE);
  4024e2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4024e6:	4d1b      	ldr	r5, [pc, #108]	; (402554 <vSensorISR+0x88>)
  4024e8:	47a8      	blx	r5
	ili9225_draw_filled_rectangle(0, 30, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4024ea:	23dc      	movs	r3, #220	; 0xdc
  4024ec:	22b0      	movs	r2, #176	; 0xb0
  4024ee:	211e      	movs	r1, #30
  4024f0:	2000      	movs	r0, #0
  4024f2:	4e19      	ldr	r6, [pc, #100]	; (402558 <vSensorISR+0x8c>)
  4024f4:	47b0      	blx	r6
	ili9225_set_foreground_color(COLOR_BLUE);
  4024f6:	20ff      	movs	r0, #255	; 0xff
  4024f8:	47a8      	blx	r5
	ili9225_draw_string(10,35,(uint8_t *) "C: ");
  4024fa:	4a18      	ldr	r2, [pc, #96]	; (40255c <vSensorISR+0x90>)
  4024fc:	2123      	movs	r1, #35	; 0x23
  4024fe:	200a      	movs	r0, #10
  402500:	4d17      	ldr	r5, [pc, #92]	; (402560 <vSensorISR+0x94>)
  402502:	47a8      	blx	r5
	int n = sprintf (buffer, "%d", sensor_counter);
  402504:	6822      	ldr	r2, [r4, #0]
  402506:	4917      	ldr	r1, [pc, #92]	; (402564 <vSensorISR+0x98>)
  402508:	a801      	add	r0, sp, #4
  40250a:	4b17      	ldr	r3, [pc, #92]	; (402568 <vSensorISR+0x9c>)
  40250c:	4798      	blx	r3
	ili9225_draw_string(95,35,(uint8_t *) buffer);
  40250e:	aa01      	add	r2, sp, #4
  402510:	2123      	movs	r1, #35	; 0x23
  402512:	205f      	movs	r0, #95	; 0x5f
  402514:	47a8      	blx	r5
	
	gpio_toggle_pin(LED1_GPIO);
  402516:	202e      	movs	r0, #46	; 0x2e
  402518:	4b14      	ldr	r3, [pc, #80]	; (40256c <vSensorISR+0xa0>)
  40251a:	4798      	blx	r3
	if (xQueueSendFromISR(xQueueSensor,&sensor_counter,NULL) != pdPASS)
  40251c:	2300      	movs	r3, #0
  40251e:	461a      	mov	r2, r3
  402520:	4621      	mov	r1, r4
  402522:	4813      	ldr	r0, [pc, #76]	; (402570 <vSensorISR+0xa4>)
  402524:	6800      	ldr	r0, [r0, #0]
  402526:	4c13      	ldr	r4, [pc, #76]	; (402574 <vSensorISR+0xa8>)
  402528:	47a0      	blx	r4
  40252a:	2801      	cmp	r0, #1
  40252c:	d002      	beq.n	402534 <vSensorISR+0x68>
	printf("Error Sending data to xQueueSensor\r\n");
  40252e:	4812      	ldr	r0, [pc, #72]	; (402578 <vSensorISR+0xac>)
  402530:	4b04      	ldr	r3, [pc, #16]	; (402544 <vSensorISR+0x78>)
  402532:	4798      	blx	r3

	printf("Terminei ISR \r\n");
  402534:	4811      	ldr	r0, [pc, #68]	; (40257c <vSensorISR+0xb0>)
  402536:	4b03      	ldr	r3, [pc, #12]	; (402544 <vSensorISR+0x78>)
  402538:	4798      	blx	r3
}
  40253a:	b00e      	add	sp, #56	; 0x38
  40253c:	bd70      	pop	{r4, r5, r6, pc}
  40253e:	bf00      	nop
  402540:	00409d5c 	.word	0x00409d5c
  402544:	00403061 	.word	0x00403061
  402548:	40010000 	.word	0x40010000
  40254c:	00401171 	.word	0x00401171
  402550:	20000dc0 	.word	0x20000dc0
  402554:	004005d5 	.word	0x004005d5
  402558:	00400855 	.word	0x00400855
  40255c:	00409d6c 	.word	0x00409d6c
  402560:	004009ad 	.word	0x004009ad
  402564:	00409d70 	.word	0x00409d70
  402568:	00403979 	.word	0x00403979
  40256c:	00400bd5 	.word	0x00400bd5
  402570:	20000dc8 	.word	0x20000dc8
  402574:	0040189d 	.word	0x0040189d
  402578:	00409d74 	.word	0x00409d74
  40257c:	00409d9c 	.word	0x00409d9c

00402580 <vTaskRunMotor>:
}

/* End Malha de Controle Functions */

void vTaskRunMotor(void *pvParameters)
{
  402580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402584:	b090      	sub	sp, #64	; 0x40
	UNUSED(pvParameters);
	double pos = 0;
  402586:	2200      	movs	r2, #0
  402588:	2300      	movs	r3, #0
  40258a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	char buffer[50];

	for (;;) {
		// read from queue Malha de Controle Motor Pos
		if (xQueueReceive(xQueueMotor,&pos,portMAX_DELAY) != pdPASS)
  40258e:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40260c <vTaskRunMotor+0x8c>
  402592:	2500      	movs	r5, #0
  402594:	4f14      	ldr	r7, [pc, #80]	; (4025e8 <vTaskRunMotor+0x68>)
  402596:	462b      	mov	r3, r5
  402598:	f04f 32ff 	mov.w	r2, #4294967295
  40259c:	a90e      	add	r1, sp, #56	; 0x38
  40259e:	f8d8 0000 	ldr.w	r0, [r8]
  4025a2:	47b8      	blx	r7
  4025a4:	2801      	cmp	r0, #1
  4025a6:	d002      	beq.n	4025ae <vTaskRunMotor+0x2e>
			printf("Error Receiving data from xQueueMotor\n");
  4025a8:	4810      	ldr	r0, [pc, #64]	; (4025ec <vTaskRunMotor+0x6c>)
  4025aa:	4b11      	ldr	r3, [pc, #68]	; (4025f0 <vTaskRunMotor+0x70>)
  4025ac:	4798      	blx	r3
		
		ili9225_set_foreground_color(COLOR_WHITE);
  4025ae:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4025b2:	4c10      	ldr	r4, [pc, #64]	; (4025f4 <vTaskRunMotor+0x74>)
  4025b4:	47a0      	blx	r4
		ili9225_draw_filled_rectangle(0, 110, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4025b6:	23dc      	movs	r3, #220	; 0xdc
  4025b8:	22b0      	movs	r2, #176	; 0xb0
  4025ba:	216e      	movs	r1, #110	; 0x6e
  4025bc:	4628      	mov	r0, r5
  4025be:	4e0e      	ldr	r6, [pc, #56]	; (4025f8 <vTaskRunMotor+0x78>)
  4025c0:	47b0      	blx	r6
		ili9225_set_foreground_color(COLOR_BLUE);
  4025c2:	20ff      	movs	r0, #255	; 0xff
  4025c4:	47a0      	blx	r4
		ili9225_draw_string(10,115,(uint8_t *) "P: ");
  4025c6:	4a0d      	ldr	r2, [pc, #52]	; (4025fc <vTaskRunMotor+0x7c>)
  4025c8:	2173      	movs	r1, #115	; 0x73
  4025ca:	200a      	movs	r0, #10
  4025cc:	4c0c      	ldr	r4, [pc, #48]	; (402600 <vTaskRunMotor+0x80>)
  4025ce:	47a0      	blx	r4

		int n = sprintf (buffer, "%.2f", pos);
  4025d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4025d4:	490b      	ldr	r1, [pc, #44]	; (402604 <vTaskRunMotor+0x84>)
  4025d6:	a801      	add	r0, sp, #4
  4025d8:	4e0b      	ldr	r6, [pc, #44]	; (402608 <vTaskRunMotor+0x88>)
  4025da:	47b0      	blx	r6
		ili9225_draw_string(95,115,(uint8_t *) buffer);
  4025dc:	aa01      	add	r2, sp, #4
  4025de:	2173      	movs	r1, #115	; 0x73
  4025e0:	205f      	movs	r0, #95	; 0x5f
  4025e2:	47a0      	blx	r4

		//vPWMUpdateDuty(pos);
	}
  4025e4:	e7d7      	b.n	402596 <vTaskRunMotor+0x16>
  4025e6:	bf00      	nop
  4025e8:	004018fd 	.word	0x004018fd
  4025ec:	00409dac 	.word	0x00409dac
  4025f0:	00403061 	.word	0x00403061
  4025f4:	004005d5 	.word	0x004005d5
  4025f8:	00400855 	.word	0x00400855
  4025fc:	00409dd4 	.word	0x00409dd4
  402600:	004009ad 	.word	0x004009ad
  402604:	00409dd8 	.word	0x00409dd8
  402608:	00403979 	.word	0x00403979
  40260c:	20000cbc 	.word	0x20000cbc

00402610 <vTaskMalhaControle>:
}

/* Start Malha de Controle Functions */

void vTaskMalhaControle(void *pvParameters)
{
  402610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402614:	b093      	sub	sp, #76	; 0x4c
	UNUSED(pvParameters);
	double sensorDistance = 0;
  402616:	2200      	movs	r2, #0
  402618:	2300      	movs	r3, #0
  40261a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	double motorPos = 0;
  40261e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	char buffer[50];
	int n;

	for (;;) {
		// read from sensor queue distanceCM
		if (xQueueReceive(xQueueControle,&sensorDistance,portMAX_DELAY) != pdPASS)
  402622:	4e2d      	ldr	r6, [pc, #180]	; (4026d8 <vTaskMalhaControle+0xc8>)
			printf("Error Receiving data from xQueueSensor\n");
  402624:	4f2d      	ldr	r7, [pc, #180]	; (4026dc <vTaskMalhaControle+0xcc>)
	char buffer[50];
	int n;

	for (;;) {
		// read from sensor queue distanceCM
		if (xQueueReceive(xQueueControle,&sensorDistance,portMAX_DELAY) != pdPASS)
  402626:	2300      	movs	r3, #0
  402628:	f04f 32ff 	mov.w	r2, #4294967295
  40262c:	a910      	add	r1, sp, #64	; 0x40
  40262e:	6830      	ldr	r0, [r6, #0]
  402630:	4c2b      	ldr	r4, [pc, #172]	; (4026e0 <vTaskMalhaControle+0xd0>)
  402632:	47a0      	blx	r4
  402634:	2801      	cmp	r0, #1
  402636:	d001      	beq.n	40263c <vTaskMalhaControle+0x2c>
			printf("Error Receiving data from xQueueSensor\n");
  402638:	482a      	ldr	r0, [pc, #168]	; (4026e4 <vTaskMalhaControle+0xd4>)
  40263a:	47b8      	blx	r7
		
		ili9225_set_foreground_color(COLOR_WHITE);
  40263c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402640:	4d29      	ldr	r5, [pc, #164]	; (4026e8 <vTaskMalhaControle+0xd8>)
  402642:	47a8      	blx	r5
		ili9225_draw_filled_rectangle(0, 70, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402644:	23dc      	movs	r3, #220	; 0xdc
  402646:	22b0      	movs	r2, #176	; 0xb0
  402648:	2146      	movs	r1, #70	; 0x46
  40264a:	2000      	movs	r0, #0
  40264c:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 402704 <vTaskMalhaControle+0xf4>
  402650:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  402652:	20ff      	movs	r0, #255	; 0xff
  402654:	47a8      	blx	r5
		ili9225_draw_string(10,75,(uint8_t *) "SD: ");
  402656:	4a25      	ldr	r2, [pc, #148]	; (4026ec <vTaskMalhaControle+0xdc>)
  402658:	214b      	movs	r1, #75	; 0x4b
  40265a:	200a      	movs	r0, #10
  40265c:	4c24      	ldr	r4, [pc, #144]	; (4026f0 <vTaskMalhaControle+0xe0>)
  40265e:	47a0      	blx	r4

		n = sprintf (buffer, "%.2f", sensorDistance);
  402660:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 402708 <vTaskMalhaControle+0xf8>
  402664:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  402668:	4649      	mov	r1, r9
  40266a:	a801      	add	r0, sp, #4
  40266c:	f8df 809c 	ldr.w	r8, [pc, #156]	; 40270c <vTaskMalhaControle+0xfc>
  402670:	47c0      	blx	r8
		ili9225_draw_string(95,75,(uint8_t *) buffer);
  402672:	aa01      	add	r2, sp, #4
  402674:	214b      	movs	r1, #75	; 0x4b
  402676:	205f      	movs	r0, #95	; 0x5f
  402678:	47a0      	blx	r4

		// do some control shit!
		motorPos = sensorDistance * 2;
  40267a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40267e:	4610      	mov	r0, r2
  402680:	4619      	mov	r1, r3
  402682:	f8df b08c 	ldr.w	fp, [pc, #140]	; 402710 <vTaskMalhaControle+0x100>
  402686:	47d8      	blx	fp
  402688:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38

		ili9225_set_foreground_color(COLOR_WHITE);
  40268c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402690:	47a8      	blx	r5
		ili9225_draw_filled_rectangle(0, 90, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402692:	23dc      	movs	r3, #220	; 0xdc
  402694:	22b0      	movs	r2, #176	; 0xb0
  402696:	215a      	movs	r1, #90	; 0x5a
  402698:	2000      	movs	r0, #0
  40269a:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  40269c:	20ff      	movs	r0, #255	; 0xff
  40269e:	47a8      	blx	r5
		ili9225_draw_string(10,95,(uint8_t *) "MP: ");
  4026a0:	4a14      	ldr	r2, [pc, #80]	; (4026f4 <vTaskMalhaControle+0xe4>)
  4026a2:	215f      	movs	r1, #95	; 0x5f
  4026a4:	200a      	movs	r0, #10
  4026a6:	47a0      	blx	r4

		n = sprintf (buffer, "%.2f", motorPos);
  4026a8:	ad12      	add	r5, sp, #72	; 0x48
  4026aa:	e975 2304 	ldrd	r2, r3, [r5, #-16]!
  4026ae:	4649      	mov	r1, r9
  4026b0:	a801      	add	r0, sp, #4
  4026b2:	47c0      	blx	r8
		ili9225_draw_string(95,95,(uint8_t *) buffer);
  4026b4:	aa01      	add	r2, sp, #4
  4026b6:	215f      	movs	r1, #95	; 0x5f
  4026b8:	4608      	mov	r0, r1
  4026ba:	47a0      	blx	r4

		// writes to queue Motor Position
		if (xQueueSend(xQueueMotor,&motorPos,portMAX_DELAY) != pdPASS)
  4026bc:	2300      	movs	r3, #0
  4026be:	f04f 32ff 	mov.w	r2, #4294967295
  4026c2:	4629      	mov	r1, r5
  4026c4:	480c      	ldr	r0, [pc, #48]	; (4026f8 <vTaskMalhaControle+0xe8>)
  4026c6:	6800      	ldr	r0, [r0, #0]
  4026c8:	4c0c      	ldr	r4, [pc, #48]	; (4026fc <vTaskMalhaControle+0xec>)
  4026ca:	47a0      	blx	r4
  4026cc:	2801      	cmp	r0, #1
  4026ce:	d0aa      	beq.n	402626 <vTaskMalhaControle+0x16>
			printf("Error Sending data to xQueueMotor\n");
  4026d0:	480b      	ldr	r0, [pc, #44]	; (402700 <vTaskMalhaControle+0xf0>)
  4026d2:	47b8      	blx	r7
  4026d4:	e7a7      	b.n	402626 <vTaskMalhaControle+0x16>
  4026d6:	bf00      	nop
  4026d8:	20000dc4 	.word	0x20000dc4
  4026dc:	00403061 	.word	0x00403061
  4026e0:	004018fd 	.word	0x004018fd
  4026e4:	00409de0 	.word	0x00409de0
  4026e8:	004005d5 	.word	0x004005d5
  4026ec:	00409e08 	.word	0x00409e08
  4026f0:	004009ad 	.word	0x004009ad
  4026f4:	00409e10 	.word	0x00409e10
  4026f8:	20000cbc 	.word	0x20000cbc
  4026fc:	00401795 	.word	0x00401795
  402700:	00409e18 	.word	0x00409e18
  402704:	00400855 	.word	0x00400855
  402708:	00409dd8 	.word	0x00409dd8
  40270c:	00403979 	.word	0x00403979
  402710:	00402cad 	.word	0x00402cad

00402714 <vTaskReadSensor>:

	printf("Terminei Config Sensor ISR \r\n");
}

static void vTaskReadSensor(void *pvParameters)
{
  402714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402718:	b092      	sub	sp, #72	; 0x48
	UNUSED(pvParameters);
	uint32_t counter = 0;
  40271a:	2300      	movs	r3, #0
  40271c:	9311      	str	r3, [sp, #68]	; 0x44
	double distanceCM = 0;
  40271e:	2200      	movs	r2, #0
  402720:	2300      	movs	r3, #0
  402722:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	char buffer[50];

	for (;;) {
		//sensor_counter = 0;
		// zerar timer tc
		tc_get_status(TC,CHANNEL);
  402726:	2400      	movs	r4, #0
		gpio_pin_is_high(PIO_TRIGGER);
		delay_us(10);
  402728:	f04f 0823 	mov.w	r8, #35	; 0x23
		ili9225_draw_string(10,35,(uint8_t *) "C: ");

		int n = sprintf (buffer, "%d", counter);
		ili9225_draw_string(95,35,(uint8_t *) buffer);

		distanceCM = counter/58;
  40272c:	f8df 9118 	ldr.w	r9, [pc, #280]	; 402848 <vTaskReadSensor+0x134>
	char buffer[50];

	for (;;) {
		//sensor_counter = 0;
		// zerar timer tc
		tc_get_status(TC,CHANNEL);
  402730:	4621      	mov	r1, r4
  402732:	4831      	ldr	r0, [pc, #196]	; (4027f8 <vTaskReadSensor+0xe4>)
  402734:	4b31      	ldr	r3, [pc, #196]	; (4027fc <vTaskReadSensor+0xe8>)
  402736:	4798      	blx	r3
		gpio_pin_is_high(PIO_TRIGGER);
  402738:	2017      	movs	r0, #23
  40273a:	4d31      	ldr	r5, [pc, #196]	; (402800 <vTaskReadSensor+0xec>)
  40273c:	47a8      	blx	r5
		delay_us(10);
  40273e:	4640      	mov	r0, r8
  402740:	4b30      	ldr	r3, [pc, #192]	; (402804 <vTaskReadSensor+0xf0>)
  402742:	4798      	blx	r3
		gpio_pin_is_low(PIO_TRIGGER);
  402744:	2017      	movs	r0, #23
  402746:	47a8      	blx	r5

		// read from queue ISR
		if (xQueueReceive(xQueueSensor,&counter,portMAX_DELAY) != pdPASS)
  402748:	4623      	mov	r3, r4
  40274a:	f04f 32ff 	mov.w	r2, #4294967295
  40274e:	a911      	add	r1, sp, #68	; 0x44
  402750:	482d      	ldr	r0, [pc, #180]	; (402808 <vTaskReadSensor+0xf4>)
  402752:	6800      	ldr	r0, [r0, #0]
  402754:	4d2d      	ldr	r5, [pc, #180]	; (40280c <vTaskReadSensor+0xf8>)
  402756:	47a8      	blx	r5
  402758:	2801      	cmp	r0, #1
  40275a:	d002      	beq.n	402762 <vTaskReadSensor+0x4e>
			printf("Error Receiving data from xQueueSensor\r\n");
  40275c:	482c      	ldr	r0, [pc, #176]	; (402810 <vTaskReadSensor+0xfc>)
  40275e:	4b2d      	ldr	r3, [pc, #180]	; (402814 <vTaskReadSensor+0x100>)
  402760:	4798      	blx	r3

		// print no LCD
		ili9225_set_foreground_color(COLOR_WHITE);
  402762:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402766:	4e2c      	ldr	r6, [pc, #176]	; (402818 <vTaskReadSensor+0x104>)
  402768:	47b0      	blx	r6
		ili9225_draw_filled_rectangle(0, 30, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  40276a:	23dc      	movs	r3, #220	; 0xdc
  40276c:	22b0      	movs	r2, #176	; 0xb0
  40276e:	211e      	movs	r1, #30
  402770:	4620      	mov	r0, r4
  402772:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 40284c <vTaskReadSensor+0x138>
  402776:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  402778:	20ff      	movs	r0, #255	; 0xff
  40277a:	47b0      	blx	r6
		ili9225_draw_string(10,35,(uint8_t *) "C: ");
  40277c:	4a27      	ldr	r2, [pc, #156]	; (40281c <vTaskReadSensor+0x108>)
  40277e:	4641      	mov	r1, r8
  402780:	200a      	movs	r0, #10
  402782:	4d27      	ldr	r5, [pc, #156]	; (402820 <vTaskReadSensor+0x10c>)
  402784:	47a8      	blx	r5

		int n = sprintf (buffer, "%d", counter);
  402786:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402788:	4926      	ldr	r1, [pc, #152]	; (402824 <vTaskReadSensor+0x110>)
  40278a:	a801      	add	r0, sp, #4
  40278c:	4f26      	ldr	r7, [pc, #152]	; (402828 <vTaskReadSensor+0x114>)
  40278e:	47b8      	blx	r7
		ili9225_draw_string(95,35,(uint8_t *) buffer);
  402790:	aa01      	add	r2, sp, #4
  402792:	4641      	mov	r1, r8
  402794:	205f      	movs	r0, #95	; 0x5f
  402796:	47a8      	blx	r5

		distanceCM = counter/58;
  402798:	9811      	ldr	r0, [sp, #68]	; 0x44
  40279a:	fba9 3000 	umull	r3, r0, r9, r0
  40279e:	0940      	lsrs	r0, r0, #5
  4027a0:	4b22      	ldr	r3, [pc, #136]	; (40282c <vTaskReadSensor+0x118>)
  4027a2:	4798      	blx	r3
  4027a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38

		ili9225_set_foreground_color(COLOR_WHITE);
  4027a8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4027ac:	47b0      	blx	r6
		ili9225_draw_filled_rectangle(0, 50, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4027ae:	23dc      	movs	r3, #220	; 0xdc
  4027b0:	22b0      	movs	r2, #176	; 0xb0
  4027b2:	2132      	movs	r1, #50	; 0x32
  4027b4:	4620      	mov	r0, r4
  4027b6:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  4027b8:	20ff      	movs	r0, #255	; 0xff
  4027ba:	47b0      	blx	r6
		ili9225_draw_string(10,55,(uint8_t *) "D: ");
  4027bc:	4a1c      	ldr	r2, [pc, #112]	; (402830 <vTaskReadSensor+0x11c>)
  4027be:	2137      	movs	r1, #55	; 0x37
  4027c0:	200a      	movs	r0, #10
  4027c2:	47a8      	blx	r5

		n = sprintf (buffer, "%.2f", distanceCM);
  4027c4:	ae12      	add	r6, sp, #72	; 0x48
  4027c6:	e976 2304 	ldrd	r2, r3, [r6, #-16]!
  4027ca:	491a      	ldr	r1, [pc, #104]	; (402834 <vTaskReadSensor+0x120>)
  4027cc:	a801      	add	r0, sp, #4
  4027ce:	47b8      	blx	r7
		ili9225_draw_string(95,55,(uint8_t *) buffer);
  4027d0:	aa01      	add	r2, sp, #4
  4027d2:	2137      	movs	r1, #55	; 0x37
  4027d4:	205f      	movs	r0, #95	; 0x5f
  4027d6:	47a8      	blx	r5
		
		if (xQueueSend(xQueueControle,&distanceCM,portMAX_DELAY) != pdPASS)
  4027d8:	4623      	mov	r3, r4
  4027da:	f04f 32ff 	mov.w	r2, #4294967295
  4027de:	4631      	mov	r1, r6
  4027e0:	4815      	ldr	r0, [pc, #84]	; (402838 <vTaskReadSensor+0x124>)
  4027e2:	6800      	ldr	r0, [r0, #0]
  4027e4:	4d15      	ldr	r5, [pc, #84]	; (40283c <vTaskReadSensor+0x128>)
  4027e6:	47a8      	blx	r5
  4027e8:	2801      	cmp	r0, #1
  4027ea:	d002      	beq.n	4027f2 <vTaskReadSensor+0xde>
	 		printf("Error Sending data to xQueueControle\n");
  4027ec:	4814      	ldr	r0, [pc, #80]	; (402840 <vTaskReadSensor+0x12c>)
  4027ee:	4b09      	ldr	r3, [pc, #36]	; (402814 <vTaskReadSensor+0x100>)
  4027f0:	4798      	blx	r3
	
		taskYIELD();
  4027f2:	4b14      	ldr	r3, [pc, #80]	; (402844 <vTaskReadSensor+0x130>)
  4027f4:	4798      	blx	r3
	}
  4027f6:	e79b      	b.n	402730 <vTaskReadSensor+0x1c>
  4027f8:	40010000 	.word	0x40010000
  4027fc:	00401179 	.word	0x00401179
  402800:	00400b81 	.word	0x00400b81
  402804:	20000001 	.word	0x20000001
  402808:	20000dc8 	.word	0x20000dc8
  40280c:	004018fd 	.word	0x004018fd
  402810:	00409e3c 	.word	0x00409e3c
  402814:	00403061 	.word	0x00403061
  402818:	004005d5 	.word	0x004005d5
  40281c:	00409d6c 	.word	0x00409d6c
  402820:	004009ad 	.word	0x004009ad
  402824:	00409d70 	.word	0x00409d70
  402828:	00403979 	.word	0x00403979
  40282c:	00402f25 	.word	0x00402f25
  402830:	00409e68 	.word	0x00409e68
  402834:	00409dd8 	.word	0x00409dd8
  402838:	20000dc4 	.word	0x20000dc4
  40283c:	00401795 	.word	0x00401795
  402840:	00409e6c 	.word	0x00409e6c
  402844:	00401535 	.word	0x00401535
  402848:	8d3dcb09 	.word	0x8d3dcb09
  40284c:	00400855 	.word	0x00400855

00402850 <task_led>:

/**
 * \brief This task, when activated, make LED blink at a fixed rate
 */
static void task_led(void *pvParameters)
{
  402850:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
	#if SAM4CM
		LED_Toggle(LED4);
	#else
		LED_Toggle(LED0);
  402852:	2617      	movs	r6, #23
  402854:	4d03      	ldr	r5, [pc, #12]	; (402864 <task_led+0x14>)
	#endif
		vTaskDelay(1000);
  402856:	4c04      	ldr	r4, [pc, #16]	; (402868 <task_led+0x18>)
	UNUSED(pvParameters);
	for (;;) {
	#if SAM4CM
		LED_Toggle(LED4);
	#else
		LED_Toggle(LED0);
  402858:	4630      	mov	r0, r6
  40285a:	47a8      	blx	r5
	#endif
		vTaskDelay(1000);
  40285c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402860:	47a0      	blx	r4
  402862:	e7f9      	b.n	402858 <task_led+0x8>
  402864:	00400bd5 	.word	0x00400bd5
  402868:	00401f85 	.word	0x00401f85

0040286c <task_monitor>:
/**
 * \brief This task, when activated, send every ten seconds on debug UART
 * the whole report of free heap and total tasks status
 */
static void task_monitor(void *pvParameters)
{
  40286c:	b580      	push	{r7, lr}
	static portCHAR szList[256];
	UNUSED(pvParameters);

	for (;;) {
		printf("--- task ## %u", (unsigned int)uxTaskGetNumberOfTasks());
  40286e:	4f09      	ldr	r7, [pc, #36]	; (402894 <task_monitor+0x28>)
  402870:	4e09      	ldr	r6, [pc, #36]	; (402898 <task_monitor+0x2c>)
  402872:	4d0a      	ldr	r5, [pc, #40]	; (40289c <task_monitor+0x30>)
  402874:	47b8      	blx	r7
  402876:	4601      	mov	r1, r0
  402878:	4630      	mov	r0, r6
  40287a:	47a8      	blx	r5
		vTaskList((signed portCHAR *)szList);
  40287c:	4c08      	ldr	r4, [pc, #32]	; (4028a0 <task_monitor+0x34>)
  40287e:	4620      	mov	r0, r4
  402880:	4b08      	ldr	r3, [pc, #32]	; (4028a4 <task_monitor+0x38>)
  402882:	4798      	blx	r3
		printf(szList);
  402884:	4620      	mov	r0, r4
  402886:	47a8      	blx	r5
		vTaskDelay(1000);
  402888:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  40288c:	4b06      	ldr	r3, [pc, #24]	; (4028a8 <task_monitor+0x3c>)
  40288e:	4798      	blx	r3
  402890:	e7f0      	b.n	402874 <task_monitor+0x8>
  402892:	bf00      	nop
  402894:	00401d6d 	.word	0x00401d6d
  402898:	00409e94 	.word	0x00409e94
  40289c:	00403061 	.word	0x00403061
  4028a0:	20000cc0 	.word	0x20000cc0
  4028a4:	00401fcd 	.word	0x00401fcd
  4028a8:	00401f85 	.word	0x00401f85

004028ac <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4028ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4028ae:	b083      	sub	sp, #12
  4028b0:	4605      	mov	r5, r0
  4028b2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4028b4:	2300      	movs	r3, #0
  4028b6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4028b8:	4b18      	ldr	r3, [pc, #96]	; (40291c <usart_serial_getchar+0x70>)
  4028ba:	4298      	cmp	r0, r3
  4028bc:	d107      	bne.n	4028ce <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4028be:	461f      	mov	r7, r3
  4028c0:	4e17      	ldr	r6, [pc, #92]	; (402920 <usart_serial_getchar+0x74>)
  4028c2:	4621      	mov	r1, r4
  4028c4:	4638      	mov	r0, r7
  4028c6:	47b0      	blx	r6
  4028c8:	2800      	cmp	r0, #0
  4028ca:	d1fa      	bne.n	4028c2 <usart_serial_getchar+0x16>
  4028cc:	e017      	b.n	4028fe <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4028ce:	4b15      	ldr	r3, [pc, #84]	; (402924 <usart_serial_getchar+0x78>)
  4028d0:	4298      	cmp	r0, r3
  4028d2:	d107      	bne.n	4028e4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4028d4:	461e      	mov	r6, r3
  4028d6:	4d12      	ldr	r5, [pc, #72]	; (402920 <usart_serial_getchar+0x74>)
  4028d8:	4621      	mov	r1, r4
  4028da:	4630      	mov	r0, r6
  4028dc:	47a8      	blx	r5
  4028de:	2800      	cmp	r0, #0
  4028e0:	d1fa      	bne.n	4028d8 <usart_serial_getchar+0x2c>
  4028e2:	e018      	b.n	402916 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4028e4:	4b10      	ldr	r3, [pc, #64]	; (402928 <usart_serial_getchar+0x7c>)
  4028e6:	4298      	cmp	r0, r3
  4028e8:	d109      	bne.n	4028fe <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4028ea:	461e      	mov	r6, r3
  4028ec:	4d0f      	ldr	r5, [pc, #60]	; (40292c <usart_serial_getchar+0x80>)
  4028ee:	a901      	add	r1, sp, #4
  4028f0:	4630      	mov	r0, r6
  4028f2:	47a8      	blx	r5
  4028f4:	2800      	cmp	r0, #0
  4028f6:	d1fa      	bne.n	4028ee <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4028f8:	9b01      	ldr	r3, [sp, #4]
  4028fa:	7023      	strb	r3, [r4, #0]
  4028fc:	e00b      	b.n	402916 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4028fe:	4b0c      	ldr	r3, [pc, #48]	; (402930 <usart_serial_getchar+0x84>)
  402900:	429d      	cmp	r5, r3
  402902:	d108      	bne.n	402916 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  402904:	461e      	mov	r6, r3
  402906:	4d09      	ldr	r5, [pc, #36]	; (40292c <usart_serial_getchar+0x80>)
  402908:	a901      	add	r1, sp, #4
  40290a:	4630      	mov	r0, r6
  40290c:	47a8      	blx	r5
  40290e:	2800      	cmp	r0, #0
  402910:	d1fa      	bne.n	402908 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  402912:	9b01      	ldr	r3, [sp, #4]
  402914:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402916:	b003      	add	sp, #12
  402918:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40291a:	bf00      	nop
  40291c:	400e0600 	.word	0x400e0600
  402920:	004011c9 	.word	0x004011c9
  402924:	400e0800 	.word	0x400e0800
  402928:	40024000 	.word	0x40024000
  40292c:	004011f1 	.word	0x004011f1
  402930:	40028000 	.word	0x40028000

00402934 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402934:	b570      	push	{r4, r5, r6, lr}
  402936:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402938:	4b18      	ldr	r3, [pc, #96]	; (40299c <usart_serial_putchar+0x68>)
  40293a:	4298      	cmp	r0, r3
  40293c:	d108      	bne.n	402950 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40293e:	461e      	mov	r6, r3
  402940:	4d17      	ldr	r5, [pc, #92]	; (4029a0 <usart_serial_putchar+0x6c>)
  402942:	4621      	mov	r1, r4
  402944:	4630      	mov	r0, r6
  402946:	47a8      	blx	r5
  402948:	2800      	cmp	r0, #0
  40294a:	d1fa      	bne.n	402942 <usart_serial_putchar+0xe>
		return 1;
  40294c:	2001      	movs	r0, #1
  40294e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402950:	4b14      	ldr	r3, [pc, #80]	; (4029a4 <usart_serial_putchar+0x70>)
  402952:	4298      	cmp	r0, r3
  402954:	d108      	bne.n	402968 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  402956:	461e      	mov	r6, r3
  402958:	4d11      	ldr	r5, [pc, #68]	; (4029a0 <usart_serial_putchar+0x6c>)
  40295a:	4621      	mov	r1, r4
  40295c:	4630      	mov	r0, r6
  40295e:	47a8      	blx	r5
  402960:	2800      	cmp	r0, #0
  402962:	d1fa      	bne.n	40295a <usart_serial_putchar+0x26>
		return 1;
  402964:	2001      	movs	r0, #1
  402966:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402968:	4b0f      	ldr	r3, [pc, #60]	; (4029a8 <usart_serial_putchar+0x74>)
  40296a:	4298      	cmp	r0, r3
  40296c:	d108      	bne.n	402980 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  40296e:	461e      	mov	r6, r3
  402970:	4d0e      	ldr	r5, [pc, #56]	; (4029ac <usart_serial_putchar+0x78>)
  402972:	4621      	mov	r1, r4
  402974:	4630      	mov	r0, r6
  402976:	47a8      	blx	r5
  402978:	2800      	cmp	r0, #0
  40297a:	d1fa      	bne.n	402972 <usart_serial_putchar+0x3e>
		return 1;
  40297c:	2001      	movs	r0, #1
  40297e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402980:	4b0b      	ldr	r3, [pc, #44]	; (4029b0 <usart_serial_putchar+0x7c>)
  402982:	4298      	cmp	r0, r3
  402984:	d108      	bne.n	402998 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  402986:	461e      	mov	r6, r3
  402988:	4d08      	ldr	r5, [pc, #32]	; (4029ac <usart_serial_putchar+0x78>)
  40298a:	4621      	mov	r1, r4
  40298c:	4630      	mov	r0, r6
  40298e:	47a8      	blx	r5
  402990:	2800      	cmp	r0, #0
  402992:	d1fa      	bne.n	40298a <usart_serial_putchar+0x56>
		return 1;
  402994:	2001      	movs	r0, #1
  402996:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402998:	2000      	movs	r0, #0
}
  40299a:	bd70      	pop	{r4, r5, r6, pc}
  40299c:	400e0600 	.word	0x400e0600
  4029a0:	004011b9 	.word	0x004011b9
  4029a4:	400e0800 	.word	0x400e0800
  4029a8:	40024000 	.word	0x40024000
  4029ac:	004011dd 	.word	0x004011dd
  4029b0:	40028000 	.word	0x40028000

004029b4 <SysTick_Handler>:
#if !(SAMV71 || SAME70)
/**
 * \brief Handler for System Tick interrupt.
 */
void SysTick_Handler(void)
{
  4029b4:	b508      	push	{r3, lr}
	xPortSysTickHandler();
  4029b6:	4b01      	ldr	r3, [pc, #4]	; (4029bc <SysTick_Handler+0x8>)
  4029b8:	4798      	blx	r3
  4029ba:	bd08      	pop	{r3, pc}
  4029bc:	004015b1 	.word	0x004015b1

004029c0 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  4029c0:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4029c2:	460a      	mov	r2, r1
  4029c4:	4601      	mov	r1, r0
  4029c6:	4802      	ldr	r0, [pc, #8]	; (4029d0 <vApplicationStackOverflowHook+0x10>)
  4029c8:	4b02      	ldr	r3, [pc, #8]	; (4029d4 <vApplicationStackOverflowHook+0x14>)
  4029ca:	4798      	blx	r3
  4029cc:	e7fe      	b.n	4029cc <vApplicationStackOverflowHook+0xc>
  4029ce:	bf00      	nop
  4029d0:	00409ea4 	.word	0x00409ea4
  4029d4:	00403061 	.word	0x00403061

004029d8 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  4029d8:	4770      	bx	lr
  4029da:	bf00      	nop

004029dc <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  4029dc:	4770      	bx	lr
  4029de:	bf00      	nop

004029e0 <vConfigureSensorISR>:
	printf("Error Sending data to xQueueSensor\r\n");

	printf("Terminei ISR \r\n");
}

void vConfigureSensorISR() {
  4029e0:	b570      	push	{r4, r5, r6, lr}
  4029e2:	b082      	sub	sp, #8
	// configure sensor interrupt
	printf("Configuracao Sensor ISR \r\n");
  4029e4:	4811      	ldr	r0, [pc, #68]	; (402a2c <vConfigureSensorISR+0x4c>)
  4029e6:	4d12      	ldr	r5, [pc, #72]	; (402a30 <vConfigureSensorISR+0x50>)
  4029e8:	47a8      	blx	r5
	
	// pio no btn BP2 (LEFT) trocar para outro PIO
	
	pio_set_input(PIOA, PIO_ECHO,PIO_PULLUP | PIO_DEBOUNCE); // pull down
  4029ea:	4c12      	ldr	r4, [pc, #72]	; (402a34 <vConfigureSensorISR+0x54>)
  4029ec:	2209      	movs	r2, #9
  4029ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4029f2:	4620      	mov	r0, r4
  4029f4:	4b10      	ldr	r3, [pc, #64]	; (402a38 <vConfigureSensorISR+0x58>)
  4029f6:	4798      	blx	r3
	//pio_pull_down(PIOA,PIO_ECHO,1);
	pio_handler_set(PIOA,ID_PIOA,PIO_ECHO,PIO_IT_RISE_EDGE,vSensorISR);
  4029f8:	4b10      	ldr	r3, [pc, #64]	; (402a3c <vConfigureSensorISR+0x5c>)
  4029fa:	9300      	str	r3, [sp, #0]
  4029fc:	2370      	movs	r3, #112	; 0x70
  4029fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402a02:	210b      	movs	r1, #11
  402a04:	4620      	mov	r0, r4
  402a06:	4e0e      	ldr	r6, [pc, #56]	; (402a40 <vConfigureSensorISR+0x60>)
  402a08:	47b0      	blx	r6
	pio_enable_interrupt(PIOA,PIO_ECHO);
  402a0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  402a0e:	4620      	mov	r0, r4
  402a10:	4b0c      	ldr	r3, [pc, #48]	; (402a44 <vConfigureSensorISR+0x64>)
  402a12:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402a14:	4b0c      	ldr	r3, [pc, #48]	; (402a48 <vConfigureSensorISR+0x68>)
  402a16:	2210      	movs	r2, #16
  402a18:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  402a1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a20:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(PIOA_IRQn, 1 );
	NVIC_EnableIRQ(PIOA_IRQn);

	printf("Terminei Config Sensor ISR \r\n");
  402a22:	480a      	ldr	r0, [pc, #40]	; (402a4c <vConfigureSensorISR+0x6c>)
  402a24:	47a8      	blx	r5
}
  402a26:	b002      	add	sp, #8
  402a28:	bd70      	pop	{r4, r5, r6, pc}
  402a2a:	bf00      	nop
  402a2c:	00409ebc 	.word	0x00409ebc
  402a30:	00403061 	.word	0x00403061
  402a34:	400e0e00 	.word	0x400e0e00
  402a38:	00400ae9 	.word	0x00400ae9
  402a3c:	004024cd 	.word	0x004024cd
  402a40:	00400e49 	.word	0x00400e49
  402a44:	00400b75 	.word	0x00400b75
  402a48:	e000e100 	.word	0xe000e100
  402a4c:	00409ed8 	.word	0x00409ed8

00402a50 <main>:
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  402a50:	b570      	push	{r4, r5, r6, lr}
  402a52:	b088      	sub	sp, #32
	/* Initialize the SAM system */
	sysclk_init();
  402a54:	4b60      	ldr	r3, [pc, #384]	; (402bd8 <main+0x188>)
  402a56:	4798      	blx	r3
	board_init();
  402a58:	4b60      	ldr	r3, [pc, #384]	; (402bdc <main+0x18c>)
  402a5a:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402a5c:	4c60      	ldr	r4, [pc, #384]	; (402be0 <main+0x190>)
  402a5e:	4b61      	ldr	r3, [pc, #388]	; (402be4 <main+0x194>)
  402a60:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402a62:	4a61      	ldr	r2, [pc, #388]	; (402be8 <main+0x198>)
  402a64:	4b61      	ldr	r3, [pc, #388]	; (402bec <main+0x19c>)
  402a66:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402a68:	4a61      	ldr	r2, [pc, #388]	; (402bf0 <main+0x1a0>)
  402a6a:	4b62      	ldr	r3, [pc, #392]	; (402bf4 <main+0x1a4>)
  402a6c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  402a6e:	4b62      	ldr	r3, [pc, #392]	; (402bf8 <main+0x1a8>)
  402a70:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
  402a72:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402a76:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
  402a78:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402a7c:	9307      	str	r3, [sp, #28]
  402a7e:	2008      	movs	r0, #8
  402a80:	4b5e      	ldr	r3, [pc, #376]	; (402bfc <main+0x1ac>)
  402a82:	4798      	blx	r3
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402a84:	a905      	add	r1, sp, #20
  402a86:	4620      	mov	r0, r4
  402a88:	4b5d      	ldr	r3, [pc, #372]	; (402c00 <main+0x1b0>)
  402a8a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402a8c:	4d5d      	ldr	r5, [pc, #372]	; (402c04 <main+0x1b4>)
  402a8e:	682b      	ldr	r3, [r5, #0]
  402a90:	2100      	movs	r1, #0
  402a92:	6898      	ldr	r0, [r3, #8]
  402a94:	4c5c      	ldr	r4, [pc, #368]	; (402c08 <main+0x1b8>)
  402a96:	47a0      	blx	r4
	setbuf(stdin, NULL);
  402a98:	682b      	ldr	r3, [r5, #0]
  402a9a:	2100      	movs	r1, #0
  402a9c:	6858      	ldr	r0, [r3, #4]
  402a9e:	47a0      	blx	r4
	vConfigureUart();

	/* Create Queues */
	xQueueSensor = xQueueCreate(5,sizeof (uint32_t));
  402aa0:	2104      	movs	r1, #4
  402aa2:	2005      	movs	r0, #5
  402aa4:	4c59      	ldr	r4, [pc, #356]	; (402c0c <main+0x1bc>)
  402aa6:	47a0      	blx	r4
  402aa8:	4b59      	ldr	r3, [pc, #356]	; (402c10 <main+0x1c0>)
  402aaa:	6018      	str	r0, [r3, #0]
	xQueueControle = xQueueCreate(5,sizeof (double));
  402aac:	2108      	movs	r1, #8
  402aae:	2005      	movs	r0, #5
  402ab0:	47a0      	blx	r4
  402ab2:	4b58      	ldr	r3, [pc, #352]	; (402c14 <main+0x1c4>)
  402ab4:	6018      	str	r0, [r3, #0]
	xQueueMotor = xQueueCreate(5,sizeof(double));
  402ab6:	2108      	movs	r1, #8
  402ab8:	2005      	movs	r0, #5
  402aba:	47a0      	blx	r4
  402abc:	4b56      	ldr	r3, [pc, #344]	; (402c18 <main+0x1c8>)
  402abe:	6018      	str	r0, [r3, #0]

	printf("Queue Done!\r\n");
  402ac0:	4856      	ldr	r0, [pc, #344]	; (402c1c <main+0x1cc>)
  402ac2:	4c57      	ldr	r4, [pc, #348]	; (402c20 <main+0x1d0>)
  402ac4:	47a0      	blx	r4
	
	// ?? - funcionando, mas a frequencia  tao rapida q nunca sai desse ponto do codigo
	//vConfigureTimer();
	
	// ?? - Funcionando, mas perde a funcionalidade do LCD
	vConfigureSensorISR();
  402ac6:	4b57      	ldr	r3, [pc, #348]	; (402c24 <main+0x1d4>)
  402ac8:	4798      	blx	r3
	vConfigureLCD();
  402aca:	4b57      	ldr	r3, [pc, #348]	; (402c28 <main+0x1d8>)
  402acc:	4798      	blx	r3
	drawLCD();
  402ace:	4b57      	ldr	r3, [pc, #348]	; (402c2c <main+0x1dc>)
  402ad0:	4798      	blx	r3

	ili9225_set_foreground_color(COLOR_WHITE);
  402ad2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402ad6:	4d56      	ldr	r5, [pc, #344]	; (402c30 <main+0x1e0>)
  402ad8:	47a8      	blx	r5
	ili9225_draw_filled_rectangle(0, 30, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402ada:	23dc      	movs	r3, #220	; 0xdc
  402adc:	22b0      	movs	r2, #176	; 0xb0
  402ade:	211e      	movs	r1, #30
  402ae0:	2000      	movs	r0, #0
  402ae2:	4e54      	ldr	r6, [pc, #336]	; (402c34 <main+0x1e4>)
  402ae4:	47b0      	blx	r6
	ili9225_set_foreground_color(COLOR_BLUE);
  402ae6:	20ff      	movs	r0, #255	; 0xff
  402ae8:	47a8      	blx	r5
	ili9225_draw_string(10,35,(uint8_t *)"Config Done!");
  402aea:	4a53      	ldr	r2, [pc, #332]	; (402c38 <main+0x1e8>)
  402aec:	2123      	movs	r1, #35	; 0x23
  402aee:	200a      	movs	r0, #10
  402af0:	4b52      	ldr	r3, [pc, #328]	; (402c3c <main+0x1ec>)
  402af2:	4798      	blx	r3
	
	/* Output demo information. */
	printf("-- FreeRTOS Example --\n\r");
  402af4:	4852      	ldr	r0, [pc, #328]	; (402c40 <main+0x1f0>)
  402af6:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
  402af8:	4952      	ldr	r1, [pc, #328]	; (402c44 <main+0x1f4>)
  402afa:	4853      	ldr	r0, [pc, #332]	; (402c48 <main+0x1f8>)
  402afc:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  402afe:	4a53      	ldr	r2, [pc, #332]	; (402c4c <main+0x1fc>)
  402b00:	4953      	ldr	r1, [pc, #332]	; (402c50 <main+0x200>)
  402b02:	4854      	ldr	r0, [pc, #336]	; (402c54 <main+0x204>)
  402b04:	47a0      	blx	r4
	
	//xPortGetFreeHeapSize();

	/* Create task to monitor processor activity */
	if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  402b06:	2300      	movs	r3, #0
  402b08:	9303      	str	r3, [sp, #12]
  402b0a:	9302      	str	r3, [sp, #8]
  402b0c:	9301      	str	r3, [sp, #4]
  402b0e:	9300      	str	r3, [sp, #0]
  402b10:	f44f 7200 	mov.w	r2, #512	; 0x200
  402b14:	4950      	ldr	r1, [pc, #320]	; (402c58 <main+0x208>)
  402b16:	4851      	ldr	r0, [pc, #324]	; (402c5c <main+0x20c>)
  402b18:	4c51      	ldr	r4, [pc, #324]	; (402c60 <main+0x210>)
  402b1a:	47a0      	blx	r4
  402b1c:	2801      	cmp	r0, #1
  402b1e:	d002      	beq.n	402b26 <main+0xd6>
			TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Monitor task\r\n");
  402b20:	4850      	ldr	r0, [pc, #320]	; (402c64 <main+0x214>)
  402b22:	4b3f      	ldr	r3, [pc, #252]	; (402c20 <main+0x1d0>)
  402b24:	4798      	blx	r3
	}

	/* Create task to make led blink */
	if (xTaskCreate(task_led, "Led", TASK_LED_STACK_SIZE, NULL,
  402b26:	2300      	movs	r3, #0
  402b28:	9303      	str	r3, [sp, #12]
  402b2a:	9302      	str	r3, [sp, #8]
  402b2c:	9301      	str	r3, [sp, #4]
  402b2e:	9300      	str	r3, [sp, #0]
  402b30:	f44f 7280 	mov.w	r2, #256	; 0x100
  402b34:	494c      	ldr	r1, [pc, #304]	; (402c68 <main+0x218>)
  402b36:	484d      	ldr	r0, [pc, #308]	; (402c6c <main+0x21c>)
  402b38:	4c49      	ldr	r4, [pc, #292]	; (402c60 <main+0x210>)
  402b3a:	47a0      	blx	r4
  402b3c:	2801      	cmp	r0, #1
  402b3e:	d002      	beq.n	402b46 <main+0xf6>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402b40:	484b      	ldr	r0, [pc, #300]	; (402c70 <main+0x220>)
  402b42:	4b37      	ldr	r3, [pc, #220]	; (402c20 <main+0x1d0>)
  402b44:	4798      	blx	r3
	}
	
	/* Create task to read sensor */
	if (xTaskCreate(vTaskReadSensor, "Read Sensor", TASK_STACK_SIZE * 3, NULL,
  402b46:	2300      	movs	r3, #0
  402b48:	9303      	str	r3, [sp, #12]
  402b4a:	9302      	str	r3, [sp, #8]
  402b4c:	9301      	str	r3, [sp, #4]
  402b4e:	2201      	movs	r2, #1
  402b50:	9200      	str	r2, [sp, #0]
  402b52:	f44f 7240 	mov.w	r2, #768	; 0x300
  402b56:	4947      	ldr	r1, [pc, #284]	; (402c74 <main+0x224>)
  402b58:	4847      	ldr	r0, [pc, #284]	; (402c78 <main+0x228>)
  402b5a:	4c41      	ldr	r4, [pc, #260]	; (402c60 <main+0x210>)
  402b5c:	47a0      	blx	r4
  402b5e:	2801      	cmp	r0, #1
  402b60:	d002      	beq.n	402b68 <main+0x118>
			TASK_SENSOR_PRIORITY, /*pxTaskSensor*/ NULL) != pdPASS) {
		printf("Failed to create Read Sensor task\r\n");
  402b62:	4846      	ldr	r0, [pc, #280]	; (402c7c <main+0x22c>)
  402b64:	4b2e      	ldr	r3, [pc, #184]	; (402c20 <main+0x1d0>)
  402b66:	4798      	blx	r3
	}
	
	/* Create task to calculate the control */
	if (xTaskCreate(vTaskMalhaControle, "Malha de Controle", TASK_STACK_SIZE * 3, NULL,
  402b68:	2300      	movs	r3, #0
  402b6a:	9303      	str	r3, [sp, #12]
  402b6c:	9302      	str	r3, [sp, #8]
  402b6e:	9301      	str	r3, [sp, #4]
  402b70:	2201      	movs	r2, #1
  402b72:	9200      	str	r2, [sp, #0]
  402b74:	f44f 7240 	mov.w	r2, #768	; 0x300
  402b78:	4941      	ldr	r1, [pc, #260]	; (402c80 <main+0x230>)
  402b7a:	4842      	ldr	r0, [pc, #264]	; (402c84 <main+0x234>)
  402b7c:	4c38      	ldr	r4, [pc, #224]	; (402c60 <main+0x210>)
  402b7e:	47a0      	blx	r4
  402b80:	2801      	cmp	r0, #1
  402b82:	d002      	beq.n	402b8a <main+0x13a>
		TASK_CONTROL_PRIORITY, /*pxTaskControle*/ NULL) != pdPASS) {
		printf("Failed to create Malha de Controle task\r\n");
  402b84:	4840      	ldr	r0, [pc, #256]	; (402c88 <main+0x238>)
  402b86:	4b26      	ldr	r3, [pc, #152]	; (402c20 <main+0x1d0>)
  402b88:	4798      	blx	r3
	}
	
	/* Create task to change motor position */
	if (xTaskCreate(vTaskRunMotor, "Run Motor", TASK_STACK_SIZE * 3, NULL,
  402b8a:	2300      	movs	r3, #0
  402b8c:	9303      	str	r3, [sp, #12]
  402b8e:	9302      	str	r3, [sp, #8]
  402b90:	9301      	str	r3, [sp, #4]
  402b92:	2201      	movs	r2, #1
  402b94:	9200      	str	r2, [sp, #0]
  402b96:	f44f 7240 	mov.w	r2, #768	; 0x300
  402b9a:	493c      	ldr	r1, [pc, #240]	; (402c8c <main+0x23c>)
  402b9c:	483c      	ldr	r0, [pc, #240]	; (402c90 <main+0x240>)
  402b9e:	4c30      	ldr	r4, [pc, #192]	; (402c60 <main+0x210>)
  402ba0:	47a0      	blx	r4
  402ba2:	2801      	cmp	r0, #1
  402ba4:	d002      	beq.n	402bac <main+0x15c>
		TASK_MOTOR_PRIORITY, /*pxTaskMotor*/ NULL) != pdPASS) {
		printf("Failed to create Run Motor task\r\n");
  402ba6:	483b      	ldr	r0, [pc, #236]	; (402c94 <main+0x244>)
  402ba8:	4b1d      	ldr	r3, [pc, #116]	; (402c20 <main+0x1d0>)
  402baa:	4798      	blx	r3
	}
	
	//xPortGetFreeHeapSize();
	
	ili9225_set_foreground_color(COLOR_WHITE);
  402bac:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402bb0:	4c1f      	ldr	r4, [pc, #124]	; (402c30 <main+0x1e0>)
  402bb2:	47a0      	blx	r4
	ili9225_draw_filled_rectangle(0, 70, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402bb4:	23dc      	movs	r3, #220	; 0xdc
  402bb6:	22b0      	movs	r2, #176	; 0xb0
  402bb8:	2146      	movs	r1, #70	; 0x46
  402bba:	2000      	movs	r0, #0
  402bbc:	4d1d      	ldr	r5, [pc, #116]	; (402c34 <main+0x1e4>)
  402bbe:	47a8      	blx	r5
	ili9225_set_foreground_color(COLOR_BLUE);
  402bc0:	20ff      	movs	r0, #255	; 0xff
  402bc2:	47a0      	blx	r4
	ili9225_draw_string(10,75,(uint8_t *)"Tasks Created!");
  402bc4:	4a34      	ldr	r2, [pc, #208]	; (402c98 <main+0x248>)
  402bc6:	214b      	movs	r1, #75	; 0x4b
  402bc8:	200a      	movs	r0, #10
  402bca:	4b1c      	ldr	r3, [pc, #112]	; (402c3c <main+0x1ec>)
  402bcc:	4798      	blx	r3

	/* Start the scheduler. */
	vTaskStartScheduler();
  402bce:	4b33      	ldr	r3, [pc, #204]	; (402c9c <main+0x24c>)
  402bd0:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	return 0;
}
  402bd2:	2000      	movs	r0, #0
  402bd4:	b008      	add	sp, #32
  402bd6:	bd70      	pop	{r4, r5, r6, pc}
  402bd8:	00400121 	.word	0x00400121
  402bdc:	00400311 	.word	0x00400311
  402be0:	400e0600 	.word	0x400e0600
  402be4:	20000e08 	.word	0x20000e08
  402be8:	00402935 	.word	0x00402935
  402bec:	20000e04 	.word	0x20000e04
  402bf0:	004028ad 	.word	0x004028ad
  402bf4:	20000e00 	.word	0x20000e00
  402bf8:	02dc6c00 	.word	0x02dc6c00
  402bfc:	00400fdd 	.word	0x00400fdd
  402c00:	00401181 	.word	0x00401181
  402c04:	20000528 	.word	0x20000528
  402c08:	00403819 	.word	0x00403819
  402c0c:	0040172d 	.word	0x0040172d
  402c10:	20000dc8 	.word	0x20000dc8
  402c14:	20000dc4 	.word	0x20000dc4
  402c18:	20000cbc 	.word	0x20000cbc
  402c1c:	00409ef8 	.word	0x00409ef8
  402c20:	00403061 	.word	0x00403061
  402c24:	004029e1 	.word	0x004029e1
  402c28:	004023f1 	.word	0x004023f1
  402c2c:	00402429 	.word	0x00402429
  402c30:	004005d5 	.word	0x004005d5
  402c34:	00400855 	.word	0x00400855
  402c38:	00409f08 	.word	0x00409f08
  402c3c:	004009ad 	.word	0x004009ad
  402c40:	00409f18 	.word	0x00409f18
  402c44:	00409f34 	.word	0x00409f34
  402c48:	00409f40 	.word	0x00409f40
  402c4c:	00409f48 	.word	0x00409f48
  402c50:	00409f54 	.word	0x00409f54
  402c54:	00409f60 	.word	0x00409f60
  402c58:	00409f78 	.word	0x00409f78
  402c5c:	0040286d 	.word	0x0040286d
  402c60:	00401b39 	.word	0x00401b39
  402c64:	00409f80 	.word	0x00409f80
  402c68:	00409fa0 	.word	0x00409fa0
  402c6c:	00402851 	.word	0x00402851
  402c70:	00409fa4 	.word	0x00409fa4
  402c74:	00409fc8 	.word	0x00409fc8
  402c78:	00402715 	.word	0x00402715
  402c7c:	00409fd4 	.word	0x00409fd4
  402c80:	00409ff8 	.word	0x00409ff8
  402c84:	00402611 	.word	0x00402611
  402c88:	0040a00c 	.word	0x0040a00c
  402c8c:	0040a038 	.word	0x0040a038
  402c90:	00402581 	.word	0x00402581
  402c94:	0040a044 	.word	0x0040a044
  402c98:	0040a068 	.word	0x0040a068
  402c9c:	00401d0d 	.word	0x00401d0d

00402ca0 <__aeabi_drsub>:
  402ca0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402ca4:	e002      	b.n	402cac <__adddf3>
  402ca6:	bf00      	nop

00402ca8 <__aeabi_dsub>:
  402ca8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402cac <__adddf3>:
  402cac:	b530      	push	{r4, r5, lr}
  402cae:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402cb2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402cb6:	ea94 0f05 	teq	r4, r5
  402cba:	bf08      	it	eq
  402cbc:	ea90 0f02 	teqeq	r0, r2
  402cc0:	bf1f      	itttt	ne
  402cc2:	ea54 0c00 	orrsne.w	ip, r4, r0
  402cc6:	ea55 0c02 	orrsne.w	ip, r5, r2
  402cca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402cce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402cd2:	f000 80e2 	beq.w	402e9a <__adddf3+0x1ee>
  402cd6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402cda:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402cde:	bfb8      	it	lt
  402ce0:	426d      	neglt	r5, r5
  402ce2:	dd0c      	ble.n	402cfe <__adddf3+0x52>
  402ce4:	442c      	add	r4, r5
  402ce6:	ea80 0202 	eor.w	r2, r0, r2
  402cea:	ea81 0303 	eor.w	r3, r1, r3
  402cee:	ea82 0000 	eor.w	r0, r2, r0
  402cf2:	ea83 0101 	eor.w	r1, r3, r1
  402cf6:	ea80 0202 	eor.w	r2, r0, r2
  402cfa:	ea81 0303 	eor.w	r3, r1, r3
  402cfe:	2d36      	cmp	r5, #54	; 0x36
  402d00:	bf88      	it	hi
  402d02:	bd30      	pophi	{r4, r5, pc}
  402d04:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402d08:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402d0c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402d10:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402d14:	d002      	beq.n	402d1c <__adddf3+0x70>
  402d16:	4240      	negs	r0, r0
  402d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402d1c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402d20:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402d24:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402d28:	d002      	beq.n	402d30 <__adddf3+0x84>
  402d2a:	4252      	negs	r2, r2
  402d2c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402d30:	ea94 0f05 	teq	r4, r5
  402d34:	f000 80a7 	beq.w	402e86 <__adddf3+0x1da>
  402d38:	f1a4 0401 	sub.w	r4, r4, #1
  402d3c:	f1d5 0e20 	rsbs	lr, r5, #32
  402d40:	db0d      	blt.n	402d5e <__adddf3+0xb2>
  402d42:	fa02 fc0e 	lsl.w	ip, r2, lr
  402d46:	fa22 f205 	lsr.w	r2, r2, r5
  402d4a:	1880      	adds	r0, r0, r2
  402d4c:	f141 0100 	adc.w	r1, r1, #0
  402d50:	fa03 f20e 	lsl.w	r2, r3, lr
  402d54:	1880      	adds	r0, r0, r2
  402d56:	fa43 f305 	asr.w	r3, r3, r5
  402d5a:	4159      	adcs	r1, r3
  402d5c:	e00e      	b.n	402d7c <__adddf3+0xd0>
  402d5e:	f1a5 0520 	sub.w	r5, r5, #32
  402d62:	f10e 0e20 	add.w	lr, lr, #32
  402d66:	2a01      	cmp	r2, #1
  402d68:	fa03 fc0e 	lsl.w	ip, r3, lr
  402d6c:	bf28      	it	cs
  402d6e:	f04c 0c02 	orrcs.w	ip, ip, #2
  402d72:	fa43 f305 	asr.w	r3, r3, r5
  402d76:	18c0      	adds	r0, r0, r3
  402d78:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402d7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d80:	d507      	bpl.n	402d92 <__adddf3+0xe6>
  402d82:	f04f 0e00 	mov.w	lr, #0
  402d86:	f1dc 0c00 	rsbs	ip, ip, #0
  402d8a:	eb7e 0000 	sbcs.w	r0, lr, r0
  402d8e:	eb6e 0101 	sbc.w	r1, lr, r1
  402d92:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402d96:	d31b      	bcc.n	402dd0 <__adddf3+0x124>
  402d98:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402d9c:	d30c      	bcc.n	402db8 <__adddf3+0x10c>
  402d9e:	0849      	lsrs	r1, r1, #1
  402da0:	ea5f 0030 	movs.w	r0, r0, rrx
  402da4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402da8:	f104 0401 	add.w	r4, r4, #1
  402dac:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402db0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402db4:	f080 809a 	bcs.w	402eec <__adddf3+0x240>
  402db8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402dbc:	bf08      	it	eq
  402dbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402dc2:	f150 0000 	adcs.w	r0, r0, #0
  402dc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402dca:	ea41 0105 	orr.w	r1, r1, r5
  402dce:	bd30      	pop	{r4, r5, pc}
  402dd0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402dd4:	4140      	adcs	r0, r0
  402dd6:	eb41 0101 	adc.w	r1, r1, r1
  402dda:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402dde:	f1a4 0401 	sub.w	r4, r4, #1
  402de2:	d1e9      	bne.n	402db8 <__adddf3+0x10c>
  402de4:	f091 0f00 	teq	r1, #0
  402de8:	bf04      	itt	eq
  402dea:	4601      	moveq	r1, r0
  402dec:	2000      	moveq	r0, #0
  402dee:	fab1 f381 	clz	r3, r1
  402df2:	bf08      	it	eq
  402df4:	3320      	addeq	r3, #32
  402df6:	f1a3 030b 	sub.w	r3, r3, #11
  402dfa:	f1b3 0220 	subs.w	r2, r3, #32
  402dfe:	da0c      	bge.n	402e1a <__adddf3+0x16e>
  402e00:	320c      	adds	r2, #12
  402e02:	dd08      	ble.n	402e16 <__adddf3+0x16a>
  402e04:	f102 0c14 	add.w	ip, r2, #20
  402e08:	f1c2 020c 	rsb	r2, r2, #12
  402e0c:	fa01 f00c 	lsl.w	r0, r1, ip
  402e10:	fa21 f102 	lsr.w	r1, r1, r2
  402e14:	e00c      	b.n	402e30 <__adddf3+0x184>
  402e16:	f102 0214 	add.w	r2, r2, #20
  402e1a:	bfd8      	it	le
  402e1c:	f1c2 0c20 	rsble	ip, r2, #32
  402e20:	fa01 f102 	lsl.w	r1, r1, r2
  402e24:	fa20 fc0c 	lsr.w	ip, r0, ip
  402e28:	bfdc      	itt	le
  402e2a:	ea41 010c 	orrle.w	r1, r1, ip
  402e2e:	4090      	lslle	r0, r2
  402e30:	1ae4      	subs	r4, r4, r3
  402e32:	bfa2      	ittt	ge
  402e34:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402e38:	4329      	orrge	r1, r5
  402e3a:	bd30      	popge	{r4, r5, pc}
  402e3c:	ea6f 0404 	mvn.w	r4, r4
  402e40:	3c1f      	subs	r4, #31
  402e42:	da1c      	bge.n	402e7e <__adddf3+0x1d2>
  402e44:	340c      	adds	r4, #12
  402e46:	dc0e      	bgt.n	402e66 <__adddf3+0x1ba>
  402e48:	f104 0414 	add.w	r4, r4, #20
  402e4c:	f1c4 0220 	rsb	r2, r4, #32
  402e50:	fa20 f004 	lsr.w	r0, r0, r4
  402e54:	fa01 f302 	lsl.w	r3, r1, r2
  402e58:	ea40 0003 	orr.w	r0, r0, r3
  402e5c:	fa21 f304 	lsr.w	r3, r1, r4
  402e60:	ea45 0103 	orr.w	r1, r5, r3
  402e64:	bd30      	pop	{r4, r5, pc}
  402e66:	f1c4 040c 	rsb	r4, r4, #12
  402e6a:	f1c4 0220 	rsb	r2, r4, #32
  402e6e:	fa20 f002 	lsr.w	r0, r0, r2
  402e72:	fa01 f304 	lsl.w	r3, r1, r4
  402e76:	ea40 0003 	orr.w	r0, r0, r3
  402e7a:	4629      	mov	r1, r5
  402e7c:	bd30      	pop	{r4, r5, pc}
  402e7e:	fa21 f004 	lsr.w	r0, r1, r4
  402e82:	4629      	mov	r1, r5
  402e84:	bd30      	pop	{r4, r5, pc}
  402e86:	f094 0f00 	teq	r4, #0
  402e8a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402e8e:	bf06      	itte	eq
  402e90:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402e94:	3401      	addeq	r4, #1
  402e96:	3d01      	subne	r5, #1
  402e98:	e74e      	b.n	402d38 <__adddf3+0x8c>
  402e9a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402e9e:	bf18      	it	ne
  402ea0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402ea4:	d029      	beq.n	402efa <__adddf3+0x24e>
  402ea6:	ea94 0f05 	teq	r4, r5
  402eaa:	bf08      	it	eq
  402eac:	ea90 0f02 	teqeq	r0, r2
  402eb0:	d005      	beq.n	402ebe <__adddf3+0x212>
  402eb2:	ea54 0c00 	orrs.w	ip, r4, r0
  402eb6:	bf04      	itt	eq
  402eb8:	4619      	moveq	r1, r3
  402eba:	4610      	moveq	r0, r2
  402ebc:	bd30      	pop	{r4, r5, pc}
  402ebe:	ea91 0f03 	teq	r1, r3
  402ec2:	bf1e      	ittt	ne
  402ec4:	2100      	movne	r1, #0
  402ec6:	2000      	movne	r0, #0
  402ec8:	bd30      	popne	{r4, r5, pc}
  402eca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402ece:	d105      	bne.n	402edc <__adddf3+0x230>
  402ed0:	0040      	lsls	r0, r0, #1
  402ed2:	4149      	adcs	r1, r1
  402ed4:	bf28      	it	cs
  402ed6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402eda:	bd30      	pop	{r4, r5, pc}
  402edc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402ee0:	bf3c      	itt	cc
  402ee2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402ee6:	bd30      	popcc	{r4, r5, pc}
  402ee8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402eec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402ef0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402ef4:	f04f 0000 	mov.w	r0, #0
  402ef8:	bd30      	pop	{r4, r5, pc}
  402efa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402efe:	bf1a      	itte	ne
  402f00:	4619      	movne	r1, r3
  402f02:	4610      	movne	r0, r2
  402f04:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402f08:	bf1c      	itt	ne
  402f0a:	460b      	movne	r3, r1
  402f0c:	4602      	movne	r2, r0
  402f0e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402f12:	bf06      	itte	eq
  402f14:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402f18:	ea91 0f03 	teqeq	r1, r3
  402f1c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402f20:	bd30      	pop	{r4, r5, pc}
  402f22:	bf00      	nop

00402f24 <__aeabi_ui2d>:
  402f24:	f090 0f00 	teq	r0, #0
  402f28:	bf04      	itt	eq
  402f2a:	2100      	moveq	r1, #0
  402f2c:	4770      	bxeq	lr
  402f2e:	b530      	push	{r4, r5, lr}
  402f30:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402f34:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402f38:	f04f 0500 	mov.w	r5, #0
  402f3c:	f04f 0100 	mov.w	r1, #0
  402f40:	e750      	b.n	402de4 <__adddf3+0x138>
  402f42:	bf00      	nop

00402f44 <__aeabi_i2d>:
  402f44:	f090 0f00 	teq	r0, #0
  402f48:	bf04      	itt	eq
  402f4a:	2100      	moveq	r1, #0
  402f4c:	4770      	bxeq	lr
  402f4e:	b530      	push	{r4, r5, lr}
  402f50:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402f54:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402f58:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402f5c:	bf48      	it	mi
  402f5e:	4240      	negmi	r0, r0
  402f60:	f04f 0100 	mov.w	r1, #0
  402f64:	e73e      	b.n	402de4 <__adddf3+0x138>
  402f66:	bf00      	nop

00402f68 <__aeabi_f2d>:
  402f68:	0042      	lsls	r2, r0, #1
  402f6a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402f6e:	ea4f 0131 	mov.w	r1, r1, rrx
  402f72:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402f76:	bf1f      	itttt	ne
  402f78:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402f7c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402f80:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402f84:	4770      	bxne	lr
  402f86:	f092 0f00 	teq	r2, #0
  402f8a:	bf14      	ite	ne
  402f8c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402f90:	4770      	bxeq	lr
  402f92:	b530      	push	{r4, r5, lr}
  402f94:	f44f 7460 	mov.w	r4, #896	; 0x380
  402f98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402f9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402fa0:	e720      	b.n	402de4 <__adddf3+0x138>
  402fa2:	bf00      	nop

00402fa4 <__aeabi_ul2d>:
  402fa4:	ea50 0201 	orrs.w	r2, r0, r1
  402fa8:	bf08      	it	eq
  402faa:	4770      	bxeq	lr
  402fac:	b530      	push	{r4, r5, lr}
  402fae:	f04f 0500 	mov.w	r5, #0
  402fb2:	e00a      	b.n	402fca <__aeabi_l2d+0x16>

00402fb4 <__aeabi_l2d>:
  402fb4:	ea50 0201 	orrs.w	r2, r0, r1
  402fb8:	bf08      	it	eq
  402fba:	4770      	bxeq	lr
  402fbc:	b530      	push	{r4, r5, lr}
  402fbe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402fc2:	d502      	bpl.n	402fca <__aeabi_l2d+0x16>
  402fc4:	4240      	negs	r0, r0
  402fc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402fca:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402fce:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402fd2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402fd6:	f43f aedc 	beq.w	402d92 <__adddf3+0xe6>
  402fda:	f04f 0203 	mov.w	r2, #3
  402fde:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402fe2:	bf18      	it	ne
  402fe4:	3203      	addne	r2, #3
  402fe6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402fea:	bf18      	it	ne
  402fec:	3203      	addne	r2, #3
  402fee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402ff2:	f1c2 0320 	rsb	r3, r2, #32
  402ff6:	fa00 fc03 	lsl.w	ip, r0, r3
  402ffa:	fa20 f002 	lsr.w	r0, r0, r2
  402ffe:	fa01 fe03 	lsl.w	lr, r1, r3
  403002:	ea40 000e 	orr.w	r0, r0, lr
  403006:	fa21 f102 	lsr.w	r1, r1, r2
  40300a:	4414      	add	r4, r2
  40300c:	e6c1      	b.n	402d92 <__adddf3+0xe6>
  40300e:	bf00      	nop

00403010 <__libc_init_array>:
  403010:	b570      	push	{r4, r5, r6, lr}
  403012:	4e0f      	ldr	r6, [pc, #60]	; (403050 <__libc_init_array+0x40>)
  403014:	4d0f      	ldr	r5, [pc, #60]	; (403054 <__libc_init_array+0x44>)
  403016:	1b76      	subs	r6, r6, r5
  403018:	10b6      	asrs	r6, r6, #2
  40301a:	bf18      	it	ne
  40301c:	2400      	movne	r4, #0
  40301e:	d005      	beq.n	40302c <__libc_init_array+0x1c>
  403020:	3401      	adds	r4, #1
  403022:	f855 3b04 	ldr.w	r3, [r5], #4
  403026:	4798      	blx	r3
  403028:	42a6      	cmp	r6, r4
  40302a:	d1f9      	bne.n	403020 <__libc_init_array+0x10>
  40302c:	4e0a      	ldr	r6, [pc, #40]	; (403058 <__libc_init_array+0x48>)
  40302e:	4d0b      	ldr	r5, [pc, #44]	; (40305c <__libc_init_array+0x4c>)
  403030:	f007 f8f4 	bl	40a21c <_init>
  403034:	1b76      	subs	r6, r6, r5
  403036:	10b6      	asrs	r6, r6, #2
  403038:	bf18      	it	ne
  40303a:	2400      	movne	r4, #0
  40303c:	d006      	beq.n	40304c <__libc_init_array+0x3c>
  40303e:	3401      	adds	r4, #1
  403040:	f855 3b04 	ldr.w	r3, [r5], #4
  403044:	4798      	blx	r3
  403046:	42a6      	cmp	r6, r4
  403048:	d1f9      	bne.n	40303e <__libc_init_array+0x2e>
  40304a:	bd70      	pop	{r4, r5, r6, pc}
  40304c:	bd70      	pop	{r4, r5, r6, pc}
  40304e:	bf00      	nop
  403050:	0040a228 	.word	0x0040a228
  403054:	0040a228 	.word	0x0040a228
  403058:	0040a230 	.word	0x0040a230
  40305c:	0040a228 	.word	0x0040a228

00403060 <iprintf>:
  403060:	b40f      	push	{r0, r1, r2, r3}
  403062:	b510      	push	{r4, lr}
  403064:	4b07      	ldr	r3, [pc, #28]	; (403084 <iprintf+0x24>)
  403066:	b082      	sub	sp, #8
  403068:	ac04      	add	r4, sp, #16
  40306a:	f854 2b04 	ldr.w	r2, [r4], #4
  40306e:	6818      	ldr	r0, [r3, #0]
  403070:	4623      	mov	r3, r4
  403072:	6881      	ldr	r1, [r0, #8]
  403074:	9401      	str	r4, [sp, #4]
  403076:	f002 f96f 	bl	405358 <_vfiprintf_r>
  40307a:	b002      	add	sp, #8
  40307c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403080:	b004      	add	sp, #16
  403082:	4770      	bx	lr
  403084:	20000528 	.word	0x20000528

00403088 <malloc>:
  403088:	4b02      	ldr	r3, [pc, #8]	; (403094 <malloc+0xc>)
  40308a:	4601      	mov	r1, r0
  40308c:	6818      	ldr	r0, [r3, #0]
  40308e:	f000 b80b 	b.w	4030a8 <_malloc_r>
  403092:	bf00      	nop
  403094:	20000528 	.word	0x20000528

00403098 <free>:
  403098:	4b02      	ldr	r3, [pc, #8]	; (4030a4 <free+0xc>)
  40309a:	4601      	mov	r1, r0
  40309c:	6818      	ldr	r0, [r3, #0]
  40309e:	f004 bab5 	b.w	40760c <_free_r>
  4030a2:	bf00      	nop
  4030a4:	20000528 	.word	0x20000528

004030a8 <_malloc_r>:
  4030a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030ac:	f101 050b 	add.w	r5, r1, #11
  4030b0:	2d16      	cmp	r5, #22
  4030b2:	b083      	sub	sp, #12
  4030b4:	4606      	mov	r6, r0
  4030b6:	f240 80a0 	bls.w	4031fa <_malloc_r+0x152>
  4030ba:	f035 0507 	bics.w	r5, r5, #7
  4030be:	f100 80c0 	bmi.w	403242 <_malloc_r+0x19a>
  4030c2:	42a9      	cmp	r1, r5
  4030c4:	f200 80bd 	bhi.w	403242 <_malloc_r+0x19a>
  4030c8:	f000 fb90 	bl	4037ec <__malloc_lock>
  4030cc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4030d0:	f0c0 8290 	bcc.w	4035f4 <_malloc_r+0x54c>
  4030d4:	0a6b      	lsrs	r3, r5, #9
  4030d6:	f000 80bb 	beq.w	403250 <_malloc_r+0x1a8>
  4030da:	2b04      	cmp	r3, #4
  4030dc:	f200 8177 	bhi.w	4033ce <_malloc_r+0x326>
  4030e0:	09a8      	lsrs	r0, r5, #6
  4030e2:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4030e6:	ea4f 014e 	mov.w	r1, lr, lsl #1
  4030ea:	3038      	adds	r0, #56	; 0x38
  4030ec:	4fbe      	ldr	r7, [pc, #760]	; (4033e8 <_malloc_r+0x340>)
  4030ee:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4030f2:	684c      	ldr	r4, [r1, #4]
  4030f4:	3908      	subs	r1, #8
  4030f6:	42a1      	cmp	r1, r4
  4030f8:	d107      	bne.n	40310a <_malloc_r+0x62>
  4030fa:	e0ae      	b.n	40325a <_malloc_r+0x1b2>
  4030fc:	2a00      	cmp	r2, #0
  4030fe:	f280 80ae 	bge.w	40325e <_malloc_r+0x1b6>
  403102:	68e4      	ldr	r4, [r4, #12]
  403104:	42a1      	cmp	r1, r4
  403106:	f000 80a8 	beq.w	40325a <_malloc_r+0x1b2>
  40310a:	6863      	ldr	r3, [r4, #4]
  40310c:	f023 0303 	bic.w	r3, r3, #3
  403110:	1b5a      	subs	r2, r3, r5
  403112:	2a0f      	cmp	r2, #15
  403114:	ddf2      	ble.n	4030fc <_malloc_r+0x54>
  403116:	49b4      	ldr	r1, [pc, #720]	; (4033e8 <_malloc_r+0x340>)
  403118:	693c      	ldr	r4, [r7, #16]
  40311a:	f101 0e08 	add.w	lr, r1, #8
  40311e:	4574      	cmp	r4, lr
  403120:	f000 81a8 	beq.w	403474 <_malloc_r+0x3cc>
  403124:	6863      	ldr	r3, [r4, #4]
  403126:	f023 0303 	bic.w	r3, r3, #3
  40312a:	1b5a      	subs	r2, r3, r5
  40312c:	2a0f      	cmp	r2, #15
  40312e:	f300 818e 	bgt.w	40344e <_malloc_r+0x3a6>
  403132:	2a00      	cmp	r2, #0
  403134:	f8c1 e014 	str.w	lr, [r1, #20]
  403138:	f8c1 e010 	str.w	lr, [r1, #16]
  40313c:	f280 8093 	bge.w	403266 <_malloc_r+0x1be>
  403140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403144:	f080 815c 	bcs.w	403400 <_malloc_r+0x358>
  403148:	08db      	lsrs	r3, r3, #3
  40314a:	684a      	ldr	r2, [r1, #4]
  40314c:	ea4f 09a3 	mov.w	r9, r3, asr #2
  403150:	f04f 0c01 	mov.w	ip, #1
  403154:	3301      	adds	r3, #1
  403156:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
  40315a:	fa0c f909 	lsl.w	r9, ip, r9
  40315e:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
  403162:	ea49 0202 	orr.w	r2, r9, r2
  403166:	f1ac 0c08 	sub.w	ip, ip, #8
  40316a:	f8c4 c00c 	str.w	ip, [r4, #12]
  40316e:	f8c4 8008 	str.w	r8, [r4, #8]
  403172:	604a      	str	r2, [r1, #4]
  403174:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  403178:	f8c8 400c 	str.w	r4, [r8, #12]
  40317c:	1083      	asrs	r3, r0, #2
  40317e:	2401      	movs	r4, #1
  403180:	409c      	lsls	r4, r3
  403182:	4294      	cmp	r4, r2
  403184:	d87c      	bhi.n	403280 <_malloc_r+0x1d8>
  403186:	4214      	tst	r4, r2
  403188:	d106      	bne.n	403198 <_malloc_r+0xf0>
  40318a:	f020 0003 	bic.w	r0, r0, #3
  40318e:	0064      	lsls	r4, r4, #1
  403190:	4214      	tst	r4, r2
  403192:	f100 0004 	add.w	r0, r0, #4
  403196:	d0fa      	beq.n	40318e <_malloc_r+0xe6>
  403198:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40319c:	46cc      	mov	ip, r9
  40319e:	4680      	mov	r8, r0
  4031a0:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4031a4:	458c      	cmp	ip, r1
  4031a6:	d107      	bne.n	4031b8 <_malloc_r+0x110>
  4031a8:	e166      	b.n	403478 <_malloc_r+0x3d0>
  4031aa:	2a00      	cmp	r2, #0
  4031ac:	f280 8174 	bge.w	403498 <_malloc_r+0x3f0>
  4031b0:	68c9      	ldr	r1, [r1, #12]
  4031b2:	458c      	cmp	ip, r1
  4031b4:	f000 8160 	beq.w	403478 <_malloc_r+0x3d0>
  4031b8:	684b      	ldr	r3, [r1, #4]
  4031ba:	f023 0303 	bic.w	r3, r3, #3
  4031be:	1b5a      	subs	r2, r3, r5
  4031c0:	2a0f      	cmp	r2, #15
  4031c2:	ddf2      	ble.n	4031aa <_malloc_r+0x102>
  4031c4:	460c      	mov	r4, r1
  4031c6:	68cb      	ldr	r3, [r1, #12]
  4031c8:	f854 cf08 	ldr.w	ip, [r4, #8]!
  4031cc:	f045 0801 	orr.w	r8, r5, #1
  4031d0:	f8c1 8004 	str.w	r8, [r1, #4]
  4031d4:	440d      	add	r5, r1
  4031d6:	f042 0101 	orr.w	r1, r2, #1
  4031da:	f8cc 300c 	str.w	r3, [ip, #12]
  4031de:	4630      	mov	r0, r6
  4031e0:	f8c3 c008 	str.w	ip, [r3, #8]
  4031e4:	617d      	str	r5, [r7, #20]
  4031e6:	613d      	str	r5, [r7, #16]
  4031e8:	f8c5 e00c 	str.w	lr, [r5, #12]
  4031ec:	f8c5 e008 	str.w	lr, [r5, #8]
  4031f0:	6069      	str	r1, [r5, #4]
  4031f2:	50aa      	str	r2, [r5, r2]
  4031f4:	f000 fafc 	bl	4037f0 <__malloc_unlock>
  4031f8:	e01f      	b.n	40323a <_malloc_r+0x192>
  4031fa:	2910      	cmp	r1, #16
  4031fc:	d821      	bhi.n	403242 <_malloc_r+0x19a>
  4031fe:	f000 faf5 	bl	4037ec <__malloc_lock>
  403202:	2510      	movs	r5, #16
  403204:	2306      	movs	r3, #6
  403206:	2002      	movs	r0, #2
  403208:	4f77      	ldr	r7, [pc, #476]	; (4033e8 <_malloc_r+0x340>)
  40320a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40320e:	685c      	ldr	r4, [r3, #4]
  403210:	f1a3 0208 	sub.w	r2, r3, #8
  403214:	4294      	cmp	r4, r2
  403216:	f000 8138 	beq.w	40348a <_malloc_r+0x3e2>
  40321a:	6863      	ldr	r3, [r4, #4]
  40321c:	68e1      	ldr	r1, [r4, #12]
  40321e:	f023 0303 	bic.w	r3, r3, #3
  403222:	4423      	add	r3, r4
  403224:	685a      	ldr	r2, [r3, #4]
  403226:	68a5      	ldr	r5, [r4, #8]
  403228:	f042 0201 	orr.w	r2, r2, #1
  40322c:	60e9      	str	r1, [r5, #12]
  40322e:	4630      	mov	r0, r6
  403230:	608d      	str	r5, [r1, #8]
  403232:	605a      	str	r2, [r3, #4]
  403234:	f000 fadc 	bl	4037f0 <__malloc_unlock>
  403238:	3408      	adds	r4, #8
  40323a:	4620      	mov	r0, r4
  40323c:	b003      	add	sp, #12
  40323e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403242:	2400      	movs	r4, #0
  403244:	4620      	mov	r0, r4
  403246:	230c      	movs	r3, #12
  403248:	6033      	str	r3, [r6, #0]
  40324a:	b003      	add	sp, #12
  40324c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403250:	2180      	movs	r1, #128	; 0x80
  403252:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403256:	203f      	movs	r0, #63	; 0x3f
  403258:	e748      	b.n	4030ec <_malloc_r+0x44>
  40325a:	4670      	mov	r0, lr
  40325c:	e75b      	b.n	403116 <_malloc_r+0x6e>
  40325e:	4423      	add	r3, r4
  403260:	685a      	ldr	r2, [r3, #4]
  403262:	68e1      	ldr	r1, [r4, #12]
  403264:	e7df      	b.n	403226 <_malloc_r+0x17e>
  403266:	4423      	add	r3, r4
  403268:	685a      	ldr	r2, [r3, #4]
  40326a:	4630      	mov	r0, r6
  40326c:	f042 0201 	orr.w	r2, r2, #1
  403270:	605a      	str	r2, [r3, #4]
  403272:	3408      	adds	r4, #8
  403274:	f000 fabc 	bl	4037f0 <__malloc_unlock>
  403278:	4620      	mov	r0, r4
  40327a:	b003      	add	sp, #12
  40327c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403280:	68bc      	ldr	r4, [r7, #8]
  403282:	6863      	ldr	r3, [r4, #4]
  403284:	f023 0803 	bic.w	r8, r3, #3
  403288:	45a8      	cmp	r8, r5
  40328a:	d304      	bcc.n	403296 <_malloc_r+0x1ee>
  40328c:	ebc5 0308 	rsb	r3, r5, r8
  403290:	2b0f      	cmp	r3, #15
  403292:	f300 808c 	bgt.w	4033ae <_malloc_r+0x306>
  403296:	4b55      	ldr	r3, [pc, #340]	; (4033ec <_malloc_r+0x344>)
  403298:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4033fc <_malloc_r+0x354>
  40329c:	681a      	ldr	r2, [r3, #0]
  40329e:	f8d9 3000 	ldr.w	r3, [r9]
  4032a2:	442a      	add	r2, r5
  4032a4:	3301      	adds	r3, #1
  4032a6:	eb04 0a08 	add.w	sl, r4, r8
  4032aa:	f000 8160 	beq.w	40356e <_malloc_r+0x4c6>
  4032ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4032b2:	320f      	adds	r2, #15
  4032b4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4032b8:	f022 020f 	bic.w	r2, r2, #15
  4032bc:	4611      	mov	r1, r2
  4032be:	4630      	mov	r0, r6
  4032c0:	9201      	str	r2, [sp, #4]
  4032c2:	f000 fa97 	bl	4037f4 <_sbrk_r>
  4032c6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4032ca:	4683      	mov	fp, r0
  4032cc:	9a01      	ldr	r2, [sp, #4]
  4032ce:	f000 8158 	beq.w	403582 <_malloc_r+0x4da>
  4032d2:	4582      	cmp	sl, r0
  4032d4:	f200 80fc 	bhi.w	4034d0 <_malloc_r+0x428>
  4032d8:	4b45      	ldr	r3, [pc, #276]	; (4033f0 <_malloc_r+0x348>)
  4032da:	45da      	cmp	sl, fp
  4032dc:	6819      	ldr	r1, [r3, #0]
  4032de:	4411      	add	r1, r2
  4032e0:	6019      	str	r1, [r3, #0]
  4032e2:	f000 8153 	beq.w	40358c <_malloc_r+0x4e4>
  4032e6:	f8d9 0000 	ldr.w	r0, [r9]
  4032ea:	f8df e110 	ldr.w	lr, [pc, #272]	; 4033fc <_malloc_r+0x354>
  4032ee:	3001      	adds	r0, #1
  4032f0:	bf1b      	ittet	ne
  4032f2:	ebca 0a0b 	rsbne	sl, sl, fp
  4032f6:	4451      	addne	r1, sl
  4032f8:	f8ce b000 	streq.w	fp, [lr]
  4032fc:	6019      	strne	r1, [r3, #0]
  4032fe:	f01b 0107 	ands.w	r1, fp, #7
  403302:	f000 8117 	beq.w	403534 <_malloc_r+0x48c>
  403306:	f1c1 0008 	rsb	r0, r1, #8
  40330a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40330e:	4483      	add	fp, r0
  403310:	3108      	adds	r1, #8
  403312:	445a      	add	r2, fp
  403314:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403318:	ebc2 0901 	rsb	r9, r2, r1
  40331c:	4649      	mov	r1, r9
  40331e:	4630      	mov	r0, r6
  403320:	9301      	str	r3, [sp, #4]
  403322:	f000 fa67 	bl	4037f4 <_sbrk_r>
  403326:	1c43      	adds	r3, r0, #1
  403328:	9b01      	ldr	r3, [sp, #4]
  40332a:	f000 813f 	beq.w	4035ac <_malloc_r+0x504>
  40332e:	ebcb 0200 	rsb	r2, fp, r0
  403332:	444a      	add	r2, r9
  403334:	f042 0201 	orr.w	r2, r2, #1
  403338:	6819      	ldr	r1, [r3, #0]
  40333a:	42bc      	cmp	r4, r7
  40333c:	4449      	add	r1, r9
  40333e:	f8c7 b008 	str.w	fp, [r7, #8]
  403342:	6019      	str	r1, [r3, #0]
  403344:	f8cb 2004 	str.w	r2, [fp, #4]
  403348:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4033f0 <_malloc_r+0x348>
  40334c:	d016      	beq.n	40337c <_malloc_r+0x2d4>
  40334e:	f1b8 0f0f 	cmp.w	r8, #15
  403352:	f240 80fd 	bls.w	403550 <_malloc_r+0x4a8>
  403356:	6862      	ldr	r2, [r4, #4]
  403358:	f1a8 030c 	sub.w	r3, r8, #12
  40335c:	f023 0307 	bic.w	r3, r3, #7
  403360:	f002 0201 	and.w	r2, r2, #1
  403364:	18e0      	adds	r0, r4, r3
  403366:	f04f 0e05 	mov.w	lr, #5
  40336a:	431a      	orrs	r2, r3
  40336c:	2b0f      	cmp	r3, #15
  40336e:	6062      	str	r2, [r4, #4]
  403370:	f8c0 e004 	str.w	lr, [r0, #4]
  403374:	f8c0 e008 	str.w	lr, [r0, #8]
  403378:	f200 811c 	bhi.w	4035b4 <_malloc_r+0x50c>
  40337c:	4b1d      	ldr	r3, [pc, #116]	; (4033f4 <_malloc_r+0x34c>)
  40337e:	68bc      	ldr	r4, [r7, #8]
  403380:	681a      	ldr	r2, [r3, #0]
  403382:	4291      	cmp	r1, r2
  403384:	bf88      	it	hi
  403386:	6019      	strhi	r1, [r3, #0]
  403388:	4b1b      	ldr	r3, [pc, #108]	; (4033f8 <_malloc_r+0x350>)
  40338a:	681a      	ldr	r2, [r3, #0]
  40338c:	4291      	cmp	r1, r2
  40338e:	6862      	ldr	r2, [r4, #4]
  403390:	bf88      	it	hi
  403392:	6019      	strhi	r1, [r3, #0]
  403394:	f022 0203 	bic.w	r2, r2, #3
  403398:	4295      	cmp	r5, r2
  40339a:	eba2 0305 	sub.w	r3, r2, r5
  40339e:	d801      	bhi.n	4033a4 <_malloc_r+0x2fc>
  4033a0:	2b0f      	cmp	r3, #15
  4033a2:	dc04      	bgt.n	4033ae <_malloc_r+0x306>
  4033a4:	4630      	mov	r0, r6
  4033a6:	f000 fa23 	bl	4037f0 <__malloc_unlock>
  4033aa:	2400      	movs	r4, #0
  4033ac:	e745      	b.n	40323a <_malloc_r+0x192>
  4033ae:	f045 0201 	orr.w	r2, r5, #1
  4033b2:	f043 0301 	orr.w	r3, r3, #1
  4033b6:	4425      	add	r5, r4
  4033b8:	6062      	str	r2, [r4, #4]
  4033ba:	4630      	mov	r0, r6
  4033bc:	60bd      	str	r5, [r7, #8]
  4033be:	3408      	adds	r4, #8
  4033c0:	606b      	str	r3, [r5, #4]
  4033c2:	f000 fa15 	bl	4037f0 <__malloc_unlock>
  4033c6:	4620      	mov	r0, r4
  4033c8:	b003      	add	sp, #12
  4033ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ce:	2b14      	cmp	r3, #20
  4033d0:	d971      	bls.n	4034b6 <_malloc_r+0x40e>
  4033d2:	2b54      	cmp	r3, #84	; 0x54
  4033d4:	f200 80a4 	bhi.w	403520 <_malloc_r+0x478>
  4033d8:	0b28      	lsrs	r0, r5, #12
  4033da:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4033de:	ea4f 014e 	mov.w	r1, lr, lsl #1
  4033e2:	306e      	adds	r0, #110	; 0x6e
  4033e4:	e682      	b.n	4030ec <_malloc_r+0x44>
  4033e6:	bf00      	nop
  4033e8:	2000052c 	.word	0x2000052c
  4033ec:	20000dd4 	.word	0x20000dd4
  4033f0:	20000dd8 	.word	0x20000dd8
  4033f4:	20000dd0 	.word	0x20000dd0
  4033f8:	20000dcc 	.word	0x20000dcc
  4033fc:	20000938 	.word	0x20000938
  403400:	0a5a      	lsrs	r2, r3, #9
  403402:	2a04      	cmp	r2, #4
  403404:	d95e      	bls.n	4034c4 <_malloc_r+0x41c>
  403406:	2a14      	cmp	r2, #20
  403408:	f200 80b3 	bhi.w	403572 <_malloc_r+0x4ca>
  40340c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403410:	0049      	lsls	r1, r1, #1
  403412:	325b      	adds	r2, #91	; 0x5b
  403414:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  403418:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40341c:	f1ac 0c08 	sub.w	ip, ip, #8
  403420:	458c      	cmp	ip, r1
  403422:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 4035fc <_malloc_r+0x554>
  403426:	f000 8088 	beq.w	40353a <_malloc_r+0x492>
  40342a:	684a      	ldr	r2, [r1, #4]
  40342c:	f022 0203 	bic.w	r2, r2, #3
  403430:	4293      	cmp	r3, r2
  403432:	d202      	bcs.n	40343a <_malloc_r+0x392>
  403434:	6889      	ldr	r1, [r1, #8]
  403436:	458c      	cmp	ip, r1
  403438:	d1f7      	bne.n	40342a <_malloc_r+0x382>
  40343a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40343e:	687a      	ldr	r2, [r7, #4]
  403440:	f8c4 c00c 	str.w	ip, [r4, #12]
  403444:	60a1      	str	r1, [r4, #8]
  403446:	f8cc 4008 	str.w	r4, [ip, #8]
  40344a:	60cc      	str	r4, [r1, #12]
  40344c:	e696      	b.n	40317c <_malloc_r+0xd4>
  40344e:	f045 0701 	orr.w	r7, r5, #1
  403452:	f042 0301 	orr.w	r3, r2, #1
  403456:	4425      	add	r5, r4
  403458:	6067      	str	r7, [r4, #4]
  40345a:	4630      	mov	r0, r6
  40345c:	614d      	str	r5, [r1, #20]
  40345e:	610d      	str	r5, [r1, #16]
  403460:	f8c5 e00c 	str.w	lr, [r5, #12]
  403464:	f8c5 e008 	str.w	lr, [r5, #8]
  403468:	606b      	str	r3, [r5, #4]
  40346a:	50aa      	str	r2, [r5, r2]
  40346c:	3408      	adds	r4, #8
  40346e:	f000 f9bf 	bl	4037f0 <__malloc_unlock>
  403472:	e6e2      	b.n	40323a <_malloc_r+0x192>
  403474:	684a      	ldr	r2, [r1, #4]
  403476:	e681      	b.n	40317c <_malloc_r+0xd4>
  403478:	f108 0801 	add.w	r8, r8, #1
  40347c:	f018 0f03 	tst.w	r8, #3
  403480:	f10c 0c08 	add.w	ip, ip, #8
  403484:	f47f ae8c 	bne.w	4031a0 <_malloc_r+0xf8>
  403488:	e030      	b.n	4034ec <_malloc_r+0x444>
  40348a:	68dc      	ldr	r4, [r3, #12]
  40348c:	42a3      	cmp	r3, r4
  40348e:	bf08      	it	eq
  403490:	3002      	addeq	r0, #2
  403492:	f43f ae40 	beq.w	403116 <_malloc_r+0x6e>
  403496:	e6c0      	b.n	40321a <_malloc_r+0x172>
  403498:	460c      	mov	r4, r1
  40349a:	440b      	add	r3, r1
  40349c:	685a      	ldr	r2, [r3, #4]
  40349e:	68c9      	ldr	r1, [r1, #12]
  4034a0:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4034a4:	f042 0201 	orr.w	r2, r2, #1
  4034a8:	605a      	str	r2, [r3, #4]
  4034aa:	4630      	mov	r0, r6
  4034ac:	60e9      	str	r1, [r5, #12]
  4034ae:	608d      	str	r5, [r1, #8]
  4034b0:	f000 f99e 	bl	4037f0 <__malloc_unlock>
  4034b4:	e6c1      	b.n	40323a <_malloc_r+0x192>
  4034b6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4034ba:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4034be:	ea4f 014e 	mov.w	r1, lr, lsl #1
  4034c2:	e613      	b.n	4030ec <_malloc_r+0x44>
  4034c4:	099a      	lsrs	r2, r3, #6
  4034c6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4034ca:	0049      	lsls	r1, r1, #1
  4034cc:	3238      	adds	r2, #56	; 0x38
  4034ce:	e7a1      	b.n	403414 <_malloc_r+0x36c>
  4034d0:	42bc      	cmp	r4, r7
  4034d2:	4b4a      	ldr	r3, [pc, #296]	; (4035fc <_malloc_r+0x554>)
  4034d4:	f43f af00 	beq.w	4032d8 <_malloc_r+0x230>
  4034d8:	689c      	ldr	r4, [r3, #8]
  4034da:	6862      	ldr	r2, [r4, #4]
  4034dc:	f022 0203 	bic.w	r2, r2, #3
  4034e0:	e75a      	b.n	403398 <_malloc_r+0x2f0>
  4034e2:	f859 3908 	ldr.w	r3, [r9], #-8
  4034e6:	4599      	cmp	r9, r3
  4034e8:	f040 8082 	bne.w	4035f0 <_malloc_r+0x548>
  4034ec:	f010 0f03 	tst.w	r0, #3
  4034f0:	f100 30ff 	add.w	r0, r0, #4294967295
  4034f4:	d1f5      	bne.n	4034e2 <_malloc_r+0x43a>
  4034f6:	687b      	ldr	r3, [r7, #4]
  4034f8:	ea23 0304 	bic.w	r3, r3, r4
  4034fc:	607b      	str	r3, [r7, #4]
  4034fe:	0064      	lsls	r4, r4, #1
  403500:	429c      	cmp	r4, r3
  403502:	f63f aebd 	bhi.w	403280 <_malloc_r+0x1d8>
  403506:	2c00      	cmp	r4, #0
  403508:	f43f aeba 	beq.w	403280 <_malloc_r+0x1d8>
  40350c:	421c      	tst	r4, r3
  40350e:	4640      	mov	r0, r8
  403510:	f47f ae42 	bne.w	403198 <_malloc_r+0xf0>
  403514:	0064      	lsls	r4, r4, #1
  403516:	421c      	tst	r4, r3
  403518:	f100 0004 	add.w	r0, r0, #4
  40351c:	d0fa      	beq.n	403514 <_malloc_r+0x46c>
  40351e:	e63b      	b.n	403198 <_malloc_r+0xf0>
  403520:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403524:	d818      	bhi.n	403558 <_malloc_r+0x4b0>
  403526:	0be8      	lsrs	r0, r5, #15
  403528:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  40352c:	ea4f 014e 	mov.w	r1, lr, lsl #1
  403530:	3077      	adds	r0, #119	; 0x77
  403532:	e5db      	b.n	4030ec <_malloc_r+0x44>
  403534:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403538:	e6eb      	b.n	403312 <_malloc_r+0x26a>
  40353a:	2101      	movs	r1, #1
  40353c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403540:	1092      	asrs	r2, r2, #2
  403542:	fa01 f202 	lsl.w	r2, r1, r2
  403546:	431a      	orrs	r2, r3
  403548:	f8c8 2004 	str.w	r2, [r8, #4]
  40354c:	4661      	mov	r1, ip
  40354e:	e777      	b.n	403440 <_malloc_r+0x398>
  403550:	2301      	movs	r3, #1
  403552:	f8cb 3004 	str.w	r3, [fp, #4]
  403556:	e725      	b.n	4033a4 <_malloc_r+0x2fc>
  403558:	f240 5254 	movw	r2, #1364	; 0x554
  40355c:	4293      	cmp	r3, r2
  40355e:	d820      	bhi.n	4035a2 <_malloc_r+0x4fa>
  403560:	0ca8      	lsrs	r0, r5, #18
  403562:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  403566:	ea4f 014e 	mov.w	r1, lr, lsl #1
  40356a:	307c      	adds	r0, #124	; 0x7c
  40356c:	e5be      	b.n	4030ec <_malloc_r+0x44>
  40356e:	3210      	adds	r2, #16
  403570:	e6a4      	b.n	4032bc <_malloc_r+0x214>
  403572:	2a54      	cmp	r2, #84	; 0x54
  403574:	d826      	bhi.n	4035c4 <_malloc_r+0x51c>
  403576:	0b1a      	lsrs	r2, r3, #12
  403578:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40357c:	0049      	lsls	r1, r1, #1
  40357e:	326e      	adds	r2, #110	; 0x6e
  403580:	e748      	b.n	403414 <_malloc_r+0x36c>
  403582:	68bc      	ldr	r4, [r7, #8]
  403584:	6862      	ldr	r2, [r4, #4]
  403586:	f022 0203 	bic.w	r2, r2, #3
  40358a:	e705      	b.n	403398 <_malloc_r+0x2f0>
  40358c:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403590:	2800      	cmp	r0, #0
  403592:	f47f aea8 	bne.w	4032e6 <_malloc_r+0x23e>
  403596:	4442      	add	r2, r8
  403598:	68bb      	ldr	r3, [r7, #8]
  40359a:	f042 0201 	orr.w	r2, r2, #1
  40359e:	605a      	str	r2, [r3, #4]
  4035a0:	e6ec      	b.n	40337c <_malloc_r+0x2d4>
  4035a2:	21fe      	movs	r1, #254	; 0xfe
  4035a4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4035a8:	207e      	movs	r0, #126	; 0x7e
  4035aa:	e59f      	b.n	4030ec <_malloc_r+0x44>
  4035ac:	2201      	movs	r2, #1
  4035ae:	f04f 0900 	mov.w	r9, #0
  4035b2:	e6c1      	b.n	403338 <_malloc_r+0x290>
  4035b4:	f104 0108 	add.w	r1, r4, #8
  4035b8:	4630      	mov	r0, r6
  4035ba:	f004 f827 	bl	40760c <_free_r>
  4035be:	f8d9 1000 	ldr.w	r1, [r9]
  4035c2:	e6db      	b.n	40337c <_malloc_r+0x2d4>
  4035c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4035c8:	d805      	bhi.n	4035d6 <_malloc_r+0x52e>
  4035ca:	0bda      	lsrs	r2, r3, #15
  4035cc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4035d0:	0049      	lsls	r1, r1, #1
  4035d2:	3277      	adds	r2, #119	; 0x77
  4035d4:	e71e      	b.n	403414 <_malloc_r+0x36c>
  4035d6:	f240 5154 	movw	r1, #1364	; 0x554
  4035da:	428a      	cmp	r2, r1
  4035dc:	d805      	bhi.n	4035ea <_malloc_r+0x542>
  4035de:	0c9a      	lsrs	r2, r3, #18
  4035e0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4035e4:	0049      	lsls	r1, r1, #1
  4035e6:	327c      	adds	r2, #124	; 0x7c
  4035e8:	e714      	b.n	403414 <_malloc_r+0x36c>
  4035ea:	21fe      	movs	r1, #254	; 0xfe
  4035ec:	227e      	movs	r2, #126	; 0x7e
  4035ee:	e711      	b.n	403414 <_malloc_r+0x36c>
  4035f0:	687b      	ldr	r3, [r7, #4]
  4035f2:	e784      	b.n	4034fe <_malloc_r+0x456>
  4035f4:	08e8      	lsrs	r0, r5, #3
  4035f6:	1c43      	adds	r3, r0, #1
  4035f8:	005b      	lsls	r3, r3, #1
  4035fa:	e605      	b.n	403208 <_malloc_r+0x160>
  4035fc:	2000052c 	.word	0x2000052c

00403600 <memcmp>:
  403600:	2a03      	cmp	r2, #3
  403602:	b470      	push	{r4, r5, r6}
  403604:	d926      	bls.n	403654 <memcmp+0x54>
  403606:	ea40 0301 	orr.w	r3, r0, r1
  40360a:	079b      	lsls	r3, r3, #30
  40360c:	d011      	beq.n	403632 <memcmp+0x32>
  40360e:	7804      	ldrb	r4, [r0, #0]
  403610:	780d      	ldrb	r5, [r1, #0]
  403612:	42ac      	cmp	r4, r5
  403614:	d122      	bne.n	40365c <memcmp+0x5c>
  403616:	4402      	add	r2, r0
  403618:	1c43      	adds	r3, r0, #1
  40361a:	e005      	b.n	403628 <memcmp+0x28>
  40361c:	f813 4b01 	ldrb.w	r4, [r3], #1
  403620:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  403624:	42ac      	cmp	r4, r5
  403626:	d119      	bne.n	40365c <memcmp+0x5c>
  403628:	4293      	cmp	r3, r2
  40362a:	d1f7      	bne.n	40361c <memcmp+0x1c>
  40362c:	2000      	movs	r0, #0
  40362e:	bc70      	pop	{r4, r5, r6}
  403630:	4770      	bx	lr
  403632:	460c      	mov	r4, r1
  403634:	4603      	mov	r3, r0
  403636:	681e      	ldr	r6, [r3, #0]
  403638:	6825      	ldr	r5, [r4, #0]
  40363a:	4618      	mov	r0, r3
  40363c:	42ae      	cmp	r6, r5
  40363e:	4621      	mov	r1, r4
  403640:	f103 0304 	add.w	r3, r3, #4
  403644:	f104 0404 	add.w	r4, r4, #4
  403648:	d1e1      	bne.n	40360e <memcmp+0xe>
  40364a:	3a04      	subs	r2, #4
  40364c:	2a03      	cmp	r2, #3
  40364e:	4618      	mov	r0, r3
  403650:	4621      	mov	r1, r4
  403652:	d8f0      	bhi.n	403636 <memcmp+0x36>
  403654:	2a00      	cmp	r2, #0
  403656:	d1da      	bne.n	40360e <memcmp+0xe>
  403658:	4610      	mov	r0, r2
  40365a:	e7e8      	b.n	40362e <memcmp+0x2e>
  40365c:	1b60      	subs	r0, r4, r5
  40365e:	bc70      	pop	{r4, r5, r6}
  403660:	4770      	bx	lr
  403662:	bf00      	nop

00403664 <memcpy>:
  403664:	4684      	mov	ip, r0
  403666:	ea41 0300 	orr.w	r3, r1, r0
  40366a:	f013 0303 	ands.w	r3, r3, #3
  40366e:	d149      	bne.n	403704 <memcpy+0xa0>
  403670:	3a40      	subs	r2, #64	; 0x40
  403672:	d323      	bcc.n	4036bc <memcpy+0x58>
  403674:	680b      	ldr	r3, [r1, #0]
  403676:	6003      	str	r3, [r0, #0]
  403678:	684b      	ldr	r3, [r1, #4]
  40367a:	6043      	str	r3, [r0, #4]
  40367c:	688b      	ldr	r3, [r1, #8]
  40367e:	6083      	str	r3, [r0, #8]
  403680:	68cb      	ldr	r3, [r1, #12]
  403682:	60c3      	str	r3, [r0, #12]
  403684:	690b      	ldr	r3, [r1, #16]
  403686:	6103      	str	r3, [r0, #16]
  403688:	694b      	ldr	r3, [r1, #20]
  40368a:	6143      	str	r3, [r0, #20]
  40368c:	698b      	ldr	r3, [r1, #24]
  40368e:	6183      	str	r3, [r0, #24]
  403690:	69cb      	ldr	r3, [r1, #28]
  403692:	61c3      	str	r3, [r0, #28]
  403694:	6a0b      	ldr	r3, [r1, #32]
  403696:	6203      	str	r3, [r0, #32]
  403698:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40369a:	6243      	str	r3, [r0, #36]	; 0x24
  40369c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40369e:	6283      	str	r3, [r0, #40]	; 0x28
  4036a0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4036a2:	62c3      	str	r3, [r0, #44]	; 0x2c
  4036a4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4036a6:	6303      	str	r3, [r0, #48]	; 0x30
  4036a8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  4036aa:	6343      	str	r3, [r0, #52]	; 0x34
  4036ac:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  4036ae:	6383      	str	r3, [r0, #56]	; 0x38
  4036b0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4036b2:	63c3      	str	r3, [r0, #60]	; 0x3c
  4036b4:	3040      	adds	r0, #64	; 0x40
  4036b6:	3140      	adds	r1, #64	; 0x40
  4036b8:	3a40      	subs	r2, #64	; 0x40
  4036ba:	d2db      	bcs.n	403674 <memcpy+0x10>
  4036bc:	3230      	adds	r2, #48	; 0x30
  4036be:	d30b      	bcc.n	4036d8 <memcpy+0x74>
  4036c0:	680b      	ldr	r3, [r1, #0]
  4036c2:	6003      	str	r3, [r0, #0]
  4036c4:	684b      	ldr	r3, [r1, #4]
  4036c6:	6043      	str	r3, [r0, #4]
  4036c8:	688b      	ldr	r3, [r1, #8]
  4036ca:	6083      	str	r3, [r0, #8]
  4036cc:	68cb      	ldr	r3, [r1, #12]
  4036ce:	60c3      	str	r3, [r0, #12]
  4036d0:	3010      	adds	r0, #16
  4036d2:	3110      	adds	r1, #16
  4036d4:	3a10      	subs	r2, #16
  4036d6:	d2f3      	bcs.n	4036c0 <memcpy+0x5c>
  4036d8:	320c      	adds	r2, #12
  4036da:	d305      	bcc.n	4036e8 <memcpy+0x84>
  4036dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4036e0:	f840 3b04 	str.w	r3, [r0], #4
  4036e4:	3a04      	subs	r2, #4
  4036e6:	d2f9      	bcs.n	4036dc <memcpy+0x78>
  4036e8:	3204      	adds	r2, #4
  4036ea:	d008      	beq.n	4036fe <memcpy+0x9a>
  4036ec:	07d2      	lsls	r2, r2, #31
  4036ee:	bf1c      	itt	ne
  4036f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4036f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4036f8:	d301      	bcc.n	4036fe <memcpy+0x9a>
  4036fa:	880b      	ldrh	r3, [r1, #0]
  4036fc:	8003      	strh	r3, [r0, #0]
  4036fe:	4660      	mov	r0, ip
  403700:	4770      	bx	lr
  403702:	bf00      	nop
  403704:	2a08      	cmp	r2, #8
  403706:	d313      	bcc.n	403730 <memcpy+0xcc>
  403708:	078b      	lsls	r3, r1, #30
  40370a:	d0b1      	beq.n	403670 <memcpy+0xc>
  40370c:	f010 0303 	ands.w	r3, r0, #3
  403710:	d0ae      	beq.n	403670 <memcpy+0xc>
  403712:	f1c3 0304 	rsb	r3, r3, #4
  403716:	1ad2      	subs	r2, r2, r3
  403718:	07db      	lsls	r3, r3, #31
  40371a:	bf1c      	itt	ne
  40371c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403720:	f800 3b01 	strbne.w	r3, [r0], #1
  403724:	d3a4      	bcc.n	403670 <memcpy+0xc>
  403726:	f831 3b02 	ldrh.w	r3, [r1], #2
  40372a:	f820 3b02 	strh.w	r3, [r0], #2
  40372e:	e79f      	b.n	403670 <memcpy+0xc>
  403730:	3a04      	subs	r2, #4
  403732:	d3d9      	bcc.n	4036e8 <memcpy+0x84>
  403734:	3a01      	subs	r2, #1
  403736:	f811 3b01 	ldrb.w	r3, [r1], #1
  40373a:	f800 3b01 	strb.w	r3, [r0], #1
  40373e:	d2f9      	bcs.n	403734 <memcpy+0xd0>
  403740:	780b      	ldrb	r3, [r1, #0]
  403742:	7003      	strb	r3, [r0, #0]
  403744:	784b      	ldrb	r3, [r1, #1]
  403746:	7043      	strb	r3, [r0, #1]
  403748:	788b      	ldrb	r3, [r1, #2]
  40374a:	7083      	strb	r3, [r0, #2]
  40374c:	4660      	mov	r0, ip
  40374e:	4770      	bx	lr

00403750 <memset>:
  403750:	b470      	push	{r4, r5, r6}
  403752:	0784      	lsls	r4, r0, #30
  403754:	d046      	beq.n	4037e4 <memset+0x94>
  403756:	1e54      	subs	r4, r2, #1
  403758:	2a00      	cmp	r2, #0
  40375a:	d041      	beq.n	4037e0 <memset+0x90>
  40375c:	b2cd      	uxtb	r5, r1
  40375e:	4603      	mov	r3, r0
  403760:	e002      	b.n	403768 <memset+0x18>
  403762:	1e62      	subs	r2, r4, #1
  403764:	b3e4      	cbz	r4, 4037e0 <memset+0x90>
  403766:	4614      	mov	r4, r2
  403768:	f803 5b01 	strb.w	r5, [r3], #1
  40376c:	079a      	lsls	r2, r3, #30
  40376e:	d1f8      	bne.n	403762 <memset+0x12>
  403770:	2c03      	cmp	r4, #3
  403772:	d92e      	bls.n	4037d2 <memset+0x82>
  403774:	b2cd      	uxtb	r5, r1
  403776:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40377a:	2c0f      	cmp	r4, #15
  40377c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403780:	d919      	bls.n	4037b6 <memset+0x66>
  403782:	4626      	mov	r6, r4
  403784:	f103 0210 	add.w	r2, r3, #16
  403788:	3e10      	subs	r6, #16
  40378a:	2e0f      	cmp	r6, #15
  40378c:	f842 5c10 	str.w	r5, [r2, #-16]
  403790:	f842 5c0c 	str.w	r5, [r2, #-12]
  403794:	f842 5c08 	str.w	r5, [r2, #-8]
  403798:	f842 5c04 	str.w	r5, [r2, #-4]
  40379c:	f102 0210 	add.w	r2, r2, #16
  4037a0:	d8f2      	bhi.n	403788 <memset+0x38>
  4037a2:	f1a4 0210 	sub.w	r2, r4, #16
  4037a6:	f022 020f 	bic.w	r2, r2, #15
  4037aa:	f004 040f 	and.w	r4, r4, #15
  4037ae:	3210      	adds	r2, #16
  4037b0:	2c03      	cmp	r4, #3
  4037b2:	4413      	add	r3, r2
  4037b4:	d90d      	bls.n	4037d2 <memset+0x82>
  4037b6:	461e      	mov	r6, r3
  4037b8:	4622      	mov	r2, r4
  4037ba:	3a04      	subs	r2, #4
  4037bc:	2a03      	cmp	r2, #3
  4037be:	f846 5b04 	str.w	r5, [r6], #4
  4037c2:	d8fa      	bhi.n	4037ba <memset+0x6a>
  4037c4:	1f22      	subs	r2, r4, #4
  4037c6:	f022 0203 	bic.w	r2, r2, #3
  4037ca:	3204      	adds	r2, #4
  4037cc:	4413      	add	r3, r2
  4037ce:	f004 0403 	and.w	r4, r4, #3
  4037d2:	b12c      	cbz	r4, 4037e0 <memset+0x90>
  4037d4:	b2c9      	uxtb	r1, r1
  4037d6:	441c      	add	r4, r3
  4037d8:	f803 1b01 	strb.w	r1, [r3], #1
  4037dc:	42a3      	cmp	r3, r4
  4037de:	d1fb      	bne.n	4037d8 <memset+0x88>
  4037e0:	bc70      	pop	{r4, r5, r6}
  4037e2:	4770      	bx	lr
  4037e4:	4614      	mov	r4, r2
  4037e6:	4603      	mov	r3, r0
  4037e8:	e7c2      	b.n	403770 <memset+0x20>
  4037ea:	bf00      	nop

004037ec <__malloc_lock>:
  4037ec:	4770      	bx	lr
  4037ee:	bf00      	nop

004037f0 <__malloc_unlock>:
  4037f0:	4770      	bx	lr
  4037f2:	bf00      	nop

004037f4 <_sbrk_r>:
  4037f4:	b538      	push	{r3, r4, r5, lr}
  4037f6:	4c07      	ldr	r4, [pc, #28]	; (403814 <_sbrk_r+0x20>)
  4037f8:	2300      	movs	r3, #0
  4037fa:	4605      	mov	r5, r0
  4037fc:	4608      	mov	r0, r1
  4037fe:	6023      	str	r3, [r4, #0]
  403800:	f7fd fddc 	bl	4013bc <_sbrk>
  403804:	1c43      	adds	r3, r0, #1
  403806:	d000      	beq.n	40380a <_sbrk_r+0x16>
  403808:	bd38      	pop	{r3, r4, r5, pc}
  40380a:	6823      	ldr	r3, [r4, #0]
  40380c:	2b00      	cmp	r3, #0
  40380e:	d0fb      	beq.n	403808 <_sbrk_r+0x14>
  403810:	602b      	str	r3, [r5, #0]
  403812:	bd38      	pop	{r3, r4, r5, pc}
  403814:	20000e30 	.word	0x20000e30

00403818 <setbuf>:
  403818:	2900      	cmp	r1, #0
  40381a:	bf0c      	ite	eq
  40381c:	2202      	moveq	r2, #2
  40381e:	2200      	movne	r2, #0
  403820:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403824:	f000 b800 	b.w	403828 <setvbuf>

00403828 <setvbuf>:
  403828:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40382c:	4d51      	ldr	r5, [pc, #324]	; (403974 <setvbuf+0x14c>)
  40382e:	b083      	sub	sp, #12
  403830:	682d      	ldr	r5, [r5, #0]
  403832:	4604      	mov	r4, r0
  403834:	460f      	mov	r7, r1
  403836:	4690      	mov	r8, r2
  403838:	461e      	mov	r6, r3
  40383a:	b115      	cbz	r5, 403842 <setvbuf+0x1a>
  40383c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40383e:	2b00      	cmp	r3, #0
  403840:	d079      	beq.n	403936 <setvbuf+0x10e>
  403842:	f1b8 0f02 	cmp.w	r8, #2
  403846:	d004      	beq.n	403852 <setvbuf+0x2a>
  403848:	f1b8 0f01 	cmp.w	r8, #1
  40384c:	d87f      	bhi.n	40394e <setvbuf+0x126>
  40384e:	2e00      	cmp	r6, #0
  403850:	db7d      	blt.n	40394e <setvbuf+0x126>
  403852:	4621      	mov	r1, r4
  403854:	4628      	mov	r0, r5
  403856:	f003 fd7d 	bl	407354 <_fflush_r>
  40385a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40385c:	b141      	cbz	r1, 403870 <setvbuf+0x48>
  40385e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403862:	4299      	cmp	r1, r3
  403864:	d002      	beq.n	40386c <setvbuf+0x44>
  403866:	4628      	mov	r0, r5
  403868:	f003 fed0 	bl	40760c <_free_r>
  40386c:	2300      	movs	r3, #0
  40386e:	6323      	str	r3, [r4, #48]	; 0x30
  403870:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403874:	2200      	movs	r2, #0
  403876:	61a2      	str	r2, [r4, #24]
  403878:	6062      	str	r2, [r4, #4]
  40387a:	061a      	lsls	r2, r3, #24
  40387c:	d454      	bmi.n	403928 <setvbuf+0x100>
  40387e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403882:	f023 0303 	bic.w	r3, r3, #3
  403886:	f1b8 0f02 	cmp.w	r8, #2
  40388a:	81a3      	strh	r3, [r4, #12]
  40388c:	d039      	beq.n	403902 <setvbuf+0xda>
  40388e:	ab01      	add	r3, sp, #4
  403890:	466a      	mov	r2, sp
  403892:	4621      	mov	r1, r4
  403894:	4628      	mov	r0, r5
  403896:	f004 f95b 	bl	407b50 <__swhatbuf_r>
  40389a:	89a3      	ldrh	r3, [r4, #12]
  40389c:	4318      	orrs	r0, r3
  40389e:	81a0      	strh	r0, [r4, #12]
  4038a0:	b326      	cbz	r6, 4038ec <setvbuf+0xc4>
  4038a2:	b327      	cbz	r7, 4038ee <setvbuf+0xc6>
  4038a4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4038a6:	2b00      	cmp	r3, #0
  4038a8:	d04d      	beq.n	403946 <setvbuf+0x11e>
  4038aa:	9b00      	ldr	r3, [sp, #0]
  4038ac:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4038b0:	429e      	cmp	r6, r3
  4038b2:	bf1c      	itt	ne
  4038b4:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4038b8:	81a0      	strhne	r0, [r4, #12]
  4038ba:	f1b8 0f01 	cmp.w	r8, #1
  4038be:	bf08      	it	eq
  4038c0:	f040 0001 	orreq.w	r0, r0, #1
  4038c4:	b283      	uxth	r3, r0
  4038c6:	bf08      	it	eq
  4038c8:	81a0      	strheq	r0, [r4, #12]
  4038ca:	f003 0008 	and.w	r0, r3, #8
  4038ce:	b280      	uxth	r0, r0
  4038d0:	6027      	str	r7, [r4, #0]
  4038d2:	6127      	str	r7, [r4, #16]
  4038d4:	6166      	str	r6, [r4, #20]
  4038d6:	b318      	cbz	r0, 403920 <setvbuf+0xf8>
  4038d8:	f013 0001 	ands.w	r0, r3, #1
  4038dc:	d02f      	beq.n	40393e <setvbuf+0x116>
  4038de:	2000      	movs	r0, #0
  4038e0:	4276      	negs	r6, r6
  4038e2:	61a6      	str	r6, [r4, #24]
  4038e4:	60a0      	str	r0, [r4, #8]
  4038e6:	b003      	add	sp, #12
  4038e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4038ec:	9e00      	ldr	r6, [sp, #0]
  4038ee:	4630      	mov	r0, r6
  4038f0:	f7ff fbca 	bl	403088 <malloc>
  4038f4:	4607      	mov	r7, r0
  4038f6:	b368      	cbz	r0, 403954 <setvbuf+0x12c>
  4038f8:	89a3      	ldrh	r3, [r4, #12]
  4038fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4038fe:	81a3      	strh	r3, [r4, #12]
  403900:	e7d0      	b.n	4038a4 <setvbuf+0x7c>
  403902:	2000      	movs	r0, #0
  403904:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403908:	f043 0302 	orr.w	r3, r3, #2
  40390c:	2500      	movs	r5, #0
  40390e:	2101      	movs	r1, #1
  403910:	81a3      	strh	r3, [r4, #12]
  403912:	60a5      	str	r5, [r4, #8]
  403914:	6022      	str	r2, [r4, #0]
  403916:	6122      	str	r2, [r4, #16]
  403918:	6161      	str	r1, [r4, #20]
  40391a:	b003      	add	sp, #12
  40391c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403920:	60a0      	str	r0, [r4, #8]
  403922:	b003      	add	sp, #12
  403924:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403928:	6921      	ldr	r1, [r4, #16]
  40392a:	4628      	mov	r0, r5
  40392c:	f003 fe6e 	bl	40760c <_free_r>
  403930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403934:	e7a3      	b.n	40387e <setvbuf+0x56>
  403936:	4628      	mov	r0, r5
  403938:	f003 fda0 	bl	40747c <__sinit>
  40393c:	e781      	b.n	403842 <setvbuf+0x1a>
  40393e:	60a6      	str	r6, [r4, #8]
  403940:	b003      	add	sp, #12
  403942:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403946:	4628      	mov	r0, r5
  403948:	f003 fd98 	bl	40747c <__sinit>
  40394c:	e7ad      	b.n	4038aa <setvbuf+0x82>
  40394e:	f04f 30ff 	mov.w	r0, #4294967295
  403952:	e7e2      	b.n	40391a <setvbuf+0xf2>
  403954:	f8dd 9000 	ldr.w	r9, [sp]
  403958:	45b1      	cmp	r9, r6
  40395a:	d006      	beq.n	40396a <setvbuf+0x142>
  40395c:	4648      	mov	r0, r9
  40395e:	f7ff fb93 	bl	403088 <malloc>
  403962:	4607      	mov	r7, r0
  403964:	b108      	cbz	r0, 40396a <setvbuf+0x142>
  403966:	464e      	mov	r6, r9
  403968:	e7c6      	b.n	4038f8 <setvbuf+0xd0>
  40396a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40396e:	f04f 30ff 	mov.w	r0, #4294967295
  403972:	e7c7      	b.n	403904 <setvbuf+0xdc>
  403974:	20000528 	.word	0x20000528

00403978 <sprintf>:
  403978:	b40e      	push	{r1, r2, r3}
  40397a:	4601      	mov	r1, r0
  40397c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40397e:	f64f 77ff 	movw	r7, #65535	; 0xffff
  403982:	b09c      	sub	sp, #112	; 0x70
  403984:	ac21      	add	r4, sp, #132	; 0x84
  403986:	f854 2b04 	ldr.w	r2, [r4], #4
  40398a:	480d      	ldr	r0, [pc, #52]	; (4039c0 <sprintf+0x48>)
  40398c:	4623      	mov	r3, r4
  40398e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  403992:	9102      	str	r1, [sp, #8]
  403994:	9106      	str	r1, [sp, #24]
  403996:	f44f 7602 	mov.w	r6, #520	; 0x208
  40399a:	a902      	add	r1, sp, #8
  40399c:	6800      	ldr	r0, [r0, #0]
  40399e:	9401      	str	r4, [sp, #4]
  4039a0:	f8ad 7016 	strh.w	r7, [sp, #22]
  4039a4:	f8ad 6014 	strh.w	r6, [sp, #20]
  4039a8:	9504      	str	r5, [sp, #16]
  4039aa:	9507      	str	r5, [sp, #28]
  4039ac:	f000 f8ea 	bl	403b84 <_svfprintf_r>
  4039b0:	9b02      	ldr	r3, [sp, #8]
  4039b2:	2200      	movs	r2, #0
  4039b4:	701a      	strb	r2, [r3, #0]
  4039b6:	b01c      	add	sp, #112	; 0x70
  4039b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4039bc:	b003      	add	sp, #12
  4039be:	4770      	bx	lr
  4039c0:	20000528 	.word	0x20000528

004039c4 <strcat>:
  4039c4:	0783      	lsls	r3, r0, #30
  4039c6:	b510      	push	{r4, lr}
  4039c8:	4604      	mov	r4, r0
  4039ca:	d110      	bne.n	4039ee <strcat+0x2a>
  4039cc:	6802      	ldr	r2, [r0, #0]
  4039ce:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  4039d2:	ea23 0302 	bic.w	r3, r3, r2
  4039d6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4039da:	d108      	bne.n	4039ee <strcat+0x2a>
  4039dc:	f850 2f04 	ldr.w	r2, [r0, #4]!
  4039e0:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  4039e4:	ea23 0302 	bic.w	r3, r3, r2
  4039e8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4039ec:	d0f6      	beq.n	4039dc <strcat+0x18>
  4039ee:	7803      	ldrb	r3, [r0, #0]
  4039f0:	b11b      	cbz	r3, 4039fa <strcat+0x36>
  4039f2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4039f6:	2b00      	cmp	r3, #0
  4039f8:	d1fb      	bne.n	4039f2 <strcat+0x2e>
  4039fa:	f000 f803 	bl	403a04 <strcpy>
  4039fe:	4620      	mov	r0, r4
  403a00:	bd10      	pop	{r4, pc}
  403a02:	bf00      	nop

00403a04 <strcpy>:
  403a04:	ea80 0201 	eor.w	r2, r0, r1
  403a08:	4684      	mov	ip, r0
  403a0a:	f012 0f03 	tst.w	r2, #3
  403a0e:	d14f      	bne.n	403ab0 <strcpy+0xac>
  403a10:	f011 0f03 	tst.w	r1, #3
  403a14:	d132      	bne.n	403a7c <strcpy+0x78>
  403a16:	f84d 4d04 	str.w	r4, [sp, #-4]!
  403a1a:	f011 0f04 	tst.w	r1, #4
  403a1e:	f851 3b04 	ldr.w	r3, [r1], #4
  403a22:	d00b      	beq.n	403a3c <strcpy+0x38>
  403a24:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403a28:	439a      	bics	r2, r3
  403a2a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403a2e:	bf04      	itt	eq
  403a30:	f84c 3b04 	streq.w	r3, [ip], #4
  403a34:	f851 3b04 	ldreq.w	r3, [r1], #4
  403a38:	d116      	bne.n	403a68 <strcpy+0x64>
  403a3a:	bf00      	nop
  403a3c:	f851 4b04 	ldr.w	r4, [r1], #4
  403a40:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403a44:	439a      	bics	r2, r3
  403a46:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403a4a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  403a4e:	d10b      	bne.n	403a68 <strcpy+0x64>
  403a50:	f84c 3b04 	str.w	r3, [ip], #4
  403a54:	43a2      	bics	r2, r4
  403a56:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403a5a:	bf04      	itt	eq
  403a5c:	f851 3b04 	ldreq.w	r3, [r1], #4
  403a60:	f84c 4b04 	streq.w	r4, [ip], #4
  403a64:	d0ea      	beq.n	403a3c <strcpy+0x38>
  403a66:	4623      	mov	r3, r4
  403a68:	f80c 3b01 	strb.w	r3, [ip], #1
  403a6c:	f013 0fff 	tst.w	r3, #255	; 0xff
  403a70:	ea4f 2333 	mov.w	r3, r3, ror #8
  403a74:	d1f8      	bne.n	403a68 <strcpy+0x64>
  403a76:	f85d 4b04 	ldr.w	r4, [sp], #4
  403a7a:	4770      	bx	lr
  403a7c:	f011 0f01 	tst.w	r1, #1
  403a80:	d006      	beq.n	403a90 <strcpy+0x8c>
  403a82:	f811 2b01 	ldrb.w	r2, [r1], #1
  403a86:	f80c 2b01 	strb.w	r2, [ip], #1
  403a8a:	2a00      	cmp	r2, #0
  403a8c:	bf08      	it	eq
  403a8e:	4770      	bxeq	lr
  403a90:	f011 0f02 	tst.w	r1, #2
  403a94:	d0bf      	beq.n	403a16 <strcpy+0x12>
  403a96:	f831 2b02 	ldrh.w	r2, [r1], #2
  403a9a:	f012 0fff 	tst.w	r2, #255	; 0xff
  403a9e:	bf16      	itet	ne
  403aa0:	f82c 2b02 	strhne.w	r2, [ip], #2
  403aa4:	f88c 2000 	strbeq.w	r2, [ip]
  403aa8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  403aac:	d1b3      	bne.n	403a16 <strcpy+0x12>
  403aae:	4770      	bx	lr
  403ab0:	f811 2b01 	ldrb.w	r2, [r1], #1
  403ab4:	f80c 2b01 	strb.w	r2, [ip], #1
  403ab8:	2a00      	cmp	r2, #0
  403aba:	d1f9      	bne.n	403ab0 <strcpy+0xac>
  403abc:	4770      	bx	lr
  403abe:	bf00      	nop

00403ac0 <strlen>:
  403ac0:	f020 0103 	bic.w	r1, r0, #3
  403ac4:	f010 0003 	ands.w	r0, r0, #3
  403ac8:	f1c0 0000 	rsb	r0, r0, #0
  403acc:	f851 3b04 	ldr.w	r3, [r1], #4
  403ad0:	f100 0c04 	add.w	ip, r0, #4
  403ad4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403ad8:	f06f 0200 	mvn.w	r2, #0
  403adc:	bf1c      	itt	ne
  403ade:	fa22 f20c 	lsrne.w	r2, r2, ip
  403ae2:	4313      	orrne	r3, r2
  403ae4:	f04f 0c01 	mov.w	ip, #1
  403ae8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  403aec:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  403af0:	eba3 020c 	sub.w	r2, r3, ip
  403af4:	ea22 0203 	bic.w	r2, r2, r3
  403af8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403afc:	bf04      	itt	eq
  403afe:	f851 3b04 	ldreq.w	r3, [r1], #4
  403b02:	3004      	addeq	r0, #4
  403b04:	d0f4      	beq.n	403af0 <strlen+0x30>
  403b06:	f1c2 0100 	rsb	r1, r2, #0
  403b0a:	ea02 0201 	and.w	r2, r2, r1
  403b0e:	fab2 f282 	clz	r2, r2
  403b12:	f1c2 021f 	rsb	r2, r2, #31
  403b16:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403b1a:	4770      	bx	lr

00403b1c <strncpy>:
  403b1c:	ea40 0301 	orr.w	r3, r0, r1
  403b20:	079b      	lsls	r3, r3, #30
  403b22:	b470      	push	{r4, r5, r6}
  403b24:	d12b      	bne.n	403b7e <strncpy+0x62>
  403b26:	2a03      	cmp	r2, #3
  403b28:	d929      	bls.n	403b7e <strncpy+0x62>
  403b2a:	460c      	mov	r4, r1
  403b2c:	4603      	mov	r3, r0
  403b2e:	4621      	mov	r1, r4
  403b30:	f854 6b04 	ldr.w	r6, [r4], #4
  403b34:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  403b38:	ea25 0506 	bic.w	r5, r5, r6
  403b3c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  403b40:	d106      	bne.n	403b50 <strncpy+0x34>
  403b42:	3a04      	subs	r2, #4
  403b44:	2a03      	cmp	r2, #3
  403b46:	f843 6b04 	str.w	r6, [r3], #4
  403b4a:	4621      	mov	r1, r4
  403b4c:	d8ef      	bhi.n	403b2e <strncpy+0x12>
  403b4e:	b1a2      	cbz	r2, 403b7a <strncpy+0x5e>
  403b50:	780c      	ldrb	r4, [r1, #0]
  403b52:	3a01      	subs	r2, #1
  403b54:	701c      	strb	r4, [r3, #0]
  403b56:	3101      	adds	r1, #1
  403b58:	3301      	adds	r3, #1
  403b5a:	b13c      	cbz	r4, 403b6c <strncpy+0x50>
  403b5c:	b16a      	cbz	r2, 403b7a <strncpy+0x5e>
  403b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403b62:	3a01      	subs	r2, #1
  403b64:	f803 4b01 	strb.w	r4, [r3], #1
  403b68:	2c00      	cmp	r4, #0
  403b6a:	d1f7      	bne.n	403b5c <strncpy+0x40>
  403b6c:	b12a      	cbz	r2, 403b7a <strncpy+0x5e>
  403b6e:	441a      	add	r2, r3
  403b70:	2100      	movs	r1, #0
  403b72:	f803 1b01 	strb.w	r1, [r3], #1
  403b76:	429a      	cmp	r2, r3
  403b78:	d1fb      	bne.n	403b72 <strncpy+0x56>
  403b7a:	bc70      	pop	{r4, r5, r6}
  403b7c:	4770      	bx	lr
  403b7e:	4603      	mov	r3, r0
  403b80:	e7e5      	b.n	403b4e <strncpy+0x32>
  403b82:	bf00      	nop

00403b84 <_svfprintf_r>:
  403b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b88:	b0c1      	sub	sp, #260	; 0x104
  403b8a:	460c      	mov	r4, r1
  403b8c:	9109      	str	r1, [sp, #36]	; 0x24
  403b8e:	4615      	mov	r5, r2
  403b90:	930e      	str	r3, [sp, #56]	; 0x38
  403b92:	900a      	str	r0, [sp, #40]	; 0x28
  403b94:	f003 ffd8 	bl	407b48 <_localeconv_r>
  403b98:	6803      	ldr	r3, [r0, #0]
  403b9a:	4618      	mov	r0, r3
  403b9c:	9317      	str	r3, [sp, #92]	; 0x5c
  403b9e:	f7ff ff8f 	bl	403ac0 <strlen>
  403ba2:	89a3      	ldrh	r3, [r4, #12]
  403ba4:	9016      	str	r0, [sp, #88]	; 0x58
  403ba6:	061e      	lsls	r6, r3, #24
  403ba8:	d503      	bpl.n	403bb2 <_svfprintf_r+0x2e>
  403baa:	6923      	ldr	r3, [r4, #16]
  403bac:	2b00      	cmp	r3, #0
  403bae:	f001 815d 	beq.w	404e6c <_svfprintf_r+0x12e8>
  403bb2:	2300      	movs	r3, #0
  403bb4:	461a      	mov	r2, r3
  403bb6:	46a8      	mov	r8, r5
  403bb8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403bbc:	f8df a460 	ldr.w	sl, [pc, #1120]	; 404020 <_svfprintf_r+0x49c>
  403bc0:	9312      	str	r3, [sp, #72]	; 0x48
  403bc2:	9319      	str	r3, [sp, #100]	; 0x64
  403bc4:	930b      	str	r3, [sp, #44]	; 0x2c
  403bc6:	9325      	str	r3, [sp, #148]	; 0x94
  403bc8:	9324      	str	r3, [sp, #144]	; 0x90
  403bca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
  403bce:	9214      	str	r2, [sp, #80]	; 0x50
  403bd0:	9215      	str	r2, [sp, #84]	; 0x54
  403bd2:	f898 3000 	ldrb.w	r3, [r8]
  403bd6:	4644      	mov	r4, r8
  403bd8:	b1eb      	cbz	r3, 403c16 <_svfprintf_r+0x92>
  403bda:	2b25      	cmp	r3, #37	; 0x25
  403bdc:	d102      	bne.n	403be4 <_svfprintf_r+0x60>
  403bde:	e01a      	b.n	403c16 <_svfprintf_r+0x92>
  403be0:	2b25      	cmp	r3, #37	; 0x25
  403be2:	d003      	beq.n	403bec <_svfprintf_r+0x68>
  403be4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403be8:	2b00      	cmp	r3, #0
  403bea:	d1f9      	bne.n	403be0 <_svfprintf_r+0x5c>
  403bec:	ebc8 0504 	rsb	r5, r8, r4
  403bf0:	b18d      	cbz	r5, 403c16 <_svfprintf_r+0x92>
  403bf2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403bf4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403bf6:	3301      	adds	r3, #1
  403bf8:	442a      	add	r2, r5
  403bfa:	2b07      	cmp	r3, #7
  403bfc:	f8c9 8000 	str.w	r8, [r9]
  403c00:	f8c9 5004 	str.w	r5, [r9, #4]
  403c04:	9225      	str	r2, [sp, #148]	; 0x94
  403c06:	9324      	str	r3, [sp, #144]	; 0x90
  403c08:	f300 8332 	bgt.w	404270 <_svfprintf_r+0x6ec>
  403c0c:	f109 0908 	add.w	r9, r9, #8
  403c10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c12:	442b      	add	r3, r5
  403c14:	930b      	str	r3, [sp, #44]	; 0x2c
  403c16:	7823      	ldrb	r3, [r4, #0]
  403c18:	2b00      	cmp	r3, #0
  403c1a:	f000 81ea 	beq.w	403ff2 <_svfprintf_r+0x46e>
  403c1e:	f04f 3bff 	mov.w	fp, #4294967295
  403c22:	465d      	mov	r5, fp
  403c24:	2300      	movs	r3, #0
  403c26:	461a      	mov	r2, r3
  403c28:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403c2c:	4619      	mov	r1, r3
  403c2e:	930c      	str	r3, [sp, #48]	; 0x30
  403c30:	9307      	str	r3, [sp, #28]
  403c32:	7863      	ldrb	r3, [r4, #1]
  403c34:	f104 0801 	add.w	r8, r4, #1
  403c38:	f108 0801 	add.w	r8, r8, #1
  403c3c:	f1a3 0020 	sub.w	r0, r3, #32
  403c40:	2858      	cmp	r0, #88	; 0x58
  403c42:	f200 8645 	bhi.w	4048d0 <_svfprintf_r+0xd4c>
  403c46:	e8df f010 	tbh	[pc, r0, lsl #1]
  403c4a:	03f3      	.short	0x03f3
  403c4c:	06430643 	.word	0x06430643
  403c50:	064303fc 	.word	0x064303fc
  403c54:	06430643 	.word	0x06430643
  403c58:	06430643 	.word	0x06430643
  403c5c:	00590643 	.word	0x00590643
  403c60:	06430404 	.word	0x06430404
  403c64:	03d00066 	.word	0x03d00066
  403c68:	03ec0643 	.word	0x03ec0643
  403c6c:	05bc05bc 	.word	0x05bc05bc
  403c70:	05bc05bc 	.word	0x05bc05bc
  403c74:	05bc05bc 	.word	0x05bc05bc
  403c78:	05bc05bc 	.word	0x05bc05bc
  403c7c:	064305bc 	.word	0x064305bc
  403c80:	06430643 	.word	0x06430643
  403c84:	06430643 	.word	0x06430643
  403c88:	06430643 	.word	0x06430643
  403c8c:	06430643 	.word	0x06430643
  403c90:	05e20643 	.word	0x05e20643
  403c94:	064304f7 	.word	0x064304f7
  403c98:	064304f7 	.word	0x064304f7
  403c9c:	06430643 	.word	0x06430643
  403ca0:	05420643 	.word	0x05420643
  403ca4:	06430643 	.word	0x06430643
  403ca8:	0643054a 	.word	0x0643054a
  403cac:	06430643 	.word	0x06430643
  403cb0:	06430643 	.word	0x06430643
  403cb4:	06430574 	.word	0x06430574
  403cb8:	05cd0643 	.word	0x05cd0643
  403cbc:	06430643 	.word	0x06430643
  403cc0:	06430643 	.word	0x06430643
  403cc4:	06430643 	.word	0x06430643
  403cc8:	06430643 	.word	0x06430643
  403ccc:	06430643 	.word	0x06430643
  403cd0:	060e061d 	.word	0x060e061d
  403cd4:	04f704f7 	.word	0x04f704f7
  403cd8:	061504f7 	.word	0x061504f7
  403cdc:	0643060e 	.word	0x0643060e
  403ce0:	04a30643 	.word	0x04a30643
  403ce4:	05a80643 	.word	0x05a80643
  403ce8:	006d04ae 	.word	0x006d04ae
  403cec:	0643040a 	.word	0x0643040a
  403cf0:	06430412 	.word	0x06430412
  403cf4:	06430435 	.word	0x06430435
  403cf8:	04700643 	.word	0x04700643
  403cfc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403cfe:	6823      	ldr	r3, [r4, #0]
  403d00:	4618      	mov	r0, r3
  403d02:	930c      	str	r3, [sp, #48]	; 0x30
  403d04:	4623      	mov	r3, r4
  403d06:	2800      	cmp	r0, #0
  403d08:	f103 0304 	add.w	r3, r3, #4
  403d0c:	930e      	str	r3, [sp, #56]	; 0x38
  403d0e:	da06      	bge.n	403d1e <_svfprintf_r+0x19a>
  403d10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d12:	425b      	negs	r3, r3
  403d14:	930c      	str	r3, [sp, #48]	; 0x30
  403d16:	9b07      	ldr	r3, [sp, #28]
  403d18:	f043 0304 	orr.w	r3, r3, #4
  403d1c:	9307      	str	r3, [sp, #28]
  403d1e:	f898 3000 	ldrb.w	r3, [r8]
  403d22:	e789      	b.n	403c38 <_svfprintf_r+0xb4>
  403d24:	46ab      	mov	fp, r5
  403d26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d28:	2700      	movs	r7, #0
  403d2a:	9807      	ldr	r0, [sp, #28]
  403d2c:	2130      	movs	r1, #48	; 0x30
  403d2e:	2378      	movs	r3, #120	; 0x78
  403d30:	45bb      	cmp	fp, r7
  403d32:	6814      	ldr	r4, [r2, #0]
  403d34:	f88d 1070 	strb.w	r1, [sp, #112]	; 0x70
  403d38:	f102 0204 	add.w	r2, r2, #4
  403d3c:	f04f 0500 	mov.w	r5, #0
  403d40:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  403d44:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403d48:	f040 0102 	orr.w	r1, r0, #2
  403d4c:	f2c0 863d 	blt.w	4049ca <_svfprintf_r+0xe46>
  403d50:	f020 0180 	bic.w	r1, r0, #128	; 0x80
  403d54:	f041 0102 	orr.w	r1, r1, #2
  403d58:	9107      	str	r1, [sp, #28]
  403d5a:	ea54 0105 	orrs.w	r1, r4, r5
  403d5e:	920e      	str	r2, [sp, #56]	; 0x38
  403d60:	9311      	str	r3, [sp, #68]	; 0x44
  403d62:	48ad      	ldr	r0, [pc, #692]	; (404018 <_svfprintf_r+0x494>)
  403d64:	f000 8131 	beq.w	403fca <_svfprintf_r+0x446>
  403d68:	ae30      	add	r6, sp, #192	; 0xc0
  403d6a:	0923      	lsrs	r3, r4, #4
  403d6c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403d70:	0929      	lsrs	r1, r5, #4
  403d72:	f004 020f 	and.w	r2, r4, #15
  403d76:	460d      	mov	r5, r1
  403d78:	461c      	mov	r4, r3
  403d7a:	5c83      	ldrb	r3, [r0, r2]
  403d7c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403d80:	ea54 0305 	orrs.w	r3, r4, r5
  403d84:	d1f1      	bne.n	403d6a <_svfprintf_r+0x1e6>
  403d86:	ab30      	add	r3, sp, #192	; 0xc0
  403d88:	1b9b      	subs	r3, r3, r6
  403d8a:	930d      	str	r3, [sp, #52]	; 0x34
  403d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d8e:	455b      	cmp	r3, fp
  403d90:	bfb8      	it	lt
  403d92:	465b      	movlt	r3, fp
  403d94:	9308      	str	r3, [sp, #32]
  403d96:	2300      	movs	r3, #0
  403d98:	9313      	str	r3, [sp, #76]	; 0x4c
  403d9a:	b117      	cbz	r7, 403da2 <_svfprintf_r+0x21e>
  403d9c:	9b08      	ldr	r3, [sp, #32]
  403d9e:	3301      	adds	r3, #1
  403da0:	9308      	str	r3, [sp, #32]
  403da2:	9b07      	ldr	r3, [sp, #28]
  403da4:	f013 0302 	ands.w	r3, r3, #2
  403da8:	930f      	str	r3, [sp, #60]	; 0x3c
  403daa:	d002      	beq.n	403db2 <_svfprintf_r+0x22e>
  403dac:	9b08      	ldr	r3, [sp, #32]
  403dae:	3302      	adds	r3, #2
  403db0:	9308      	str	r3, [sp, #32]
  403db2:	9b07      	ldr	r3, [sp, #28]
  403db4:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403db8:	9310      	str	r3, [sp, #64]	; 0x40
  403dba:	f040 8118 	bne.w	403fee <_svfprintf_r+0x46a>
  403dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dc0:	9a08      	ldr	r2, [sp, #32]
  403dc2:	1a9d      	subs	r5, r3, r2
  403dc4:	2d00      	cmp	r5, #0
  403dc6:	f340 8112 	ble.w	403fee <_svfprintf_r+0x46a>
  403dca:	2d10      	cmp	r5, #16
  403dcc:	9925      	ldr	r1, [sp, #148]	; 0x94
  403dce:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403dd0:	4f92      	ldr	r7, [pc, #584]	; (40401c <_svfprintf_r+0x498>)
  403dd2:	dd27      	ble.n	403e24 <_svfprintf_r+0x2a0>
  403dd4:	9618      	str	r6, [sp, #96]	; 0x60
  403dd6:	4648      	mov	r0, r9
  403dd8:	2410      	movs	r4, #16
  403dda:	46b9      	mov	r9, r7
  403ddc:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403dde:	462f      	mov	r7, r5
  403de0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403de2:	e004      	b.n	403dee <_svfprintf_r+0x26a>
  403de4:	3f10      	subs	r7, #16
  403de6:	2f10      	cmp	r7, #16
  403de8:	f100 0008 	add.w	r0, r0, #8
  403dec:	dd16      	ble.n	403e1c <_svfprintf_r+0x298>
  403dee:	3201      	adds	r2, #1
  403df0:	4b8a      	ldr	r3, [pc, #552]	; (40401c <_svfprintf_r+0x498>)
  403df2:	3110      	adds	r1, #16
  403df4:	2a07      	cmp	r2, #7
  403df6:	9125      	str	r1, [sp, #148]	; 0x94
  403df8:	9224      	str	r2, [sp, #144]	; 0x90
  403dfa:	e880 0018 	stmia.w	r0, {r3, r4}
  403dfe:	ddf1      	ble.n	403de4 <_svfprintf_r+0x260>
  403e00:	aa23      	add	r2, sp, #140	; 0x8c
  403e02:	4631      	mov	r1, r6
  403e04:	4628      	mov	r0, r5
  403e06:	f004 fd05 	bl	408814 <__ssprint_r>
  403e0a:	2800      	cmp	r0, #0
  403e0c:	f040 80f8 	bne.w	404000 <_svfprintf_r+0x47c>
  403e10:	3f10      	subs	r7, #16
  403e12:	2f10      	cmp	r7, #16
  403e14:	a830      	add	r0, sp, #192	; 0xc0
  403e16:	9925      	ldr	r1, [sp, #148]	; 0x94
  403e18:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e1a:	dce8      	bgt.n	403dee <_svfprintf_r+0x26a>
  403e1c:	463d      	mov	r5, r7
  403e1e:	464f      	mov	r7, r9
  403e20:	4681      	mov	r9, r0
  403e22:	9e18      	ldr	r6, [sp, #96]	; 0x60
  403e24:	3201      	adds	r2, #1
  403e26:	186c      	adds	r4, r5, r1
  403e28:	2a07      	cmp	r2, #7
  403e2a:	9425      	str	r4, [sp, #148]	; 0x94
  403e2c:	9224      	str	r2, [sp, #144]	; 0x90
  403e2e:	f8c9 7000 	str.w	r7, [r9]
  403e32:	f8c9 5004 	str.w	r5, [r9, #4]
  403e36:	f300 80d0 	bgt.w	403fda <_svfprintf_r+0x456>
  403e3a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403e3e:	f109 0908 	add.w	r9, r9, #8
  403e42:	b177      	cbz	r7, 403e62 <_svfprintf_r+0x2de>
  403e44:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e46:	3401      	adds	r4, #1
  403e48:	3301      	adds	r3, #1
  403e4a:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  403e4e:	2201      	movs	r2, #1
  403e50:	2b07      	cmp	r3, #7
  403e52:	9425      	str	r4, [sp, #148]	; 0x94
  403e54:	9324      	str	r3, [sp, #144]	; 0x90
  403e56:	e889 0006 	stmia.w	r9, {r1, r2}
  403e5a:	f300 8220 	bgt.w	40429e <_svfprintf_r+0x71a>
  403e5e:	f109 0908 	add.w	r9, r9, #8
  403e62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e64:	b16b      	cbz	r3, 403e82 <_svfprintf_r+0x2fe>
  403e66:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e68:	3402      	adds	r4, #2
  403e6a:	3301      	adds	r3, #1
  403e6c:	a91c      	add	r1, sp, #112	; 0x70
  403e6e:	2202      	movs	r2, #2
  403e70:	2b07      	cmp	r3, #7
  403e72:	9425      	str	r4, [sp, #148]	; 0x94
  403e74:	9324      	str	r3, [sp, #144]	; 0x90
  403e76:	e889 0006 	stmia.w	r9, {r1, r2}
  403e7a:	f300 821c 	bgt.w	4042b6 <_svfprintf_r+0x732>
  403e7e:	f109 0908 	add.w	r9, r9, #8
  403e82:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e84:	2b80      	cmp	r3, #128	; 0x80
  403e86:	f000 812c 	beq.w	4040e2 <_svfprintf_r+0x55e>
  403e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e8c:	ebc3 070b 	rsb	r7, r3, fp
  403e90:	2f00      	cmp	r7, #0
  403e92:	dd33      	ble.n	403efc <_svfprintf_r+0x378>
  403e94:	4a62      	ldr	r2, [pc, #392]	; (404020 <_svfprintf_r+0x49c>)
  403e96:	2f10      	cmp	r7, #16
  403e98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e9a:	920f      	str	r2, [sp, #60]	; 0x3c
  403e9c:	dd22      	ble.n	403ee4 <_svfprintf_r+0x360>
  403e9e:	4622      	mov	r2, r4
  403ea0:	f04f 0b10 	mov.w	fp, #16
  403ea4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403ea6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403ea8:	e004      	b.n	403eb4 <_svfprintf_r+0x330>
  403eaa:	3f10      	subs	r7, #16
  403eac:	2f10      	cmp	r7, #16
  403eae:	f109 0908 	add.w	r9, r9, #8
  403eb2:	dd16      	ble.n	403ee2 <_svfprintf_r+0x35e>
  403eb4:	3301      	adds	r3, #1
  403eb6:	3210      	adds	r2, #16
  403eb8:	2b07      	cmp	r3, #7
  403eba:	9225      	str	r2, [sp, #148]	; 0x94
  403ebc:	9324      	str	r3, [sp, #144]	; 0x90
  403ebe:	e889 0c00 	stmia.w	r9, {sl, fp}
  403ec2:	ddf2      	ble.n	403eaa <_svfprintf_r+0x326>
  403ec4:	aa23      	add	r2, sp, #140	; 0x8c
  403ec6:	4621      	mov	r1, r4
  403ec8:	4628      	mov	r0, r5
  403eca:	f004 fca3 	bl	408814 <__ssprint_r>
  403ece:	2800      	cmp	r0, #0
  403ed0:	f040 8096 	bne.w	404000 <_svfprintf_r+0x47c>
  403ed4:	3f10      	subs	r7, #16
  403ed6:	2f10      	cmp	r7, #16
  403ed8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403edc:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403ede:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ee0:	dce8      	bgt.n	403eb4 <_svfprintf_r+0x330>
  403ee2:	4614      	mov	r4, r2
  403ee4:	3301      	adds	r3, #1
  403ee6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ee8:	443c      	add	r4, r7
  403eea:	2b07      	cmp	r3, #7
  403eec:	9425      	str	r4, [sp, #148]	; 0x94
  403eee:	9324      	str	r3, [sp, #144]	; 0x90
  403ef0:	e889 0084 	stmia.w	r9, {r2, r7}
  403ef4:	f300 81c7 	bgt.w	404286 <_svfprintf_r+0x702>
  403ef8:	f109 0908 	add.w	r9, r9, #8
  403efc:	9b07      	ldr	r3, [sp, #28]
  403efe:	05da      	lsls	r2, r3, #23
  403f00:	f100 8090 	bmi.w	404024 <_svfprintf_r+0x4a0>
  403f04:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f06:	990d      	ldr	r1, [sp, #52]	; 0x34
  403f08:	3301      	adds	r3, #1
  403f0a:	440c      	add	r4, r1
  403f0c:	2b07      	cmp	r3, #7
  403f0e:	9425      	str	r4, [sp, #148]	; 0x94
  403f10:	f8c9 6000 	str.w	r6, [r9]
  403f14:	f8c9 1004 	str.w	r1, [r9, #4]
  403f18:	9324      	str	r3, [sp, #144]	; 0x90
  403f1a:	f300 81e2 	bgt.w	4042e2 <_svfprintf_r+0x75e>
  403f1e:	f109 0908 	add.w	r9, r9, #8
  403f22:	9b07      	ldr	r3, [sp, #28]
  403f24:	0759      	lsls	r1, r3, #29
  403f26:	d536      	bpl.n	403f96 <_svfprintf_r+0x412>
  403f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f2a:	9a08      	ldr	r2, [sp, #32]
  403f2c:	1a9d      	subs	r5, r3, r2
  403f2e:	2d00      	cmp	r5, #0
  403f30:	dd31      	ble.n	403f96 <_svfprintf_r+0x412>
  403f32:	2d10      	cmp	r5, #16
  403f34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f36:	4f39      	ldr	r7, [pc, #228]	; (40401c <_svfprintf_r+0x498>)
  403f38:	dd22      	ble.n	403f80 <_svfprintf_r+0x3fc>
  403f3a:	4622      	mov	r2, r4
  403f3c:	2610      	movs	r6, #16
  403f3e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403f42:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403f44:	e004      	b.n	403f50 <_svfprintf_r+0x3cc>
  403f46:	3d10      	subs	r5, #16
  403f48:	2d10      	cmp	r5, #16
  403f4a:	f109 0908 	add.w	r9, r9, #8
  403f4e:	dd16      	ble.n	403f7e <_svfprintf_r+0x3fa>
  403f50:	3301      	adds	r3, #1
  403f52:	4932      	ldr	r1, [pc, #200]	; (40401c <_svfprintf_r+0x498>)
  403f54:	3210      	adds	r2, #16
  403f56:	2b07      	cmp	r3, #7
  403f58:	9225      	str	r2, [sp, #148]	; 0x94
  403f5a:	9324      	str	r3, [sp, #144]	; 0x90
  403f5c:	e889 0042 	stmia.w	r9, {r1, r6}
  403f60:	ddf1      	ble.n	403f46 <_svfprintf_r+0x3c2>
  403f62:	aa23      	add	r2, sp, #140	; 0x8c
  403f64:	4621      	mov	r1, r4
  403f66:	4658      	mov	r0, fp
  403f68:	f004 fc54 	bl	408814 <__ssprint_r>
  403f6c:	2800      	cmp	r0, #0
  403f6e:	d147      	bne.n	404000 <_svfprintf_r+0x47c>
  403f70:	3d10      	subs	r5, #16
  403f72:	2d10      	cmp	r5, #16
  403f74:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403f78:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403f7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f7c:	dce8      	bgt.n	403f50 <_svfprintf_r+0x3cc>
  403f7e:	4614      	mov	r4, r2
  403f80:	3301      	adds	r3, #1
  403f82:	442c      	add	r4, r5
  403f84:	2b07      	cmp	r3, #7
  403f86:	9425      	str	r4, [sp, #148]	; 0x94
  403f88:	9324      	str	r3, [sp, #144]	; 0x90
  403f8a:	f8c9 7000 	str.w	r7, [r9]
  403f8e:	f8c9 5004 	str.w	r5, [r9, #4]
  403f92:	f300 8492 	bgt.w	4048ba <_svfprintf_r+0xd36>
  403f96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f9a:	9908      	ldr	r1, [sp, #32]
  403f9c:	428a      	cmp	r2, r1
  403f9e:	bfac      	ite	ge
  403fa0:	189b      	addge	r3, r3, r2
  403fa2:	185b      	addlt	r3, r3, r1
  403fa4:	930b      	str	r3, [sp, #44]	; 0x2c
  403fa6:	2c00      	cmp	r4, #0
  403fa8:	f040 8159 	bne.w	40425e <_svfprintf_r+0x6da>
  403fac:	2300      	movs	r3, #0
  403fae:	9324      	str	r3, [sp, #144]	; 0x90
  403fb0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403fb4:	e60d      	b.n	403bd2 <_svfprintf_r+0x4e>
  403fb6:	2700      	movs	r7, #0
  403fb8:	45bb      	cmp	fp, r7
  403fba:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403fbe:	f2c0 850e 	blt.w	4049de <_svfprintf_r+0xe5a>
  403fc2:	9b07      	ldr	r3, [sp, #28]
  403fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403fc8:	9307      	str	r3, [sp, #28]
  403fca:	f1bb 0f00 	cmp.w	fp, #0
  403fce:	f000 846c 	beq.w	4048aa <_svfprintf_r+0xd26>
  403fd2:	2400      	movs	r4, #0
  403fd4:	2500      	movs	r5, #0
  403fd6:	2700      	movs	r7, #0
  403fd8:	e6c6      	b.n	403d68 <_svfprintf_r+0x1e4>
  403fda:	aa23      	add	r2, sp, #140	; 0x8c
  403fdc:	9909      	ldr	r1, [sp, #36]	; 0x24
  403fde:	980a      	ldr	r0, [sp, #40]	; 0x28
  403fe0:	f004 fc18 	bl	408814 <__ssprint_r>
  403fe4:	b960      	cbnz	r0, 404000 <_svfprintf_r+0x47c>
  403fe6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403fea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403fee:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ff0:	e727      	b.n	403e42 <_svfprintf_r+0x2be>
  403ff2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403ff4:	b123      	cbz	r3, 404000 <_svfprintf_r+0x47c>
  403ff6:	980a      	ldr	r0, [sp, #40]	; 0x28
  403ff8:	aa23      	add	r2, sp, #140	; 0x8c
  403ffa:	9909      	ldr	r1, [sp, #36]	; 0x24
  403ffc:	f004 fc0a 	bl	408814 <__ssprint_r>
  404000:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404002:	899b      	ldrh	r3, [r3, #12]
  404004:	f013 0f40 	tst.w	r3, #64	; 0x40
  404008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40400a:	bf18      	it	ne
  40400c:	f04f 33ff 	movne.w	r3, #4294967295
  404010:	4618      	mov	r0, r3
  404012:	b041      	add	sp, #260	; 0x104
  404014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404018:	0040a0b4 	.word	0x0040a0b4
  40401c:	0040a0d4 	.word	0x0040a0d4
  404020:	0040a080 	.word	0x0040a080
  404024:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404026:	2b65      	cmp	r3, #101	; 0x65
  404028:	f340 809f 	ble.w	40416a <_svfprintf_r+0x5e6>
  40402c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40402e:	9915      	ldr	r1, [sp, #84]	; 0x54
  404030:	2200      	movs	r2, #0
  404032:	2300      	movs	r3, #0
  404034:	f005 f8a2 	bl	40917c <__aeabi_dcmpeq>
  404038:	2800      	cmp	r0, #0
  40403a:	f000 8163 	beq.w	404304 <_svfprintf_r+0x780>
  40403e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404040:	49ae      	ldr	r1, [pc, #696]	; (4042fc <_svfprintf_r+0x778>)
  404042:	3301      	adds	r3, #1
  404044:	3401      	adds	r4, #1
  404046:	2201      	movs	r2, #1
  404048:	2b07      	cmp	r3, #7
  40404a:	9425      	str	r4, [sp, #148]	; 0x94
  40404c:	9324      	str	r3, [sp, #144]	; 0x90
  40404e:	e889 0006 	stmia.w	r9, {r1, r2}
  404052:	f300 8453 	bgt.w	4048fc <_svfprintf_r+0xd78>
  404056:	f109 0908 	add.w	r9, r9, #8
  40405a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40405c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40405e:	4293      	cmp	r3, r2
  404060:	db03      	blt.n	40406a <_svfprintf_r+0x4e6>
  404062:	9b07      	ldr	r3, [sp, #28]
  404064:	07db      	lsls	r3, r3, #31
  404066:	f57f af5c 	bpl.w	403f22 <_svfprintf_r+0x39e>
  40406a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40406c:	9916      	ldr	r1, [sp, #88]	; 0x58
  40406e:	3301      	adds	r3, #1
  404070:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404072:	440c      	add	r4, r1
  404074:	2b07      	cmp	r3, #7
  404076:	9425      	str	r4, [sp, #148]	; 0x94
  404078:	f8c9 2000 	str.w	r2, [r9]
  40407c:	f8c9 1004 	str.w	r1, [r9, #4]
  404080:	9324      	str	r3, [sp, #144]	; 0x90
  404082:	f300 86e6 	bgt.w	404e52 <_svfprintf_r+0x12ce>
  404086:	f109 0908 	add.w	r9, r9, #8
  40408a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40408c:	1e5d      	subs	r5, r3, #1
  40408e:	2d00      	cmp	r5, #0
  404090:	f77f af47 	ble.w	403f22 <_svfprintf_r+0x39e>
  404094:	4a9a      	ldr	r2, [pc, #616]	; (404300 <_svfprintf_r+0x77c>)
  404096:	2d10      	cmp	r5, #16
  404098:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40409a:	920f      	str	r2, [sp, #60]	; 0x3c
  40409c:	f340 8117 	ble.w	4042ce <_svfprintf_r+0x74a>
  4040a0:	2610      	movs	r6, #16
  4040a2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4040a4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4040a8:	e005      	b.n	4040b6 <_svfprintf_r+0x532>
  4040aa:	f109 0908 	add.w	r9, r9, #8
  4040ae:	3d10      	subs	r5, #16
  4040b0:	2d10      	cmp	r5, #16
  4040b2:	f340 810c 	ble.w	4042ce <_svfprintf_r+0x74a>
  4040b6:	3301      	adds	r3, #1
  4040b8:	3410      	adds	r4, #16
  4040ba:	2b07      	cmp	r3, #7
  4040bc:	9425      	str	r4, [sp, #148]	; 0x94
  4040be:	9324      	str	r3, [sp, #144]	; 0x90
  4040c0:	f8c9 a000 	str.w	sl, [r9]
  4040c4:	f8c9 6004 	str.w	r6, [r9, #4]
  4040c8:	ddef      	ble.n	4040aa <_svfprintf_r+0x526>
  4040ca:	aa23      	add	r2, sp, #140	; 0x8c
  4040cc:	4659      	mov	r1, fp
  4040ce:	4638      	mov	r0, r7
  4040d0:	f004 fba0 	bl	408814 <__ssprint_r>
  4040d4:	2800      	cmp	r0, #0
  4040d6:	d193      	bne.n	404000 <_svfprintf_r+0x47c>
  4040d8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4040dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4040de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040e0:	e7e5      	b.n	4040ae <_svfprintf_r+0x52a>
  4040e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4040e4:	9a08      	ldr	r2, [sp, #32]
  4040e6:	1a9f      	subs	r7, r3, r2
  4040e8:	2f00      	cmp	r7, #0
  4040ea:	f77f aece 	ble.w	403e8a <_svfprintf_r+0x306>
  4040ee:	4a84      	ldr	r2, [pc, #528]	; (404300 <_svfprintf_r+0x77c>)
  4040f0:	2f10      	cmp	r7, #16
  4040f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4040f6:	dd2b      	ble.n	404150 <_svfprintf_r+0x5cc>
  4040f8:	464a      	mov	r2, r9
  4040fa:	4621      	mov	r1, r4
  4040fc:	46b9      	mov	r9, r7
  4040fe:	2510      	movs	r5, #16
  404100:	4637      	mov	r7, r6
  404102:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404104:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404106:	e006      	b.n	404116 <_svfprintf_r+0x592>
  404108:	f1a9 0910 	sub.w	r9, r9, #16
  40410c:	f1b9 0f10 	cmp.w	r9, #16
  404110:	f102 0208 	add.w	r2, r2, #8
  404114:	dd18      	ble.n	404148 <_svfprintf_r+0x5c4>
  404116:	3301      	adds	r3, #1
  404118:	3110      	adds	r1, #16
  40411a:	2b07      	cmp	r3, #7
  40411c:	9125      	str	r1, [sp, #148]	; 0x94
  40411e:	9324      	str	r3, [sp, #144]	; 0x90
  404120:	f8c2 a000 	str.w	sl, [r2]
  404124:	6055      	str	r5, [r2, #4]
  404126:	ddef      	ble.n	404108 <_svfprintf_r+0x584>
  404128:	aa23      	add	r2, sp, #140	; 0x8c
  40412a:	4631      	mov	r1, r6
  40412c:	4620      	mov	r0, r4
  40412e:	f004 fb71 	bl	408814 <__ssprint_r>
  404132:	2800      	cmp	r0, #0
  404134:	f47f af64 	bne.w	404000 <_svfprintf_r+0x47c>
  404138:	f1a9 0910 	sub.w	r9, r9, #16
  40413c:	f1b9 0f10 	cmp.w	r9, #16
  404140:	aa30      	add	r2, sp, #192	; 0xc0
  404142:	9925      	ldr	r1, [sp, #148]	; 0x94
  404144:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404146:	dce6      	bgt.n	404116 <_svfprintf_r+0x592>
  404148:	463e      	mov	r6, r7
  40414a:	460c      	mov	r4, r1
  40414c:	464f      	mov	r7, r9
  40414e:	4691      	mov	r9, r2
  404150:	3301      	adds	r3, #1
  404152:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404154:	443c      	add	r4, r7
  404156:	2b07      	cmp	r3, #7
  404158:	9425      	str	r4, [sp, #148]	; 0x94
  40415a:	9324      	str	r3, [sp, #144]	; 0x90
  40415c:	e889 0084 	stmia.w	r9, {r2, r7}
  404160:	f300 852b 	bgt.w	404bba <_svfprintf_r+0x1036>
  404164:	f109 0908 	add.w	r9, r9, #8
  404168:	e68f      	b.n	403e8a <_svfprintf_r+0x306>
  40416a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40416c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40416e:	2b01      	cmp	r3, #1
  404170:	f104 0401 	add.w	r4, r4, #1
  404174:	f105 0501 	add.w	r5, r5, #1
  404178:	f340 84e8 	ble.w	404b4c <_svfprintf_r+0xfc8>
  40417c:	2301      	movs	r3, #1
  40417e:	2d07      	cmp	r5, #7
  404180:	9425      	str	r4, [sp, #148]	; 0x94
  404182:	f8c9 6000 	str.w	r6, [r9]
  404186:	9524      	str	r5, [sp, #144]	; 0x90
  404188:	f8c9 3004 	str.w	r3, [r9, #4]
  40418c:	f300 84f9 	bgt.w	404b82 <_svfprintf_r+0xffe>
  404190:	f109 0908 	add.w	r9, r9, #8
  404194:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404196:	3501      	adds	r5, #1
  404198:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40419a:	4414      	add	r4, r2
  40419c:	2d07      	cmp	r5, #7
  40419e:	9425      	str	r4, [sp, #148]	; 0x94
  4041a0:	9524      	str	r5, [sp, #144]	; 0x90
  4041a2:	f8c9 3000 	str.w	r3, [r9]
  4041a6:	f8c9 2004 	str.w	r2, [r9, #4]
  4041aa:	f300 84f8 	bgt.w	404b9e <_svfprintf_r+0x101a>
  4041ae:	f109 0908 	add.w	r9, r9, #8
  4041b2:	2300      	movs	r3, #0
  4041b4:	9814      	ldr	r0, [sp, #80]	; 0x50
  4041b6:	9915      	ldr	r1, [sp, #84]	; 0x54
  4041b8:	2200      	movs	r2, #0
  4041ba:	f004 ffdf 	bl	40917c <__aeabi_dcmpeq>
  4041be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041c0:	2800      	cmp	r0, #0
  4041c2:	f000 80ea 	beq.w	40439a <_svfprintf_r+0x816>
  4041c6:	1e5e      	subs	r6, r3, #1
  4041c8:	2e00      	cmp	r6, #0
  4041ca:	f340 80f5 	ble.w	4043b8 <_svfprintf_r+0x834>
  4041ce:	4b4c      	ldr	r3, [pc, #304]	; (404300 <_svfprintf_r+0x77c>)
  4041d0:	2e10      	cmp	r6, #16
  4041d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4041d4:	dd2c      	ble.n	404230 <_svfprintf_r+0x6ac>
  4041d6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4041da:	2710      	movs	r7, #16
  4041dc:	46b0      	mov	r8, r6
  4041de:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4041e2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4041e4:	e006      	b.n	4041f4 <_svfprintf_r+0x670>
  4041e6:	f1a8 0810 	sub.w	r8, r8, #16
  4041ea:	f1b8 0f10 	cmp.w	r8, #16
  4041ee:	f109 0908 	add.w	r9, r9, #8
  4041f2:	dd1a      	ble.n	40422a <_svfprintf_r+0x6a6>
  4041f4:	3501      	adds	r5, #1
  4041f6:	3410      	adds	r4, #16
  4041f8:	2d07      	cmp	r5, #7
  4041fa:	9425      	str	r4, [sp, #148]	; 0x94
  4041fc:	9524      	str	r5, [sp, #144]	; 0x90
  4041fe:	f8c9 a000 	str.w	sl, [r9]
  404202:	f8c9 7004 	str.w	r7, [r9, #4]
  404206:	ddee      	ble.n	4041e6 <_svfprintf_r+0x662>
  404208:	aa23      	add	r2, sp, #140	; 0x8c
  40420a:	4631      	mov	r1, r6
  40420c:	4658      	mov	r0, fp
  40420e:	f004 fb01 	bl	408814 <__ssprint_r>
  404212:	2800      	cmp	r0, #0
  404214:	f47f aef4 	bne.w	404000 <_svfprintf_r+0x47c>
  404218:	f1a8 0810 	sub.w	r8, r8, #16
  40421c:	f1b8 0f10 	cmp.w	r8, #16
  404220:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404224:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404226:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404228:	dce4      	bgt.n	4041f4 <_svfprintf_r+0x670>
  40422a:	4646      	mov	r6, r8
  40422c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404230:	3501      	adds	r5, #1
  404232:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404234:	4434      	add	r4, r6
  404236:	2d07      	cmp	r5, #7
  404238:	9425      	str	r4, [sp, #148]	; 0x94
  40423a:	9524      	str	r5, [sp, #144]	; 0x90
  40423c:	e889 0048 	stmia.w	r9, {r3, r6}
  404240:	f340 80b8 	ble.w	4043b4 <_svfprintf_r+0x830>
  404244:	aa23      	add	r2, sp, #140	; 0x8c
  404246:	9909      	ldr	r1, [sp, #36]	; 0x24
  404248:	980a      	ldr	r0, [sp, #40]	; 0x28
  40424a:	f004 fae3 	bl	408814 <__ssprint_r>
  40424e:	2800      	cmp	r0, #0
  404250:	f47f aed6 	bne.w	404000 <_svfprintf_r+0x47c>
  404254:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404256:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404258:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40425c:	e0ac      	b.n	4043b8 <_svfprintf_r+0x834>
  40425e:	aa23      	add	r2, sp, #140	; 0x8c
  404260:	9909      	ldr	r1, [sp, #36]	; 0x24
  404262:	980a      	ldr	r0, [sp, #40]	; 0x28
  404264:	f004 fad6 	bl	408814 <__ssprint_r>
  404268:	2800      	cmp	r0, #0
  40426a:	f43f ae9f 	beq.w	403fac <_svfprintf_r+0x428>
  40426e:	e6c7      	b.n	404000 <_svfprintf_r+0x47c>
  404270:	aa23      	add	r2, sp, #140	; 0x8c
  404272:	9909      	ldr	r1, [sp, #36]	; 0x24
  404274:	980a      	ldr	r0, [sp, #40]	; 0x28
  404276:	f004 facd 	bl	408814 <__ssprint_r>
  40427a:	2800      	cmp	r0, #0
  40427c:	f47f aec0 	bne.w	404000 <_svfprintf_r+0x47c>
  404280:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404284:	e4c4      	b.n	403c10 <_svfprintf_r+0x8c>
  404286:	aa23      	add	r2, sp, #140	; 0x8c
  404288:	9909      	ldr	r1, [sp, #36]	; 0x24
  40428a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40428c:	f004 fac2 	bl	408814 <__ssprint_r>
  404290:	2800      	cmp	r0, #0
  404292:	f47f aeb5 	bne.w	404000 <_svfprintf_r+0x47c>
  404296:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40429a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40429c:	e62e      	b.n	403efc <_svfprintf_r+0x378>
  40429e:	aa23      	add	r2, sp, #140	; 0x8c
  4042a0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042a2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4042a4:	f004 fab6 	bl	408814 <__ssprint_r>
  4042a8:	2800      	cmp	r0, #0
  4042aa:	f47f aea9 	bne.w	404000 <_svfprintf_r+0x47c>
  4042ae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4042b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4042b4:	e5d5      	b.n	403e62 <_svfprintf_r+0x2de>
  4042b6:	aa23      	add	r2, sp, #140	; 0x8c
  4042b8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042ba:	980a      	ldr	r0, [sp, #40]	; 0x28
  4042bc:	f004 faaa 	bl	408814 <__ssprint_r>
  4042c0:	2800      	cmp	r0, #0
  4042c2:	f47f ae9d 	bne.w	404000 <_svfprintf_r+0x47c>
  4042c6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4042ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4042cc:	e5d9      	b.n	403e82 <_svfprintf_r+0x2fe>
  4042ce:	3301      	adds	r3, #1
  4042d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042d2:	442c      	add	r4, r5
  4042d4:	2b07      	cmp	r3, #7
  4042d6:	9425      	str	r4, [sp, #148]	; 0x94
  4042d8:	9324      	str	r3, [sp, #144]	; 0x90
  4042da:	e889 0024 	stmia.w	r9, {r2, r5}
  4042de:	f77f ae1e 	ble.w	403f1e <_svfprintf_r+0x39a>
  4042e2:	aa23      	add	r2, sp, #140	; 0x8c
  4042e4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042e6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4042e8:	f004 fa94 	bl	408814 <__ssprint_r>
  4042ec:	2800      	cmp	r0, #0
  4042ee:	f47f ae87 	bne.w	404000 <_svfprintf_r+0x47c>
  4042f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4042f4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4042f8:	e613      	b.n	403f22 <_svfprintf_r+0x39e>
  4042fa:	bf00      	nop
  4042fc:	0040a0d0 	.word	0x0040a0d0
  404300:	0040a080 	.word	0x0040a080
  404304:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404306:	2d00      	cmp	r5, #0
  404308:	f340 830e 	ble.w	404928 <_svfprintf_r+0xda4>
  40430c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40430e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404310:	4293      	cmp	r3, r2
  404312:	bfa8      	it	ge
  404314:	4613      	movge	r3, r2
  404316:	2b00      	cmp	r3, #0
  404318:	461d      	mov	r5, r3
  40431a:	dd0d      	ble.n	404338 <_svfprintf_r+0x7b4>
  40431c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40431e:	442c      	add	r4, r5
  404320:	3301      	adds	r3, #1
  404322:	2b07      	cmp	r3, #7
  404324:	9425      	str	r4, [sp, #148]	; 0x94
  404326:	f8c9 6000 	str.w	r6, [r9]
  40432a:	f8c9 5004 	str.w	r5, [r9, #4]
  40432e:	9324      	str	r3, [sp, #144]	; 0x90
  404330:	f300 8615 	bgt.w	404f5e <_svfprintf_r+0x13da>
  404334:	f109 0908 	add.w	r9, r9, #8
  404338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40433a:	2d00      	cmp	r5, #0
  40433c:	bfa8      	it	ge
  40433e:	1b5b      	subge	r3, r3, r5
  404340:	2b00      	cmp	r3, #0
  404342:	461d      	mov	r5, r3
  404344:	f340 83a0 	ble.w	404a88 <_svfprintf_r+0xf04>
  404348:	4ab9      	ldr	r2, [pc, #740]	; (404630 <_svfprintf_r+0xaac>)
  40434a:	2d10      	cmp	r5, #16
  40434c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40434e:	920f      	str	r2, [sp, #60]	; 0x3c
  404350:	f340 8545 	ble.w	404dde <_svfprintf_r+0x125a>
  404354:	4622      	mov	r2, r4
  404356:	2710      	movs	r7, #16
  404358:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40435c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40435e:	e005      	b.n	40436c <_svfprintf_r+0x7e8>
  404360:	f109 0908 	add.w	r9, r9, #8
  404364:	3d10      	subs	r5, #16
  404366:	2d10      	cmp	r5, #16
  404368:	f340 8538 	ble.w	404ddc <_svfprintf_r+0x1258>
  40436c:	3301      	adds	r3, #1
  40436e:	3210      	adds	r2, #16
  404370:	2b07      	cmp	r3, #7
  404372:	9225      	str	r2, [sp, #148]	; 0x94
  404374:	9324      	str	r3, [sp, #144]	; 0x90
  404376:	f8c9 a000 	str.w	sl, [r9]
  40437a:	f8c9 7004 	str.w	r7, [r9, #4]
  40437e:	ddef      	ble.n	404360 <_svfprintf_r+0x7dc>
  404380:	aa23      	add	r2, sp, #140	; 0x8c
  404382:	4621      	mov	r1, r4
  404384:	4658      	mov	r0, fp
  404386:	f004 fa45 	bl	408814 <__ssprint_r>
  40438a:	2800      	cmp	r0, #0
  40438c:	f47f ae38 	bne.w	404000 <_svfprintf_r+0x47c>
  404390:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404394:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404396:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404398:	e7e4      	b.n	404364 <_svfprintf_r+0x7e0>
  40439a:	3b01      	subs	r3, #1
  40439c:	3501      	adds	r5, #1
  40439e:	3601      	adds	r6, #1
  4043a0:	441c      	add	r4, r3
  4043a2:	2d07      	cmp	r5, #7
  4043a4:	f8c9 6000 	str.w	r6, [r9]
  4043a8:	9524      	str	r5, [sp, #144]	; 0x90
  4043aa:	9425      	str	r4, [sp, #148]	; 0x94
  4043ac:	f8c9 3004 	str.w	r3, [r9, #4]
  4043b0:	f73f af48 	bgt.w	404244 <_svfprintf_r+0x6c0>
  4043b4:	f109 0908 	add.w	r9, r9, #8
  4043b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4043ba:	3501      	adds	r5, #1
  4043bc:	4414      	add	r4, r2
  4043be:	ab1f      	add	r3, sp, #124	; 0x7c
  4043c0:	2d07      	cmp	r5, #7
  4043c2:	9425      	str	r4, [sp, #148]	; 0x94
  4043c4:	9524      	str	r5, [sp, #144]	; 0x90
  4043c6:	f8c9 2004 	str.w	r2, [r9, #4]
  4043ca:	f8c9 3000 	str.w	r3, [r9]
  4043ce:	f77f ada6 	ble.w	403f1e <_svfprintf_r+0x39a>
  4043d2:	aa23      	add	r2, sp, #140	; 0x8c
  4043d4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4043d6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4043d8:	f004 fa1c 	bl	408814 <__ssprint_r>
  4043dc:	2800      	cmp	r0, #0
  4043de:	f47f ae0f 	bne.w	404000 <_svfprintf_r+0x47c>
  4043e2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4043e6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4043e8:	e59b      	b.n	403f22 <_svfprintf_r+0x39e>
  4043ea:	f898 3000 	ldrb.w	r3, [r8]
  4043ee:	f108 0401 	add.w	r4, r8, #1
  4043f2:	2b2a      	cmp	r3, #42	; 0x2a
  4043f4:	f000 872b 	beq.w	40524e <_svfprintf_r+0x16ca>
  4043f8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043fc:	2809      	cmp	r0, #9
  4043fe:	bf98      	it	ls
  404400:	2500      	movls	r5, #0
  404402:	f200 86af 	bhi.w	405164 <_svfprintf_r+0x15e0>
  404406:	f814 3b01 	ldrb.w	r3, [r4], #1
  40440a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40440e:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  404412:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404416:	2809      	cmp	r0, #9
  404418:	d9f5      	bls.n	404406 <_svfprintf_r+0x882>
  40441a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40441e:	46a0      	mov	r8, r4
  404420:	e40c      	b.n	403c3c <_svfprintf_r+0xb8>
  404422:	9b07      	ldr	r3, [sp, #28]
  404424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404428:	9307      	str	r3, [sp, #28]
  40442a:	f898 3000 	ldrb.w	r3, [r8]
  40442e:	e403      	b.n	403c38 <_svfprintf_r+0xb4>
  404430:	f898 3000 	ldrb.w	r3, [r8]
  404434:	2900      	cmp	r1, #0
  404436:	f47f abff 	bne.w	403c38 <_svfprintf_r+0xb4>
  40443a:	2201      	movs	r2, #1
  40443c:	2120      	movs	r1, #32
  40443e:	f7ff bbfb 	b.w	403c38 <_svfprintf_r+0xb4>
  404442:	9b07      	ldr	r3, [sp, #28]
  404444:	f043 0301 	orr.w	r3, r3, #1
  404448:	9307      	str	r3, [sp, #28]
  40444a:	f898 3000 	ldrb.w	r3, [r8]
  40444e:	f7ff bbf3 	b.w	403c38 <_svfprintf_r+0xb4>
  404452:	f898 3000 	ldrb.w	r3, [r8]
  404456:	2201      	movs	r2, #1
  404458:	212b      	movs	r1, #43	; 0x2b
  40445a:	f7ff bbed 	b.w	403c38 <_svfprintf_r+0xb4>
  40445e:	9b07      	ldr	r3, [sp, #28]
  404460:	f043 0320 	orr.w	r3, r3, #32
  404464:	9307      	str	r3, [sp, #28]
  404466:	f898 3000 	ldrb.w	r3, [r8]
  40446a:	f7ff bbe5 	b.w	403c38 <_svfprintf_r+0xb4>
  40446e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404470:	46ab      	mov	fp, r5
  404472:	6816      	ldr	r6, [r2, #0]
  404474:	2500      	movs	r5, #0
  404476:	9311      	str	r3, [sp, #68]	; 0x44
  404478:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  40447c:	1d14      	adds	r4, r2, #4
  40447e:	2e00      	cmp	r6, #0
  404480:	f000 85e5 	beq.w	40504e <_svfprintf_r+0x14ca>
  404484:	f1bb 0f00 	cmp.w	fp, #0
  404488:	f2c0 853f 	blt.w	404f0a <_svfprintf_r+0x1386>
  40448c:	465a      	mov	r2, fp
  40448e:	4629      	mov	r1, r5
  404490:	4630      	mov	r0, r6
  404492:	f003 fbd1 	bl	407c38 <memchr>
  404496:	2800      	cmp	r0, #0
  404498:	f000 8658 	beq.w	40514c <_svfprintf_r+0x15c8>
  40449c:	46ab      	mov	fp, r5
  40449e:	1b83      	subs	r3, r0, r6
  4044a0:	930d      	str	r3, [sp, #52]	; 0x34
  4044a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044a6:	940e      	str	r4, [sp, #56]	; 0x38
  4044a8:	9308      	str	r3, [sp, #32]
  4044aa:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4044ae:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4044b2:	e472      	b.n	403d9a <_svfprintf_r+0x216>
  4044b4:	9311      	str	r3, [sp, #68]	; 0x44
  4044b6:	46ab      	mov	fp, r5
  4044b8:	2a00      	cmp	r2, #0
  4044ba:	f040 86ed 	bne.w	405298 <_svfprintf_r+0x1714>
  4044be:	9a07      	ldr	r2, [sp, #28]
  4044c0:	f012 0320 	ands.w	r3, r2, #32
  4044c4:	f000 8143 	beq.w	40474e <_svfprintf_r+0xbca>
  4044c8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4044ca:	2700      	movs	r7, #0
  4044cc:	3407      	adds	r4, #7
  4044ce:	f024 0307 	bic.w	r3, r4, #7
  4044d2:	f103 0108 	add.w	r1, r3, #8
  4044d6:	45bb      	cmp	fp, r7
  4044d8:	910e      	str	r1, [sp, #56]	; 0x38
  4044da:	e9d3 4500 	ldrd	r4, r5, [r3]
  4044de:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4044e2:	f2c0 82c1 	blt.w	404a68 <_svfprintf_r+0xee4>
  4044e6:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4044ea:	9307      	str	r3, [sp, #28]
  4044ec:	ea54 0305 	orrs.w	r3, r4, r5
  4044f0:	f000 8148 	beq.w	404784 <_svfprintf_r+0xc00>
  4044f4:	2d00      	cmp	r5, #0
  4044f6:	bf08      	it	eq
  4044f8:	2c0a      	cmpeq	r4, #10
  4044fa:	f0c0 8148 	bcc.w	40478e <_svfprintf_r+0xc0a>
  4044fe:	ae30      	add	r6, sp, #192	; 0xc0
  404500:	4620      	mov	r0, r4
  404502:	4629      	mov	r1, r5
  404504:	220a      	movs	r2, #10
  404506:	2300      	movs	r3, #0
  404508:	f004 fea8 	bl	40925c <__aeabi_uldivmod>
  40450c:	3230      	adds	r2, #48	; 0x30
  40450e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404512:	4620      	mov	r0, r4
  404514:	4629      	mov	r1, r5
  404516:	2300      	movs	r3, #0
  404518:	220a      	movs	r2, #10
  40451a:	f004 fe9f 	bl	40925c <__aeabi_uldivmod>
  40451e:	4604      	mov	r4, r0
  404520:	460d      	mov	r5, r1
  404522:	ea54 0305 	orrs.w	r3, r4, r5
  404526:	d1eb      	bne.n	404500 <_svfprintf_r+0x97c>
  404528:	e42d      	b.n	403d86 <_svfprintf_r+0x202>
  40452a:	9311      	str	r3, [sp, #68]	; 0x44
  40452c:	46ab      	mov	fp, r5
  40452e:	2a00      	cmp	r2, #0
  404530:	f040 86ca 	bne.w	4052c8 <_svfprintf_r+0x1744>
  404534:	9b07      	ldr	r3, [sp, #28]
  404536:	483f      	ldr	r0, [pc, #252]	; (404634 <_svfprintf_r+0xab0>)
  404538:	069d      	lsls	r5, r3, #26
  40453a:	f140 815d 	bpl.w	4047f8 <_svfprintf_r+0xc74>
  40453e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404540:	3407      	adds	r4, #7
  404542:	f024 0307 	bic.w	r3, r4, #7
  404546:	f103 0208 	add.w	r2, r3, #8
  40454a:	920e      	str	r2, [sp, #56]	; 0x38
  40454c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404550:	9a07      	ldr	r2, [sp, #28]
  404552:	f012 0701 	ands.w	r7, r2, #1
  404556:	f000 8246 	beq.w	4049e6 <_svfprintf_r+0xe62>
  40455a:	ea54 0305 	orrs.w	r3, r4, r5
  40455e:	f43f ad2a 	beq.w	403fb6 <_svfprintf_r+0x432>
  404562:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404566:	2700      	movs	r7, #0
  404568:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40456c:	9a07      	ldr	r2, [sp, #28]
  40456e:	2330      	movs	r3, #48	; 0x30
  404570:	45bb      	cmp	fp, r7
  404572:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404576:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40457a:	f042 0302 	orr.w	r3, r2, #2
  40457e:	f2c0 858d 	blt.w	40509c <_svfprintf_r+0x1518>
  404582:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404586:	f043 0302 	orr.w	r3, r3, #2
  40458a:	9307      	str	r3, [sp, #28]
  40458c:	f7ff bbec 	b.w	403d68 <_svfprintf_r+0x1e4>
  404590:	f898 3000 	ldrb.w	r3, [r8]
  404594:	2b6c      	cmp	r3, #108	; 0x6c
  404596:	f000 8452 	beq.w	404e3e <_svfprintf_r+0x12ba>
  40459a:	9807      	ldr	r0, [sp, #28]
  40459c:	f040 0010 	orr.w	r0, r0, #16
  4045a0:	9007      	str	r0, [sp, #28]
  4045a2:	f7ff bb49 	b.w	403c38 <_svfprintf_r+0xb4>
  4045a6:	9311      	str	r3, [sp, #68]	; 0x44
  4045a8:	46ab      	mov	fp, r5
  4045aa:	2a00      	cmp	r2, #0
  4045ac:	f040 8694 	bne.w	4052d8 <_svfprintf_r+0x1754>
  4045b0:	9a07      	ldr	r2, [sp, #28]
  4045b2:	f012 0320 	ands.w	r3, r2, #32
  4045b6:	f000 80a0 	beq.w	4046fa <_svfprintf_r+0xb76>
  4045ba:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4045bc:	2700      	movs	r7, #0
  4045be:	3407      	adds	r4, #7
  4045c0:	f024 0307 	bic.w	r3, r4, #7
  4045c4:	f103 0108 	add.w	r1, r3, #8
  4045c8:	45bb      	cmp	fp, r7
  4045ca:	910e      	str	r1, [sp, #56]	; 0x38
  4045cc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4045d0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4045d4:	db0b      	blt.n	4045ee <_svfprintf_r+0xa6a>
  4045d6:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4045da:	9307      	str	r3, [sp, #28]
  4045dc:	ea54 0305 	orrs.w	r3, r4, r5
  4045e0:	d106      	bne.n	4045f0 <_svfprintf_r+0xa6c>
  4045e2:	f1bb 0f00 	cmp.w	fp, #0
  4045e6:	f000 85a2 	beq.w	40512e <_svfprintf_r+0x15aa>
  4045ea:	2400      	movs	r4, #0
  4045ec:	2500      	movs	r5, #0
  4045ee:	2700      	movs	r7, #0
  4045f0:	ae30      	add	r6, sp, #192	; 0xc0
  4045f2:	08e2      	lsrs	r2, r4, #3
  4045f4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4045f8:	08e9      	lsrs	r1, r5, #3
  4045fa:	f004 0307 	and.w	r3, r4, #7
  4045fe:	460d      	mov	r5, r1
  404600:	4614      	mov	r4, r2
  404602:	3330      	adds	r3, #48	; 0x30
  404604:	ea54 0205 	orrs.w	r2, r4, r5
  404608:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40460c:	d1f1      	bne.n	4045f2 <_svfprintf_r+0xa6e>
  40460e:	9a07      	ldr	r2, [sp, #28]
  404610:	07d1      	lsls	r1, r2, #31
  404612:	f57f abb8 	bpl.w	403d86 <_svfprintf_r+0x202>
  404616:	2b30      	cmp	r3, #48	; 0x30
  404618:	f43f abb5 	beq.w	403d86 <_svfprintf_r+0x202>
  40461c:	2230      	movs	r2, #48	; 0x30
  40461e:	1e73      	subs	r3, r6, #1
  404620:	f806 2c01 	strb.w	r2, [r6, #-1]
  404624:	aa30      	add	r2, sp, #192	; 0xc0
  404626:	1ad2      	subs	r2, r2, r3
  404628:	920d      	str	r2, [sp, #52]	; 0x34
  40462a:	461e      	mov	r6, r3
  40462c:	f7ff bbae 	b.w	403d8c <_svfprintf_r+0x208>
  404630:	0040a080 	.word	0x0040a080
  404634:	0040a0b4 	.word	0x0040a0b4
  404638:	9311      	str	r3, [sp, #68]	; 0x44
  40463a:	46ab      	mov	fp, r5
  40463c:	2a00      	cmp	r2, #0
  40463e:	f040 8647 	bne.w	4052d0 <_svfprintf_r+0x174c>
  404642:	9b07      	ldr	r3, [sp, #28]
  404644:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404646:	071a      	lsls	r2, r3, #28
  404648:	f104 0407 	add.w	r4, r4, #7
  40464c:	f140 836c 	bpl.w	404d28 <_svfprintf_r+0x11a4>
  404650:	f024 0307 	bic.w	r3, r4, #7
  404654:	f103 0208 	add.w	r2, r3, #8
  404658:	920e      	str	r2, [sp, #56]	; 0x38
  40465a:	681a      	ldr	r2, [r3, #0]
  40465c:	685b      	ldr	r3, [r3, #4]
  40465e:	9214      	str	r2, [sp, #80]	; 0x50
  404660:	9315      	str	r3, [sp, #84]	; 0x54
  404662:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404664:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404666:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40466a:	4628      	mov	r0, r5
  40466c:	4621      	mov	r1, r4
  40466e:	f04f 32ff 	mov.w	r2, #4294967295
  404672:	4ba9      	ldr	r3, [pc, #676]	; (404918 <_svfprintf_r+0xd94>)
  404674:	f004 fdb4 	bl	4091e0 <__aeabi_dcmpun>
  404678:	2800      	cmp	r0, #0
  40467a:	f040 82cd 	bne.w	404c18 <_svfprintf_r+0x1094>
  40467e:	4628      	mov	r0, r5
  404680:	4621      	mov	r1, r4
  404682:	f04f 32ff 	mov.w	r2, #4294967295
  404686:	4ba4      	ldr	r3, [pc, #656]	; (404918 <_svfprintf_r+0xd94>)
  404688:	f004 fd8c 	bl	4091a4 <__aeabi_dcmple>
  40468c:	2800      	cmp	r0, #0
  40468e:	f040 82c3 	bne.w	404c18 <_svfprintf_r+0x1094>
  404692:	9814      	ldr	r0, [sp, #80]	; 0x50
  404694:	9915      	ldr	r1, [sp, #84]	; 0x54
  404696:	2200      	movs	r2, #0
  404698:	2300      	movs	r3, #0
  40469a:	f004 fd79 	bl	409190 <__aeabi_dcmplt>
  40469e:	2800      	cmp	r0, #0
  4046a0:	f040 84f6 	bne.w	405090 <_svfprintf_r+0x150c>
  4046a4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4046a8:	9907      	ldr	r1, [sp, #28]
  4046aa:	4e9c      	ldr	r6, [pc, #624]	; (40491c <_svfprintf_r+0xd98>)
  4046ac:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  4046b0:	4b9b      	ldr	r3, [pc, #620]	; (404920 <_svfprintf_r+0xd9c>)
  4046b2:	9107      	str	r1, [sp, #28]
  4046b4:	9911      	ldr	r1, [sp, #68]	; 0x44
  4046b6:	2203      	movs	r2, #3
  4046b8:	f04f 0b00 	mov.w	fp, #0
  4046bc:	9208      	str	r2, [sp, #32]
  4046be:	2947      	cmp	r1, #71	; 0x47
  4046c0:	bfd8      	it	le
  4046c2:	461e      	movle	r6, r3
  4046c4:	920d      	str	r2, [sp, #52]	; 0x34
  4046c6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4046ca:	f7ff bb66 	b.w	403d9a <_svfprintf_r+0x216>
  4046ce:	9b07      	ldr	r3, [sp, #28]
  4046d0:	f043 0308 	orr.w	r3, r3, #8
  4046d4:	9307      	str	r3, [sp, #28]
  4046d6:	f898 3000 	ldrb.w	r3, [r8]
  4046da:	f7ff baad 	b.w	403c38 <_svfprintf_r+0xb4>
  4046de:	9311      	str	r3, [sp, #68]	; 0x44
  4046e0:	46ab      	mov	fp, r5
  4046e2:	2a00      	cmp	r2, #0
  4046e4:	f040 85ec 	bne.w	4052c0 <_svfprintf_r+0x173c>
  4046e8:	9b07      	ldr	r3, [sp, #28]
  4046ea:	f043 0310 	orr.w	r3, r3, #16
  4046ee:	9307      	str	r3, [sp, #28]
  4046f0:	9a07      	ldr	r2, [sp, #28]
  4046f2:	f012 0320 	ands.w	r3, r2, #32
  4046f6:	f47f af60 	bne.w	4045ba <_svfprintf_r+0xa36>
  4046fa:	9907      	ldr	r1, [sp, #28]
  4046fc:	f011 0210 	ands.w	r2, r1, #16
  404700:	f000 8268 	beq.w	404bd4 <_svfprintf_r+0x1050>
  404704:	980e      	ldr	r0, [sp, #56]	; 0x38
  404706:	f1bb 0f00 	cmp.w	fp, #0
  40470a:	4602      	mov	r2, r0
  40470c:	6804      	ldr	r4, [r0, #0]
  40470e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404712:	f102 0204 	add.w	r2, r2, #4
  404716:	f04f 0500 	mov.w	r5, #0
  40471a:	f2c0 84c2 	blt.w	4050a2 <_svfprintf_r+0x151e>
  40471e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404722:	9107      	str	r1, [sp, #28]
  404724:	ea54 0105 	orrs.w	r1, r4, r5
  404728:	920e      	str	r2, [sp, #56]	; 0x38
  40472a:	f43f af5a 	beq.w	4045e2 <_svfprintf_r+0xa5e>
  40472e:	461f      	mov	r7, r3
  404730:	e75e      	b.n	4045f0 <_svfprintf_r+0xa6c>
  404732:	9311      	str	r3, [sp, #68]	; 0x44
  404734:	46ab      	mov	fp, r5
  404736:	2a00      	cmp	r2, #0
  404738:	f040 85be 	bne.w	4052b8 <_svfprintf_r+0x1734>
  40473c:	9b07      	ldr	r3, [sp, #28]
  40473e:	f043 0310 	orr.w	r3, r3, #16
  404742:	9307      	str	r3, [sp, #28]
  404744:	9a07      	ldr	r2, [sp, #28]
  404746:	f012 0320 	ands.w	r3, r2, #32
  40474a:	f47f aebd 	bne.w	4044c8 <_svfprintf_r+0x944>
  40474e:	9907      	ldr	r1, [sp, #28]
  404750:	f011 0210 	ands.w	r2, r1, #16
  404754:	f000 8326 	beq.w	404da4 <_svfprintf_r+0x1220>
  404758:	980e      	ldr	r0, [sp, #56]	; 0x38
  40475a:	f1bb 0f00 	cmp.w	fp, #0
  40475e:	4602      	mov	r2, r0
  404760:	6804      	ldr	r4, [r0, #0]
  404762:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404766:	f102 0204 	add.w	r2, r2, #4
  40476a:	f04f 0500 	mov.w	r5, #0
  40476e:	f2c0 848c 	blt.w	40508a <_svfprintf_r+0x1506>
  404772:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404776:	9107      	str	r1, [sp, #28]
  404778:	ea54 0105 	orrs.w	r1, r4, r5
  40477c:	920e      	str	r2, [sp, #56]	; 0x38
  40477e:	461f      	mov	r7, r3
  404780:	f47f aeb8 	bne.w	4044f4 <_svfprintf_r+0x970>
  404784:	f1bb 0f00 	cmp.w	fp, #0
  404788:	f000 8090 	beq.w	4048ac <_svfprintf_r+0xd28>
  40478c:	2400      	movs	r4, #0
  40478e:	ae40      	add	r6, sp, #256	; 0x100
  404790:	3430      	adds	r4, #48	; 0x30
  404792:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404796:	f7ff baf6 	b.w	403d86 <_svfprintf_r+0x202>
  40479a:	2a00      	cmp	r2, #0
  40479c:	f040 8588 	bne.w	4052b0 <_svfprintf_r+0x172c>
  4047a0:	9b07      	ldr	r3, [sp, #28]
  4047a2:	069b      	lsls	r3, r3, #26
  4047a4:	f140 82ca 	bpl.w	404d3c <_svfprintf_r+0x11b8>
  4047a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4047aa:	4613      	mov	r3, r2
  4047ac:	3304      	adds	r3, #4
  4047ae:	930e      	str	r3, [sp, #56]	; 0x38
  4047b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4047b2:	6811      	ldr	r1, [r2, #0]
  4047b4:	17dd      	asrs	r5, r3, #31
  4047b6:	461a      	mov	r2, r3
  4047b8:	462b      	mov	r3, r5
  4047ba:	e9c1 2300 	strd	r2, r3, [r1]
  4047be:	f7ff ba08 	b.w	403bd2 <_svfprintf_r+0x4e>
  4047c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4047c6:	2300      	movs	r3, #0
  4047c8:	461c      	mov	r4, r3
  4047ca:	f818 3b01 	ldrb.w	r3, [r8], #1
  4047ce:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4047d2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4047d6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4047da:	2809      	cmp	r0, #9
  4047dc:	d9f5      	bls.n	4047ca <_svfprintf_r+0xc46>
  4047de:	940c      	str	r4, [sp, #48]	; 0x30
  4047e0:	f7ff ba2c 	b.w	403c3c <_svfprintf_r+0xb8>
  4047e4:	9311      	str	r3, [sp, #68]	; 0x44
  4047e6:	46ab      	mov	fp, r5
  4047e8:	2a00      	cmp	r2, #0
  4047ea:	f040 855d 	bne.w	4052a8 <_svfprintf_r+0x1724>
  4047ee:	9b07      	ldr	r3, [sp, #28]
  4047f0:	484c      	ldr	r0, [pc, #304]	; (404924 <_svfprintf_r+0xda0>)
  4047f2:	069d      	lsls	r5, r3, #26
  4047f4:	f53f aea3 	bmi.w	40453e <_svfprintf_r+0x9ba>
  4047f8:	9b07      	ldr	r3, [sp, #28]
  4047fa:	06dc      	lsls	r4, r3, #27
  4047fc:	f140 82b5 	bpl.w	404d6a <_svfprintf_r+0x11e6>
  404800:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404802:	2500      	movs	r5, #0
  404804:	4613      	mov	r3, r2
  404806:	3304      	adds	r3, #4
  404808:	6814      	ldr	r4, [r2, #0]
  40480a:	930e      	str	r3, [sp, #56]	; 0x38
  40480c:	e6a0      	b.n	404550 <_svfprintf_r+0x9cc>
  40480e:	9311      	str	r3, [sp, #68]	; 0x44
  404810:	46ab      	mov	fp, r5
  404812:	2a00      	cmp	r2, #0
  404814:	f040 8544 	bne.w	4052a0 <_svfprintf_r+0x171c>
  404818:	9b07      	ldr	r3, [sp, #28]
  40481a:	f043 0310 	orr.w	r3, r3, #16
  40481e:	9307      	str	r3, [sp, #28]
  404820:	9b07      	ldr	r3, [sp, #28]
  404822:	0698      	lsls	r0, r3, #26
  404824:	f140 80f1 	bpl.w	404a0a <_svfprintf_r+0xe86>
  404828:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40482a:	3407      	adds	r4, #7
  40482c:	f024 0407 	bic.w	r4, r4, #7
  404830:	e9d4 2300 	ldrd	r2, r3, [r4]
  404834:	f104 0108 	add.w	r1, r4, #8
  404838:	461d      	mov	r5, r3
  40483a:	4614      	mov	r4, r2
  40483c:	910e      	str	r1, [sp, #56]	; 0x38
  40483e:	2a00      	cmp	r2, #0
  404840:	f173 0300 	sbcs.w	r3, r3, #0
  404844:	f2c0 80f2 	blt.w	404a2c <_svfprintf_r+0xea8>
  404848:	f1bb 0f00 	cmp.w	fp, #0
  40484c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404850:	f2c0 810a 	blt.w	404a68 <_svfprintf_r+0xee4>
  404854:	9b07      	ldr	r3, [sp, #28]
  404856:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40485a:	9307      	str	r3, [sp, #28]
  40485c:	ea54 0305 	orrs.w	r3, r4, r5
  404860:	f47f ae48 	bne.w	4044f4 <_svfprintf_r+0x970>
  404864:	e78e      	b.n	404784 <_svfprintf_r+0xc00>
  404866:	9311      	str	r3, [sp, #68]	; 0x44
  404868:	46ab      	mov	fp, r5
  40486a:	2a00      	cmp	r2, #0
  40486c:	d0d8      	beq.n	404820 <_svfprintf_r+0xc9c>
  40486e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404872:	e7d5      	b.n	404820 <_svfprintf_r+0xc9c>
  404874:	9b07      	ldr	r3, [sp, #28]
  404876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40487a:	9307      	str	r3, [sp, #28]
  40487c:	f898 3000 	ldrb.w	r3, [r8]
  404880:	f7ff b9da 	b.w	403c38 <_svfprintf_r+0xb4>
  404884:	990e      	ldr	r1, [sp, #56]	; 0x38
  404886:	9311      	str	r3, [sp, #68]	; 0x44
  404888:	680a      	ldr	r2, [r1, #0]
  40488a:	2300      	movs	r3, #0
  40488c:	2001      	movs	r0, #1
  40488e:	461f      	mov	r7, r3
  404890:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404894:	469b      	mov	fp, r3
  404896:	9313      	str	r3, [sp, #76]	; 0x4c
  404898:	1d0b      	adds	r3, r1, #4
  40489a:	9008      	str	r0, [sp, #32]
  40489c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4048a0:	930e      	str	r3, [sp, #56]	; 0x38
  4048a2:	900d      	str	r0, [sp, #52]	; 0x34
  4048a4:	ae26      	add	r6, sp, #152	; 0x98
  4048a6:	f7ff ba7c 	b.w	403da2 <_svfprintf_r+0x21e>
  4048aa:	465f      	mov	r7, fp
  4048ac:	f04f 0b00 	mov.w	fp, #0
  4048b0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4048b4:	ae30      	add	r6, sp, #192	; 0xc0
  4048b6:	f7ff ba69 	b.w	403d8c <_svfprintf_r+0x208>
  4048ba:	aa23      	add	r2, sp, #140	; 0x8c
  4048bc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4048be:	980a      	ldr	r0, [sp, #40]	; 0x28
  4048c0:	f003 ffa8 	bl	408814 <__ssprint_r>
  4048c4:	2800      	cmp	r0, #0
  4048c6:	f47f ab9b 	bne.w	404000 <_svfprintf_r+0x47c>
  4048ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048cc:	f7ff bb63 	b.w	403f96 <_svfprintf_r+0x412>
  4048d0:	9311      	str	r3, [sp, #68]	; 0x44
  4048d2:	2a00      	cmp	r2, #0
  4048d4:	f040 84d3 	bne.w	40527e <_svfprintf_r+0x16fa>
  4048d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048da:	2a00      	cmp	r2, #0
  4048dc:	f43f ab89 	beq.w	403ff2 <_svfprintf_r+0x46e>
  4048e0:	2300      	movs	r3, #0
  4048e2:	2101      	movs	r1, #1
  4048e4:	461f      	mov	r7, r3
  4048e6:	9108      	str	r1, [sp, #32]
  4048e8:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4048ec:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4048f0:	469b      	mov	fp, r3
  4048f2:	9313      	str	r3, [sp, #76]	; 0x4c
  4048f4:	910d      	str	r1, [sp, #52]	; 0x34
  4048f6:	ae26      	add	r6, sp, #152	; 0x98
  4048f8:	f7ff ba53 	b.w	403da2 <_svfprintf_r+0x21e>
  4048fc:	aa23      	add	r2, sp, #140	; 0x8c
  4048fe:	9909      	ldr	r1, [sp, #36]	; 0x24
  404900:	980a      	ldr	r0, [sp, #40]	; 0x28
  404902:	f003 ff87 	bl	408814 <__ssprint_r>
  404906:	2800      	cmp	r0, #0
  404908:	f47f ab7a 	bne.w	404000 <_svfprintf_r+0x47c>
  40490c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404910:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404912:	f7ff bba2 	b.w	40405a <_svfprintf_r+0x4d6>
  404916:	bf00      	nop
  404918:	7fefffff 	.word	0x7fefffff
  40491c:	0040a094 	.word	0x0040a094
  404920:	0040a090 	.word	0x0040a090
  404924:	0040a0a0 	.word	0x0040a0a0
  404928:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40492a:	49b8      	ldr	r1, [pc, #736]	; (404c0c <_svfprintf_r+0x1088>)
  40492c:	3301      	adds	r3, #1
  40492e:	3401      	adds	r4, #1
  404930:	2201      	movs	r2, #1
  404932:	2b07      	cmp	r3, #7
  404934:	9425      	str	r4, [sp, #148]	; 0x94
  404936:	9324      	str	r3, [sp, #144]	; 0x90
  404938:	e889 0006 	stmia.w	r9, {r1, r2}
  40493c:	f300 82c2 	bgt.w	404ec4 <_svfprintf_r+0x1340>
  404940:	f109 0908 	add.w	r9, r9, #8
  404944:	b92d      	cbnz	r5, 404952 <_svfprintf_r+0xdce>
  404946:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404948:	b91b      	cbnz	r3, 404952 <_svfprintf_r+0xdce>
  40494a:	9b07      	ldr	r3, [sp, #28]
  40494c:	07df      	lsls	r7, r3, #31
  40494e:	f57f aae8 	bpl.w	403f22 <_svfprintf_r+0x39e>
  404952:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404954:	9916      	ldr	r1, [sp, #88]	; 0x58
  404956:	3301      	adds	r3, #1
  404958:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40495a:	440c      	add	r4, r1
  40495c:	2b07      	cmp	r3, #7
  40495e:	9425      	str	r4, [sp, #148]	; 0x94
  404960:	f8c9 2000 	str.w	r2, [r9]
  404964:	f8c9 1004 	str.w	r1, [r9, #4]
  404968:	9324      	str	r3, [sp, #144]	; 0x90
  40496a:	f300 83ff 	bgt.w	40516c <_svfprintf_r+0x15e8>
  40496e:	f109 0908 	add.w	r9, r9, #8
  404972:	426d      	negs	r5, r5
  404974:	2d00      	cmp	r5, #0
  404976:	f340 82db 	ble.w	404f30 <_svfprintf_r+0x13ac>
  40497a:	4aa5      	ldr	r2, [pc, #660]	; (404c10 <_svfprintf_r+0x108c>)
  40497c:	2d10      	cmp	r5, #16
  40497e:	920f      	str	r2, [sp, #60]	; 0x3c
  404980:	f340 834b 	ble.w	40501a <_svfprintf_r+0x1496>
  404984:	4622      	mov	r2, r4
  404986:	2710      	movs	r7, #16
  404988:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40498c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40498e:	e005      	b.n	40499c <_svfprintf_r+0xe18>
  404990:	f109 0908 	add.w	r9, r9, #8
  404994:	3d10      	subs	r5, #16
  404996:	2d10      	cmp	r5, #16
  404998:	f340 833e 	ble.w	405018 <_svfprintf_r+0x1494>
  40499c:	3301      	adds	r3, #1
  40499e:	3210      	adds	r2, #16
  4049a0:	2b07      	cmp	r3, #7
  4049a2:	9225      	str	r2, [sp, #148]	; 0x94
  4049a4:	9324      	str	r3, [sp, #144]	; 0x90
  4049a6:	f8c9 a000 	str.w	sl, [r9]
  4049aa:	f8c9 7004 	str.w	r7, [r9, #4]
  4049ae:	ddef      	ble.n	404990 <_svfprintf_r+0xe0c>
  4049b0:	aa23      	add	r2, sp, #140	; 0x8c
  4049b2:	4621      	mov	r1, r4
  4049b4:	4658      	mov	r0, fp
  4049b6:	f003 ff2d 	bl	408814 <__ssprint_r>
  4049ba:	2800      	cmp	r0, #0
  4049bc:	f47f ab20 	bne.w	404000 <_svfprintf_r+0x47c>
  4049c0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4049c4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4049c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049c8:	e7e4      	b.n	404994 <_svfprintf_r+0xe10>
  4049ca:	4892      	ldr	r0, [pc, #584]	; (404c14 <_svfprintf_r+0x1090>)
  4049cc:	9107      	str	r1, [sp, #28]
  4049ce:	9311      	str	r3, [sp, #68]	; 0x44
  4049d0:	ea54 0305 	orrs.w	r3, r4, r5
  4049d4:	920e      	str	r2, [sp, #56]	; 0x38
  4049d6:	f04f 0700 	mov.w	r7, #0
  4049da:	f47f a9c5 	bne.w	403d68 <_svfprintf_r+0x1e4>
  4049de:	2400      	movs	r4, #0
  4049e0:	2500      	movs	r5, #0
  4049e2:	f7ff b9c1 	b.w	403d68 <_svfprintf_r+0x1e4>
  4049e6:	f1bb 0f00 	cmp.w	fp, #0
  4049ea:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4049ee:	f2c0 8203 	blt.w	404df8 <_svfprintf_r+0x1274>
  4049f2:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4049f6:	9307      	str	r3, [sp, #28]
  4049f8:	ea54 0305 	orrs.w	r3, r4, r5
  4049fc:	f47f a9b4 	bne.w	403d68 <_svfprintf_r+0x1e4>
  404a00:	f1bb 0f00 	cmp.w	fp, #0
  404a04:	f47f aae5 	bne.w	403fd2 <_svfprintf_r+0x44e>
  404a08:	e74f      	b.n	4048aa <_svfprintf_r+0xd26>
  404a0a:	9b07      	ldr	r3, [sp, #28]
  404a0c:	06d9      	lsls	r1, r3, #27
  404a0e:	f140 81ba 	bpl.w	404d86 <_svfprintf_r+0x1202>
  404a12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a14:	4613      	mov	r3, r2
  404a16:	681c      	ldr	r4, [r3, #0]
  404a18:	3304      	adds	r3, #4
  404a1a:	17e5      	asrs	r5, r4, #31
  404a1c:	4622      	mov	r2, r4
  404a1e:	930e      	str	r3, [sp, #56]	; 0x38
  404a20:	462b      	mov	r3, r5
  404a22:	2a00      	cmp	r2, #0
  404a24:	f173 0300 	sbcs.w	r3, r3, #0
  404a28:	f6bf af0e 	bge.w	404848 <_svfprintf_r+0xcc4>
  404a2c:	4264      	negs	r4, r4
  404a2e:	f04f 072d 	mov.w	r7, #45	; 0x2d
  404a32:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404a36:	f1bb 0f00 	cmp.w	fp, #0
  404a3a:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404a3e:	f6ff ad59 	blt.w	4044f4 <_svfprintf_r+0x970>
  404a42:	9b07      	ldr	r3, [sp, #28]
  404a44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404a48:	9307      	str	r3, [sp, #28]
  404a4a:	e553      	b.n	4044f4 <_svfprintf_r+0x970>
  404a4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a4e:	f1bb 0f00 	cmp.w	fp, #0
  404a52:	4613      	mov	r3, r2
  404a54:	6814      	ldr	r4, [r2, #0]
  404a56:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404a5a:	f103 0304 	add.w	r3, r3, #4
  404a5e:	f04f 0500 	mov.w	r5, #0
  404a62:	f280 81e2 	bge.w	404e2a <_svfprintf_r+0x12a6>
  404a66:	930e      	str	r3, [sp, #56]	; 0x38
  404a68:	ea54 0305 	orrs.w	r3, r4, r5
  404a6c:	f47f ad42 	bne.w	4044f4 <_svfprintf_r+0x970>
  404a70:	e68d      	b.n	40478e <_svfprintf_r+0xc0a>
  404a72:	aa23      	add	r2, sp, #140	; 0x8c
  404a74:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a76:	980a      	ldr	r0, [sp, #40]	; 0x28
  404a78:	f003 fecc 	bl	408814 <__ssprint_r>
  404a7c:	2800      	cmp	r0, #0
  404a7e:	f47f aabf 	bne.w	404000 <_svfprintf_r+0x47c>
  404a82:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a84:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404a88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404a8a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404a8c:	4432      	add	r2, r6
  404a8e:	4617      	mov	r7, r2
  404a90:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404a92:	4293      	cmp	r3, r2
  404a94:	db49      	blt.n	404b2a <_svfprintf_r+0xfa6>
  404a96:	9a07      	ldr	r2, [sp, #28]
  404a98:	07d5      	lsls	r5, r2, #31
  404a9a:	d446      	bmi.n	404b2a <_svfprintf_r+0xfa6>
  404a9c:	9912      	ldr	r1, [sp, #72]	; 0x48
  404a9e:	440e      	add	r6, r1
  404aa0:	1bf5      	subs	r5, r6, r7
  404aa2:	1acb      	subs	r3, r1, r3
  404aa4:	429d      	cmp	r5, r3
  404aa6:	bfa8      	it	ge
  404aa8:	461d      	movge	r5, r3
  404aaa:	2d00      	cmp	r5, #0
  404aac:	462e      	mov	r6, r5
  404aae:	dd0d      	ble.n	404acc <_svfprintf_r+0xf48>
  404ab0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404ab2:	442c      	add	r4, r5
  404ab4:	3201      	adds	r2, #1
  404ab6:	2a07      	cmp	r2, #7
  404ab8:	9425      	str	r4, [sp, #148]	; 0x94
  404aba:	f8c9 7000 	str.w	r7, [r9]
  404abe:	f8c9 5004 	str.w	r5, [r9, #4]
  404ac2:	9224      	str	r2, [sp, #144]	; 0x90
  404ac4:	f300 82d2 	bgt.w	40506c <_svfprintf_r+0x14e8>
  404ac8:	f109 0908 	add.w	r9, r9, #8
  404acc:	2e00      	cmp	r6, #0
  404ace:	bfb4      	ite	lt
  404ad0:	461d      	movlt	r5, r3
  404ad2:	1b9d      	subge	r5, r3, r6
  404ad4:	2d00      	cmp	r5, #0
  404ad6:	f77f aa24 	ble.w	403f22 <_svfprintf_r+0x39e>
  404ada:	4a4d      	ldr	r2, [pc, #308]	; (404c10 <_svfprintf_r+0x108c>)
  404adc:	2d10      	cmp	r5, #16
  404ade:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ae0:	920f      	str	r2, [sp, #60]	; 0x3c
  404ae2:	f77f abf4 	ble.w	4042ce <_svfprintf_r+0x74a>
  404ae6:	2610      	movs	r6, #16
  404ae8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404aea:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404aee:	e005      	b.n	404afc <_svfprintf_r+0xf78>
  404af0:	f109 0908 	add.w	r9, r9, #8
  404af4:	3d10      	subs	r5, #16
  404af6:	2d10      	cmp	r5, #16
  404af8:	f77f abe9 	ble.w	4042ce <_svfprintf_r+0x74a>
  404afc:	3301      	adds	r3, #1
  404afe:	3410      	adds	r4, #16
  404b00:	2b07      	cmp	r3, #7
  404b02:	9425      	str	r4, [sp, #148]	; 0x94
  404b04:	9324      	str	r3, [sp, #144]	; 0x90
  404b06:	f8c9 a000 	str.w	sl, [r9]
  404b0a:	f8c9 6004 	str.w	r6, [r9, #4]
  404b0e:	ddef      	ble.n	404af0 <_svfprintf_r+0xf6c>
  404b10:	aa23      	add	r2, sp, #140	; 0x8c
  404b12:	4659      	mov	r1, fp
  404b14:	4638      	mov	r0, r7
  404b16:	f003 fe7d 	bl	408814 <__ssprint_r>
  404b1a:	2800      	cmp	r0, #0
  404b1c:	f47f aa70 	bne.w	404000 <_svfprintf_r+0x47c>
  404b20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b24:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b26:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b28:	e7e4      	b.n	404af4 <_svfprintf_r+0xf70>
  404b2a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404b2c:	9816      	ldr	r0, [sp, #88]	; 0x58
  404b2e:	3201      	adds	r2, #1
  404b30:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404b32:	4404      	add	r4, r0
  404b34:	2a07      	cmp	r2, #7
  404b36:	9425      	str	r4, [sp, #148]	; 0x94
  404b38:	f8c9 1000 	str.w	r1, [r9]
  404b3c:	f8c9 0004 	str.w	r0, [r9, #4]
  404b40:	9224      	str	r2, [sp, #144]	; 0x90
  404b42:	f300 8277 	bgt.w	405034 <_svfprintf_r+0x14b0>
  404b46:	f109 0908 	add.w	r9, r9, #8
  404b4a:	e7a7      	b.n	404a9c <_svfprintf_r+0xf18>
  404b4c:	9b07      	ldr	r3, [sp, #28]
  404b4e:	07d8      	lsls	r0, r3, #31
  404b50:	f53f ab14 	bmi.w	40417c <_svfprintf_r+0x5f8>
  404b54:	2301      	movs	r3, #1
  404b56:	2d07      	cmp	r5, #7
  404b58:	9425      	str	r4, [sp, #148]	; 0x94
  404b5a:	f8c9 6000 	str.w	r6, [r9]
  404b5e:	9524      	str	r5, [sp, #144]	; 0x90
  404b60:	f8c9 3004 	str.w	r3, [r9, #4]
  404b64:	f77f ac26 	ble.w	4043b4 <_svfprintf_r+0x830>
  404b68:	aa23      	add	r2, sp, #140	; 0x8c
  404b6a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404b6c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404b6e:	f003 fe51 	bl	408814 <__ssprint_r>
  404b72:	2800      	cmp	r0, #0
  404b74:	f47f aa44 	bne.w	404000 <_svfprintf_r+0x47c>
  404b78:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b7c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b7e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404b80:	e41a      	b.n	4043b8 <_svfprintf_r+0x834>
  404b82:	aa23      	add	r2, sp, #140	; 0x8c
  404b84:	9909      	ldr	r1, [sp, #36]	; 0x24
  404b86:	980a      	ldr	r0, [sp, #40]	; 0x28
  404b88:	f003 fe44 	bl	408814 <__ssprint_r>
  404b8c:	2800      	cmp	r0, #0
  404b8e:	f47f aa37 	bne.w	404000 <_svfprintf_r+0x47c>
  404b92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b96:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b98:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404b9a:	f7ff bafb 	b.w	404194 <_svfprintf_r+0x610>
  404b9e:	aa23      	add	r2, sp, #140	; 0x8c
  404ba0:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ba2:	980a      	ldr	r0, [sp, #40]	; 0x28
  404ba4:	f003 fe36 	bl	408814 <__ssprint_r>
  404ba8:	2800      	cmp	r0, #0
  404baa:	f47f aa29 	bne.w	404000 <_svfprintf_r+0x47c>
  404bae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404bb2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404bb4:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404bb6:	f7ff bafc 	b.w	4041b2 <_svfprintf_r+0x62e>
  404bba:	aa23      	add	r2, sp, #140	; 0x8c
  404bbc:	9909      	ldr	r1, [sp, #36]	; 0x24
  404bbe:	980a      	ldr	r0, [sp, #40]	; 0x28
  404bc0:	f003 fe28 	bl	408814 <__ssprint_r>
  404bc4:	2800      	cmp	r0, #0
  404bc6:	f47f aa1b 	bne.w	404000 <_svfprintf_r+0x47c>
  404bca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404bce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404bd0:	f7ff b95b 	b.w	403e8a <_svfprintf_r+0x306>
  404bd4:	9907      	ldr	r1, [sp, #28]
  404bd6:	f011 0740 	ands.w	r7, r1, #64	; 0x40
  404bda:	f000 810f 	beq.w	404dfc <_svfprintf_r+0x1278>
  404bde:	980e      	ldr	r0, [sp, #56]	; 0x38
  404be0:	f1bb 0f00 	cmp.w	fp, #0
  404be4:	4603      	mov	r3, r0
  404be6:	8804      	ldrh	r4, [r0, #0]
  404be8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404bec:	f103 0304 	add.w	r3, r3, #4
  404bf0:	f04f 0500 	mov.w	r5, #0
  404bf4:	f2c0 8173 	blt.w	404ede <_svfprintf_r+0x135a>
  404bf8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404bfc:	9107      	str	r1, [sp, #28]
  404bfe:	ea54 0105 	orrs.w	r1, r4, r5
  404c02:	930e      	str	r3, [sp, #56]	; 0x38
  404c04:	f43f aced 	beq.w	4045e2 <_svfprintf_r+0xa5e>
  404c08:	4617      	mov	r7, r2
  404c0a:	e4f1      	b.n	4045f0 <_svfprintf_r+0xa6c>
  404c0c:	0040a0d0 	.word	0x0040a0d0
  404c10:	0040a080 	.word	0x0040a080
  404c14:	0040a0b4 	.word	0x0040a0b4
  404c18:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404c1a:	4622      	mov	r2, r4
  404c1c:	4620      	mov	r0, r4
  404c1e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404c20:	4623      	mov	r3, r4
  404c22:	4621      	mov	r1, r4
  404c24:	f004 fadc 	bl	4091e0 <__aeabi_dcmpun>
  404c28:	2800      	cmp	r0, #0
  404c2a:	f040 82c1 	bne.w	4051b0 <_svfprintf_r+0x162c>
  404c2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c30:	f1bb 3fff 	cmp.w	fp, #4294967295
  404c34:	f023 0320 	bic.w	r3, r3, #32
  404c38:	930d      	str	r3, [sp, #52]	; 0x34
  404c3a:	f000 8249 	beq.w	4050d0 <_svfprintf_r+0x154c>
  404c3e:	2b47      	cmp	r3, #71	; 0x47
  404c40:	f000 8150 	beq.w	404ee4 <_svfprintf_r+0x1360>
  404c44:	9b07      	ldr	r3, [sp, #28]
  404c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404c4a:	9310      	str	r3, [sp, #64]	; 0x40
  404c4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c4e:	1e1f      	subs	r7, r3, #0
  404c50:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404c52:	9308      	str	r3, [sp, #32]
  404c54:	bfb7      	itett	lt
  404c56:	463b      	movlt	r3, r7
  404c58:	2300      	movge	r3, #0
  404c5a:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404c5e:	232d      	movlt	r3, #45	; 0x2d
  404c60:	930f      	str	r3, [sp, #60]	; 0x3c
  404c62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c64:	2b66      	cmp	r3, #102	; 0x66
  404c66:	f000 821f 	beq.w	4050a8 <_svfprintf_r+0x1524>
  404c6a:	2b46      	cmp	r3, #70	; 0x46
  404c6c:	f000 810d 	beq.w	404e8a <_svfprintf_r+0x1306>
  404c70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404c72:	a821      	add	r0, sp, #132	; 0x84
  404c74:	2b45      	cmp	r3, #69	; 0x45
  404c76:	bf18      	it	ne
  404c78:	465d      	movne	r5, fp
  404c7a:	a91e      	add	r1, sp, #120	; 0x78
  404c7c:	bf08      	it	eq
  404c7e:	f10b 0501 	addeq.w	r5, fp, #1
  404c82:	9004      	str	r0, [sp, #16]
  404c84:	9103      	str	r1, [sp, #12]
  404c86:	a81d      	add	r0, sp, #116	; 0x74
  404c88:	2102      	movs	r1, #2
  404c8a:	463b      	mov	r3, r7
  404c8c:	9002      	str	r0, [sp, #8]
  404c8e:	9a08      	ldr	r2, [sp, #32]
  404c90:	9501      	str	r5, [sp, #4]
  404c92:	9100      	str	r1, [sp, #0]
  404c94:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c96:	f001 fb93 	bl	4063c0 <_dtoa_r>
  404c9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c9c:	4606      	mov	r6, r0
  404c9e:	2b67      	cmp	r3, #103	; 0x67
  404ca0:	f040 8234 	bne.w	40510c <_svfprintf_r+0x1588>
  404ca4:	9b07      	ldr	r3, [sp, #28]
  404ca6:	07da      	lsls	r2, r3, #31
  404ca8:	f140 826f 	bpl.w	40518a <_svfprintf_r+0x1606>
  404cac:	1974      	adds	r4, r6, r5
  404cae:	9808      	ldr	r0, [sp, #32]
  404cb0:	4639      	mov	r1, r7
  404cb2:	2200      	movs	r2, #0
  404cb4:	2300      	movs	r3, #0
  404cb6:	f004 fa61 	bl	40917c <__aeabi_dcmpeq>
  404cba:	2800      	cmp	r0, #0
  404cbc:	f040 814d 	bne.w	404f5a <_svfprintf_r+0x13d6>
  404cc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404cc2:	429c      	cmp	r4, r3
  404cc4:	d906      	bls.n	404cd4 <_svfprintf_r+0x1150>
  404cc6:	2130      	movs	r1, #48	; 0x30
  404cc8:	1c5a      	adds	r2, r3, #1
  404cca:	9221      	str	r2, [sp, #132]	; 0x84
  404ccc:	7019      	strb	r1, [r3, #0]
  404cce:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404cd0:	429c      	cmp	r4, r3
  404cd2:	d8f9      	bhi.n	404cc8 <_svfprintf_r+0x1144>
  404cd4:	1b9b      	subs	r3, r3, r6
  404cd6:	9312      	str	r3, [sp, #72]	; 0x48
  404cd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404cda:	2b47      	cmp	r3, #71	; 0x47
  404cdc:	f000 8136 	beq.w	404f4c <_svfprintf_r+0x13c8>
  404ce0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ce2:	2b65      	cmp	r3, #101	; 0x65
  404ce4:	f340 8221 	ble.w	40512a <_svfprintf_r+0x15a6>
  404ce8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cea:	2b66      	cmp	r3, #102	; 0x66
  404cec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404cee:	9313      	str	r3, [sp, #76]	; 0x4c
  404cf0:	f000 81fe 	beq.w	4050f0 <_svfprintf_r+0x156c>
  404cf4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404cf6:	9912      	ldr	r1, [sp, #72]	; 0x48
  404cf8:	428a      	cmp	r2, r1
  404cfa:	f2c0 81ec 	blt.w	4050d6 <_svfprintf_r+0x1552>
  404cfe:	9b07      	ldr	r3, [sp, #28]
  404d00:	07d9      	lsls	r1, r3, #31
  404d02:	f100 8244 	bmi.w	40518e <_svfprintf_r+0x160a>
  404d06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404d0a:	920d      	str	r2, [sp, #52]	; 0x34
  404d0c:	2267      	movs	r2, #103	; 0x67
  404d0e:	9211      	str	r2, [sp, #68]	; 0x44
  404d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d12:	2a00      	cmp	r2, #0
  404d14:	f040 80ef 	bne.w	404ef6 <_svfprintf_r+0x1372>
  404d18:	9308      	str	r3, [sp, #32]
  404d1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404d1c:	4693      	mov	fp, r2
  404d1e:	9307      	str	r3, [sp, #28]
  404d20:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404d24:	f7ff b839 	b.w	403d9a <_svfprintf_r+0x216>
  404d28:	f024 0407 	bic.w	r4, r4, #7
  404d2c:	6823      	ldr	r3, [r4, #0]
  404d2e:	9314      	str	r3, [sp, #80]	; 0x50
  404d30:	6863      	ldr	r3, [r4, #4]
  404d32:	9315      	str	r3, [sp, #84]	; 0x54
  404d34:	f104 0308 	add.w	r3, r4, #8
  404d38:	930e      	str	r3, [sp, #56]	; 0x38
  404d3a:	e492      	b.n	404662 <_svfprintf_r+0xade>
  404d3c:	9b07      	ldr	r3, [sp, #28]
  404d3e:	06df      	lsls	r7, r3, #27
  404d40:	d40b      	bmi.n	404d5a <_svfprintf_r+0x11d6>
  404d42:	9b07      	ldr	r3, [sp, #28]
  404d44:	065e      	lsls	r6, r3, #25
  404d46:	d508      	bpl.n	404d5a <_svfprintf_r+0x11d6>
  404d48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404d4a:	6813      	ldr	r3, [r2, #0]
  404d4c:	3204      	adds	r2, #4
  404d4e:	920e      	str	r2, [sp, #56]	; 0x38
  404d50:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404d54:	801a      	strh	r2, [r3, #0]
  404d56:	f7fe bf3c 	b.w	403bd2 <_svfprintf_r+0x4e>
  404d5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404d5c:	6813      	ldr	r3, [r2, #0]
  404d5e:	3204      	adds	r2, #4
  404d60:	920e      	str	r2, [sp, #56]	; 0x38
  404d62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d64:	601a      	str	r2, [r3, #0]
  404d66:	f7fe bf34 	b.w	403bd2 <_svfprintf_r+0x4e>
  404d6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404d6c:	9b07      	ldr	r3, [sp, #28]
  404d6e:	2500      	movs	r5, #0
  404d70:	f013 0f40 	tst.w	r3, #64	; 0x40
  404d74:	4613      	mov	r3, r2
  404d76:	f103 0304 	add.w	r3, r3, #4
  404d7a:	bf0c      	ite	eq
  404d7c:	6814      	ldreq	r4, [r2, #0]
  404d7e:	8814      	ldrhne	r4, [r2, #0]
  404d80:	930e      	str	r3, [sp, #56]	; 0x38
  404d82:	f7ff bbe5 	b.w	404550 <_svfprintf_r+0x9cc>
  404d86:	9b07      	ldr	r3, [sp, #28]
  404d88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404d8a:	f013 0f40 	tst.w	r3, #64	; 0x40
  404d8e:	4613      	mov	r3, r2
  404d90:	f43f ae41 	beq.w	404a16 <_svfprintf_r+0xe92>
  404d94:	f9b2 4000 	ldrsh.w	r4, [r2]
  404d98:	3304      	adds	r3, #4
  404d9a:	17e5      	asrs	r5, r4, #31
  404d9c:	930e      	str	r3, [sp, #56]	; 0x38
  404d9e:	4622      	mov	r2, r4
  404da0:	462b      	mov	r3, r5
  404da2:	e54c      	b.n	40483e <_svfprintf_r+0xcba>
  404da4:	9907      	ldr	r1, [sp, #28]
  404da6:	f011 0740 	ands.w	r7, r1, #64	; 0x40
  404daa:	f43f ae4f 	beq.w	404a4c <_svfprintf_r+0xec8>
  404dae:	980e      	ldr	r0, [sp, #56]	; 0x38
  404db0:	f1bb 0f00 	cmp.w	fp, #0
  404db4:	4603      	mov	r3, r0
  404db6:	8804      	ldrh	r4, [r0, #0]
  404db8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404dbc:	f103 0304 	add.w	r3, r3, #4
  404dc0:	f04f 0500 	mov.w	r5, #0
  404dc4:	f2c0 8094 	blt.w	404ef0 <_svfprintf_r+0x136c>
  404dc8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404dcc:	9107      	str	r1, [sp, #28]
  404dce:	ea54 0105 	orrs.w	r1, r4, r5
  404dd2:	930e      	str	r3, [sp, #56]	; 0x38
  404dd4:	4617      	mov	r7, r2
  404dd6:	f47f ab8d 	bne.w	4044f4 <_svfprintf_r+0x970>
  404dda:	e4d3      	b.n	404784 <_svfprintf_r+0xc00>
  404ddc:	4614      	mov	r4, r2
  404dde:	3301      	adds	r3, #1
  404de0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404de2:	442c      	add	r4, r5
  404de4:	2b07      	cmp	r3, #7
  404de6:	9425      	str	r4, [sp, #148]	; 0x94
  404de8:	9324      	str	r3, [sp, #144]	; 0x90
  404dea:	e889 0024 	stmia.w	r9, {r2, r5}
  404dee:	f73f ae40 	bgt.w	404a72 <_svfprintf_r+0xeee>
  404df2:	f109 0908 	add.w	r9, r9, #8
  404df6:	e647      	b.n	404a88 <_svfprintf_r+0xf04>
  404df8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404dfa:	e5e9      	b.n	4049d0 <_svfprintf_r+0xe4c>
  404dfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404dfe:	f1bb 0f00 	cmp.w	fp, #0
  404e02:	4613      	mov	r3, r2
  404e04:	6814      	ldr	r4, [r2, #0]
  404e06:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404e0a:	f103 0304 	add.w	r3, r3, #4
  404e0e:	f04f 0500 	mov.w	r5, #0
  404e12:	db64      	blt.n	404ede <_svfprintf_r+0x135a>
  404e14:	9a07      	ldr	r2, [sp, #28]
  404e16:	930e      	str	r3, [sp, #56]	; 0x38
  404e18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404e1c:	9207      	str	r2, [sp, #28]
  404e1e:	ea54 0205 	orrs.w	r2, r4, r5
  404e22:	f47f abe5 	bne.w	4045f0 <_svfprintf_r+0xa6c>
  404e26:	f7ff bbdc 	b.w	4045e2 <_svfprintf_r+0xa5e>
  404e2a:	9a07      	ldr	r2, [sp, #28]
  404e2c:	930e      	str	r3, [sp, #56]	; 0x38
  404e2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404e32:	9207      	str	r2, [sp, #28]
  404e34:	ea54 0205 	orrs.w	r2, r4, r5
  404e38:	f47f ab5c 	bne.w	4044f4 <_svfprintf_r+0x970>
  404e3c:	e4a2      	b.n	404784 <_svfprintf_r+0xc00>
  404e3e:	9b07      	ldr	r3, [sp, #28]
  404e40:	f108 0801 	add.w	r8, r8, #1
  404e44:	f043 0320 	orr.w	r3, r3, #32
  404e48:	9307      	str	r3, [sp, #28]
  404e4a:	f898 3000 	ldrb.w	r3, [r8]
  404e4e:	f7fe bef3 	b.w	403c38 <_svfprintf_r+0xb4>
  404e52:	aa23      	add	r2, sp, #140	; 0x8c
  404e54:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e56:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e58:	f003 fcdc 	bl	408814 <__ssprint_r>
  404e5c:	2800      	cmp	r0, #0
  404e5e:	f47f a8cf 	bne.w	404000 <_svfprintf_r+0x47c>
  404e62:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e66:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e68:	f7ff b90f 	b.w	40408a <_svfprintf_r+0x506>
  404e6c:	2140      	movs	r1, #64	; 0x40
  404e6e:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e70:	f7fe f91a 	bl	4030a8 <_malloc_r>
  404e74:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404e76:	6010      	str	r0, [r2, #0]
  404e78:	6110      	str	r0, [r2, #16]
  404e7a:	2800      	cmp	r0, #0
  404e7c:	f000 81f5 	beq.w	40526a <_svfprintf_r+0x16e6>
  404e80:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404e82:	2340      	movs	r3, #64	; 0x40
  404e84:	6153      	str	r3, [r2, #20]
  404e86:	f7fe be94 	b.w	403bb2 <_svfprintf_r+0x2e>
  404e8a:	a821      	add	r0, sp, #132	; 0x84
  404e8c:	a91e      	add	r1, sp, #120	; 0x78
  404e8e:	9004      	str	r0, [sp, #16]
  404e90:	9103      	str	r1, [sp, #12]
  404e92:	a81d      	add	r0, sp, #116	; 0x74
  404e94:	2103      	movs	r1, #3
  404e96:	9002      	str	r0, [sp, #8]
  404e98:	9a08      	ldr	r2, [sp, #32]
  404e9a:	463b      	mov	r3, r7
  404e9c:	f8cd b004 	str.w	fp, [sp, #4]
  404ea0:	9100      	str	r1, [sp, #0]
  404ea2:	980a      	ldr	r0, [sp, #40]	; 0x28
  404ea4:	f001 fa8c 	bl	4063c0 <_dtoa_r>
  404ea8:	465d      	mov	r5, fp
  404eaa:	4606      	mov	r6, r0
  404eac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404eae:	1974      	adds	r4, r6, r5
  404eb0:	2b46      	cmp	r3, #70	; 0x46
  404eb2:	f47f aefc 	bne.w	404cae <_svfprintf_r+0x112a>
  404eb6:	7833      	ldrb	r3, [r6, #0]
  404eb8:	2b30      	cmp	r3, #48	; 0x30
  404eba:	f000 8197 	beq.w	4051ec <_svfprintf_r+0x1668>
  404ebe:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404ec0:	442c      	add	r4, r5
  404ec2:	e6f4      	b.n	404cae <_svfprintf_r+0x112a>
  404ec4:	aa23      	add	r2, sp, #140	; 0x8c
  404ec6:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ec8:	980a      	ldr	r0, [sp, #40]	; 0x28
  404eca:	f003 fca3 	bl	408814 <__ssprint_r>
  404ece:	2800      	cmp	r0, #0
  404ed0:	f47f a896 	bne.w	404000 <_svfprintf_r+0x47c>
  404ed4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404ed8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404eda:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404edc:	e532      	b.n	404944 <_svfprintf_r+0xdc0>
  404ede:	930e      	str	r3, [sp, #56]	; 0x38
  404ee0:	f7ff bb85 	b.w	4045ee <_svfprintf_r+0xa6a>
  404ee4:	f1bb 0f00 	cmp.w	fp, #0
  404ee8:	bf08      	it	eq
  404eea:	f04f 0b01 	moveq.w	fp, #1
  404eee:	e6a9      	b.n	404c44 <_svfprintf_r+0x10c0>
  404ef0:	930e      	str	r3, [sp, #56]	; 0x38
  404ef2:	4617      	mov	r7, r2
  404ef4:	e5b8      	b.n	404a68 <_svfprintf_r+0xee4>
  404ef6:	9308      	str	r3, [sp, #32]
  404ef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404efa:	272d      	movs	r7, #45	; 0x2d
  404efc:	9307      	str	r3, [sp, #28]
  404efe:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404f02:	f04f 0b00 	mov.w	fp, #0
  404f06:	f7fe bf49 	b.w	403d9c <_svfprintf_r+0x218>
  404f0a:	4630      	mov	r0, r6
  404f0c:	f7fe fdd8 	bl	403ac0 <strlen>
  404f10:	46ab      	mov	fp, r5
  404f12:	4603      	mov	r3, r0
  404f14:	f7ff bac4 	b.w	4044a0 <_svfprintf_r+0x91c>
  404f18:	aa23      	add	r2, sp, #140	; 0x8c
  404f1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404f1e:	f003 fc79 	bl	408814 <__ssprint_r>
  404f22:	2800      	cmp	r0, #0
  404f24:	f47f a86c 	bne.w	404000 <_svfprintf_r+0x47c>
  404f28:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f2c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404f30:	9912      	ldr	r1, [sp, #72]	; 0x48
  404f32:	3301      	adds	r3, #1
  404f34:	440c      	add	r4, r1
  404f36:	2b07      	cmp	r3, #7
  404f38:	9425      	str	r4, [sp, #148]	; 0x94
  404f3a:	9324      	str	r3, [sp, #144]	; 0x90
  404f3c:	f8c9 6000 	str.w	r6, [r9]
  404f40:	f8c9 1004 	str.w	r1, [r9, #4]
  404f44:	f77e afeb 	ble.w	403f1e <_svfprintf_r+0x39a>
  404f48:	f7ff b9cb 	b.w	4042e2 <_svfprintf_r+0x75e>
  404f4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f4e:	1cdd      	adds	r5, r3, #3
  404f50:	db12      	blt.n	404f78 <_svfprintf_r+0x13f4>
  404f52:	459b      	cmp	fp, r3
  404f54:	db10      	blt.n	404f78 <_svfprintf_r+0x13f4>
  404f56:	9313      	str	r3, [sp, #76]	; 0x4c
  404f58:	e6cc      	b.n	404cf4 <_svfprintf_r+0x1170>
  404f5a:	4623      	mov	r3, r4
  404f5c:	e6ba      	b.n	404cd4 <_svfprintf_r+0x1150>
  404f5e:	aa23      	add	r2, sp, #140	; 0x8c
  404f60:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f62:	980a      	ldr	r0, [sp, #40]	; 0x28
  404f64:	f003 fc56 	bl	408814 <__ssprint_r>
  404f68:	2800      	cmp	r0, #0
  404f6a:	f47f a849 	bne.w	404000 <_svfprintf_r+0x47c>
  404f6e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404f72:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f74:	f7ff b9e0 	b.w	404338 <_svfprintf_r+0x7b4>
  404f78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f7a:	3a02      	subs	r2, #2
  404f7c:	9211      	str	r2, [sp, #68]	; 0x44
  404f7e:	3b01      	subs	r3, #1
  404f80:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404f84:	2b00      	cmp	r3, #0
  404f86:	931d      	str	r3, [sp, #116]	; 0x74
  404f88:	bfb8      	it	lt
  404f8a:	425b      	neglt	r3, r3
  404f8c:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  404f90:	bfb4      	ite	lt
  404f92:	222d      	movlt	r2, #45	; 0x2d
  404f94:	222b      	movge	r2, #43	; 0x2b
  404f96:	2b09      	cmp	r3, #9
  404f98:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  404f9c:	f340 8100 	ble.w	4051a0 <_svfprintf_r+0x161c>
  404fa0:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  404fa4:	4604      	mov	r4, r0
  404fa6:	4ab8      	ldr	r2, [pc, #736]	; (405288 <_svfprintf_r+0x1704>)
  404fa8:	fb82 2103 	smull	r2, r1, r2, r3
  404fac:	17da      	asrs	r2, r3, #31
  404fae:	ebc2 01a1 	rsb	r1, r2, r1, asr #2
  404fb2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404fb6:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404fba:	3230      	adds	r2, #48	; 0x30
  404fbc:	2909      	cmp	r1, #9
  404fbe:	460b      	mov	r3, r1
  404fc0:	f804 2d01 	strb.w	r2, [r4, #-1]!
  404fc4:	dcef      	bgt.n	404fa6 <_svfprintf_r+0x1422>
  404fc6:	4621      	mov	r1, r4
  404fc8:	3330      	adds	r3, #48	; 0x30
  404fca:	b2da      	uxtb	r2, r3
  404fcc:	f801 2d01 	strb.w	r2, [r1, #-1]!
  404fd0:	4288      	cmp	r0, r1
  404fd2:	f240 8151 	bls.w	405278 <_svfprintf_r+0x16f4>
  404fd6:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  404fda:	4623      	mov	r3, r4
  404fdc:	e001      	b.n	404fe2 <_svfprintf_r+0x145e>
  404fde:	f813 2b01 	ldrb.w	r2, [r3], #1
  404fe2:	4298      	cmp	r0, r3
  404fe4:	f801 2b01 	strb.w	r2, [r1], #1
  404fe8:	d1f9      	bne.n	404fde <_svfprintf_r+0x145a>
  404fea:	1c43      	adds	r3, r0, #1
  404fec:	1b1b      	subs	r3, r3, r4
  404fee:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  404ff2:	4413      	add	r3, r2
  404ff4:	aa1f      	add	r2, sp, #124	; 0x7c
  404ff6:	1a9b      	subs	r3, r3, r2
  404ff8:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ffa:	9319      	str	r3, [sp, #100]	; 0x64
  404ffc:	2a01      	cmp	r2, #1
  404ffe:	4413      	add	r3, r2
  405000:	930d      	str	r3, [sp, #52]	; 0x34
  405002:	f340 8109 	ble.w	405218 <_svfprintf_r+0x1694>
  405006:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405008:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40500a:	4413      	add	r3, r2
  40500c:	2200      	movs	r2, #0
  40500e:	930d      	str	r3, [sp, #52]	; 0x34
  405010:	9213      	str	r2, [sp, #76]	; 0x4c
  405012:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405016:	e67b      	b.n	404d10 <_svfprintf_r+0x118c>
  405018:	4614      	mov	r4, r2
  40501a:	3301      	adds	r3, #1
  40501c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40501e:	442c      	add	r4, r5
  405020:	2b07      	cmp	r3, #7
  405022:	9425      	str	r4, [sp, #148]	; 0x94
  405024:	9324      	str	r3, [sp, #144]	; 0x90
  405026:	e889 0024 	stmia.w	r9, {r2, r5}
  40502a:	f73f af75 	bgt.w	404f18 <_svfprintf_r+0x1394>
  40502e:	f109 0908 	add.w	r9, r9, #8
  405032:	e77d      	b.n	404f30 <_svfprintf_r+0x13ac>
  405034:	aa23      	add	r2, sp, #140	; 0x8c
  405036:	9909      	ldr	r1, [sp, #36]	; 0x24
  405038:	980a      	ldr	r0, [sp, #40]	; 0x28
  40503a:	f003 fbeb 	bl	408814 <__ssprint_r>
  40503e:	2800      	cmp	r0, #0
  405040:	f47e afde 	bne.w	404000 <_svfprintf_r+0x47c>
  405044:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405048:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40504a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40504c:	e526      	b.n	404a9c <_svfprintf_r+0xf18>
  40504e:	465b      	mov	r3, fp
  405050:	2b06      	cmp	r3, #6
  405052:	bf28      	it	cs
  405054:	2306      	movcs	r3, #6
  405056:	930d      	str	r3, [sp, #52]	; 0x34
  405058:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40505c:	46b3      	mov	fp, r6
  40505e:	4637      	mov	r7, r6
  405060:	9613      	str	r6, [sp, #76]	; 0x4c
  405062:	940e      	str	r4, [sp, #56]	; 0x38
  405064:	9308      	str	r3, [sp, #32]
  405066:	4e89      	ldr	r6, [pc, #548]	; (40528c <_svfprintf_r+0x1708>)
  405068:	f7fe be97 	b.w	403d9a <_svfprintf_r+0x216>
  40506c:	aa23      	add	r2, sp, #140	; 0x8c
  40506e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405070:	980a      	ldr	r0, [sp, #40]	; 0x28
  405072:	f003 fbcf 	bl	408814 <__ssprint_r>
  405076:	2800      	cmp	r0, #0
  405078:	f47e afc2 	bne.w	404000 <_svfprintf_r+0x47c>
  40507c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40507e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405080:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405082:	1ad3      	subs	r3, r2, r3
  405084:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405088:	e520      	b.n	404acc <_svfprintf_r+0xf48>
  40508a:	920e      	str	r2, [sp, #56]	; 0x38
  40508c:	461f      	mov	r7, r3
  40508e:	e4eb      	b.n	404a68 <_svfprintf_r+0xee4>
  405090:	232d      	movs	r3, #45	; 0x2d
  405092:	461f      	mov	r7, r3
  405094:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405098:	f7ff bb06 	b.w	4046a8 <_svfprintf_r+0xb24>
  40509c:	9307      	str	r3, [sp, #28]
  40509e:	f7fe be63 	b.w	403d68 <_svfprintf_r+0x1e4>
  4050a2:	920e      	str	r2, [sp, #56]	; 0x38
  4050a4:	f7ff baa3 	b.w	4045ee <_svfprintf_r+0xa6a>
  4050a8:	a821      	add	r0, sp, #132	; 0x84
  4050aa:	a91e      	add	r1, sp, #120	; 0x78
  4050ac:	9004      	str	r0, [sp, #16]
  4050ae:	9103      	str	r1, [sp, #12]
  4050b0:	a81d      	add	r0, sp, #116	; 0x74
  4050b2:	2103      	movs	r1, #3
  4050b4:	9002      	str	r0, [sp, #8]
  4050b6:	9a08      	ldr	r2, [sp, #32]
  4050b8:	463b      	mov	r3, r7
  4050ba:	f8cd b004 	str.w	fp, [sp, #4]
  4050be:	9100      	str	r1, [sp, #0]
  4050c0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4050c2:	f001 f97d 	bl	4063c0 <_dtoa_r>
  4050c6:	465d      	mov	r5, fp
  4050c8:	4606      	mov	r6, r0
  4050ca:	eb00 040b 	add.w	r4, r0, fp
  4050ce:	e6f2      	b.n	404eb6 <_svfprintf_r+0x1332>
  4050d0:	f04f 0b06 	mov.w	fp, #6
  4050d4:	e5b6      	b.n	404c44 <_svfprintf_r+0x10c0>
  4050d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4050d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050da:	4413      	add	r3, r2
  4050dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4050de:	930d      	str	r3, [sp, #52]	; 0x34
  4050e0:	2a00      	cmp	r2, #0
  4050e2:	f340 8091 	ble.w	405208 <_svfprintf_r+0x1684>
  4050e6:	2267      	movs	r2, #103	; 0x67
  4050e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4050ec:	9211      	str	r2, [sp, #68]	; 0x44
  4050ee:	e60f      	b.n	404d10 <_svfprintf_r+0x118c>
  4050f0:	2b00      	cmp	r3, #0
  4050f2:	f340 809b 	ble.w	40522c <_svfprintf_r+0x16a8>
  4050f6:	f1bb 0f00 	cmp.w	fp, #0
  4050fa:	d16e      	bne.n	4051da <_svfprintf_r+0x1656>
  4050fc:	9a07      	ldr	r2, [sp, #28]
  4050fe:	07d4      	lsls	r4, r2, #31
  405100:	d46b      	bmi.n	4051da <_svfprintf_r+0x1656>
  405102:	461a      	mov	r2, r3
  405104:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405108:	920d      	str	r2, [sp, #52]	; 0x34
  40510a:	e601      	b.n	404d10 <_svfprintf_r+0x118c>
  40510c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40510e:	2b47      	cmp	r3, #71	; 0x47
  405110:	f47f adcc 	bne.w	404cac <_svfprintf_r+0x1128>
  405114:	9b07      	ldr	r3, [sp, #28]
  405116:	07db      	lsls	r3, r3, #31
  405118:	f53f aec8 	bmi.w	404eac <_svfprintf_r+0x1328>
  40511c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40511e:	1b9b      	subs	r3, r3, r6
  405120:	9312      	str	r3, [sp, #72]	; 0x48
  405122:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405124:	2b47      	cmp	r3, #71	; 0x47
  405126:	f43f af11 	beq.w	404f4c <_svfprintf_r+0x13c8>
  40512a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40512c:	e727      	b.n	404f7e <_svfprintf_r+0x13fa>
  40512e:	9b07      	ldr	r3, [sp, #28]
  405130:	465f      	mov	r7, fp
  405132:	07db      	lsls	r3, r3, #31
  405134:	d505      	bpl.n	405142 <_svfprintf_r+0x15be>
  405136:	ae40      	add	r6, sp, #256	; 0x100
  405138:	2330      	movs	r3, #48	; 0x30
  40513a:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40513e:	f7fe be22 	b.w	403d86 <_svfprintf_r+0x202>
  405142:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405146:	ae30      	add	r6, sp, #192	; 0xc0
  405148:	f7fe be20 	b.w	403d8c <_svfprintf_r+0x208>
  40514c:	ea2b 73eb 	bic.w	r3, fp, fp, asr #31
  405150:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405154:	9308      	str	r3, [sp, #32]
  405156:	4683      	mov	fp, r0
  405158:	940e      	str	r4, [sp, #56]	; 0x38
  40515a:	9013      	str	r0, [sp, #76]	; 0x4c
  40515c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405160:	f7fe be1b 	b.w	403d9a <_svfprintf_r+0x216>
  405164:	46a0      	mov	r8, r4
  405166:	2500      	movs	r5, #0
  405168:	f7fe bd68 	b.w	403c3c <_svfprintf_r+0xb8>
  40516c:	aa23      	add	r2, sp, #140	; 0x8c
  40516e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405170:	980a      	ldr	r0, [sp, #40]	; 0x28
  405172:	f003 fb4f 	bl	408814 <__ssprint_r>
  405176:	2800      	cmp	r0, #0
  405178:	f47e af42 	bne.w	404000 <_svfprintf_r+0x47c>
  40517c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405180:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405182:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405184:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405186:	f7ff bbf4 	b.w	404972 <_svfprintf_r+0xdee>
  40518a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40518c:	e5a2      	b.n	404cd4 <_svfprintf_r+0x1150>
  40518e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405190:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405192:	4413      	add	r3, r2
  405194:	2267      	movs	r2, #103	; 0x67
  405196:	930d      	str	r3, [sp, #52]	; 0x34
  405198:	9211      	str	r2, [sp, #68]	; 0x44
  40519a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40519e:	e5b7      	b.n	404d10 <_svfprintf_r+0x118c>
  4051a0:	3330      	adds	r3, #48	; 0x30
  4051a2:	2230      	movs	r2, #48	; 0x30
  4051a4:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4051a8:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4051ac:	ab20      	add	r3, sp, #128	; 0x80
  4051ae:	e721      	b.n	404ff4 <_svfprintf_r+0x1470>
  4051b0:	9907      	ldr	r1, [sp, #28]
  4051b2:	4e37      	ldr	r6, [pc, #220]	; (405290 <_svfprintf_r+0x170c>)
  4051b4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  4051b8:	4b36      	ldr	r3, [pc, #216]	; (405294 <_svfprintf_r+0x1710>)
  4051ba:	9107      	str	r1, [sp, #28]
  4051bc:	9911      	ldr	r1, [sp, #68]	; 0x44
  4051be:	2203      	movs	r2, #3
  4051c0:	f04f 0b00 	mov.w	fp, #0
  4051c4:	9208      	str	r2, [sp, #32]
  4051c6:	2947      	cmp	r1, #71	; 0x47
  4051c8:	bfd8      	it	le
  4051ca:	461e      	movle	r6, r3
  4051cc:	920d      	str	r2, [sp, #52]	; 0x34
  4051ce:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4051d2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4051d6:	f7fe bde0 	b.w	403d9a <_svfprintf_r+0x216>
  4051da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4051de:	189d      	adds	r5, r3, r2
  4051e0:	eb05 030b 	add.w	r3, r5, fp
  4051e4:	930d      	str	r3, [sp, #52]	; 0x34
  4051e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051ea:	e591      	b.n	404d10 <_svfprintf_r+0x118c>
  4051ec:	9808      	ldr	r0, [sp, #32]
  4051ee:	4639      	mov	r1, r7
  4051f0:	2200      	movs	r2, #0
  4051f2:	2300      	movs	r3, #0
  4051f4:	f003 ffc2 	bl	40917c <__aeabi_dcmpeq>
  4051f8:	2800      	cmp	r0, #0
  4051fa:	f47f ae60 	bne.w	404ebe <_svfprintf_r+0x133a>
  4051fe:	f1c5 0501 	rsb	r5, r5, #1
  405202:	951d      	str	r5, [sp, #116]	; 0x74
  405204:	442c      	add	r4, r5
  405206:	e552      	b.n	404cae <_svfprintf_r+0x112a>
  405208:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40520a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40520c:	f1c3 0301 	rsb	r3, r3, #1
  405210:	441a      	add	r2, r3
  405212:	4613      	mov	r3, r2
  405214:	920d      	str	r2, [sp, #52]	; 0x34
  405216:	e766      	b.n	4050e6 <_svfprintf_r+0x1562>
  405218:	9b07      	ldr	r3, [sp, #28]
  40521a:	f013 0301 	ands.w	r3, r3, #1
  40521e:	f47f aef2 	bne.w	405006 <_svfprintf_r+0x1482>
  405222:	9313      	str	r3, [sp, #76]	; 0x4c
  405224:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405226:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40522a:	e571      	b.n	404d10 <_svfprintf_r+0x118c>
  40522c:	f1bb 0f00 	cmp.w	fp, #0
  405230:	d102      	bne.n	405238 <_svfprintf_r+0x16b4>
  405232:	9b07      	ldr	r3, [sp, #28]
  405234:	07d8      	lsls	r0, r3, #31
  405236:	d507      	bpl.n	405248 <_svfprintf_r+0x16c4>
  405238:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40523a:	1c5d      	adds	r5, r3, #1
  40523c:	eb05 030b 	add.w	r3, r5, fp
  405240:	930d      	str	r3, [sp, #52]	; 0x34
  405242:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405246:	e563      	b.n	404d10 <_svfprintf_r+0x118c>
  405248:	2301      	movs	r3, #1
  40524a:	930d      	str	r3, [sp, #52]	; 0x34
  40524c:	e560      	b.n	404d10 <_svfprintf_r+0x118c>
  40524e:	980e      	ldr	r0, [sp, #56]	; 0x38
  405250:	f898 3001 	ldrb.w	r3, [r8, #1]
  405254:	6805      	ldr	r5, [r0, #0]
  405256:	3004      	adds	r0, #4
  405258:	2d00      	cmp	r5, #0
  40525a:	900e      	str	r0, [sp, #56]	; 0x38
  40525c:	46a0      	mov	r8, r4
  40525e:	f6be aceb 	bge.w	403c38 <_svfprintf_r+0xb4>
  405262:	f04f 35ff 	mov.w	r5, #4294967295
  405266:	f7fe bce7 	b.w	403c38 <_svfprintf_r+0xb4>
  40526a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40526c:	230c      	movs	r3, #12
  40526e:	6013      	str	r3, [r2, #0]
  405270:	f04f 30ff 	mov.w	r0, #4294967295
  405274:	f7fe becd 	b.w	404012 <_svfprintf_r+0x48e>
  405278:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40527c:	e6ba      	b.n	404ff4 <_svfprintf_r+0x1470>
  40527e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405282:	f7ff bb29 	b.w	4048d8 <_svfprintf_r+0xd54>
  405286:	bf00      	nop
  405288:	66666667 	.word	0x66666667
  40528c:	0040a0c8 	.word	0x0040a0c8
  405290:	0040a09c 	.word	0x0040a09c
  405294:	0040a098 	.word	0x0040a098
  405298:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40529c:	f7ff b90f 	b.w	4044be <_svfprintf_r+0x93a>
  4052a0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052a4:	f7ff bab8 	b.w	404818 <_svfprintf_r+0xc94>
  4052a8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052ac:	f7ff ba9f 	b.w	4047ee <_svfprintf_r+0xc6a>
  4052b0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052b4:	f7ff ba74 	b.w	4047a0 <_svfprintf_r+0xc1c>
  4052b8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052bc:	f7ff ba3e 	b.w	40473c <_svfprintf_r+0xbb8>
  4052c0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052c4:	f7ff ba10 	b.w	4046e8 <_svfprintf_r+0xb64>
  4052c8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052cc:	f7ff b932 	b.w	404534 <_svfprintf_r+0x9b0>
  4052d0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052d4:	f7ff b9b5 	b.w	404642 <_svfprintf_r+0xabe>
  4052d8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4052dc:	f7ff b968 	b.w	4045b0 <_svfprintf_r+0xa2c>

004052e0 <__sprint_r.part.0>:
  4052e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4052e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4052e6:	049c      	lsls	r4, r3, #18
  4052e8:	4692      	mov	sl, r2
  4052ea:	d52c      	bpl.n	405346 <__sprint_r.part.0+0x66>
  4052ec:	6893      	ldr	r3, [r2, #8]
  4052ee:	6812      	ldr	r2, [r2, #0]
  4052f0:	b33b      	cbz	r3, 405342 <__sprint_r.part.0+0x62>
  4052f2:	460f      	mov	r7, r1
  4052f4:	4680      	mov	r8, r0
  4052f6:	f102 0908 	add.w	r9, r2, #8
  4052fa:	e919 0060 	ldmdb	r9, {r5, r6}
  4052fe:	08b6      	lsrs	r6, r6, #2
  405300:	d017      	beq.n	405332 <__sprint_r.part.0+0x52>
  405302:	3d04      	subs	r5, #4
  405304:	2400      	movs	r4, #0
  405306:	e001      	b.n	40530c <__sprint_r.part.0+0x2c>
  405308:	42a6      	cmp	r6, r4
  40530a:	d010      	beq.n	40532e <__sprint_r.part.0+0x4e>
  40530c:	463a      	mov	r2, r7
  40530e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405312:	4640      	mov	r0, r8
  405314:	f002 f91a 	bl	40754c <_fputwc_r>
  405318:	1c43      	adds	r3, r0, #1
  40531a:	f104 0401 	add.w	r4, r4, #1
  40531e:	d1f3      	bne.n	405308 <__sprint_r.part.0+0x28>
  405320:	2300      	movs	r3, #0
  405322:	f8ca 3008 	str.w	r3, [sl, #8]
  405326:	f8ca 3004 	str.w	r3, [sl, #4]
  40532a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40532e:	f8da 3008 	ldr.w	r3, [sl, #8]
  405332:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  405336:	f8ca 3008 	str.w	r3, [sl, #8]
  40533a:	f109 0908 	add.w	r9, r9, #8
  40533e:	2b00      	cmp	r3, #0
  405340:	d1db      	bne.n	4052fa <__sprint_r.part.0+0x1a>
  405342:	2000      	movs	r0, #0
  405344:	e7ec      	b.n	405320 <__sprint_r.part.0+0x40>
  405346:	f002 fa49 	bl	4077dc <__sfvwrite_r>
  40534a:	2300      	movs	r3, #0
  40534c:	f8ca 3008 	str.w	r3, [sl, #8]
  405350:	f8ca 3004 	str.w	r3, [sl, #4]
  405354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405358 <_vfiprintf_r>:
  405358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40535c:	b0ab      	sub	sp, #172	; 0xac
  40535e:	461c      	mov	r4, r3
  405360:	9100      	str	r1, [sp, #0]
  405362:	4690      	mov	r8, r2
  405364:	9304      	str	r3, [sp, #16]
  405366:	9005      	str	r0, [sp, #20]
  405368:	b118      	cbz	r0, 405372 <_vfiprintf_r+0x1a>
  40536a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40536c:	2b00      	cmp	r3, #0
  40536e:	f000 80de 	beq.w	40552e <_vfiprintf_r+0x1d6>
  405372:	9800      	ldr	r0, [sp, #0]
  405374:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  405378:	b28a      	uxth	r2, r1
  40537a:	0495      	lsls	r5, r2, #18
  40537c:	d407      	bmi.n	40538e <_vfiprintf_r+0x36>
  40537e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  405380:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  405384:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405388:	8182      	strh	r2, [r0, #12]
  40538a:	6643      	str	r3, [r0, #100]	; 0x64
  40538c:	b292      	uxth	r2, r2
  40538e:	0711      	lsls	r1, r2, #28
  405390:	f140 80b1 	bpl.w	4054f6 <_vfiprintf_r+0x19e>
  405394:	9b00      	ldr	r3, [sp, #0]
  405396:	691b      	ldr	r3, [r3, #16]
  405398:	2b00      	cmp	r3, #0
  40539a:	f000 80ac 	beq.w	4054f6 <_vfiprintf_r+0x19e>
  40539e:	f002 021a 	and.w	r2, r2, #26
  4053a2:	2a0a      	cmp	r2, #10
  4053a4:	f000 80b5 	beq.w	405512 <_vfiprintf_r+0x1ba>
  4053a8:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  4053ac:	46d3      	mov	fp, sl
  4053ae:	2300      	movs	r3, #0
  4053b0:	9302      	str	r3, [sp, #8]
  4053b2:	930f      	str	r3, [sp, #60]	; 0x3c
  4053b4:	930e      	str	r3, [sp, #56]	; 0x38
  4053b6:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4053ba:	f898 3000 	ldrb.w	r3, [r8]
  4053be:	4644      	mov	r4, r8
  4053c0:	b1fb      	cbz	r3, 405402 <_vfiprintf_r+0xaa>
  4053c2:	2b25      	cmp	r3, #37	; 0x25
  4053c4:	d102      	bne.n	4053cc <_vfiprintf_r+0x74>
  4053c6:	e01c      	b.n	405402 <_vfiprintf_r+0xaa>
  4053c8:	2b25      	cmp	r3, #37	; 0x25
  4053ca:	d003      	beq.n	4053d4 <_vfiprintf_r+0x7c>
  4053cc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4053d0:	2b00      	cmp	r3, #0
  4053d2:	d1f9      	bne.n	4053c8 <_vfiprintf_r+0x70>
  4053d4:	ebc8 0504 	rsb	r5, r8, r4
  4053d8:	b19d      	cbz	r5, 405402 <_vfiprintf_r+0xaa>
  4053da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4053de:	3301      	adds	r3, #1
  4053e0:	442a      	add	r2, r5
  4053e2:	2b07      	cmp	r3, #7
  4053e4:	f8cb 8000 	str.w	r8, [fp]
  4053e8:	f8cb 5004 	str.w	r5, [fp, #4]
  4053ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4053ee:	930e      	str	r3, [sp, #56]	; 0x38
  4053f0:	dd7b      	ble.n	4054ea <_vfiprintf_r+0x192>
  4053f2:	2a00      	cmp	r2, #0
  4053f4:	f040 851f 	bne.w	405e36 <_vfiprintf_r+0xade>
  4053f8:	46d3      	mov	fp, sl
  4053fa:	9b02      	ldr	r3, [sp, #8]
  4053fc:	920e      	str	r2, [sp, #56]	; 0x38
  4053fe:	442b      	add	r3, r5
  405400:	9302      	str	r3, [sp, #8]
  405402:	7823      	ldrb	r3, [r4, #0]
  405404:	2b00      	cmp	r3, #0
  405406:	f000 843b 	beq.w	405c80 <_vfiprintf_r+0x928>
  40540a:	f04f 0300 	mov.w	r3, #0
  40540e:	2100      	movs	r1, #0
  405410:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405414:	f104 0801 	add.w	r8, r4, #1
  405418:	7863      	ldrb	r3, [r4, #1]
  40541a:	4608      	mov	r0, r1
  40541c:	460e      	mov	r6, r1
  40541e:	460c      	mov	r4, r1
  405420:	f04f 32ff 	mov.w	r2, #4294967295
  405424:	9201      	str	r2, [sp, #4]
  405426:	f108 0801 	add.w	r8, r8, #1
  40542a:	f1a3 0220 	sub.w	r2, r3, #32
  40542e:	2a58      	cmp	r2, #88	; 0x58
  405430:	f200 838b 	bhi.w	405b4a <_vfiprintf_r+0x7f2>
  405434:	e8df f012 	tbh	[pc, r2, lsl #1]
  405438:	0389033d 	.word	0x0389033d
  40543c:	03450389 	.word	0x03450389
  405440:	03890389 	.word	0x03890389
  405444:	03890389 	.word	0x03890389
  405448:	03890389 	.word	0x03890389
  40544c:	026b007e 	.word	0x026b007e
  405450:	00860389 	.word	0x00860389
  405454:	03890270 	.word	0x03890270
  405458:	025d01cc 	.word	0x025d01cc
  40545c:	025d025d 	.word	0x025d025d
  405460:	025d025d 	.word	0x025d025d
  405464:	025d025d 	.word	0x025d025d
  405468:	025d025d 	.word	0x025d025d
  40546c:	03890389 	.word	0x03890389
  405470:	03890389 	.word	0x03890389
  405474:	03890389 	.word	0x03890389
  405478:	03890389 	.word	0x03890389
  40547c:	03890389 	.word	0x03890389
  405480:	038901d1 	.word	0x038901d1
  405484:	03890389 	.word	0x03890389
  405488:	03890389 	.word	0x03890389
  40548c:	03890389 	.word	0x03890389
  405490:	03890389 	.word	0x03890389
  405494:	021a0389 	.word	0x021a0389
  405498:	03890389 	.word	0x03890389
  40549c:	03890389 	.word	0x03890389
  4054a0:	02e50389 	.word	0x02e50389
  4054a4:	03890389 	.word	0x03890389
  4054a8:	03890308 	.word	0x03890308
  4054ac:	03890389 	.word	0x03890389
  4054b0:	03890389 	.word	0x03890389
  4054b4:	03890389 	.word	0x03890389
  4054b8:	03890389 	.word	0x03890389
  4054bc:	032b0389 	.word	0x032b0389
  4054c0:	03890382 	.word	0x03890382
  4054c4:	03890389 	.word	0x03890389
  4054c8:	0382035e 	.word	0x0382035e
  4054cc:	03890389 	.word	0x03890389
  4054d0:	03890363 	.word	0x03890363
  4054d4:	028d0370 	.word	0x028d0370
  4054d8:	02e0008b 	.word	0x02e0008b
  4054dc:	02930389 	.word	0x02930389
  4054e0:	02b20389 	.word	0x02b20389
  4054e4:	03890389 	.word	0x03890389
  4054e8:	034a      	.short	0x034a
  4054ea:	f10b 0b08 	add.w	fp, fp, #8
  4054ee:	9b02      	ldr	r3, [sp, #8]
  4054f0:	442b      	add	r3, r5
  4054f2:	9302      	str	r3, [sp, #8]
  4054f4:	e785      	b.n	405402 <_vfiprintf_r+0xaa>
  4054f6:	9900      	ldr	r1, [sp, #0]
  4054f8:	9805      	ldr	r0, [sp, #20]
  4054fa:	f000 fe57 	bl	4061ac <__swsetup_r>
  4054fe:	2800      	cmp	r0, #0
  405500:	f040 8545 	bne.w	405f8e <_vfiprintf_r+0xc36>
  405504:	9b00      	ldr	r3, [sp, #0]
  405506:	899a      	ldrh	r2, [r3, #12]
  405508:	f002 021a 	and.w	r2, r2, #26
  40550c:	2a0a      	cmp	r2, #10
  40550e:	f47f af4b 	bne.w	4053a8 <_vfiprintf_r+0x50>
  405512:	9900      	ldr	r1, [sp, #0]
  405514:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  405518:	2b00      	cmp	r3, #0
  40551a:	f6ff af45 	blt.w	4053a8 <_vfiprintf_r+0x50>
  40551e:	4623      	mov	r3, r4
  405520:	4642      	mov	r2, r8
  405522:	9805      	ldr	r0, [sp, #20]
  405524:	f000 fe0c 	bl	406140 <__sbprintf>
  405528:	b02b      	add	sp, #172	; 0xac
  40552a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40552e:	f001 ffa5 	bl	40747c <__sinit>
  405532:	e71e      	b.n	405372 <_vfiprintf_r+0x1a>
  405534:	9a04      	ldr	r2, [sp, #16]
  405536:	4613      	mov	r3, r2
  405538:	6814      	ldr	r4, [r2, #0]
  40553a:	3304      	adds	r3, #4
  40553c:	2c00      	cmp	r4, #0
  40553e:	9304      	str	r3, [sp, #16]
  405540:	da02      	bge.n	405548 <_vfiprintf_r+0x1f0>
  405542:	4264      	negs	r4, r4
  405544:	f046 0604 	orr.w	r6, r6, #4
  405548:	f898 3000 	ldrb.w	r3, [r8]
  40554c:	e76b      	b.n	405426 <_vfiprintf_r+0xce>
  40554e:	f04f 0300 	mov.w	r3, #0
  405552:	9804      	ldr	r0, [sp, #16]
  405554:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405558:	4603      	mov	r3, r0
  40555a:	2130      	movs	r1, #48	; 0x30
  40555c:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  405560:	9901      	ldr	r1, [sp, #4]
  405562:	2278      	movs	r2, #120	; 0x78
  405564:	2900      	cmp	r1, #0
  405566:	9406      	str	r4, [sp, #24]
  405568:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40556c:	6804      	ldr	r4, [r0, #0]
  40556e:	f103 0304 	add.w	r3, r3, #4
  405572:	f04f 0500 	mov.w	r5, #0
  405576:	f046 0202 	orr.w	r2, r6, #2
  40557a:	f2c0 850c 	blt.w	405f96 <_vfiprintf_r+0xc3e>
  40557e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405582:	ea54 0205 	orrs.w	r2, r4, r5
  405586:	f046 0602 	orr.w	r6, r6, #2
  40558a:	9304      	str	r3, [sp, #16]
  40558c:	f040 84b5 	bne.w	405efa <_vfiprintf_r+0xba2>
  405590:	48b3      	ldr	r0, [pc, #716]	; (405860 <_vfiprintf_r+0x508>)
  405592:	9b01      	ldr	r3, [sp, #4]
  405594:	2b00      	cmp	r3, #0
  405596:	f040 8462 	bne.w	405e5e <_vfiprintf_r+0xb06>
  40559a:	4699      	mov	r9, r3
  40559c:	4657      	mov	r7, sl
  40559e:	2300      	movs	r3, #0
  4055a0:	9301      	str	r3, [sp, #4]
  4055a2:	9303      	str	r3, [sp, #12]
  4055a4:	9b01      	ldr	r3, [sp, #4]
  4055a6:	9a03      	ldr	r2, [sp, #12]
  4055a8:	4293      	cmp	r3, r2
  4055aa:	bfb8      	it	lt
  4055ac:	4613      	movlt	r3, r2
  4055ae:	461d      	mov	r5, r3
  4055b0:	f1b9 0f00 	cmp.w	r9, #0
  4055b4:	d000      	beq.n	4055b8 <_vfiprintf_r+0x260>
  4055b6:	3501      	adds	r5, #1
  4055b8:	f016 0302 	ands.w	r3, r6, #2
  4055bc:	9307      	str	r3, [sp, #28]
  4055be:	bf18      	it	ne
  4055c0:	3502      	addne	r5, #2
  4055c2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4055c6:	9308      	str	r3, [sp, #32]
  4055c8:	f040 82e8 	bne.w	405b9c <_vfiprintf_r+0x844>
  4055cc:	9b06      	ldr	r3, [sp, #24]
  4055ce:	1b5c      	subs	r4, r3, r5
  4055d0:	2c00      	cmp	r4, #0
  4055d2:	f340 82e3 	ble.w	405b9c <_vfiprintf_r+0x844>
  4055d6:	2c10      	cmp	r4, #16
  4055d8:	f340 853c 	ble.w	406054 <_vfiprintf_r+0xcfc>
  4055dc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 405864 <_vfiprintf_r+0x50c>
  4055e0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4055e4:	46dc      	mov	ip, fp
  4055e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4055e8:	46c3      	mov	fp, r8
  4055ea:	2310      	movs	r3, #16
  4055ec:	46a8      	mov	r8, r5
  4055ee:	4670      	mov	r0, lr
  4055f0:	464d      	mov	r5, r9
  4055f2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4055f6:	e007      	b.n	405608 <_vfiprintf_r+0x2b0>
  4055f8:	f100 0e02 	add.w	lr, r0, #2
  4055fc:	4608      	mov	r0, r1
  4055fe:	f10c 0c08 	add.w	ip, ip, #8
  405602:	3c10      	subs	r4, #16
  405604:	2c10      	cmp	r4, #16
  405606:	dd13      	ble.n	405630 <_vfiprintf_r+0x2d8>
  405608:	1c41      	adds	r1, r0, #1
  40560a:	3210      	adds	r2, #16
  40560c:	2907      	cmp	r1, #7
  40560e:	920f      	str	r2, [sp, #60]	; 0x3c
  405610:	f8cc 5000 	str.w	r5, [ip]
  405614:	f8cc 3004 	str.w	r3, [ip, #4]
  405618:	910e      	str	r1, [sp, #56]	; 0x38
  40561a:	dded      	ble.n	4055f8 <_vfiprintf_r+0x2a0>
  40561c:	2a00      	cmp	r2, #0
  40561e:	f040 82a5 	bne.w	405b6c <_vfiprintf_r+0x814>
  405622:	3c10      	subs	r4, #16
  405624:	2c10      	cmp	r4, #16
  405626:	4610      	mov	r0, r2
  405628:	f04f 0e01 	mov.w	lr, #1
  40562c:	46d4      	mov	ip, sl
  40562e:	dceb      	bgt.n	405608 <_vfiprintf_r+0x2b0>
  405630:	46a9      	mov	r9, r5
  405632:	4670      	mov	r0, lr
  405634:	4645      	mov	r5, r8
  405636:	46d8      	mov	r8, fp
  405638:	46e3      	mov	fp, ip
  40563a:	4422      	add	r2, r4
  40563c:	2807      	cmp	r0, #7
  40563e:	920f      	str	r2, [sp, #60]	; 0x3c
  405640:	f8cb 9000 	str.w	r9, [fp]
  405644:	f8cb 4004 	str.w	r4, [fp, #4]
  405648:	900e      	str	r0, [sp, #56]	; 0x38
  40564a:	f300 836d 	bgt.w	405d28 <_vfiprintf_r+0x9d0>
  40564e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405652:	f10b 0b08 	add.w	fp, fp, #8
  405656:	f100 0e01 	add.w	lr, r0, #1
  40565a:	2b00      	cmp	r3, #0
  40565c:	f040 82a7 	bne.w	405bae <_vfiprintf_r+0x856>
  405660:	9b07      	ldr	r3, [sp, #28]
  405662:	2b00      	cmp	r3, #0
  405664:	f000 82ba 	beq.w	405bdc <_vfiprintf_r+0x884>
  405668:	3202      	adds	r2, #2
  40566a:	a90c      	add	r1, sp, #48	; 0x30
  40566c:	2302      	movs	r3, #2
  40566e:	f1be 0f07 	cmp.w	lr, #7
  405672:	920f      	str	r2, [sp, #60]	; 0x3c
  405674:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405678:	e88b 000a 	stmia.w	fp, {r1, r3}
  40567c:	f340 8370 	ble.w	405d60 <_vfiprintf_r+0xa08>
  405680:	2a00      	cmp	r2, #0
  405682:	f040 8400 	bne.w	405e86 <_vfiprintf_r+0xb2e>
  405686:	9b08      	ldr	r3, [sp, #32]
  405688:	f04f 0e01 	mov.w	lr, #1
  40568c:	2b80      	cmp	r3, #128	; 0x80
  40568e:	4610      	mov	r0, r2
  405690:	46d3      	mov	fp, sl
  405692:	f040 82a7 	bne.w	405be4 <_vfiprintf_r+0x88c>
  405696:	9b06      	ldr	r3, [sp, #24]
  405698:	1b5c      	subs	r4, r3, r5
  40569a:	2c00      	cmp	r4, #0
  40569c:	f340 82a2 	ble.w	405be4 <_vfiprintf_r+0x88c>
  4056a0:	2c10      	cmp	r4, #16
  4056a2:	f340 84f8 	ble.w	406096 <_vfiprintf_r+0xd3e>
  4056a6:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 405868 <_vfiprintf_r+0x510>
  4056aa:	46de      	mov	lr, fp
  4056ac:	2310      	movs	r3, #16
  4056ae:	46c3      	mov	fp, r8
  4056b0:	46a8      	mov	r8, r5
  4056b2:	464d      	mov	r5, r9
  4056b4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4056b8:	e007      	b.n	4056ca <_vfiprintf_r+0x372>
  4056ba:	f100 0c02 	add.w	ip, r0, #2
  4056be:	4608      	mov	r0, r1
  4056c0:	f10e 0e08 	add.w	lr, lr, #8
  4056c4:	3c10      	subs	r4, #16
  4056c6:	2c10      	cmp	r4, #16
  4056c8:	dd13      	ble.n	4056f2 <_vfiprintf_r+0x39a>
  4056ca:	1c41      	adds	r1, r0, #1
  4056cc:	3210      	adds	r2, #16
  4056ce:	2907      	cmp	r1, #7
  4056d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4056d2:	f8ce 5000 	str.w	r5, [lr]
  4056d6:	f8ce 3004 	str.w	r3, [lr, #4]
  4056da:	910e      	str	r1, [sp, #56]	; 0x38
  4056dc:	dded      	ble.n	4056ba <_vfiprintf_r+0x362>
  4056de:	2a00      	cmp	r2, #0
  4056e0:	f040 830c 	bne.w	405cfc <_vfiprintf_r+0x9a4>
  4056e4:	3c10      	subs	r4, #16
  4056e6:	2c10      	cmp	r4, #16
  4056e8:	f04f 0c01 	mov.w	ip, #1
  4056ec:	4610      	mov	r0, r2
  4056ee:	46d6      	mov	lr, sl
  4056f0:	dceb      	bgt.n	4056ca <_vfiprintf_r+0x372>
  4056f2:	46a9      	mov	r9, r5
  4056f4:	4645      	mov	r5, r8
  4056f6:	46d8      	mov	r8, fp
  4056f8:	46f3      	mov	fp, lr
  4056fa:	4422      	add	r2, r4
  4056fc:	f1bc 0f07 	cmp.w	ip, #7
  405700:	920f      	str	r2, [sp, #60]	; 0x3c
  405702:	f8cb 9000 	str.w	r9, [fp]
  405706:	f8cb 4004 	str.w	r4, [fp, #4]
  40570a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40570e:	f300 83c8 	bgt.w	405ea2 <_vfiprintf_r+0xb4a>
  405712:	9b01      	ldr	r3, [sp, #4]
  405714:	9903      	ldr	r1, [sp, #12]
  405716:	f10b 0b08 	add.w	fp, fp, #8
  40571a:	1a5c      	subs	r4, r3, r1
  40571c:	2c00      	cmp	r4, #0
  40571e:	f10c 0e01 	add.w	lr, ip, #1
  405722:	4660      	mov	r0, ip
  405724:	f300 8264 	bgt.w	405bf0 <_vfiprintf_r+0x898>
  405728:	9903      	ldr	r1, [sp, #12]
  40572a:	f1be 0f07 	cmp.w	lr, #7
  40572e:	440a      	add	r2, r1
  405730:	920f      	str	r2, [sp, #60]	; 0x3c
  405732:	f8cb 7000 	str.w	r7, [fp]
  405736:	f8cb 1004 	str.w	r1, [fp, #4]
  40573a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40573e:	f340 82c5 	ble.w	405ccc <_vfiprintf_r+0x974>
  405742:	2a00      	cmp	r2, #0
  405744:	f040 8332 	bne.w	405dac <_vfiprintf_r+0xa54>
  405748:	0770      	lsls	r0, r6, #29
  40574a:	920e      	str	r2, [sp, #56]	; 0x38
  40574c:	d538      	bpl.n	4057c0 <_vfiprintf_r+0x468>
  40574e:	9b06      	ldr	r3, [sp, #24]
  405750:	1b5c      	subs	r4, r3, r5
  405752:	2c00      	cmp	r4, #0
  405754:	dd34      	ble.n	4057c0 <_vfiprintf_r+0x468>
  405756:	46d3      	mov	fp, sl
  405758:	2c10      	cmp	r4, #16
  40575a:	f340 8496 	ble.w	40608a <_vfiprintf_r+0xd32>
  40575e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 405864 <_vfiprintf_r+0x50c>
  405762:	990e      	ldr	r1, [sp, #56]	; 0x38
  405764:	464f      	mov	r7, r9
  405766:	2610      	movs	r6, #16
  405768:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40576c:	e006      	b.n	40577c <_vfiprintf_r+0x424>
  40576e:	1c88      	adds	r0, r1, #2
  405770:	4619      	mov	r1, r3
  405772:	f10b 0b08 	add.w	fp, fp, #8
  405776:	3c10      	subs	r4, #16
  405778:	2c10      	cmp	r4, #16
  40577a:	dd13      	ble.n	4057a4 <_vfiprintf_r+0x44c>
  40577c:	1c4b      	adds	r3, r1, #1
  40577e:	3210      	adds	r2, #16
  405780:	2b07      	cmp	r3, #7
  405782:	920f      	str	r2, [sp, #60]	; 0x3c
  405784:	f8cb 7000 	str.w	r7, [fp]
  405788:	f8cb 6004 	str.w	r6, [fp, #4]
  40578c:	930e      	str	r3, [sp, #56]	; 0x38
  40578e:	ddee      	ble.n	40576e <_vfiprintf_r+0x416>
  405790:	2a00      	cmp	r2, #0
  405792:	f040 8285 	bne.w	405ca0 <_vfiprintf_r+0x948>
  405796:	3c10      	subs	r4, #16
  405798:	2c10      	cmp	r4, #16
  40579a:	f04f 0001 	mov.w	r0, #1
  40579e:	4611      	mov	r1, r2
  4057a0:	46d3      	mov	fp, sl
  4057a2:	dceb      	bgt.n	40577c <_vfiprintf_r+0x424>
  4057a4:	46b9      	mov	r9, r7
  4057a6:	4422      	add	r2, r4
  4057a8:	2807      	cmp	r0, #7
  4057aa:	920f      	str	r2, [sp, #60]	; 0x3c
  4057ac:	f8cb 9000 	str.w	r9, [fp]
  4057b0:	f8cb 4004 	str.w	r4, [fp, #4]
  4057b4:	900e      	str	r0, [sp, #56]	; 0x38
  4057b6:	f340 8292 	ble.w	405cde <_vfiprintf_r+0x986>
  4057ba:	2a00      	cmp	r2, #0
  4057bc:	f040 840c 	bne.w	405fd8 <_vfiprintf_r+0xc80>
  4057c0:	9b02      	ldr	r3, [sp, #8]
  4057c2:	9a06      	ldr	r2, [sp, #24]
  4057c4:	42aa      	cmp	r2, r5
  4057c6:	bfac      	ite	ge
  4057c8:	189b      	addge	r3, r3, r2
  4057ca:	195b      	addlt	r3, r3, r5
  4057cc:	9302      	str	r3, [sp, #8]
  4057ce:	e290      	b.n	405cf2 <_vfiprintf_r+0x99a>
  4057d0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4057d4:	f898 3000 	ldrb.w	r3, [r8]
  4057d8:	e625      	b.n	405426 <_vfiprintf_r+0xce>
  4057da:	9406      	str	r4, [sp, #24]
  4057dc:	2900      	cmp	r1, #0
  4057de:	f040 8485 	bne.w	4060ec <_vfiprintf_r+0xd94>
  4057e2:	f046 0610 	orr.w	r6, r6, #16
  4057e6:	06b3      	lsls	r3, r6, #26
  4057e8:	f140 8304 	bpl.w	405df4 <_vfiprintf_r+0xa9c>
  4057ec:	9904      	ldr	r1, [sp, #16]
  4057ee:	3107      	adds	r1, #7
  4057f0:	f021 0107 	bic.w	r1, r1, #7
  4057f4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4057f8:	4614      	mov	r4, r2
  4057fa:	461d      	mov	r5, r3
  4057fc:	3108      	adds	r1, #8
  4057fe:	9104      	str	r1, [sp, #16]
  405800:	2a00      	cmp	r2, #0
  405802:	f173 0300 	sbcs.w	r3, r3, #0
  405806:	f2c0 837c 	blt.w	405f02 <_vfiprintf_r+0xbaa>
  40580a:	9b01      	ldr	r3, [sp, #4]
  40580c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405810:	2b00      	cmp	r3, #0
  405812:	f2c0 830b 	blt.w	405e2c <_vfiprintf_r+0xad4>
  405816:	ea54 0305 	orrs.w	r3, r4, r5
  40581a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40581e:	f000 80de 	beq.w	4059de <_vfiprintf_r+0x686>
  405822:	2d00      	cmp	r5, #0
  405824:	bf08      	it	eq
  405826:	2c0a      	cmpeq	r4, #10
  405828:	f0c0 80de 	bcc.w	4059e8 <_vfiprintf_r+0x690>
  40582c:	4657      	mov	r7, sl
  40582e:	4620      	mov	r0, r4
  405830:	4629      	mov	r1, r5
  405832:	220a      	movs	r2, #10
  405834:	2300      	movs	r3, #0
  405836:	f003 fd11 	bl	40925c <__aeabi_uldivmod>
  40583a:	3230      	adds	r2, #48	; 0x30
  40583c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  405840:	4620      	mov	r0, r4
  405842:	4629      	mov	r1, r5
  405844:	2300      	movs	r3, #0
  405846:	220a      	movs	r2, #10
  405848:	f003 fd08 	bl	40925c <__aeabi_uldivmod>
  40584c:	4604      	mov	r4, r0
  40584e:	460d      	mov	r5, r1
  405850:	ea54 0305 	orrs.w	r3, r4, r5
  405854:	d1eb      	bne.n	40582e <_vfiprintf_r+0x4d6>
  405856:	ebc7 030a 	rsb	r3, r7, sl
  40585a:	9303      	str	r3, [sp, #12]
  40585c:	e6a2      	b.n	4055a4 <_vfiprintf_r+0x24c>
  40585e:	bf00      	nop
  405860:	0040a0b4 	.word	0x0040a0b4
  405864:	0040a0f4 	.word	0x0040a0f4
  405868:	0040a0e4 	.word	0x0040a0e4
  40586c:	9406      	str	r4, [sp, #24]
  40586e:	2900      	cmp	r1, #0
  405870:	f040 8438 	bne.w	4060e4 <_vfiprintf_r+0xd8c>
  405874:	f046 0610 	orr.w	r6, r6, #16
  405878:	f016 0320 	ands.w	r3, r6, #32
  40587c:	f000 82a1 	beq.w	405dc2 <_vfiprintf_r+0xa6a>
  405880:	f04f 0200 	mov.w	r2, #0
  405884:	9b04      	ldr	r3, [sp, #16]
  405886:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40588a:	3307      	adds	r3, #7
  40588c:	f023 0307 	bic.w	r3, r3, #7
  405890:	f103 0208 	add.w	r2, r3, #8
  405894:	e9d3 4500 	ldrd	r4, r5, [r3]
  405898:	9b01      	ldr	r3, [sp, #4]
  40589a:	9204      	str	r2, [sp, #16]
  40589c:	2b00      	cmp	r3, #0
  40589e:	db0a      	blt.n	4058b6 <_vfiprintf_r+0x55e>
  4058a0:	ea54 0305 	orrs.w	r3, r4, r5
  4058a4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4058a8:	d105      	bne.n	4058b6 <_vfiprintf_r+0x55e>
  4058aa:	9b01      	ldr	r3, [sp, #4]
  4058ac:	2b00      	cmp	r3, #0
  4058ae:	f000 8427 	beq.w	406100 <_vfiprintf_r+0xda8>
  4058b2:	2400      	movs	r4, #0
  4058b4:	2500      	movs	r5, #0
  4058b6:	f04f 0900 	mov.w	r9, #0
  4058ba:	4657      	mov	r7, sl
  4058bc:	08e2      	lsrs	r2, r4, #3
  4058be:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4058c2:	08e9      	lsrs	r1, r5, #3
  4058c4:	f004 0307 	and.w	r3, r4, #7
  4058c8:	460d      	mov	r5, r1
  4058ca:	4614      	mov	r4, r2
  4058cc:	3330      	adds	r3, #48	; 0x30
  4058ce:	ea54 0205 	orrs.w	r2, r4, r5
  4058d2:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4058d6:	d1f1      	bne.n	4058bc <_vfiprintf_r+0x564>
  4058d8:	07f4      	lsls	r4, r6, #31
  4058da:	d5bc      	bpl.n	405856 <_vfiprintf_r+0x4fe>
  4058dc:	2b30      	cmp	r3, #48	; 0x30
  4058de:	d0ba      	beq.n	405856 <_vfiprintf_r+0x4fe>
  4058e0:	2230      	movs	r2, #48	; 0x30
  4058e2:	1e7b      	subs	r3, r7, #1
  4058e4:	f807 2c01 	strb.w	r2, [r7, #-1]
  4058e8:	ebc3 020a 	rsb	r2, r3, sl
  4058ec:	9203      	str	r2, [sp, #12]
  4058ee:	461f      	mov	r7, r3
  4058f0:	e658      	b.n	4055a4 <_vfiprintf_r+0x24c>
  4058f2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4058f6:	2400      	movs	r4, #0
  4058f8:	f818 3b01 	ldrb.w	r3, [r8], #1
  4058fc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405900:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  405904:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405908:	2a09      	cmp	r2, #9
  40590a:	d9f5      	bls.n	4058f8 <_vfiprintf_r+0x5a0>
  40590c:	e58d      	b.n	40542a <_vfiprintf_r+0xd2>
  40590e:	f898 3000 	ldrb.w	r3, [r8]
  405912:	2101      	movs	r1, #1
  405914:	202b      	movs	r0, #43	; 0x2b
  405916:	e586      	b.n	405426 <_vfiprintf_r+0xce>
  405918:	f898 3000 	ldrb.w	r3, [r8]
  40591c:	f108 0501 	add.w	r5, r8, #1
  405920:	2b2a      	cmp	r3, #42	; 0x2a
  405922:	f000 83cc 	beq.w	4060be <_vfiprintf_r+0xd66>
  405926:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40592a:	2a09      	cmp	r2, #9
  40592c:	46a8      	mov	r8, r5
  40592e:	bf98      	it	ls
  405930:	2500      	movls	r5, #0
  405932:	f200 83b5 	bhi.w	4060a0 <_vfiprintf_r+0xd48>
  405936:	f818 3b01 	ldrb.w	r3, [r8], #1
  40593a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40593e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  405942:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405946:	2a09      	cmp	r2, #9
  405948:	d9f5      	bls.n	405936 <_vfiprintf_r+0x5de>
  40594a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40594e:	9201      	str	r2, [sp, #4]
  405950:	e56b      	b.n	40542a <_vfiprintf_r+0xd2>
  405952:	9406      	str	r4, [sp, #24]
  405954:	2900      	cmp	r1, #0
  405956:	d08f      	beq.n	405878 <_vfiprintf_r+0x520>
  405958:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40595c:	e78c      	b.n	405878 <_vfiprintf_r+0x520>
  40595e:	f04f 0300 	mov.w	r3, #0
  405962:	9a04      	ldr	r2, [sp, #16]
  405964:	9406      	str	r4, [sp, #24]
  405966:	6817      	ldr	r7, [r2, #0]
  405968:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40596c:	1d14      	adds	r4, r2, #4
  40596e:	9b01      	ldr	r3, [sp, #4]
  405970:	2f00      	cmp	r7, #0
  405972:	f000 837f 	beq.w	406074 <_vfiprintf_r+0xd1c>
  405976:	2b00      	cmp	r3, #0
  405978:	f2c0 8353 	blt.w	406022 <_vfiprintf_r+0xcca>
  40597c:	461a      	mov	r2, r3
  40597e:	2100      	movs	r1, #0
  405980:	4638      	mov	r0, r7
  405982:	f002 f959 	bl	407c38 <memchr>
  405986:	2800      	cmp	r0, #0
  405988:	f000 838e 	beq.w	4060a8 <_vfiprintf_r+0xd50>
  40598c:	1bc3      	subs	r3, r0, r7
  40598e:	9303      	str	r3, [sp, #12]
  405990:	2300      	movs	r3, #0
  405992:	9404      	str	r4, [sp, #16]
  405994:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405998:	9301      	str	r3, [sp, #4]
  40599a:	e603      	b.n	4055a4 <_vfiprintf_r+0x24c>
  40599c:	9406      	str	r4, [sp, #24]
  40599e:	2900      	cmp	r1, #0
  4059a0:	f040 839d 	bne.w	4060de <_vfiprintf_r+0xd86>
  4059a4:	f016 0920 	ands.w	r9, r6, #32
  4059a8:	d134      	bne.n	405a14 <_vfiprintf_r+0x6bc>
  4059aa:	f016 0310 	ands.w	r3, r6, #16
  4059ae:	d103      	bne.n	4059b8 <_vfiprintf_r+0x660>
  4059b0:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4059b4:	f040 831f 	bne.w	405ff6 <_vfiprintf_r+0xc9e>
  4059b8:	9a04      	ldr	r2, [sp, #16]
  4059ba:	2500      	movs	r5, #0
  4059bc:	4613      	mov	r3, r2
  4059be:	6814      	ldr	r4, [r2, #0]
  4059c0:	9a01      	ldr	r2, [sp, #4]
  4059c2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4059c6:	2a00      	cmp	r2, #0
  4059c8:	f103 0304 	add.w	r3, r3, #4
  4059cc:	f2c0 8327 	blt.w	40601e <_vfiprintf_r+0xcc6>
  4059d0:	ea54 0205 	orrs.w	r2, r4, r5
  4059d4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4059d8:	9304      	str	r3, [sp, #16]
  4059da:	f47f af22 	bne.w	405822 <_vfiprintf_r+0x4ca>
  4059de:	9b01      	ldr	r3, [sp, #4]
  4059e0:	2b00      	cmp	r3, #0
  4059e2:	f43f addb 	beq.w	40559c <_vfiprintf_r+0x244>
  4059e6:	2400      	movs	r4, #0
  4059e8:	af2a      	add	r7, sp, #168	; 0xa8
  4059ea:	3430      	adds	r4, #48	; 0x30
  4059ec:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4059f0:	ebc7 030a 	rsb	r3, r7, sl
  4059f4:	9303      	str	r3, [sp, #12]
  4059f6:	e5d5      	b.n	4055a4 <_vfiprintf_r+0x24c>
  4059f8:	f046 0620 	orr.w	r6, r6, #32
  4059fc:	f898 3000 	ldrb.w	r3, [r8]
  405a00:	e511      	b.n	405426 <_vfiprintf_r+0xce>
  405a02:	9406      	str	r4, [sp, #24]
  405a04:	2900      	cmp	r1, #0
  405a06:	f040 8375 	bne.w	4060f4 <_vfiprintf_r+0xd9c>
  405a0a:	f046 0610 	orr.w	r6, r6, #16
  405a0e:	f016 0920 	ands.w	r9, r6, #32
  405a12:	d0ca      	beq.n	4059aa <_vfiprintf_r+0x652>
  405a14:	f04f 0200 	mov.w	r2, #0
  405a18:	9b04      	ldr	r3, [sp, #16]
  405a1a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405a1e:	3307      	adds	r3, #7
  405a20:	f023 0307 	bic.w	r3, r3, #7
  405a24:	f103 0208 	add.w	r2, r3, #8
  405a28:	e9d3 4500 	ldrd	r4, r5, [r3]
  405a2c:	9b01      	ldr	r3, [sp, #4]
  405a2e:	9204      	str	r2, [sp, #16]
  405a30:	2b00      	cmp	r3, #0
  405a32:	f2c0 81f9 	blt.w	405e28 <_vfiprintf_r+0xad0>
  405a36:	ea54 0305 	orrs.w	r3, r4, r5
  405a3a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405a3e:	f04f 0900 	mov.w	r9, #0
  405a42:	f47f aeee 	bne.w	405822 <_vfiprintf_r+0x4ca>
  405a46:	e7ca      	b.n	4059de <_vfiprintf_r+0x686>
  405a48:	9406      	str	r4, [sp, #24]
  405a4a:	2900      	cmp	r1, #0
  405a4c:	f040 8355 	bne.w	4060fa <_vfiprintf_r+0xda2>
  405a50:	06b2      	lsls	r2, r6, #26
  405a52:	48b2      	ldr	r0, [pc, #712]	; (405d1c <_vfiprintf_r+0x9c4>)
  405a54:	d541      	bpl.n	405ada <_vfiprintf_r+0x782>
  405a56:	9a04      	ldr	r2, [sp, #16]
  405a58:	3207      	adds	r2, #7
  405a5a:	f022 0207 	bic.w	r2, r2, #7
  405a5e:	f102 0108 	add.w	r1, r2, #8
  405a62:	9104      	str	r1, [sp, #16]
  405a64:	e9d2 4500 	ldrd	r4, r5, [r2]
  405a68:	f016 0901 	ands.w	r9, r6, #1
  405a6c:	f000 817e 	beq.w	405d6c <_vfiprintf_r+0xa14>
  405a70:	ea54 0205 	orrs.w	r2, r4, r5
  405a74:	f040 822b 	bne.w	405ece <_vfiprintf_r+0xb76>
  405a78:	f04f 0300 	mov.w	r3, #0
  405a7c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405a80:	9b01      	ldr	r3, [sp, #4]
  405a82:	2b00      	cmp	r3, #0
  405a84:	f2c0 82f3 	blt.w	40606e <_vfiprintf_r+0xd16>
  405a88:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405a8c:	e581      	b.n	405592 <_vfiprintf_r+0x23a>
  405a8e:	9a04      	ldr	r2, [sp, #16]
  405a90:	f04f 0100 	mov.w	r1, #0
  405a94:	6813      	ldr	r3, [r2, #0]
  405a96:	2501      	movs	r5, #1
  405a98:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405a9c:	4613      	mov	r3, r2
  405a9e:	3304      	adds	r3, #4
  405aa0:	9406      	str	r4, [sp, #24]
  405aa2:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405aa6:	9304      	str	r3, [sp, #16]
  405aa8:	9503      	str	r5, [sp, #12]
  405aaa:	af10      	add	r7, sp, #64	; 0x40
  405aac:	2300      	movs	r3, #0
  405aae:	9301      	str	r3, [sp, #4]
  405ab0:	e582      	b.n	4055b8 <_vfiprintf_r+0x260>
  405ab2:	f898 3000 	ldrb.w	r3, [r8]
  405ab6:	2800      	cmp	r0, #0
  405ab8:	f47f acb5 	bne.w	405426 <_vfiprintf_r+0xce>
  405abc:	2101      	movs	r1, #1
  405abe:	2020      	movs	r0, #32
  405ac0:	e4b1      	b.n	405426 <_vfiprintf_r+0xce>
  405ac2:	f046 0601 	orr.w	r6, r6, #1
  405ac6:	f898 3000 	ldrb.w	r3, [r8]
  405aca:	e4ac      	b.n	405426 <_vfiprintf_r+0xce>
  405acc:	9406      	str	r4, [sp, #24]
  405ace:	2900      	cmp	r1, #0
  405ad0:	f040 832a 	bne.w	406128 <_vfiprintf_r+0xdd0>
  405ad4:	06b2      	lsls	r2, r6, #26
  405ad6:	4892      	ldr	r0, [pc, #584]	; (405d20 <_vfiprintf_r+0x9c8>)
  405ad8:	d4bd      	bmi.n	405a56 <_vfiprintf_r+0x6fe>
  405ada:	9904      	ldr	r1, [sp, #16]
  405adc:	06f7      	lsls	r7, r6, #27
  405ade:	460a      	mov	r2, r1
  405ae0:	f100 819d 	bmi.w	405e1e <_vfiprintf_r+0xac6>
  405ae4:	0675      	lsls	r5, r6, #25
  405ae6:	f140 819a 	bpl.w	405e1e <_vfiprintf_r+0xac6>
  405aea:	3204      	adds	r2, #4
  405aec:	880c      	ldrh	r4, [r1, #0]
  405aee:	9204      	str	r2, [sp, #16]
  405af0:	2500      	movs	r5, #0
  405af2:	e7b9      	b.n	405a68 <_vfiprintf_r+0x710>
  405af4:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  405af8:	f898 3000 	ldrb.w	r3, [r8]
  405afc:	e493      	b.n	405426 <_vfiprintf_r+0xce>
  405afe:	f898 3000 	ldrb.w	r3, [r8]
  405b02:	2b6c      	cmp	r3, #108	; 0x6c
  405b04:	bf03      	ittte	eq
  405b06:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  405b0a:	f046 0620 	orreq.w	r6, r6, #32
  405b0e:	f108 0801 	addeq.w	r8, r8, #1
  405b12:	f046 0610 	orrne.w	r6, r6, #16
  405b16:	e486      	b.n	405426 <_vfiprintf_r+0xce>
  405b18:	2900      	cmp	r1, #0
  405b1a:	f040 8302 	bne.w	406122 <_vfiprintf_r+0xdca>
  405b1e:	06b4      	lsls	r4, r6, #26
  405b20:	f140 8220 	bpl.w	405f64 <_vfiprintf_r+0xc0c>
  405b24:	9a04      	ldr	r2, [sp, #16]
  405b26:	4613      	mov	r3, r2
  405b28:	3304      	adds	r3, #4
  405b2a:	9304      	str	r3, [sp, #16]
  405b2c:	9b02      	ldr	r3, [sp, #8]
  405b2e:	6811      	ldr	r1, [r2, #0]
  405b30:	17dd      	asrs	r5, r3, #31
  405b32:	461a      	mov	r2, r3
  405b34:	462b      	mov	r3, r5
  405b36:	e9c1 2300 	strd	r2, r3, [r1]
  405b3a:	e43e      	b.n	4053ba <_vfiprintf_r+0x62>
  405b3c:	9406      	str	r4, [sp, #24]
  405b3e:	2900      	cmp	r1, #0
  405b40:	f43f ae51 	beq.w	4057e6 <_vfiprintf_r+0x48e>
  405b44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405b48:	e64d      	b.n	4057e6 <_vfiprintf_r+0x48e>
  405b4a:	9406      	str	r4, [sp, #24]
  405b4c:	2900      	cmp	r1, #0
  405b4e:	f040 82e5 	bne.w	40611c <_vfiprintf_r+0xdc4>
  405b52:	2b00      	cmp	r3, #0
  405b54:	f000 8094 	beq.w	405c80 <_vfiprintf_r+0x928>
  405b58:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405b5c:	f04f 0300 	mov.w	r3, #0
  405b60:	2501      	movs	r5, #1
  405b62:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405b66:	9503      	str	r5, [sp, #12]
  405b68:	af10      	add	r7, sp, #64	; 0x40
  405b6a:	e79f      	b.n	405aac <_vfiprintf_r+0x754>
  405b6c:	aa0d      	add	r2, sp, #52	; 0x34
  405b6e:	9900      	ldr	r1, [sp, #0]
  405b70:	4648      	mov	r0, r9
  405b72:	9309      	str	r3, [sp, #36]	; 0x24
  405b74:	f7ff fbb4 	bl	4052e0 <__sprint_r.part.0>
  405b78:	2800      	cmp	r0, #0
  405b7a:	f040 8088 	bne.w	405c8e <_vfiprintf_r+0x936>
  405b7e:	980e      	ldr	r0, [sp, #56]	; 0x38
  405b80:	46d4      	mov	ip, sl
  405b82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405b84:	f100 0e01 	add.w	lr, r0, #1
  405b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405b8a:	e53a      	b.n	405602 <_vfiprintf_r+0x2aa>
  405b8c:	aa0d      	add	r2, sp, #52	; 0x34
  405b8e:	9900      	ldr	r1, [sp, #0]
  405b90:	9805      	ldr	r0, [sp, #20]
  405b92:	f7ff fba5 	bl	4052e0 <__sprint_r.part.0>
  405b96:	2800      	cmp	r0, #0
  405b98:	d179      	bne.n	405c8e <_vfiprintf_r+0x936>
  405b9a:	46d3      	mov	fp, sl
  405b9c:	980e      	ldr	r0, [sp, #56]	; 0x38
  405b9e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405ba2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ba4:	f100 0e01 	add.w	lr, r0, #1
  405ba8:	2b00      	cmp	r3, #0
  405baa:	f43f ad59 	beq.w	405660 <_vfiprintf_r+0x308>
  405bae:	3201      	adds	r2, #1
  405bb0:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405bb4:	2301      	movs	r3, #1
  405bb6:	f1be 0f07 	cmp.w	lr, #7
  405bba:	920f      	str	r2, [sp, #60]	; 0x3c
  405bbc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405bc0:	e88b 000a 	stmia.w	fp, {r1, r3}
  405bc4:	f340 80c0 	ble.w	405d48 <_vfiprintf_r+0x9f0>
  405bc8:	2a00      	cmp	r2, #0
  405bca:	f040 814d 	bne.w	405e68 <_vfiprintf_r+0xb10>
  405bce:	9907      	ldr	r1, [sp, #28]
  405bd0:	2900      	cmp	r1, #0
  405bd2:	f040 80bf 	bne.w	405d54 <_vfiprintf_r+0x9fc>
  405bd6:	469e      	mov	lr, r3
  405bd8:	4610      	mov	r0, r2
  405bda:	46d3      	mov	fp, sl
  405bdc:	9b08      	ldr	r3, [sp, #32]
  405bde:	2b80      	cmp	r3, #128	; 0x80
  405be0:	f43f ad59 	beq.w	405696 <_vfiprintf_r+0x33e>
  405be4:	9b01      	ldr	r3, [sp, #4]
  405be6:	9903      	ldr	r1, [sp, #12]
  405be8:	1a5c      	subs	r4, r3, r1
  405bea:	2c00      	cmp	r4, #0
  405bec:	f77f ad9c 	ble.w	405728 <_vfiprintf_r+0x3d0>
  405bf0:	2c10      	cmp	r4, #16
  405bf2:	f8df 9130 	ldr.w	r9, [pc, #304]	; 405d24 <_vfiprintf_r+0x9cc>
  405bf6:	dd25      	ble.n	405c44 <_vfiprintf_r+0x8ec>
  405bf8:	46dc      	mov	ip, fp
  405bfa:	2310      	movs	r3, #16
  405bfc:	46c3      	mov	fp, r8
  405bfe:	46a8      	mov	r8, r5
  405c00:	464d      	mov	r5, r9
  405c02:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405c06:	e007      	b.n	405c18 <_vfiprintf_r+0x8c0>
  405c08:	f100 0e02 	add.w	lr, r0, #2
  405c0c:	4608      	mov	r0, r1
  405c0e:	f10c 0c08 	add.w	ip, ip, #8
  405c12:	3c10      	subs	r4, #16
  405c14:	2c10      	cmp	r4, #16
  405c16:	dd11      	ble.n	405c3c <_vfiprintf_r+0x8e4>
  405c18:	1c41      	adds	r1, r0, #1
  405c1a:	3210      	adds	r2, #16
  405c1c:	2907      	cmp	r1, #7
  405c1e:	920f      	str	r2, [sp, #60]	; 0x3c
  405c20:	f8cc 5000 	str.w	r5, [ip]
  405c24:	f8cc 3004 	str.w	r3, [ip, #4]
  405c28:	910e      	str	r1, [sp, #56]	; 0x38
  405c2a:	dded      	ble.n	405c08 <_vfiprintf_r+0x8b0>
  405c2c:	b9d2      	cbnz	r2, 405c64 <_vfiprintf_r+0x90c>
  405c2e:	3c10      	subs	r4, #16
  405c30:	2c10      	cmp	r4, #16
  405c32:	f04f 0e01 	mov.w	lr, #1
  405c36:	4610      	mov	r0, r2
  405c38:	46d4      	mov	ip, sl
  405c3a:	dced      	bgt.n	405c18 <_vfiprintf_r+0x8c0>
  405c3c:	46a9      	mov	r9, r5
  405c3e:	4645      	mov	r5, r8
  405c40:	46d8      	mov	r8, fp
  405c42:	46e3      	mov	fp, ip
  405c44:	4422      	add	r2, r4
  405c46:	f1be 0f07 	cmp.w	lr, #7
  405c4a:	920f      	str	r2, [sp, #60]	; 0x3c
  405c4c:	f8cb 9000 	str.w	r9, [fp]
  405c50:	f8cb 4004 	str.w	r4, [fp, #4]
  405c54:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405c58:	dc2e      	bgt.n	405cb8 <_vfiprintf_r+0x960>
  405c5a:	f10b 0b08 	add.w	fp, fp, #8
  405c5e:	f10e 0e01 	add.w	lr, lr, #1
  405c62:	e561      	b.n	405728 <_vfiprintf_r+0x3d0>
  405c64:	aa0d      	add	r2, sp, #52	; 0x34
  405c66:	9900      	ldr	r1, [sp, #0]
  405c68:	4648      	mov	r0, r9
  405c6a:	9301      	str	r3, [sp, #4]
  405c6c:	f7ff fb38 	bl	4052e0 <__sprint_r.part.0>
  405c70:	b968      	cbnz	r0, 405c8e <_vfiprintf_r+0x936>
  405c72:	980e      	ldr	r0, [sp, #56]	; 0x38
  405c74:	46d4      	mov	ip, sl
  405c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405c78:	f100 0e01 	add.w	lr, r0, #1
  405c7c:	9b01      	ldr	r3, [sp, #4]
  405c7e:	e7c8      	b.n	405c12 <_vfiprintf_r+0x8ba>
  405c80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c82:	b123      	cbz	r3, 405c8e <_vfiprintf_r+0x936>
  405c84:	9805      	ldr	r0, [sp, #20]
  405c86:	aa0d      	add	r2, sp, #52	; 0x34
  405c88:	9900      	ldr	r1, [sp, #0]
  405c8a:	f7ff fb29 	bl	4052e0 <__sprint_r.part.0>
  405c8e:	9b00      	ldr	r3, [sp, #0]
  405c90:	899b      	ldrh	r3, [r3, #12]
  405c92:	065a      	lsls	r2, r3, #25
  405c94:	f100 817b 	bmi.w	405f8e <_vfiprintf_r+0xc36>
  405c98:	9802      	ldr	r0, [sp, #8]
  405c9a:	b02b      	add	sp, #172	; 0xac
  405c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ca0:	aa0d      	add	r2, sp, #52	; 0x34
  405ca2:	9900      	ldr	r1, [sp, #0]
  405ca4:	4648      	mov	r0, r9
  405ca6:	f7ff fb1b 	bl	4052e0 <__sprint_r.part.0>
  405caa:	2800      	cmp	r0, #0
  405cac:	d1ef      	bne.n	405c8e <_vfiprintf_r+0x936>
  405cae:	990e      	ldr	r1, [sp, #56]	; 0x38
  405cb0:	46d3      	mov	fp, sl
  405cb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405cb4:	1c48      	adds	r0, r1, #1
  405cb6:	e55e      	b.n	405776 <_vfiprintf_r+0x41e>
  405cb8:	2a00      	cmp	r2, #0
  405cba:	f040 80fa 	bne.w	405eb2 <_vfiprintf_r+0xb5a>
  405cbe:	46d3      	mov	fp, sl
  405cc0:	9a03      	ldr	r2, [sp, #12]
  405cc2:	2301      	movs	r3, #1
  405cc4:	921b      	str	r2, [sp, #108]	; 0x6c
  405cc6:	920f      	str	r2, [sp, #60]	; 0x3c
  405cc8:	971a      	str	r7, [sp, #104]	; 0x68
  405cca:	930e      	str	r3, [sp, #56]	; 0x38
  405ccc:	f10b 0b08 	add.w	fp, fp, #8
  405cd0:	0771      	lsls	r1, r6, #29
  405cd2:	d504      	bpl.n	405cde <_vfiprintf_r+0x986>
  405cd4:	9b06      	ldr	r3, [sp, #24]
  405cd6:	1b5c      	subs	r4, r3, r5
  405cd8:	2c00      	cmp	r4, #0
  405cda:	f73f ad3d 	bgt.w	405758 <_vfiprintf_r+0x400>
  405cde:	9b02      	ldr	r3, [sp, #8]
  405ce0:	9906      	ldr	r1, [sp, #24]
  405ce2:	42a9      	cmp	r1, r5
  405ce4:	bfac      	ite	ge
  405ce6:	185b      	addge	r3, r3, r1
  405ce8:	195b      	addlt	r3, r3, r5
  405cea:	9302      	str	r3, [sp, #8]
  405cec:	2a00      	cmp	r2, #0
  405cee:	f040 80ad 	bne.w	405e4c <_vfiprintf_r+0xaf4>
  405cf2:	2300      	movs	r3, #0
  405cf4:	930e      	str	r3, [sp, #56]	; 0x38
  405cf6:	46d3      	mov	fp, sl
  405cf8:	f7ff bb5f 	b.w	4053ba <_vfiprintf_r+0x62>
  405cfc:	aa0d      	add	r2, sp, #52	; 0x34
  405cfe:	9900      	ldr	r1, [sp, #0]
  405d00:	4648      	mov	r0, r9
  405d02:	9307      	str	r3, [sp, #28]
  405d04:	f7ff faec 	bl	4052e0 <__sprint_r.part.0>
  405d08:	2800      	cmp	r0, #0
  405d0a:	d1c0      	bne.n	405c8e <_vfiprintf_r+0x936>
  405d0c:	980e      	ldr	r0, [sp, #56]	; 0x38
  405d0e:	46d6      	mov	lr, sl
  405d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405d12:	f100 0c01 	add.w	ip, r0, #1
  405d16:	9b07      	ldr	r3, [sp, #28]
  405d18:	e4d4      	b.n	4056c4 <_vfiprintf_r+0x36c>
  405d1a:	bf00      	nop
  405d1c:	0040a0a0 	.word	0x0040a0a0
  405d20:	0040a0b4 	.word	0x0040a0b4
  405d24:	0040a0e4 	.word	0x0040a0e4
  405d28:	2a00      	cmp	r2, #0
  405d2a:	f47f af2f 	bne.w	405b8c <_vfiprintf_r+0x834>
  405d2e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405d32:	2b00      	cmp	r3, #0
  405d34:	f000 80f3 	beq.w	405f1e <_vfiprintf_r+0xbc6>
  405d38:	2301      	movs	r3, #1
  405d3a:	461a      	mov	r2, r3
  405d3c:	469e      	mov	lr, r3
  405d3e:	46d3      	mov	fp, sl
  405d40:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405d44:	931b      	str	r3, [sp, #108]	; 0x6c
  405d46:	911a      	str	r1, [sp, #104]	; 0x68
  405d48:	4670      	mov	r0, lr
  405d4a:	f10b 0b08 	add.w	fp, fp, #8
  405d4e:	f10e 0e01 	add.w	lr, lr, #1
  405d52:	e485      	b.n	405660 <_vfiprintf_r+0x308>
  405d54:	469e      	mov	lr, r3
  405d56:	46d3      	mov	fp, sl
  405d58:	a90c      	add	r1, sp, #48	; 0x30
  405d5a:	2202      	movs	r2, #2
  405d5c:	911a      	str	r1, [sp, #104]	; 0x68
  405d5e:	921b      	str	r2, [sp, #108]	; 0x6c
  405d60:	4670      	mov	r0, lr
  405d62:	f10b 0b08 	add.w	fp, fp, #8
  405d66:	f10e 0e01 	add.w	lr, lr, #1
  405d6a:	e737      	b.n	405bdc <_vfiprintf_r+0x884>
  405d6c:	9b01      	ldr	r3, [sp, #4]
  405d6e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405d72:	2b00      	cmp	r3, #0
  405d74:	f2c0 811b 	blt.w	405fae <_vfiprintf_r+0xc56>
  405d78:	ea54 0305 	orrs.w	r3, r4, r5
  405d7c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405d80:	f43f ac07 	beq.w	405592 <_vfiprintf_r+0x23a>
  405d84:	4657      	mov	r7, sl
  405d86:	0923      	lsrs	r3, r4, #4
  405d88:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405d8c:	0929      	lsrs	r1, r5, #4
  405d8e:	f004 020f 	and.w	r2, r4, #15
  405d92:	460d      	mov	r5, r1
  405d94:	461c      	mov	r4, r3
  405d96:	5c83      	ldrb	r3, [r0, r2]
  405d98:	f807 3d01 	strb.w	r3, [r7, #-1]!
  405d9c:	ea54 0305 	orrs.w	r3, r4, r5
  405da0:	d1f1      	bne.n	405d86 <_vfiprintf_r+0xa2e>
  405da2:	ebc7 030a 	rsb	r3, r7, sl
  405da6:	9303      	str	r3, [sp, #12]
  405da8:	f7ff bbfc 	b.w	4055a4 <_vfiprintf_r+0x24c>
  405dac:	aa0d      	add	r2, sp, #52	; 0x34
  405dae:	9900      	ldr	r1, [sp, #0]
  405db0:	9805      	ldr	r0, [sp, #20]
  405db2:	f7ff fa95 	bl	4052e0 <__sprint_r.part.0>
  405db6:	2800      	cmp	r0, #0
  405db8:	f47f af69 	bne.w	405c8e <_vfiprintf_r+0x936>
  405dbc:	46d3      	mov	fp, sl
  405dbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405dc0:	e786      	b.n	405cd0 <_vfiprintf_r+0x978>
  405dc2:	f016 0210 	ands.w	r2, r6, #16
  405dc6:	f000 80b5 	beq.w	405f34 <_vfiprintf_r+0xbdc>
  405dca:	9904      	ldr	r1, [sp, #16]
  405dcc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405dd0:	460a      	mov	r2, r1
  405dd2:	680c      	ldr	r4, [r1, #0]
  405dd4:	9901      	ldr	r1, [sp, #4]
  405dd6:	3204      	adds	r2, #4
  405dd8:	2900      	cmp	r1, #0
  405dda:	f04f 0500 	mov.w	r5, #0
  405dde:	f2c0 8152 	blt.w	406086 <_vfiprintf_r+0xd2e>
  405de2:	ea54 0105 	orrs.w	r1, r4, r5
  405de6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405dea:	9204      	str	r2, [sp, #16]
  405dec:	f43f ad5d 	beq.w	4058aa <_vfiprintf_r+0x552>
  405df0:	4699      	mov	r9, r3
  405df2:	e562      	b.n	4058ba <_vfiprintf_r+0x562>
  405df4:	9a04      	ldr	r2, [sp, #16]
  405df6:	06f7      	lsls	r7, r6, #27
  405df8:	4613      	mov	r3, r2
  405dfa:	d409      	bmi.n	405e10 <_vfiprintf_r+0xab8>
  405dfc:	0675      	lsls	r5, r6, #25
  405dfe:	d507      	bpl.n	405e10 <_vfiprintf_r+0xab8>
  405e00:	f9b2 4000 	ldrsh.w	r4, [r2]
  405e04:	3304      	adds	r3, #4
  405e06:	17e5      	asrs	r5, r4, #31
  405e08:	9304      	str	r3, [sp, #16]
  405e0a:	4622      	mov	r2, r4
  405e0c:	462b      	mov	r3, r5
  405e0e:	e4f7      	b.n	405800 <_vfiprintf_r+0x4a8>
  405e10:	681c      	ldr	r4, [r3, #0]
  405e12:	3304      	adds	r3, #4
  405e14:	17e5      	asrs	r5, r4, #31
  405e16:	9304      	str	r3, [sp, #16]
  405e18:	4622      	mov	r2, r4
  405e1a:	462b      	mov	r3, r5
  405e1c:	e4f0      	b.n	405800 <_vfiprintf_r+0x4a8>
  405e1e:	6814      	ldr	r4, [r2, #0]
  405e20:	3204      	adds	r2, #4
  405e22:	9204      	str	r2, [sp, #16]
  405e24:	2500      	movs	r5, #0
  405e26:	e61f      	b.n	405a68 <_vfiprintf_r+0x710>
  405e28:	f04f 0900 	mov.w	r9, #0
  405e2c:	ea54 0305 	orrs.w	r3, r4, r5
  405e30:	f47f acf7 	bne.w	405822 <_vfiprintf_r+0x4ca>
  405e34:	e5d8      	b.n	4059e8 <_vfiprintf_r+0x690>
  405e36:	aa0d      	add	r2, sp, #52	; 0x34
  405e38:	9900      	ldr	r1, [sp, #0]
  405e3a:	9805      	ldr	r0, [sp, #20]
  405e3c:	f7ff fa50 	bl	4052e0 <__sprint_r.part.0>
  405e40:	2800      	cmp	r0, #0
  405e42:	f47f af24 	bne.w	405c8e <_vfiprintf_r+0x936>
  405e46:	46d3      	mov	fp, sl
  405e48:	f7ff bb51 	b.w	4054ee <_vfiprintf_r+0x196>
  405e4c:	aa0d      	add	r2, sp, #52	; 0x34
  405e4e:	9900      	ldr	r1, [sp, #0]
  405e50:	9805      	ldr	r0, [sp, #20]
  405e52:	f7ff fa45 	bl	4052e0 <__sprint_r.part.0>
  405e56:	2800      	cmp	r0, #0
  405e58:	f43f af4b 	beq.w	405cf2 <_vfiprintf_r+0x99a>
  405e5c:	e717      	b.n	405c8e <_vfiprintf_r+0x936>
  405e5e:	2400      	movs	r4, #0
  405e60:	2500      	movs	r5, #0
  405e62:	f04f 0900 	mov.w	r9, #0
  405e66:	e78d      	b.n	405d84 <_vfiprintf_r+0xa2c>
  405e68:	aa0d      	add	r2, sp, #52	; 0x34
  405e6a:	9900      	ldr	r1, [sp, #0]
  405e6c:	9805      	ldr	r0, [sp, #20]
  405e6e:	f7ff fa37 	bl	4052e0 <__sprint_r.part.0>
  405e72:	2800      	cmp	r0, #0
  405e74:	f47f af0b 	bne.w	405c8e <_vfiprintf_r+0x936>
  405e78:	980e      	ldr	r0, [sp, #56]	; 0x38
  405e7a:	46d3      	mov	fp, sl
  405e7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e7e:	f100 0e01 	add.w	lr, r0, #1
  405e82:	f7ff bbed 	b.w	405660 <_vfiprintf_r+0x308>
  405e86:	aa0d      	add	r2, sp, #52	; 0x34
  405e88:	9900      	ldr	r1, [sp, #0]
  405e8a:	9805      	ldr	r0, [sp, #20]
  405e8c:	f7ff fa28 	bl	4052e0 <__sprint_r.part.0>
  405e90:	2800      	cmp	r0, #0
  405e92:	f47f aefc 	bne.w	405c8e <_vfiprintf_r+0x936>
  405e96:	980e      	ldr	r0, [sp, #56]	; 0x38
  405e98:	46d3      	mov	fp, sl
  405e9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e9c:	f100 0e01 	add.w	lr, r0, #1
  405ea0:	e69c      	b.n	405bdc <_vfiprintf_r+0x884>
  405ea2:	2a00      	cmp	r2, #0
  405ea4:	f040 80c8 	bne.w	406038 <_vfiprintf_r+0xce0>
  405ea8:	f04f 0e01 	mov.w	lr, #1
  405eac:	4610      	mov	r0, r2
  405eae:	46d3      	mov	fp, sl
  405eb0:	e698      	b.n	405be4 <_vfiprintf_r+0x88c>
  405eb2:	aa0d      	add	r2, sp, #52	; 0x34
  405eb4:	9900      	ldr	r1, [sp, #0]
  405eb6:	9805      	ldr	r0, [sp, #20]
  405eb8:	f7ff fa12 	bl	4052e0 <__sprint_r.part.0>
  405ebc:	2800      	cmp	r0, #0
  405ebe:	f47f aee6 	bne.w	405c8e <_vfiprintf_r+0x936>
  405ec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405ec4:	46d3      	mov	fp, sl
  405ec6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ec8:	f103 0e01 	add.w	lr, r3, #1
  405ecc:	e42c      	b.n	405728 <_vfiprintf_r+0x3d0>
  405ece:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  405ed2:	f04f 0300 	mov.w	r3, #0
  405ed6:	2230      	movs	r2, #48	; 0x30
  405ed8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  405edc:	9a01      	ldr	r2, [sp, #4]
  405ede:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405ee2:	2a00      	cmp	r2, #0
  405ee4:	f046 0302 	orr.w	r3, r6, #2
  405ee8:	f2c0 80bb 	blt.w	406062 <_vfiprintf_r+0xd0a>
  405eec:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405ef0:	f046 0602 	orr.w	r6, r6, #2
  405ef4:	f04f 0900 	mov.w	r9, #0
  405ef8:	e744      	b.n	405d84 <_vfiprintf_r+0xa2c>
  405efa:	f04f 0900 	mov.w	r9, #0
  405efe:	488c      	ldr	r0, [pc, #560]	; (406130 <_vfiprintf_r+0xdd8>)
  405f00:	e740      	b.n	405d84 <_vfiprintf_r+0xa2c>
  405f02:	9b01      	ldr	r3, [sp, #4]
  405f04:	4264      	negs	r4, r4
  405f06:	f04f 092d 	mov.w	r9, #45	; 0x2d
  405f0a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405f0e:	2b00      	cmp	r3, #0
  405f10:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405f14:	f6ff ac85 	blt.w	405822 <_vfiprintf_r+0x4ca>
  405f18:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405f1c:	e481      	b.n	405822 <_vfiprintf_r+0x4ca>
  405f1e:	9b07      	ldr	r3, [sp, #28]
  405f20:	2b00      	cmp	r3, #0
  405f22:	d063      	beq.n	405fec <_vfiprintf_r+0xc94>
  405f24:	ab0c      	add	r3, sp, #48	; 0x30
  405f26:	2202      	movs	r2, #2
  405f28:	931a      	str	r3, [sp, #104]	; 0x68
  405f2a:	921b      	str	r2, [sp, #108]	; 0x6c
  405f2c:	f04f 0e01 	mov.w	lr, #1
  405f30:	46d3      	mov	fp, sl
  405f32:	e715      	b.n	405d60 <_vfiprintf_r+0xa08>
  405f34:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  405f38:	d03b      	beq.n	405fb2 <_vfiprintf_r+0xc5a>
  405f3a:	9904      	ldr	r1, [sp, #16]
  405f3c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405f40:	460b      	mov	r3, r1
  405f42:	880c      	ldrh	r4, [r1, #0]
  405f44:	9901      	ldr	r1, [sp, #4]
  405f46:	3304      	adds	r3, #4
  405f48:	2900      	cmp	r1, #0
  405f4a:	f04f 0500 	mov.w	r5, #0
  405f4e:	f2c0 808c 	blt.w	40606a <_vfiprintf_r+0xd12>
  405f52:	ea54 0105 	orrs.w	r1, r4, r5
  405f56:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405f5a:	9304      	str	r3, [sp, #16]
  405f5c:	f43f aca5 	beq.w	4058aa <_vfiprintf_r+0x552>
  405f60:	4691      	mov	r9, r2
  405f62:	e4aa      	b.n	4058ba <_vfiprintf_r+0x562>
  405f64:	06f0      	lsls	r0, r6, #27
  405f66:	d40a      	bmi.n	405f7e <_vfiprintf_r+0xc26>
  405f68:	0671      	lsls	r1, r6, #25
  405f6a:	d508      	bpl.n	405f7e <_vfiprintf_r+0xc26>
  405f6c:	9a04      	ldr	r2, [sp, #16]
  405f6e:	6813      	ldr	r3, [r2, #0]
  405f70:	3204      	adds	r2, #4
  405f72:	9204      	str	r2, [sp, #16]
  405f74:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  405f78:	801a      	strh	r2, [r3, #0]
  405f7a:	f7ff ba1e 	b.w	4053ba <_vfiprintf_r+0x62>
  405f7e:	9a04      	ldr	r2, [sp, #16]
  405f80:	6813      	ldr	r3, [r2, #0]
  405f82:	3204      	adds	r2, #4
  405f84:	9204      	str	r2, [sp, #16]
  405f86:	9a02      	ldr	r2, [sp, #8]
  405f88:	601a      	str	r2, [r3, #0]
  405f8a:	f7ff ba16 	b.w	4053ba <_vfiprintf_r+0x62>
  405f8e:	f04f 30ff 	mov.w	r0, #4294967295
  405f92:	f7ff bac9 	b.w	405528 <_vfiprintf_r+0x1d0>
  405f96:	4616      	mov	r6, r2
  405f98:	4865      	ldr	r0, [pc, #404]	; (406130 <_vfiprintf_r+0xdd8>)
  405f9a:	ea54 0205 	orrs.w	r2, r4, r5
  405f9e:	9304      	str	r3, [sp, #16]
  405fa0:	f04f 0900 	mov.w	r9, #0
  405fa4:	f47f aeee 	bne.w	405d84 <_vfiprintf_r+0xa2c>
  405fa8:	2400      	movs	r4, #0
  405faa:	2500      	movs	r5, #0
  405fac:	e6ea      	b.n	405d84 <_vfiprintf_r+0xa2c>
  405fae:	9b04      	ldr	r3, [sp, #16]
  405fb0:	e7f3      	b.n	405f9a <_vfiprintf_r+0xc42>
  405fb2:	9a04      	ldr	r2, [sp, #16]
  405fb4:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405fb8:	4613      	mov	r3, r2
  405fba:	6814      	ldr	r4, [r2, #0]
  405fbc:	9a01      	ldr	r2, [sp, #4]
  405fbe:	3304      	adds	r3, #4
  405fc0:	2a00      	cmp	r2, #0
  405fc2:	f04f 0500 	mov.w	r5, #0
  405fc6:	db50      	blt.n	40606a <_vfiprintf_r+0xd12>
  405fc8:	ea54 0205 	orrs.w	r2, r4, r5
  405fcc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405fd0:	9304      	str	r3, [sp, #16]
  405fd2:	f47f ac72 	bne.w	4058ba <_vfiprintf_r+0x562>
  405fd6:	e468      	b.n	4058aa <_vfiprintf_r+0x552>
  405fd8:	aa0d      	add	r2, sp, #52	; 0x34
  405fda:	9900      	ldr	r1, [sp, #0]
  405fdc:	9805      	ldr	r0, [sp, #20]
  405fde:	f7ff f97f 	bl	4052e0 <__sprint_r.part.0>
  405fe2:	2800      	cmp	r0, #0
  405fe4:	f47f ae53 	bne.w	405c8e <_vfiprintf_r+0x936>
  405fe8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405fea:	e678      	b.n	405cde <_vfiprintf_r+0x986>
  405fec:	4610      	mov	r0, r2
  405fee:	f04f 0e01 	mov.w	lr, #1
  405ff2:	46d3      	mov	fp, sl
  405ff4:	e5f6      	b.n	405be4 <_vfiprintf_r+0x88c>
  405ff6:	9904      	ldr	r1, [sp, #16]
  405ff8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405ffc:	460a      	mov	r2, r1
  405ffe:	880c      	ldrh	r4, [r1, #0]
  406000:	9901      	ldr	r1, [sp, #4]
  406002:	3204      	adds	r2, #4
  406004:	2900      	cmp	r1, #0
  406006:	f04f 0500 	mov.w	r5, #0
  40600a:	db55      	blt.n	4060b8 <_vfiprintf_r+0xd60>
  40600c:	ea54 0105 	orrs.w	r1, r4, r5
  406010:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406014:	9204      	str	r2, [sp, #16]
  406016:	4699      	mov	r9, r3
  406018:	f47f ac03 	bne.w	405822 <_vfiprintf_r+0x4ca>
  40601c:	e4df      	b.n	4059de <_vfiprintf_r+0x686>
  40601e:	9304      	str	r3, [sp, #16]
  406020:	e704      	b.n	405e2c <_vfiprintf_r+0xad4>
  406022:	4638      	mov	r0, r7
  406024:	9404      	str	r4, [sp, #16]
  406026:	f7fd fd4b 	bl	403ac0 <strlen>
  40602a:	2300      	movs	r3, #0
  40602c:	9003      	str	r0, [sp, #12]
  40602e:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  406032:	9301      	str	r3, [sp, #4]
  406034:	f7ff bab6 	b.w	4055a4 <_vfiprintf_r+0x24c>
  406038:	aa0d      	add	r2, sp, #52	; 0x34
  40603a:	9900      	ldr	r1, [sp, #0]
  40603c:	9805      	ldr	r0, [sp, #20]
  40603e:	f7ff f94f 	bl	4052e0 <__sprint_r.part.0>
  406042:	2800      	cmp	r0, #0
  406044:	f47f ae23 	bne.w	405c8e <_vfiprintf_r+0x936>
  406048:	980e      	ldr	r0, [sp, #56]	; 0x38
  40604a:	46d3      	mov	fp, sl
  40604c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40604e:	f100 0e01 	add.w	lr, r0, #1
  406052:	e5c7      	b.n	405be4 <_vfiprintf_r+0x88c>
  406054:	980e      	ldr	r0, [sp, #56]	; 0x38
  406056:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406058:	3001      	adds	r0, #1
  40605a:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 406138 <_vfiprintf_r+0xde0>
  40605e:	f7ff baec 	b.w	40563a <_vfiprintf_r+0x2e2>
  406062:	461e      	mov	r6, r3
  406064:	f04f 0900 	mov.w	r9, #0
  406068:	e68c      	b.n	405d84 <_vfiprintf_r+0xa2c>
  40606a:	9304      	str	r3, [sp, #16]
  40606c:	e423      	b.n	4058b6 <_vfiprintf_r+0x55e>
  40606e:	f04f 0900 	mov.w	r9, #0
  406072:	e799      	b.n	405fa8 <_vfiprintf_r+0xc50>
  406074:	2b06      	cmp	r3, #6
  406076:	bf28      	it	cs
  406078:	2306      	movcs	r3, #6
  40607a:	9303      	str	r3, [sp, #12]
  40607c:	9404      	str	r4, [sp, #16]
  40607e:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  406082:	4f2c      	ldr	r7, [pc, #176]	; (406134 <_vfiprintf_r+0xddc>)
  406084:	e512      	b.n	405aac <_vfiprintf_r+0x754>
  406086:	9204      	str	r2, [sp, #16]
  406088:	e415      	b.n	4058b6 <_vfiprintf_r+0x55e>
  40608a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40608c:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 406138 <_vfiprintf_r+0xde0>
  406090:	3001      	adds	r0, #1
  406092:	f7ff bb88 	b.w	4057a6 <_vfiprintf_r+0x44e>
  406096:	46f4      	mov	ip, lr
  406098:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 40613c <_vfiprintf_r+0xde4>
  40609c:	f7ff bb2d 	b.w	4056fa <_vfiprintf_r+0x3a2>
  4060a0:	2200      	movs	r2, #0
  4060a2:	9201      	str	r2, [sp, #4]
  4060a4:	f7ff b9c1 	b.w	40542a <_vfiprintf_r+0xd2>
  4060a8:	9b01      	ldr	r3, [sp, #4]
  4060aa:	9404      	str	r4, [sp, #16]
  4060ac:	9303      	str	r3, [sp, #12]
  4060ae:	9001      	str	r0, [sp, #4]
  4060b0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4060b4:	f7ff ba76 	b.w	4055a4 <_vfiprintf_r+0x24c>
  4060b8:	9204      	str	r2, [sp, #16]
  4060ba:	4699      	mov	r9, r3
  4060bc:	e6b6      	b.n	405e2c <_vfiprintf_r+0xad4>
  4060be:	9a04      	ldr	r2, [sp, #16]
  4060c0:	6813      	ldr	r3, [r2, #0]
  4060c2:	3204      	adds	r2, #4
  4060c4:	2b00      	cmp	r3, #0
  4060c6:	9301      	str	r3, [sp, #4]
  4060c8:	9204      	str	r2, [sp, #16]
  4060ca:	f898 3001 	ldrb.w	r3, [r8, #1]
  4060ce:	46a8      	mov	r8, r5
  4060d0:	f6bf a9a9 	bge.w	405426 <_vfiprintf_r+0xce>
  4060d4:	f04f 32ff 	mov.w	r2, #4294967295
  4060d8:	9201      	str	r2, [sp, #4]
  4060da:	f7ff b9a4 	b.w	405426 <_vfiprintf_r+0xce>
  4060de:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4060e2:	e45f      	b.n	4059a4 <_vfiprintf_r+0x64c>
  4060e4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4060e8:	f7ff bbc4 	b.w	405874 <_vfiprintf_r+0x51c>
  4060ec:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4060f0:	f7ff bb77 	b.w	4057e2 <_vfiprintf_r+0x48a>
  4060f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4060f8:	e487      	b.n	405a0a <_vfiprintf_r+0x6b2>
  4060fa:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4060fe:	e4a7      	b.n	405a50 <_vfiprintf_r+0x6f8>
  406100:	4699      	mov	r9, r3
  406102:	07f3      	lsls	r3, r6, #31
  406104:	d505      	bpl.n	406112 <_vfiprintf_r+0xdba>
  406106:	af2a      	add	r7, sp, #168	; 0xa8
  406108:	2330      	movs	r3, #48	; 0x30
  40610a:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40610e:	f7ff bba2 	b.w	405856 <_vfiprintf_r+0x4fe>
  406112:	9b01      	ldr	r3, [sp, #4]
  406114:	4657      	mov	r7, sl
  406116:	9303      	str	r3, [sp, #12]
  406118:	f7ff ba44 	b.w	4055a4 <_vfiprintf_r+0x24c>
  40611c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406120:	e517      	b.n	405b52 <_vfiprintf_r+0x7fa>
  406122:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406126:	e4fa      	b.n	405b1e <_vfiprintf_r+0x7c6>
  406128:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40612c:	e4d2      	b.n	405ad4 <_vfiprintf_r+0x77c>
  40612e:	bf00      	nop
  406130:	0040a0b4 	.word	0x0040a0b4
  406134:	0040a0c8 	.word	0x0040a0c8
  406138:	0040a0f4 	.word	0x0040a0f4
  40613c:	0040a0e4 	.word	0x0040a0e4

00406140 <__sbprintf>:
  406140:	b5f0      	push	{r4, r5, r6, r7, lr}
  406142:	460c      	mov	r4, r1
  406144:	8989      	ldrh	r1, [r1, #12]
  406146:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40614a:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40614c:	f021 0102 	bic.w	r1, r1, #2
  406150:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406152:	f8ad 100c 	strh.w	r1, [sp, #12]
  406156:	69e1      	ldr	r1, [r4, #28]
  406158:	89e7      	ldrh	r7, [r4, #14]
  40615a:	9519      	str	r5, [sp, #100]	; 0x64
  40615c:	2500      	movs	r5, #0
  40615e:	9107      	str	r1, [sp, #28]
  406160:	9609      	str	r6, [sp, #36]	; 0x24
  406162:	9506      	str	r5, [sp, #24]
  406164:	ae1a      	add	r6, sp, #104	; 0x68
  406166:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40616a:	4669      	mov	r1, sp
  40616c:	9600      	str	r6, [sp, #0]
  40616e:	9604      	str	r6, [sp, #16]
  406170:	9502      	str	r5, [sp, #8]
  406172:	9505      	str	r5, [sp, #20]
  406174:	f8ad 700e 	strh.w	r7, [sp, #14]
  406178:	4606      	mov	r6, r0
  40617a:	f7ff f8ed 	bl	405358 <_vfiprintf_r>
  40617e:	1e05      	subs	r5, r0, #0
  406180:	db07      	blt.n	406192 <__sbprintf+0x52>
  406182:	4630      	mov	r0, r6
  406184:	4669      	mov	r1, sp
  406186:	f001 f8e5 	bl	407354 <_fflush_r>
  40618a:	2800      	cmp	r0, #0
  40618c:	bf18      	it	ne
  40618e:	f04f 35ff 	movne.w	r5, #4294967295
  406192:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  406196:	065b      	lsls	r3, r3, #25
  406198:	d503      	bpl.n	4061a2 <__sbprintf+0x62>
  40619a:	89a3      	ldrh	r3, [r4, #12]
  40619c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061a0:	81a3      	strh	r3, [r4, #12]
  4061a2:	4628      	mov	r0, r5
  4061a4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4061a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4061aa:	bf00      	nop

004061ac <__swsetup_r>:
  4061ac:	b538      	push	{r3, r4, r5, lr}
  4061ae:	4b30      	ldr	r3, [pc, #192]	; (406270 <__swsetup_r+0xc4>)
  4061b0:	4605      	mov	r5, r0
  4061b2:	6818      	ldr	r0, [r3, #0]
  4061b4:	460c      	mov	r4, r1
  4061b6:	b110      	cbz	r0, 4061be <__swsetup_r+0x12>
  4061b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4061ba:	2b00      	cmp	r3, #0
  4061bc:	d038      	beq.n	406230 <__swsetup_r+0x84>
  4061be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4061c2:	b293      	uxth	r3, r2
  4061c4:	0718      	lsls	r0, r3, #28
  4061c6:	d50c      	bpl.n	4061e2 <__swsetup_r+0x36>
  4061c8:	6920      	ldr	r0, [r4, #16]
  4061ca:	b1a8      	cbz	r0, 4061f8 <__swsetup_r+0x4c>
  4061cc:	f013 0201 	ands.w	r2, r3, #1
  4061d0:	d01e      	beq.n	406210 <__swsetup_r+0x64>
  4061d2:	6963      	ldr	r3, [r4, #20]
  4061d4:	2200      	movs	r2, #0
  4061d6:	425b      	negs	r3, r3
  4061d8:	61a3      	str	r3, [r4, #24]
  4061da:	60a2      	str	r2, [r4, #8]
  4061dc:	b1f0      	cbz	r0, 40621c <__swsetup_r+0x70>
  4061de:	2000      	movs	r0, #0
  4061e0:	bd38      	pop	{r3, r4, r5, pc}
  4061e2:	06d9      	lsls	r1, r3, #27
  4061e4:	d53b      	bpl.n	40625e <__swsetup_r+0xb2>
  4061e6:	0758      	lsls	r0, r3, #29
  4061e8:	d425      	bmi.n	406236 <__swsetup_r+0x8a>
  4061ea:	6920      	ldr	r0, [r4, #16]
  4061ec:	f042 0308 	orr.w	r3, r2, #8
  4061f0:	81a3      	strh	r3, [r4, #12]
  4061f2:	b29b      	uxth	r3, r3
  4061f4:	2800      	cmp	r0, #0
  4061f6:	d1e9      	bne.n	4061cc <__swsetup_r+0x20>
  4061f8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4061fc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406200:	d0e4      	beq.n	4061cc <__swsetup_r+0x20>
  406202:	4628      	mov	r0, r5
  406204:	4621      	mov	r1, r4
  406206:	f001 fcd3 	bl	407bb0 <__smakebuf_r>
  40620a:	89a3      	ldrh	r3, [r4, #12]
  40620c:	6920      	ldr	r0, [r4, #16]
  40620e:	e7dd      	b.n	4061cc <__swsetup_r+0x20>
  406210:	0799      	lsls	r1, r3, #30
  406212:	bf58      	it	pl
  406214:	6962      	ldrpl	r2, [r4, #20]
  406216:	60a2      	str	r2, [r4, #8]
  406218:	2800      	cmp	r0, #0
  40621a:	d1e0      	bne.n	4061de <__swsetup_r+0x32>
  40621c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406220:	061a      	lsls	r2, r3, #24
  406222:	d5dd      	bpl.n	4061e0 <__swsetup_r+0x34>
  406224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406228:	81a3      	strh	r3, [r4, #12]
  40622a:	f04f 30ff 	mov.w	r0, #4294967295
  40622e:	bd38      	pop	{r3, r4, r5, pc}
  406230:	f001 f924 	bl	40747c <__sinit>
  406234:	e7c3      	b.n	4061be <__swsetup_r+0x12>
  406236:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406238:	b151      	cbz	r1, 406250 <__swsetup_r+0xa4>
  40623a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40623e:	4299      	cmp	r1, r3
  406240:	d004      	beq.n	40624c <__swsetup_r+0xa0>
  406242:	4628      	mov	r0, r5
  406244:	f001 f9e2 	bl	40760c <_free_r>
  406248:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40624c:	2300      	movs	r3, #0
  40624e:	6323      	str	r3, [r4, #48]	; 0x30
  406250:	6920      	ldr	r0, [r4, #16]
  406252:	2300      	movs	r3, #0
  406254:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406258:	e884 0009 	stmia.w	r4, {r0, r3}
  40625c:	e7c6      	b.n	4061ec <__swsetup_r+0x40>
  40625e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406262:	2309      	movs	r3, #9
  406264:	602b      	str	r3, [r5, #0]
  406266:	f04f 30ff 	mov.w	r0, #4294967295
  40626a:	81a2      	strh	r2, [r4, #12]
  40626c:	bd38      	pop	{r3, r4, r5, pc}
  40626e:	bf00      	nop
  406270:	20000528 	.word	0x20000528

00406274 <register_fini>:
  406274:	4b02      	ldr	r3, [pc, #8]	; (406280 <register_fini+0xc>)
  406276:	b113      	cbz	r3, 40627e <register_fini+0xa>
  406278:	4802      	ldr	r0, [pc, #8]	; (406284 <register_fini+0x10>)
  40627a:	f000 b805 	b.w	406288 <atexit>
  40627e:	4770      	bx	lr
  406280:	00000000 	.word	0x00000000
  406284:	00407491 	.word	0x00407491

00406288 <atexit>:
  406288:	2300      	movs	r3, #0
  40628a:	4601      	mov	r1, r0
  40628c:	461a      	mov	r2, r3
  40628e:	4618      	mov	r0, r3
  406290:	f002 bbe4 	b.w	408a5c <__register_exitproc>

00406294 <quorem>:
  406294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406298:	6903      	ldr	r3, [r0, #16]
  40629a:	690f      	ldr	r7, [r1, #16]
  40629c:	b083      	sub	sp, #12
  40629e:	429f      	cmp	r7, r3
  4062a0:	f300 8089 	bgt.w	4063b6 <quorem+0x122>
  4062a4:	3f01      	subs	r7, #1
  4062a6:	f101 0614 	add.w	r6, r1, #20
  4062aa:	f100 0a14 	add.w	sl, r0, #20
  4062ae:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
  4062b2:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  4062b6:	3301      	adds	r3, #1
  4062b8:	fbb2 f8f3 	udiv	r8, r2, r3
  4062bc:	00bb      	lsls	r3, r7, #2
  4062be:	9300      	str	r3, [sp, #0]
  4062c0:	eb06 0903 	add.w	r9, r6, r3
  4062c4:	4453      	add	r3, sl
  4062c6:	9301      	str	r3, [sp, #4]
  4062c8:	f1b8 0f00 	cmp.w	r8, #0
  4062cc:	d03b      	beq.n	406346 <quorem+0xb2>
  4062ce:	2300      	movs	r3, #0
  4062d0:	461c      	mov	r4, r3
  4062d2:	46b4      	mov	ip, r6
  4062d4:	46d6      	mov	lr, sl
  4062d6:	f85c bb04 	ldr.w	fp, [ip], #4
  4062da:	f8de 5000 	ldr.w	r5, [lr]
  4062de:	fa1f f28b 	uxth.w	r2, fp
  4062e2:	fb08 3202 	mla	r2, r8, r2, r3
  4062e6:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  4062ea:	0c13      	lsrs	r3, r2, #16
  4062ec:	fb08 330b 	mla	r3, r8, fp, r3
  4062f0:	b292      	uxth	r2, r2
  4062f2:	1aa4      	subs	r4, r4, r2
  4062f4:	fa1f fb83 	uxth.w	fp, r3
  4062f8:	b2aa      	uxth	r2, r5
  4062fa:	4422      	add	r2, r4
  4062fc:	ebcb 4415 	rsb	r4, fp, r5, lsr #16
  406300:	eb04 4422 	add.w	r4, r4, r2, asr #16
  406304:	b292      	uxth	r2, r2
  406306:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  40630a:	45e1      	cmp	r9, ip
  40630c:	f84e 2b04 	str.w	r2, [lr], #4
  406310:	ea4f 4424 	mov.w	r4, r4, asr #16
  406314:	ea4f 4313 	mov.w	r3, r3, lsr #16
  406318:	d2dd      	bcs.n	4062d6 <quorem+0x42>
  40631a:	9b00      	ldr	r3, [sp, #0]
  40631c:	f85a 3003 	ldr.w	r3, [sl, r3]
  406320:	b98b      	cbnz	r3, 406346 <quorem+0xb2>
  406322:	9c01      	ldr	r4, [sp, #4]
  406324:	1f23      	subs	r3, r4, #4
  406326:	459a      	cmp	sl, r3
  406328:	d20c      	bcs.n	406344 <quorem+0xb0>
  40632a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40632e:	b94b      	cbnz	r3, 406344 <quorem+0xb0>
  406330:	f1a4 0308 	sub.w	r3, r4, #8
  406334:	e002      	b.n	40633c <quorem+0xa8>
  406336:	681a      	ldr	r2, [r3, #0]
  406338:	3b04      	subs	r3, #4
  40633a:	b91a      	cbnz	r2, 406344 <quorem+0xb0>
  40633c:	459a      	cmp	sl, r3
  40633e:	f107 37ff 	add.w	r7, r7, #4294967295
  406342:	d3f8      	bcc.n	406336 <quorem+0xa2>
  406344:	6107      	str	r7, [r0, #16]
  406346:	4604      	mov	r4, r0
  406348:	f001 ff2e 	bl	4081a8 <__mcmp>
  40634c:	2800      	cmp	r0, #0
  40634e:	db2e      	blt.n	4063ae <quorem+0x11a>
  406350:	2300      	movs	r3, #0
  406352:	4655      	mov	r5, sl
  406354:	4619      	mov	r1, r3
  406356:	f108 0801 	add.w	r8, r8, #1
  40635a:	f856 2b04 	ldr.w	r2, [r6], #4
  40635e:	682b      	ldr	r3, [r5, #0]
  406360:	b290      	uxth	r0, r2
  406362:	1a08      	subs	r0, r1, r0
  406364:	0c12      	lsrs	r2, r2, #16
  406366:	b299      	uxth	r1, r3
  406368:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
  40636c:	1842      	adds	r2, r0, r1
  40636e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406372:	b292      	uxth	r2, r2
  406374:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406378:	45b1      	cmp	r9, r6
  40637a:	f845 2b04 	str.w	r2, [r5], #4
  40637e:	ea4f 4123 	mov.w	r1, r3, asr #16
  406382:	d2ea      	bcs.n	40635a <quorem+0xc6>
  406384:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  406388:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  40638c:	b97a      	cbnz	r2, 4063ae <quorem+0x11a>
  40638e:	1f1a      	subs	r2, r3, #4
  406390:	4592      	cmp	sl, r2
  406392:	d20b      	bcs.n	4063ac <quorem+0x118>
  406394:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406398:	b942      	cbnz	r2, 4063ac <quorem+0x118>
  40639a:	3b08      	subs	r3, #8
  40639c:	e002      	b.n	4063a4 <quorem+0x110>
  40639e:	681a      	ldr	r2, [r3, #0]
  4063a0:	3b04      	subs	r3, #4
  4063a2:	b91a      	cbnz	r2, 4063ac <quorem+0x118>
  4063a4:	459a      	cmp	sl, r3
  4063a6:	f107 37ff 	add.w	r7, r7, #4294967295
  4063aa:	d3f8      	bcc.n	40639e <quorem+0x10a>
  4063ac:	6127      	str	r7, [r4, #16]
  4063ae:	4640      	mov	r0, r8
  4063b0:	b003      	add	sp, #12
  4063b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063b6:	2000      	movs	r0, #0
  4063b8:	b003      	add	sp, #12
  4063ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063be:	bf00      	nop

004063c0 <_dtoa_r>:
  4063c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4063c6:	b099      	sub	sp, #100	; 0x64
  4063c8:	4681      	mov	r9, r0
  4063ca:	4692      	mov	sl, r2
  4063cc:	469b      	mov	fp, r3
  4063ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4063d0:	b149      	cbz	r1, 4063e6 <_dtoa_r+0x26>
  4063d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4063d4:	2301      	movs	r3, #1
  4063d6:	4093      	lsls	r3, r2
  4063d8:	608b      	str	r3, [r1, #8]
  4063da:	604a      	str	r2, [r1, #4]
  4063dc:	f001 fcfe 	bl	407ddc <_Bfree>
  4063e0:	2300      	movs	r3, #0
  4063e2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4063e6:	f1bb 0f00 	cmp.w	fp, #0
  4063ea:	46d8      	mov	r8, fp
  4063ec:	db33      	blt.n	406456 <_dtoa_r+0x96>
  4063ee:	2300      	movs	r3, #0
  4063f0:	6023      	str	r3, [r4, #0]
  4063f2:	4ba3      	ldr	r3, [pc, #652]	; (406680 <_dtoa_r+0x2c0>)
  4063f4:	461a      	mov	r2, r3
  4063f6:	ea08 0303 	and.w	r3, r8, r3
  4063fa:	4293      	cmp	r3, r2
  4063fc:	d014      	beq.n	406428 <_dtoa_r+0x68>
  4063fe:	2200      	movs	r2, #0
  406400:	2300      	movs	r3, #0
  406402:	4650      	mov	r0, sl
  406404:	4659      	mov	r1, fp
  406406:	f002 feb9 	bl	40917c <__aeabi_dcmpeq>
  40640a:	4605      	mov	r5, r0
  40640c:	b348      	cbz	r0, 406462 <_dtoa_r+0xa2>
  40640e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406410:	2301      	movs	r3, #1
  406412:	6013      	str	r3, [r2, #0]
  406414:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406416:	2b00      	cmp	r3, #0
  406418:	f000 80c5 	beq.w	4065a6 <_dtoa_r+0x1e6>
  40641c:	4899      	ldr	r0, [pc, #612]	; (406684 <_dtoa_r+0x2c4>)
  40641e:	6018      	str	r0, [r3, #0]
  406420:	3801      	subs	r0, #1
  406422:	b019      	add	sp, #100	; 0x64
  406424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406428:	f242 730f 	movw	r3, #9999	; 0x270f
  40642c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40642e:	6013      	str	r3, [r2, #0]
  406430:	f1ba 0f00 	cmp.w	sl, #0
  406434:	f000 80a2 	beq.w	40657c <_dtoa_r+0x1bc>
  406438:	4893      	ldr	r0, [pc, #588]	; (406688 <_dtoa_r+0x2c8>)
  40643a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40643c:	2b00      	cmp	r3, #0
  40643e:	d0f0      	beq.n	406422 <_dtoa_r+0x62>
  406440:	78c3      	ldrb	r3, [r0, #3]
  406442:	2b00      	cmp	r3, #0
  406444:	f000 80b1 	beq.w	4065aa <_dtoa_r+0x1ea>
  406448:	f100 0308 	add.w	r3, r0, #8
  40644c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40644e:	6013      	str	r3, [r2, #0]
  406450:	b019      	add	sp, #100	; 0x64
  406452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406456:	2301      	movs	r3, #1
  406458:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40645c:	6023      	str	r3, [r4, #0]
  40645e:	46c3      	mov	fp, r8
  406460:	e7c7      	b.n	4063f2 <_dtoa_r+0x32>
  406462:	aa16      	add	r2, sp, #88	; 0x58
  406464:	ab17      	add	r3, sp, #92	; 0x5c
  406466:	9201      	str	r2, [sp, #4]
  406468:	9300      	str	r3, [sp, #0]
  40646a:	4652      	mov	r2, sl
  40646c:	465b      	mov	r3, fp
  40646e:	4648      	mov	r0, r9
  406470:	f001 ff4e 	bl	408310 <__d2b>
  406474:	ea5f 5418 	movs.w	r4, r8, lsr #20
  406478:	9009      	str	r0, [sp, #36]	; 0x24
  40647a:	f040 8088 	bne.w	40658e <_dtoa_r+0x1ce>
  40647e:	9d16      	ldr	r5, [sp, #88]	; 0x58
  406480:	9c17      	ldr	r4, [sp, #92]	; 0x5c
  406482:	442c      	add	r4, r5
  406484:	f204 4332 	addw	r3, r4, #1074	; 0x432
  406488:	2b20      	cmp	r3, #32
  40648a:	f340 828a 	ble.w	4069a2 <_dtoa_r+0x5e2>
  40648e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  406492:	f204 4012 	addw	r0, r4, #1042	; 0x412
  406496:	fa08 f803 	lsl.w	r8, r8, r3
  40649a:	fa2a f000 	lsr.w	r0, sl, r0
  40649e:	ea40 0008 	orr.w	r0, r0, r8
  4064a2:	f7fc fd3f 	bl	402f24 <__aeabi_ui2d>
  4064a6:	2301      	movs	r3, #1
  4064a8:	3c01      	subs	r4, #1
  4064aa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4064ae:	930f      	str	r3, [sp, #60]	; 0x3c
  4064b0:	2200      	movs	r2, #0
  4064b2:	4b76      	ldr	r3, [pc, #472]	; (40668c <_dtoa_r+0x2cc>)
  4064b4:	f7fc fbf8 	bl	402ca8 <__aeabi_dsub>
  4064b8:	a36b      	add	r3, pc, #428	; (adr r3, 406668 <_dtoa_r+0x2a8>)
  4064ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064be:	f002 fbf5 	bl	408cac <__aeabi_dmul>
  4064c2:	a36b      	add	r3, pc, #428	; (adr r3, 406670 <_dtoa_r+0x2b0>)
  4064c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064c8:	f7fc fbf0 	bl	402cac <__adddf3>
  4064cc:	4606      	mov	r6, r0
  4064ce:	4620      	mov	r0, r4
  4064d0:	460f      	mov	r7, r1
  4064d2:	f7fc fd37 	bl	402f44 <__aeabi_i2d>
  4064d6:	a368      	add	r3, pc, #416	; (adr r3, 406678 <_dtoa_r+0x2b8>)
  4064d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064dc:	f002 fbe6 	bl	408cac <__aeabi_dmul>
  4064e0:	4602      	mov	r2, r0
  4064e2:	460b      	mov	r3, r1
  4064e4:	4630      	mov	r0, r6
  4064e6:	4639      	mov	r1, r7
  4064e8:	f7fc fbe0 	bl	402cac <__adddf3>
  4064ec:	4606      	mov	r6, r0
  4064ee:	460f      	mov	r7, r1
  4064f0:	f002 fe8c 	bl	40920c <__aeabi_d2iz>
  4064f4:	2200      	movs	r2, #0
  4064f6:	9003      	str	r0, [sp, #12]
  4064f8:	2300      	movs	r3, #0
  4064fa:	4630      	mov	r0, r6
  4064fc:	4639      	mov	r1, r7
  4064fe:	f002 fe47 	bl	409190 <__aeabi_dcmplt>
  406502:	2800      	cmp	r0, #0
  406504:	f040 8229 	bne.w	40695a <_dtoa_r+0x59a>
  406508:	9e03      	ldr	r6, [sp, #12]
  40650a:	2e16      	cmp	r6, #22
  40650c:	f200 8222 	bhi.w	406954 <_dtoa_r+0x594>
  406510:	495f      	ldr	r1, [pc, #380]	; (406690 <_dtoa_r+0x2d0>)
  406512:	4652      	mov	r2, sl
  406514:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  406518:	465b      	mov	r3, fp
  40651a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40651e:	f002 fe55 	bl	4091cc <__aeabi_dcmpgt>
  406522:	2800      	cmp	r0, #0
  406524:	f000 8242 	beq.w	4069ac <_dtoa_r+0x5ec>
  406528:	1e73      	subs	r3, r6, #1
  40652a:	9303      	str	r3, [sp, #12]
  40652c:	2300      	movs	r3, #0
  40652e:	930d      	str	r3, [sp, #52]	; 0x34
  406530:	1b2c      	subs	r4, r5, r4
  406532:	1e63      	subs	r3, r4, #1
  406534:	9304      	str	r3, [sp, #16]
  406536:	f100 822b 	bmi.w	406990 <_dtoa_r+0x5d0>
  40653a:	2300      	movs	r3, #0
  40653c:	9306      	str	r3, [sp, #24]
  40653e:	9b03      	ldr	r3, [sp, #12]
  406540:	2b00      	cmp	r3, #0
  406542:	f2c0 821c 	blt.w	40697e <_dtoa_r+0x5be>
  406546:	9a04      	ldr	r2, [sp, #16]
  406548:	930c      	str	r3, [sp, #48]	; 0x30
  40654a:	4611      	mov	r1, r2
  40654c:	4419      	add	r1, r3
  40654e:	2300      	movs	r3, #0
  406550:	9104      	str	r1, [sp, #16]
  406552:	930b      	str	r3, [sp, #44]	; 0x2c
  406554:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406556:	2b09      	cmp	r3, #9
  406558:	d829      	bhi.n	4065ae <_dtoa_r+0x1ee>
  40655a:	2b05      	cmp	r3, #5
  40655c:	f340 8652 	ble.w	407204 <_dtoa_r+0xe44>
  406560:	3b04      	subs	r3, #4
  406562:	9322      	str	r3, [sp, #136]	; 0x88
  406564:	2500      	movs	r5, #0
  406566:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406568:	3b02      	subs	r3, #2
  40656a:	2b03      	cmp	r3, #3
  40656c:	f200 862f 	bhi.w	4071ce <_dtoa_r+0xe0e>
  406570:	e8df f013 	tbh	[pc, r3, lsl #1]
  406574:	02200327 	.word	0x02200327
  406578:	04530332 	.word	0x04530332
  40657c:	4b42      	ldr	r3, [pc, #264]	; (406688 <_dtoa_r+0x2c8>)
  40657e:	4a45      	ldr	r2, [pc, #276]	; (406694 <_dtoa_r+0x2d4>)
  406580:	f3c8 0013 	ubfx	r0, r8, #0, #20
  406584:	2800      	cmp	r0, #0
  406586:	bf14      	ite	ne
  406588:	4618      	movne	r0, r3
  40658a:	4610      	moveq	r0, r2
  40658c:	e755      	b.n	40643a <_dtoa_r+0x7a>
  40658e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406592:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406596:	950f      	str	r5, [sp, #60]	; 0x3c
  406598:	4650      	mov	r0, sl
  40659a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40659e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4065a2:	9d16      	ldr	r5, [sp, #88]	; 0x58
  4065a4:	e784      	b.n	4064b0 <_dtoa_r+0xf0>
  4065a6:	483c      	ldr	r0, [pc, #240]	; (406698 <_dtoa_r+0x2d8>)
  4065a8:	e73b      	b.n	406422 <_dtoa_r+0x62>
  4065aa:	1cc3      	adds	r3, r0, #3
  4065ac:	e74e      	b.n	40644c <_dtoa_r+0x8c>
  4065ae:	2100      	movs	r1, #0
  4065b0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4065b4:	4648      	mov	r0, r9
  4065b6:	9122      	str	r1, [sp, #136]	; 0x88
  4065b8:	f001 fbe8 	bl	407d8c <_Balloc>
  4065bc:	f04f 33ff 	mov.w	r3, #4294967295
  4065c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4065c2:	9307      	str	r3, [sp, #28]
  4065c4:	930e      	str	r3, [sp, #56]	; 0x38
  4065c6:	2301      	movs	r3, #1
  4065c8:	9008      	str	r0, [sp, #32]
  4065ca:	9223      	str	r2, [sp, #140]	; 0x8c
  4065cc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4065d0:	930a      	str	r3, [sp, #40]	; 0x28
  4065d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4065d4:	2b00      	cmp	r3, #0
  4065d6:	f2c0 80ca 	blt.w	40676e <_dtoa_r+0x3ae>
  4065da:	9a03      	ldr	r2, [sp, #12]
  4065dc:	2a0e      	cmp	r2, #14
  4065de:	f300 80c6 	bgt.w	40676e <_dtoa_r+0x3ae>
  4065e2:	4b2b      	ldr	r3, [pc, #172]	; (406690 <_dtoa_r+0x2d0>)
  4065e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4065e8:	cb18      	ldmia	r3, {r3, r4}
  4065ea:	e9cd 3404 	strd	r3, r4, [sp, #16]
  4065ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4065f0:	2b00      	cmp	r3, #0
  4065f2:	f2c0 82fc 	blt.w	406bee <_dtoa_r+0x82e>
  4065f6:	4656      	mov	r6, sl
  4065f8:	465f      	mov	r7, fp
  4065fa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  4065fe:	4630      	mov	r0, r6
  406600:	4652      	mov	r2, sl
  406602:	465b      	mov	r3, fp
  406604:	4639      	mov	r1, r7
  406606:	f002 fc7b 	bl	408f00 <__aeabi_ddiv>
  40660a:	f002 fdff 	bl	40920c <__aeabi_d2iz>
  40660e:	4604      	mov	r4, r0
  406610:	f7fc fc98 	bl	402f44 <__aeabi_i2d>
  406614:	4652      	mov	r2, sl
  406616:	465b      	mov	r3, fp
  406618:	f002 fb48 	bl	408cac <__aeabi_dmul>
  40661c:	4602      	mov	r2, r0
  40661e:	460b      	mov	r3, r1
  406620:	4630      	mov	r0, r6
  406622:	4639      	mov	r1, r7
  406624:	f7fc fb40 	bl	402ca8 <__aeabi_dsub>
  406628:	9e07      	ldr	r6, [sp, #28]
  40662a:	9f08      	ldr	r7, [sp, #32]
  40662c:	f104 0530 	add.w	r5, r4, #48	; 0x30
  406630:	2e01      	cmp	r6, #1
  406632:	703d      	strb	r5, [r7, #0]
  406634:	4602      	mov	r2, r0
  406636:	460b      	mov	r3, r1
  406638:	f107 0501 	add.w	r5, r7, #1
  40663c:	d05e      	beq.n	4066fc <_dtoa_r+0x33c>
  40663e:	2200      	movs	r2, #0
  406640:	4b16      	ldr	r3, [pc, #88]	; (40669c <_dtoa_r+0x2dc>)
  406642:	f002 fb33 	bl	408cac <__aeabi_dmul>
  406646:	2200      	movs	r2, #0
  406648:	2300      	movs	r3, #0
  40664a:	4606      	mov	r6, r0
  40664c:	460f      	mov	r7, r1
  40664e:	f002 fd95 	bl	40917c <__aeabi_dcmpeq>
  406652:	2800      	cmp	r0, #0
  406654:	d178      	bne.n	406748 <_dtoa_r+0x388>
  406656:	f8cd 9018 	str.w	r9, [sp, #24]
  40665a:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40665e:	f8dd b020 	ldr.w	fp, [sp, #32]
  406662:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  406666:	e028      	b.n	4066ba <_dtoa_r+0x2fa>
  406668:	636f4361 	.word	0x636f4361
  40666c:	3fd287a7 	.word	0x3fd287a7
  406670:	8b60c8b3 	.word	0x8b60c8b3
  406674:	3fc68a28 	.word	0x3fc68a28
  406678:	509f79fb 	.word	0x509f79fb
  40667c:	3fd34413 	.word	0x3fd34413
  406680:	7ff00000 	.word	0x7ff00000
  406684:	0040a0d1 	.word	0x0040a0d1
  406688:	0040a110 	.word	0x0040a110
  40668c:	3ff80000 	.word	0x3ff80000
  406690:	0040a120 	.word	0x0040a120
  406694:	0040a104 	.word	0x0040a104
  406698:	0040a0d0 	.word	0x0040a0d0
  40669c:	40240000 	.word	0x40240000
  4066a0:	2200      	movs	r2, #0
  4066a2:	4bc3      	ldr	r3, [pc, #780]	; (4069b0 <_dtoa_r+0x5f0>)
  4066a4:	f002 fb02 	bl	408cac <__aeabi_dmul>
  4066a8:	2200      	movs	r2, #0
  4066aa:	2300      	movs	r3, #0
  4066ac:	4606      	mov	r6, r0
  4066ae:	460f      	mov	r7, r1
  4066b0:	f002 fd64 	bl	40917c <__aeabi_dcmpeq>
  4066b4:	2800      	cmp	r0, #0
  4066b6:	f040 83b3 	bne.w	406e20 <_dtoa_r+0xa60>
  4066ba:	4642      	mov	r2, r8
  4066bc:	464b      	mov	r3, r9
  4066be:	4630      	mov	r0, r6
  4066c0:	4639      	mov	r1, r7
  4066c2:	f002 fc1d 	bl	408f00 <__aeabi_ddiv>
  4066c6:	f002 fda1 	bl	40920c <__aeabi_d2iz>
  4066ca:	4604      	mov	r4, r0
  4066cc:	f7fc fc3a 	bl	402f44 <__aeabi_i2d>
  4066d0:	4642      	mov	r2, r8
  4066d2:	464b      	mov	r3, r9
  4066d4:	f002 faea 	bl	408cac <__aeabi_dmul>
  4066d8:	4602      	mov	r2, r0
  4066da:	460b      	mov	r3, r1
  4066dc:	4630      	mov	r0, r6
  4066de:	4639      	mov	r1, r7
  4066e0:	f7fc fae2 	bl	402ca8 <__aeabi_dsub>
  4066e4:	f104 0630 	add.w	r6, r4, #48	; 0x30
  4066e8:	f805 6b01 	strb.w	r6, [r5], #1
  4066ec:	ebcb 0605 	rsb	r6, fp, r5
  4066f0:	4556      	cmp	r6, sl
  4066f2:	4602      	mov	r2, r0
  4066f4:	460b      	mov	r3, r1
  4066f6:	d1d3      	bne.n	4066a0 <_dtoa_r+0x2e0>
  4066f8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  4066fc:	4610      	mov	r0, r2
  4066fe:	4619      	mov	r1, r3
  406700:	f7fc fad4 	bl	402cac <__adddf3>
  406704:	4606      	mov	r6, r0
  406706:	460f      	mov	r7, r1
  406708:	4602      	mov	r2, r0
  40670a:	460b      	mov	r3, r1
  40670c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406710:	f002 fd3e 	bl	409190 <__aeabi_dcmplt>
  406714:	b940      	cbnz	r0, 406728 <_dtoa_r+0x368>
  406716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40671a:	4632      	mov	r2, r6
  40671c:	463b      	mov	r3, r7
  40671e:	f002 fd2d 	bl	40917c <__aeabi_dcmpeq>
  406722:	b188      	cbz	r0, 406748 <_dtoa_r+0x388>
  406724:	07e3      	lsls	r3, r4, #31
  406726:	d50f      	bpl.n	406748 <_dtoa_r+0x388>
  406728:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40672c:	1e6b      	subs	r3, r5, #1
  40672e:	9a08      	ldr	r2, [sp, #32]
  406730:	e004      	b.n	40673c <_dtoa_r+0x37c>
  406732:	429a      	cmp	r2, r3
  406734:	f000 842c 	beq.w	406f90 <_dtoa_r+0xbd0>
  406738:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40673c:	2c39      	cmp	r4, #57	; 0x39
  40673e:	f103 0501 	add.w	r5, r3, #1
  406742:	d0f6      	beq.n	406732 <_dtoa_r+0x372>
  406744:	3401      	adds	r4, #1
  406746:	701c      	strb	r4, [r3, #0]
  406748:	9909      	ldr	r1, [sp, #36]	; 0x24
  40674a:	4648      	mov	r0, r9
  40674c:	f001 fb46 	bl	407ddc <_Bfree>
  406750:	2200      	movs	r2, #0
  406752:	9b03      	ldr	r3, [sp, #12]
  406754:	702a      	strb	r2, [r5, #0]
  406756:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406758:	3301      	adds	r3, #1
  40675a:	6013      	str	r3, [r2, #0]
  40675c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40675e:	2b00      	cmp	r3, #0
  406760:	f000 83a8 	beq.w	406eb4 <_dtoa_r+0xaf4>
  406764:	9808      	ldr	r0, [sp, #32]
  406766:	601d      	str	r5, [r3, #0]
  406768:	b019      	add	sp, #100	; 0x64
  40676a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40676e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406770:	2a00      	cmp	r2, #0
  406772:	f000 8112 	beq.w	40699a <_dtoa_r+0x5da>
  406776:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406778:	2a01      	cmp	r2, #1
  40677a:	f340 825a 	ble.w	406c32 <_dtoa_r+0x872>
  40677e:	9b07      	ldr	r3, [sp, #28]
  406780:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406782:	1e5f      	subs	r7, r3, #1
  406784:	42ba      	cmp	r2, r7
  406786:	f2c0 8398 	blt.w	406eba <_dtoa_r+0xafa>
  40678a:	1bd7      	subs	r7, r2, r7
  40678c:	9b07      	ldr	r3, [sp, #28]
  40678e:	2b00      	cmp	r3, #0
  406790:	f2c0 848c 	blt.w	4070ac <_dtoa_r+0xcec>
  406794:	9d06      	ldr	r5, [sp, #24]
  406796:	9b07      	ldr	r3, [sp, #28]
  406798:	9a06      	ldr	r2, [sp, #24]
  40679a:	2101      	movs	r1, #1
  40679c:	441a      	add	r2, r3
  40679e:	9206      	str	r2, [sp, #24]
  4067a0:	9a04      	ldr	r2, [sp, #16]
  4067a2:	4648      	mov	r0, r9
  4067a4:	441a      	add	r2, r3
  4067a6:	9204      	str	r2, [sp, #16]
  4067a8:	f001 fbb0 	bl	407f0c <__i2b>
  4067ac:	4606      	mov	r6, r0
  4067ae:	b165      	cbz	r5, 4067ca <_dtoa_r+0x40a>
  4067b0:	9904      	ldr	r1, [sp, #16]
  4067b2:	2900      	cmp	r1, #0
  4067b4:	460b      	mov	r3, r1
  4067b6:	dd08      	ble.n	4067ca <_dtoa_r+0x40a>
  4067b8:	42a9      	cmp	r1, r5
  4067ba:	bfa8      	it	ge
  4067bc:	462b      	movge	r3, r5
  4067be:	9a06      	ldr	r2, [sp, #24]
  4067c0:	1aed      	subs	r5, r5, r3
  4067c2:	1ad2      	subs	r2, r2, r3
  4067c4:	1acb      	subs	r3, r1, r3
  4067c6:	9206      	str	r2, [sp, #24]
  4067c8:	9304      	str	r3, [sp, #16]
  4067ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4067cc:	2b00      	cmp	r3, #0
  4067ce:	f340 82fd 	ble.w	406dcc <_dtoa_r+0xa0c>
  4067d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4067d4:	2a00      	cmp	r2, #0
  4067d6:	f000 8203 	beq.w	406be0 <_dtoa_r+0x820>
  4067da:	2f00      	cmp	r7, #0
  4067dc:	f000 8200 	beq.w	406be0 <_dtoa_r+0x820>
  4067e0:	4631      	mov	r1, r6
  4067e2:	463a      	mov	r2, r7
  4067e4:	4648      	mov	r0, r9
  4067e6:	f001 fc39 	bl	40805c <__pow5mult>
  4067ea:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4067ee:	4601      	mov	r1, r0
  4067f0:	4642      	mov	r2, r8
  4067f2:	4606      	mov	r6, r0
  4067f4:	4648      	mov	r0, r9
  4067f6:	f001 fb93 	bl	407f20 <__multiply>
  4067fa:	4641      	mov	r1, r8
  4067fc:	4604      	mov	r4, r0
  4067fe:	4648      	mov	r0, r9
  406800:	f001 faec 	bl	407ddc <_Bfree>
  406804:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406806:	1bdb      	subs	r3, r3, r7
  406808:	930b      	str	r3, [sp, #44]	; 0x2c
  40680a:	f040 81e8 	bne.w	406bde <_dtoa_r+0x81e>
  40680e:	2101      	movs	r1, #1
  406810:	4648      	mov	r0, r9
  406812:	f001 fb7b 	bl	407f0c <__i2b>
  406816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406818:	4680      	mov	r8, r0
  40681a:	2b00      	cmp	r3, #0
  40681c:	f000 821b 	beq.w	406c56 <_dtoa_r+0x896>
  406820:	4601      	mov	r1, r0
  406822:	461a      	mov	r2, r3
  406824:	4648      	mov	r0, r9
  406826:	f001 fc19 	bl	40805c <__pow5mult>
  40682a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40682c:	4680      	mov	r8, r0
  40682e:	2b01      	cmp	r3, #1
  406830:	f340 82f9 	ble.w	406e26 <_dtoa_r+0xa66>
  406834:	2700      	movs	r7, #0
  406836:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40683a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40683e:	6918      	ldr	r0, [r3, #16]
  406840:	f001 fb16 	bl	407e70 <__hi0bits>
  406844:	f1c0 0020 	rsb	r0, r0, #32
  406848:	9a04      	ldr	r2, [sp, #16]
  40684a:	4410      	add	r0, r2
  40684c:	f010 001f 	ands.w	r0, r0, #31
  406850:	f000 81f8 	beq.w	406c44 <_dtoa_r+0x884>
  406854:	f1c0 0320 	rsb	r3, r0, #32
  406858:	2b04      	cmp	r3, #4
  40685a:	f340 84cb 	ble.w	4071f4 <_dtoa_r+0xe34>
  40685e:	9b06      	ldr	r3, [sp, #24]
  406860:	f1c0 001c 	rsb	r0, r0, #28
  406864:	4403      	add	r3, r0
  406866:	9306      	str	r3, [sp, #24]
  406868:	4613      	mov	r3, r2
  40686a:	4403      	add	r3, r0
  40686c:	4405      	add	r5, r0
  40686e:	9304      	str	r3, [sp, #16]
  406870:	9b06      	ldr	r3, [sp, #24]
  406872:	2b00      	cmp	r3, #0
  406874:	dd05      	ble.n	406882 <_dtoa_r+0x4c2>
  406876:	4621      	mov	r1, r4
  406878:	461a      	mov	r2, r3
  40687a:	4648      	mov	r0, r9
  40687c:	f001 fc3e 	bl	4080fc <__lshift>
  406880:	4604      	mov	r4, r0
  406882:	9b04      	ldr	r3, [sp, #16]
  406884:	2b00      	cmp	r3, #0
  406886:	dd05      	ble.n	406894 <_dtoa_r+0x4d4>
  406888:	4641      	mov	r1, r8
  40688a:	461a      	mov	r2, r3
  40688c:	4648      	mov	r0, r9
  40688e:	f001 fc35 	bl	4080fc <__lshift>
  406892:	4680      	mov	r8, r0
  406894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406896:	2b00      	cmp	r3, #0
  406898:	f040 827d 	bne.w	406d96 <_dtoa_r+0x9d6>
  40689c:	9b07      	ldr	r3, [sp, #28]
  40689e:	2b00      	cmp	r3, #0
  4068a0:	f340 8296 	ble.w	406dd0 <_dtoa_r+0xa10>
  4068a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4068a6:	2b00      	cmp	r3, #0
  4068a8:	f040 81f6 	bne.w	406c98 <_dtoa_r+0x8d8>
  4068ac:	f8dd a020 	ldr.w	sl, [sp, #32]
  4068b0:	9f07      	ldr	r7, [sp, #28]
  4068b2:	4655      	mov	r5, sl
  4068b4:	e004      	b.n	4068c0 <_dtoa_r+0x500>
  4068b6:	4621      	mov	r1, r4
  4068b8:	4648      	mov	r0, r9
  4068ba:	f001 fa99 	bl	407df0 <__multadd>
  4068be:	4604      	mov	r4, r0
  4068c0:	4641      	mov	r1, r8
  4068c2:	4620      	mov	r0, r4
  4068c4:	f7ff fce6 	bl	406294 <quorem>
  4068c8:	3030      	adds	r0, #48	; 0x30
  4068ca:	f805 0b01 	strb.w	r0, [r5], #1
  4068ce:	ebca 0305 	rsb	r3, sl, r5
  4068d2:	42bb      	cmp	r3, r7
  4068d4:	f04f 020a 	mov.w	r2, #10
  4068d8:	f04f 0300 	mov.w	r3, #0
  4068dc:	dbeb      	blt.n	4068b6 <_dtoa_r+0x4f6>
  4068de:	9b08      	ldr	r3, [sp, #32]
  4068e0:	9a07      	ldr	r2, [sp, #28]
  4068e2:	4682      	mov	sl, r0
  4068e4:	2a01      	cmp	r2, #1
  4068e6:	bfac      	ite	ge
  4068e8:	189b      	addge	r3, r3, r2
  4068ea:	3301      	addlt	r3, #1
  4068ec:	461d      	mov	r5, r3
  4068ee:	f04f 0b00 	mov.w	fp, #0
  4068f2:	4621      	mov	r1, r4
  4068f4:	2201      	movs	r2, #1
  4068f6:	4648      	mov	r0, r9
  4068f8:	f001 fc00 	bl	4080fc <__lshift>
  4068fc:	4641      	mov	r1, r8
  4068fe:	9009      	str	r0, [sp, #36]	; 0x24
  406900:	f001 fc52 	bl	4081a8 <__mcmp>
  406904:	2800      	cmp	r0, #0
  406906:	f340 830e 	ble.w	406f26 <_dtoa_r+0xb66>
  40690a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40690e:	1e6b      	subs	r3, r5, #1
  406910:	9908      	ldr	r1, [sp, #32]
  406912:	e004      	b.n	40691e <_dtoa_r+0x55e>
  406914:	428b      	cmp	r3, r1
  406916:	f000 8279 	beq.w	406e0c <_dtoa_r+0xa4c>
  40691a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40691e:	2a39      	cmp	r2, #57	; 0x39
  406920:	f103 0501 	add.w	r5, r3, #1
  406924:	d0f6      	beq.n	406914 <_dtoa_r+0x554>
  406926:	3201      	adds	r2, #1
  406928:	701a      	strb	r2, [r3, #0]
  40692a:	4641      	mov	r1, r8
  40692c:	4648      	mov	r0, r9
  40692e:	f001 fa55 	bl	407ddc <_Bfree>
  406932:	2e00      	cmp	r6, #0
  406934:	f43f af08 	beq.w	406748 <_dtoa_r+0x388>
  406938:	f1bb 0f00 	cmp.w	fp, #0
  40693c:	d005      	beq.n	40694a <_dtoa_r+0x58a>
  40693e:	45b3      	cmp	fp, r6
  406940:	d003      	beq.n	40694a <_dtoa_r+0x58a>
  406942:	4659      	mov	r1, fp
  406944:	4648      	mov	r0, r9
  406946:	f001 fa49 	bl	407ddc <_Bfree>
  40694a:	4631      	mov	r1, r6
  40694c:	4648      	mov	r0, r9
  40694e:	f001 fa45 	bl	407ddc <_Bfree>
  406952:	e6f9      	b.n	406748 <_dtoa_r+0x388>
  406954:	2301      	movs	r3, #1
  406956:	930d      	str	r3, [sp, #52]	; 0x34
  406958:	e5ea      	b.n	406530 <_dtoa_r+0x170>
  40695a:	f8dd 800c 	ldr.w	r8, [sp, #12]
  40695e:	4640      	mov	r0, r8
  406960:	f7fc faf0 	bl	402f44 <__aeabi_i2d>
  406964:	4602      	mov	r2, r0
  406966:	460b      	mov	r3, r1
  406968:	4630      	mov	r0, r6
  40696a:	4639      	mov	r1, r7
  40696c:	f002 fc06 	bl	40917c <__aeabi_dcmpeq>
  406970:	2800      	cmp	r0, #0
  406972:	f47f adc9 	bne.w	406508 <_dtoa_r+0x148>
  406976:	f108 33ff 	add.w	r3, r8, #4294967295
  40697a:	9303      	str	r3, [sp, #12]
  40697c:	e5c4      	b.n	406508 <_dtoa_r+0x148>
  40697e:	9a06      	ldr	r2, [sp, #24]
  406980:	9b03      	ldr	r3, [sp, #12]
  406982:	1ad2      	subs	r2, r2, r3
  406984:	425b      	negs	r3, r3
  406986:	930b      	str	r3, [sp, #44]	; 0x2c
  406988:	2300      	movs	r3, #0
  40698a:	9206      	str	r2, [sp, #24]
  40698c:	930c      	str	r3, [sp, #48]	; 0x30
  40698e:	e5e1      	b.n	406554 <_dtoa_r+0x194>
  406990:	425b      	negs	r3, r3
  406992:	9306      	str	r3, [sp, #24]
  406994:	2300      	movs	r3, #0
  406996:	9304      	str	r3, [sp, #16]
  406998:	e5d1      	b.n	40653e <_dtoa_r+0x17e>
  40699a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  40699c:	9d06      	ldr	r5, [sp, #24]
  40699e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4069a0:	e705      	b.n	4067ae <_dtoa_r+0x3ee>
  4069a2:	f1c3 0820 	rsb	r8, r3, #32
  4069a6:	fa0a f008 	lsl.w	r0, sl, r8
  4069aa:	e57a      	b.n	4064a2 <_dtoa_r+0xe2>
  4069ac:	900d      	str	r0, [sp, #52]	; 0x34
  4069ae:	e5bf      	b.n	406530 <_dtoa_r+0x170>
  4069b0:	40240000 	.word	0x40240000
  4069b4:	2300      	movs	r3, #0
  4069b6:	930a      	str	r3, [sp, #40]	; 0x28
  4069b8:	9b03      	ldr	r3, [sp, #12]
  4069ba:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  4069bc:	4413      	add	r3, r2
  4069be:	930e      	str	r3, [sp, #56]	; 0x38
  4069c0:	3301      	adds	r3, #1
  4069c2:	2b00      	cmp	r3, #0
  4069c4:	9307      	str	r3, [sp, #28]
  4069c6:	f340 8285 	ble.w	406ed4 <_dtoa_r+0xb14>
  4069ca:	9c07      	ldr	r4, [sp, #28]
  4069cc:	4626      	mov	r6, r4
  4069ce:	2100      	movs	r1, #0
  4069d0:	2e17      	cmp	r6, #23
  4069d2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4069d6:	d90b      	bls.n	4069f0 <_dtoa_r+0x630>
  4069d8:	2201      	movs	r2, #1
  4069da:	2304      	movs	r3, #4
  4069dc:	005b      	lsls	r3, r3, #1
  4069de:	f103 0014 	add.w	r0, r3, #20
  4069e2:	42b0      	cmp	r0, r6
  4069e4:	4611      	mov	r1, r2
  4069e6:	f102 0201 	add.w	r2, r2, #1
  4069ea:	d9f7      	bls.n	4069dc <_dtoa_r+0x61c>
  4069ec:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4069f0:	4648      	mov	r0, r9
  4069f2:	f001 f9cb 	bl	407d8c <_Balloc>
  4069f6:	2c0e      	cmp	r4, #14
  4069f8:	9008      	str	r0, [sp, #32]
  4069fa:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4069fe:	f63f ade8 	bhi.w	4065d2 <_dtoa_r+0x212>
  406a02:	2d00      	cmp	r5, #0
  406a04:	f43f ade5 	beq.w	4065d2 <_dtoa_r+0x212>
  406a08:	4657      	mov	r7, sl
  406a0a:	46d8      	mov	r8, fp
  406a0c:	9903      	ldr	r1, [sp, #12]
  406a0e:	e9cd 7810 	strd	r7, r8, [sp, #64]	; 0x40
  406a12:	2900      	cmp	r1, #0
  406a14:	f340 8293 	ble.w	406f3e <_dtoa_r+0xb7e>
  406a18:	4b92      	ldr	r3, [pc, #584]	; (406c64 <_dtoa_r+0x8a4>)
  406a1a:	f001 020f 	and.w	r2, r1, #15
  406a1e:	110e      	asrs	r6, r1, #4
  406a20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406a24:	06f0      	lsls	r0, r6, #27
  406a26:	e9d3 4500 	ldrd	r4, r5, [r3]
  406a2a:	f140 824e 	bpl.w	406eca <_dtoa_r+0xb0a>
  406a2e:	4b8e      	ldr	r3, [pc, #568]	; (406c68 <_dtoa_r+0x8a8>)
  406a30:	4650      	mov	r0, sl
  406a32:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406a36:	4659      	mov	r1, fp
  406a38:	f002 fa62 	bl	408f00 <__aeabi_ddiv>
  406a3c:	4682      	mov	sl, r0
  406a3e:	468b      	mov	fp, r1
  406a40:	f006 060f 	and.w	r6, r6, #15
  406a44:	f04f 0803 	mov.w	r8, #3
  406a48:	b186      	cbz	r6, 406a6c <_dtoa_r+0x6ac>
  406a4a:	4f87      	ldr	r7, [pc, #540]	; (406c68 <_dtoa_r+0x8a8>)
  406a4c:	07f1      	lsls	r1, r6, #31
  406a4e:	d509      	bpl.n	406a64 <_dtoa_r+0x6a4>
  406a50:	e9d7 2300 	ldrd	r2, r3, [r7]
  406a54:	4620      	mov	r0, r4
  406a56:	4629      	mov	r1, r5
  406a58:	f002 f928 	bl	408cac <__aeabi_dmul>
  406a5c:	4604      	mov	r4, r0
  406a5e:	460d      	mov	r5, r1
  406a60:	f108 0801 	add.w	r8, r8, #1
  406a64:	1076      	asrs	r6, r6, #1
  406a66:	f107 0708 	add.w	r7, r7, #8
  406a6a:	d1ef      	bne.n	406a4c <_dtoa_r+0x68c>
  406a6c:	4622      	mov	r2, r4
  406a6e:	462b      	mov	r3, r5
  406a70:	4650      	mov	r0, sl
  406a72:	4659      	mov	r1, fp
  406a74:	f002 fa44 	bl	408f00 <__aeabi_ddiv>
  406a78:	4606      	mov	r6, r0
  406a7a:	460f      	mov	r7, r1
  406a7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406a7e:	b143      	cbz	r3, 406a92 <_dtoa_r+0x6d2>
  406a80:	2200      	movs	r2, #0
  406a82:	4b7a      	ldr	r3, [pc, #488]	; (406c6c <_dtoa_r+0x8ac>)
  406a84:	4630      	mov	r0, r6
  406a86:	4639      	mov	r1, r7
  406a88:	f002 fb82 	bl	409190 <__aeabi_dcmplt>
  406a8c:	2800      	cmp	r0, #0
  406a8e:	f040 8323 	bne.w	4070d8 <_dtoa_r+0xd18>
  406a92:	4640      	mov	r0, r8
  406a94:	f7fc fa56 	bl	402f44 <__aeabi_i2d>
  406a98:	4632      	mov	r2, r6
  406a9a:	463b      	mov	r3, r7
  406a9c:	f002 f906 	bl	408cac <__aeabi_dmul>
  406aa0:	4b73      	ldr	r3, [pc, #460]	; (406c70 <_dtoa_r+0x8b0>)
  406aa2:	2200      	movs	r2, #0
  406aa4:	f7fc f902 	bl	402cac <__adddf3>
  406aa8:	9b07      	ldr	r3, [sp, #28]
  406aaa:	4604      	mov	r4, r0
  406aac:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406ab0:	2b00      	cmp	r3, #0
  406ab2:	f000 81e1 	beq.w	406e78 <_dtoa_r+0xab8>
  406ab6:	9b03      	ldr	r3, [sp, #12]
  406ab8:	9313      	str	r3, [sp, #76]	; 0x4c
  406aba:	9b07      	ldr	r3, [sp, #28]
  406abc:	9312      	str	r3, [sp, #72]	; 0x48
  406abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406ac0:	2b00      	cmp	r3, #0
  406ac2:	f000 8298 	beq.w	406ff6 <_dtoa_r+0xc36>
  406ac6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406ac8:	4b66      	ldr	r3, [pc, #408]	; (406c64 <_dtoa_r+0x8a4>)
  406aca:	2000      	movs	r0, #0
  406acc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406ad0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406ad4:	4967      	ldr	r1, [pc, #412]	; (406c74 <_dtoa_r+0x8b4>)
  406ad6:	f002 fa13 	bl	408f00 <__aeabi_ddiv>
  406ada:	4622      	mov	r2, r4
  406adc:	462b      	mov	r3, r5
  406ade:	f7fc f8e3 	bl	402ca8 <__aeabi_dsub>
  406ae2:	4682      	mov	sl, r0
  406ae4:	468b      	mov	fp, r1
  406ae6:	4630      	mov	r0, r6
  406ae8:	4639      	mov	r1, r7
  406aea:	f002 fb8f 	bl	40920c <__aeabi_d2iz>
  406aee:	4604      	mov	r4, r0
  406af0:	f7fc fa28 	bl	402f44 <__aeabi_i2d>
  406af4:	4602      	mov	r2, r0
  406af6:	460b      	mov	r3, r1
  406af8:	4630      	mov	r0, r6
  406afa:	4639      	mov	r1, r7
  406afc:	f7fc f8d4 	bl	402ca8 <__aeabi_dsub>
  406b00:	3430      	adds	r4, #48	; 0x30
  406b02:	9d08      	ldr	r5, [sp, #32]
  406b04:	b2e4      	uxtb	r4, r4
  406b06:	4606      	mov	r6, r0
  406b08:	460f      	mov	r7, r1
  406b0a:	702c      	strb	r4, [r5, #0]
  406b0c:	4602      	mov	r2, r0
  406b0e:	460b      	mov	r3, r1
  406b10:	4650      	mov	r0, sl
  406b12:	4659      	mov	r1, fp
  406b14:	3501      	adds	r5, #1
  406b16:	f002 fb59 	bl	4091cc <__aeabi_dcmpgt>
  406b1a:	2800      	cmp	r0, #0
  406b1c:	d14e      	bne.n	406bbc <_dtoa_r+0x7fc>
  406b1e:	4632      	mov	r2, r6
  406b20:	463b      	mov	r3, r7
  406b22:	2000      	movs	r0, #0
  406b24:	4951      	ldr	r1, [pc, #324]	; (406c6c <_dtoa_r+0x8ac>)
  406b26:	f7fc f8bf 	bl	402ca8 <__aeabi_dsub>
  406b2a:	4602      	mov	r2, r0
  406b2c:	460b      	mov	r3, r1
  406b2e:	4650      	mov	r0, sl
  406b30:	4659      	mov	r1, fp
  406b32:	f002 fb4b 	bl	4091cc <__aeabi_dcmpgt>
  406b36:	2800      	cmp	r0, #0
  406b38:	f040 830e 	bne.w	407158 <_dtoa_r+0xd98>
  406b3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406b3e:	2a01      	cmp	r2, #1
  406b40:	f340 81b4 	ble.w	406eac <_dtoa_r+0xaec>
  406b44:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406b46:	9a08      	ldr	r2, [sp, #32]
  406b48:	4413      	add	r3, r2
  406b4a:	4698      	mov	r8, r3
  406b4c:	e00f      	b.n	406b6e <_dtoa_r+0x7ae>
  406b4e:	4632      	mov	r2, r6
  406b50:	463b      	mov	r3, r7
  406b52:	2000      	movs	r0, #0
  406b54:	4945      	ldr	r1, [pc, #276]	; (406c6c <_dtoa_r+0x8ac>)
  406b56:	f7fc f8a7 	bl	402ca8 <__aeabi_dsub>
  406b5a:	4652      	mov	r2, sl
  406b5c:	465b      	mov	r3, fp
  406b5e:	f002 fb17 	bl	409190 <__aeabi_dcmplt>
  406b62:	2800      	cmp	r0, #0
  406b64:	f040 82f8 	bne.w	407158 <_dtoa_r+0xd98>
  406b68:	4545      	cmp	r5, r8
  406b6a:	f000 819f 	beq.w	406eac <_dtoa_r+0xaec>
  406b6e:	4650      	mov	r0, sl
  406b70:	4659      	mov	r1, fp
  406b72:	2200      	movs	r2, #0
  406b74:	4b40      	ldr	r3, [pc, #256]	; (406c78 <_dtoa_r+0x8b8>)
  406b76:	f002 f899 	bl	408cac <__aeabi_dmul>
  406b7a:	2200      	movs	r2, #0
  406b7c:	4b3e      	ldr	r3, [pc, #248]	; (406c78 <_dtoa_r+0x8b8>)
  406b7e:	4682      	mov	sl, r0
  406b80:	468b      	mov	fp, r1
  406b82:	4630      	mov	r0, r6
  406b84:	4639      	mov	r1, r7
  406b86:	f002 f891 	bl	408cac <__aeabi_dmul>
  406b8a:	460f      	mov	r7, r1
  406b8c:	4606      	mov	r6, r0
  406b8e:	f002 fb3d 	bl	40920c <__aeabi_d2iz>
  406b92:	4604      	mov	r4, r0
  406b94:	f7fc f9d6 	bl	402f44 <__aeabi_i2d>
  406b98:	4602      	mov	r2, r0
  406b9a:	460b      	mov	r3, r1
  406b9c:	4630      	mov	r0, r6
  406b9e:	4639      	mov	r1, r7
  406ba0:	f7fc f882 	bl	402ca8 <__aeabi_dsub>
  406ba4:	3430      	adds	r4, #48	; 0x30
  406ba6:	b2e4      	uxtb	r4, r4
  406ba8:	f805 4b01 	strb.w	r4, [r5], #1
  406bac:	4652      	mov	r2, sl
  406bae:	465b      	mov	r3, fp
  406bb0:	4606      	mov	r6, r0
  406bb2:	460f      	mov	r7, r1
  406bb4:	f002 faec 	bl	409190 <__aeabi_dcmplt>
  406bb8:	2800      	cmp	r0, #0
  406bba:	d0c8      	beq.n	406b4e <_dtoa_r+0x78e>
  406bbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406bbe:	9303      	str	r3, [sp, #12]
  406bc0:	e5c2      	b.n	406748 <_dtoa_r+0x388>
  406bc2:	2300      	movs	r3, #0
  406bc4:	930a      	str	r3, [sp, #40]	; 0x28
  406bc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406bc8:	2b00      	cmp	r3, #0
  406bca:	f340 8188 	ble.w	406ede <_dtoa_r+0xb1e>
  406bce:	461e      	mov	r6, r3
  406bd0:	461c      	mov	r4, r3
  406bd2:	930e      	str	r3, [sp, #56]	; 0x38
  406bd4:	9307      	str	r3, [sp, #28]
  406bd6:	e6fa      	b.n	4069ce <_dtoa_r+0x60e>
  406bd8:	2301      	movs	r3, #1
  406bda:	930a      	str	r3, [sp, #40]	; 0x28
  406bdc:	e7f3      	b.n	406bc6 <_dtoa_r+0x806>
  406bde:	9409      	str	r4, [sp, #36]	; 0x24
  406be0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406be2:	9909      	ldr	r1, [sp, #36]	; 0x24
  406be4:	4648      	mov	r0, r9
  406be6:	f001 fa39 	bl	40805c <__pow5mult>
  406bea:	4604      	mov	r4, r0
  406bec:	e60f      	b.n	40680e <_dtoa_r+0x44e>
  406bee:	9b07      	ldr	r3, [sp, #28]
  406bf0:	2b00      	cmp	r3, #0
  406bf2:	f73f ad00 	bgt.w	4065f6 <_dtoa_r+0x236>
  406bf6:	f040 82d9 	bne.w	4071ac <_dtoa_r+0xdec>
  406bfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406bfe:	2200      	movs	r2, #0
  406c00:	4b1e      	ldr	r3, [pc, #120]	; (406c7c <_dtoa_r+0x8bc>)
  406c02:	f002 f853 	bl	408cac <__aeabi_dmul>
  406c06:	4652      	mov	r2, sl
  406c08:	465b      	mov	r3, fp
  406c0a:	f002 fad5 	bl	4091b8 <__aeabi_dcmpge>
  406c0e:	f8dd 801c 	ldr.w	r8, [sp, #28]
  406c12:	4646      	mov	r6, r8
  406c14:	2800      	cmp	r0, #0
  406c16:	f000 80f1 	beq.w	406dfc <_dtoa_r+0xa3c>
  406c1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406c1c:	9d08      	ldr	r5, [sp, #32]
  406c1e:	43db      	mvns	r3, r3
  406c20:	9303      	str	r3, [sp, #12]
  406c22:	4641      	mov	r1, r8
  406c24:	4648      	mov	r0, r9
  406c26:	f001 f8d9 	bl	407ddc <_Bfree>
  406c2a:	2e00      	cmp	r6, #0
  406c2c:	f43f ad8c 	beq.w	406748 <_dtoa_r+0x388>
  406c30:	e68b      	b.n	40694a <_dtoa_r+0x58a>
  406c32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406c34:	2a00      	cmp	r2, #0
  406c36:	f000 8241 	beq.w	4070bc <_dtoa_r+0xcfc>
  406c3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406c3e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  406c40:	9d06      	ldr	r5, [sp, #24]
  406c42:	e5a9      	b.n	406798 <_dtoa_r+0x3d8>
  406c44:	201c      	movs	r0, #28
  406c46:	9b06      	ldr	r3, [sp, #24]
  406c48:	4405      	add	r5, r0
  406c4a:	4403      	add	r3, r0
  406c4c:	9306      	str	r3, [sp, #24]
  406c4e:	9b04      	ldr	r3, [sp, #16]
  406c50:	4403      	add	r3, r0
  406c52:	9304      	str	r3, [sp, #16]
  406c54:	e60c      	b.n	406870 <_dtoa_r+0x4b0>
  406c56:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406c58:	2b01      	cmp	r3, #1
  406c5a:	f340 8281 	ble.w	407160 <_dtoa_r+0xda0>
  406c5e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406c60:	2001      	movs	r0, #1
  406c62:	e5f1      	b.n	406848 <_dtoa_r+0x488>
  406c64:	0040a120 	.word	0x0040a120
  406c68:	0040a1e8 	.word	0x0040a1e8
  406c6c:	3ff00000 	.word	0x3ff00000
  406c70:	401c0000 	.word	0x401c0000
  406c74:	3fe00000 	.word	0x3fe00000
  406c78:	40240000 	.word	0x40240000
  406c7c:	40140000 	.word	0x40140000
  406c80:	4631      	mov	r1, r6
  406c82:	2300      	movs	r3, #0
  406c84:	220a      	movs	r2, #10
  406c86:	4648      	mov	r0, r9
  406c88:	f001 f8b2 	bl	407df0 <__multadd>
  406c8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406c8e:	4606      	mov	r6, r0
  406c90:	2b00      	cmp	r3, #0
  406c92:	f340 8297 	ble.w	4071c4 <_dtoa_r+0xe04>
  406c96:	9307      	str	r3, [sp, #28]
  406c98:	2d00      	cmp	r5, #0
  406c9a:	dd05      	ble.n	406ca8 <_dtoa_r+0x8e8>
  406c9c:	4631      	mov	r1, r6
  406c9e:	462a      	mov	r2, r5
  406ca0:	4648      	mov	r0, r9
  406ca2:	f001 fa2b 	bl	4080fc <__lshift>
  406ca6:	4606      	mov	r6, r0
  406ca8:	2f00      	cmp	r7, #0
  406caa:	f040 817b 	bne.w	406fa4 <_dtoa_r+0xbe4>
  406cae:	9606      	str	r6, [sp, #24]
  406cb0:	9b07      	ldr	r3, [sp, #28]
  406cb2:	9a08      	ldr	r2, [sp, #32]
  406cb4:	3b01      	subs	r3, #1
  406cb6:	18d3      	adds	r3, r2, r3
  406cb8:	9309      	str	r3, [sp, #36]	; 0x24
  406cba:	4617      	mov	r7, r2
  406cbc:	f00a 0301 	and.w	r3, sl, #1
  406cc0:	46c2      	mov	sl, r8
  406cc2:	f8dd b018 	ldr.w	fp, [sp, #24]
  406cc6:	930a      	str	r3, [sp, #40]	; 0x28
  406cc8:	4651      	mov	r1, sl
  406cca:	4620      	mov	r0, r4
  406ccc:	f7ff fae2 	bl	406294 <quorem>
  406cd0:	4631      	mov	r1, r6
  406cd2:	4605      	mov	r5, r0
  406cd4:	4620      	mov	r0, r4
  406cd6:	f001 fa67 	bl	4081a8 <__mcmp>
  406cda:	465a      	mov	r2, fp
  406cdc:	9004      	str	r0, [sp, #16]
  406cde:	4651      	mov	r1, sl
  406ce0:	4648      	mov	r0, r9
  406ce2:	f001 fa81 	bl	4081e8 <__mdiff>
  406ce6:	68c2      	ldr	r2, [r0, #12]
  406ce8:	4680      	mov	r8, r0
  406cea:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406cee:	2a00      	cmp	r2, #0
  406cf0:	d149      	bne.n	406d86 <_dtoa_r+0x9c6>
  406cf2:	4601      	mov	r1, r0
  406cf4:	4620      	mov	r0, r4
  406cf6:	9307      	str	r3, [sp, #28]
  406cf8:	f001 fa56 	bl	4081a8 <__mcmp>
  406cfc:	4641      	mov	r1, r8
  406cfe:	9006      	str	r0, [sp, #24]
  406d00:	4648      	mov	r0, r9
  406d02:	f001 f86b 	bl	407ddc <_Bfree>
  406d06:	9a06      	ldr	r2, [sp, #24]
  406d08:	9b07      	ldr	r3, [sp, #28]
  406d0a:	b92a      	cbnz	r2, 406d18 <_dtoa_r+0x958>
  406d0c:	9922      	ldr	r1, [sp, #136]	; 0x88
  406d0e:	b919      	cbnz	r1, 406d18 <_dtoa_r+0x958>
  406d10:	990a      	ldr	r1, [sp, #40]	; 0x28
  406d12:	2900      	cmp	r1, #0
  406d14:	f000 8236 	beq.w	407184 <_dtoa_r+0xdc4>
  406d18:	9904      	ldr	r1, [sp, #16]
  406d1a:	2900      	cmp	r1, #0
  406d1c:	f2c0 80e4 	blt.w	406ee8 <_dtoa_r+0xb28>
  406d20:	d105      	bne.n	406d2e <_dtoa_r+0x96e>
  406d22:	9922      	ldr	r1, [sp, #136]	; 0x88
  406d24:	b919      	cbnz	r1, 406d2e <_dtoa_r+0x96e>
  406d26:	990a      	ldr	r1, [sp, #40]	; 0x28
  406d28:	2900      	cmp	r1, #0
  406d2a:	f000 80dd 	beq.w	406ee8 <_dtoa_r+0xb28>
  406d2e:	2a00      	cmp	r2, #0
  406d30:	f300 814c 	bgt.w	406fcc <_dtoa_r+0xc0c>
  406d34:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406d36:	f107 0801 	add.w	r8, r7, #1
  406d3a:	4297      	cmp	r7, r2
  406d3c:	703b      	strb	r3, [r7, #0]
  406d3e:	4645      	mov	r5, r8
  406d40:	f000 8153 	beq.w	406fea <_dtoa_r+0xc2a>
  406d44:	4621      	mov	r1, r4
  406d46:	2300      	movs	r3, #0
  406d48:	220a      	movs	r2, #10
  406d4a:	4648      	mov	r0, r9
  406d4c:	f001 f850 	bl	407df0 <__multadd>
  406d50:	455e      	cmp	r6, fp
  406d52:	4604      	mov	r4, r0
  406d54:	4631      	mov	r1, r6
  406d56:	f04f 0300 	mov.w	r3, #0
  406d5a:	f04f 020a 	mov.w	r2, #10
  406d5e:	4648      	mov	r0, r9
  406d60:	d00b      	beq.n	406d7a <_dtoa_r+0x9ba>
  406d62:	f001 f845 	bl	407df0 <__multadd>
  406d66:	4659      	mov	r1, fp
  406d68:	4606      	mov	r6, r0
  406d6a:	2300      	movs	r3, #0
  406d6c:	220a      	movs	r2, #10
  406d6e:	4648      	mov	r0, r9
  406d70:	f001 f83e 	bl	407df0 <__multadd>
  406d74:	4647      	mov	r7, r8
  406d76:	4683      	mov	fp, r0
  406d78:	e7a6      	b.n	406cc8 <_dtoa_r+0x908>
  406d7a:	f001 f839 	bl	407df0 <__multadd>
  406d7e:	4647      	mov	r7, r8
  406d80:	4606      	mov	r6, r0
  406d82:	4683      	mov	fp, r0
  406d84:	e7a0      	b.n	406cc8 <_dtoa_r+0x908>
  406d86:	4601      	mov	r1, r0
  406d88:	4648      	mov	r0, r9
  406d8a:	9306      	str	r3, [sp, #24]
  406d8c:	f001 f826 	bl	407ddc <_Bfree>
  406d90:	2201      	movs	r2, #1
  406d92:	9b06      	ldr	r3, [sp, #24]
  406d94:	e7c0      	b.n	406d18 <_dtoa_r+0x958>
  406d96:	4641      	mov	r1, r8
  406d98:	4620      	mov	r0, r4
  406d9a:	f001 fa05 	bl	4081a8 <__mcmp>
  406d9e:	2800      	cmp	r0, #0
  406da0:	f6bf ad7c 	bge.w	40689c <_dtoa_r+0x4dc>
  406da4:	4621      	mov	r1, r4
  406da6:	9c03      	ldr	r4, [sp, #12]
  406da8:	2300      	movs	r3, #0
  406daa:	3c01      	subs	r4, #1
  406dac:	220a      	movs	r2, #10
  406dae:	4648      	mov	r0, r9
  406db0:	9403      	str	r4, [sp, #12]
  406db2:	f001 f81d 	bl	407df0 <__multadd>
  406db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406db8:	4604      	mov	r4, r0
  406dba:	2b00      	cmp	r3, #0
  406dbc:	f47f af60 	bne.w	406c80 <_dtoa_r+0x8c0>
  406dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406dc2:	2b00      	cmp	r3, #0
  406dc4:	f340 81f6 	ble.w	4071b4 <_dtoa_r+0xdf4>
  406dc8:	9307      	str	r3, [sp, #28]
  406dca:	e56f      	b.n	4068ac <_dtoa_r+0x4ec>
  406dcc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406dce:	e51e      	b.n	40680e <_dtoa_r+0x44e>
  406dd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406dd2:	2b02      	cmp	r3, #2
  406dd4:	f77f ad66 	ble.w	4068a4 <_dtoa_r+0x4e4>
  406dd8:	9b07      	ldr	r3, [sp, #28]
  406dda:	2b00      	cmp	r3, #0
  406ddc:	f040 817a 	bne.w	4070d4 <_dtoa_r+0xd14>
  406de0:	4641      	mov	r1, r8
  406de2:	2205      	movs	r2, #5
  406de4:	4648      	mov	r0, r9
  406de6:	f001 f803 	bl	407df0 <__multadd>
  406dea:	4601      	mov	r1, r0
  406dec:	4680      	mov	r8, r0
  406dee:	4620      	mov	r0, r4
  406df0:	f001 f9da 	bl	4081a8 <__mcmp>
  406df4:	2800      	cmp	r0, #0
  406df6:	9409      	str	r4, [sp, #36]	; 0x24
  406df8:	f77f af0f 	ble.w	406c1a <_dtoa_r+0x85a>
  406dfc:	9a03      	ldr	r2, [sp, #12]
  406dfe:	9908      	ldr	r1, [sp, #32]
  406e00:	2331      	movs	r3, #49	; 0x31
  406e02:	3201      	adds	r2, #1
  406e04:	9203      	str	r2, [sp, #12]
  406e06:	700b      	strb	r3, [r1, #0]
  406e08:	1c4d      	adds	r5, r1, #1
  406e0a:	e70a      	b.n	406c22 <_dtoa_r+0x862>
  406e0c:	9a03      	ldr	r2, [sp, #12]
  406e0e:	2331      	movs	r3, #49	; 0x31
  406e10:	3201      	adds	r2, #1
  406e12:	9203      	str	r2, [sp, #12]
  406e14:	9a08      	ldr	r2, [sp, #32]
  406e16:	7013      	strb	r3, [r2, #0]
  406e18:	e587      	b.n	40692a <_dtoa_r+0x56a>
  406e1a:	2301      	movs	r3, #1
  406e1c:	930a      	str	r3, [sp, #40]	; 0x28
  406e1e:	e5cb      	b.n	4069b8 <_dtoa_r+0x5f8>
  406e20:	f8dd 9018 	ldr.w	r9, [sp, #24]
  406e24:	e490      	b.n	406748 <_dtoa_r+0x388>
  406e26:	f1ba 0f00 	cmp.w	sl, #0
  406e2a:	f47f ad03 	bne.w	406834 <_dtoa_r+0x474>
  406e2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406e32:	2b00      	cmp	r3, #0
  406e34:	f040 8140 	bne.w	4070b8 <_dtoa_r+0xcf8>
  406e38:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406e3c:	0d3f      	lsrs	r7, r7, #20
  406e3e:	053f      	lsls	r7, r7, #20
  406e40:	b137      	cbz	r7, 406e50 <_dtoa_r+0xa90>
  406e42:	9b06      	ldr	r3, [sp, #24]
  406e44:	2701      	movs	r7, #1
  406e46:	3301      	adds	r3, #1
  406e48:	9306      	str	r3, [sp, #24]
  406e4a:	9b04      	ldr	r3, [sp, #16]
  406e4c:	3301      	adds	r3, #1
  406e4e:	9304      	str	r3, [sp, #16]
  406e50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406e52:	2001      	movs	r0, #1
  406e54:	2b00      	cmp	r3, #0
  406e56:	f43f acf7 	beq.w	406848 <_dtoa_r+0x488>
  406e5a:	e4ec      	b.n	406836 <_dtoa_r+0x476>
  406e5c:	4640      	mov	r0, r8
  406e5e:	f7fc f871 	bl	402f44 <__aeabi_i2d>
  406e62:	4632      	mov	r2, r6
  406e64:	463b      	mov	r3, r7
  406e66:	f001 ff21 	bl	408cac <__aeabi_dmul>
  406e6a:	2200      	movs	r2, #0
  406e6c:	4bbf      	ldr	r3, [pc, #764]	; (40716c <_dtoa_r+0xdac>)
  406e6e:	f7fb ff1d 	bl	402cac <__adddf3>
  406e72:	4604      	mov	r4, r0
  406e74:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406e78:	4630      	mov	r0, r6
  406e7a:	4639      	mov	r1, r7
  406e7c:	2200      	movs	r2, #0
  406e7e:	4bbc      	ldr	r3, [pc, #752]	; (407170 <_dtoa_r+0xdb0>)
  406e80:	f7fb ff12 	bl	402ca8 <__aeabi_dsub>
  406e84:	4622      	mov	r2, r4
  406e86:	462b      	mov	r3, r5
  406e88:	4606      	mov	r6, r0
  406e8a:	460f      	mov	r7, r1
  406e8c:	f002 f99e 	bl	4091cc <__aeabi_dcmpgt>
  406e90:	4680      	mov	r8, r0
  406e92:	2800      	cmp	r0, #0
  406e94:	f040 8106 	bne.w	4070a4 <_dtoa_r+0xce4>
  406e98:	4622      	mov	r2, r4
  406e9a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  406e9e:	4630      	mov	r0, r6
  406ea0:	4639      	mov	r1, r7
  406ea2:	f002 f975 	bl	409190 <__aeabi_dcmplt>
  406ea6:	b108      	cbz	r0, 406eac <_dtoa_r+0xaec>
  406ea8:	4646      	mov	r6, r8
  406eaa:	e6b6      	b.n	406c1a <_dtoa_r+0x85a>
  406eac:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406eb0:	f7ff bb8f 	b.w	4065d2 <_dtoa_r+0x212>
  406eb4:	9808      	ldr	r0, [sp, #32]
  406eb6:	f7ff bab4 	b.w	406422 <_dtoa_r+0x62>
  406eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406ebc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406ebe:	1afb      	subs	r3, r7, r3
  406ec0:	441a      	add	r2, r3
  406ec2:	970b      	str	r7, [sp, #44]	; 0x2c
  406ec4:	920c      	str	r2, [sp, #48]	; 0x30
  406ec6:	2700      	movs	r7, #0
  406ec8:	e460      	b.n	40678c <_dtoa_r+0x3cc>
  406eca:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406ece:	f04f 0802 	mov.w	r8, #2
  406ed2:	e5b9      	b.n	406a48 <_dtoa_r+0x688>
  406ed4:	461c      	mov	r4, r3
  406ed6:	2100      	movs	r1, #0
  406ed8:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406edc:	e588      	b.n	4069f0 <_dtoa_r+0x630>
  406ede:	2401      	movs	r4, #1
  406ee0:	9423      	str	r4, [sp, #140]	; 0x8c
  406ee2:	940e      	str	r4, [sp, #56]	; 0x38
  406ee4:	9407      	str	r4, [sp, #28]
  406ee6:	e7f6      	b.n	406ed6 <_dtoa_r+0xb16>
  406ee8:	2a00      	cmp	r2, #0
  406eea:	46d0      	mov	r8, sl
  406eec:	f8cd b018 	str.w	fp, [sp, #24]
  406ef0:	469a      	mov	sl, r3
  406ef2:	dd11      	ble.n	406f18 <_dtoa_r+0xb58>
  406ef4:	4621      	mov	r1, r4
  406ef6:	2201      	movs	r2, #1
  406ef8:	4648      	mov	r0, r9
  406efa:	f001 f8ff 	bl	4080fc <__lshift>
  406efe:	4641      	mov	r1, r8
  406f00:	4604      	mov	r4, r0
  406f02:	f001 f951 	bl	4081a8 <__mcmp>
  406f06:	2800      	cmp	r0, #0
  406f08:	f340 8149 	ble.w	40719e <_dtoa_r+0xdde>
  406f0c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406f10:	f000 8107 	beq.w	407122 <_dtoa_r+0xd62>
  406f14:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406f18:	46b3      	mov	fp, r6
  406f1a:	f887 a000 	strb.w	sl, [r7]
  406f1e:	1c7d      	adds	r5, r7, #1
  406f20:	9e06      	ldr	r6, [sp, #24]
  406f22:	9409      	str	r4, [sp, #36]	; 0x24
  406f24:	e501      	b.n	40692a <_dtoa_r+0x56a>
  406f26:	d104      	bne.n	406f32 <_dtoa_r+0xb72>
  406f28:	f01a 0f01 	tst.w	sl, #1
  406f2c:	d001      	beq.n	406f32 <_dtoa_r+0xb72>
  406f2e:	e4ec      	b.n	40690a <_dtoa_r+0x54a>
  406f30:	4615      	mov	r5, r2
  406f32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406f36:	1e6a      	subs	r2, r5, #1
  406f38:	2b30      	cmp	r3, #48	; 0x30
  406f3a:	d0f9      	beq.n	406f30 <_dtoa_r+0xb70>
  406f3c:	e4f5      	b.n	40692a <_dtoa_r+0x56a>
  406f3e:	9b03      	ldr	r3, [sp, #12]
  406f40:	425c      	negs	r4, r3
  406f42:	2c00      	cmp	r4, #0
  406f44:	f000 80c1 	beq.w	4070ca <_dtoa_r+0xd0a>
  406f48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406f4c:	4b89      	ldr	r3, [pc, #548]	; (407174 <_dtoa_r+0xdb4>)
  406f4e:	f004 020f 	and.w	r2, r4, #15
  406f52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406f56:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f5a:	f001 fea7 	bl	408cac <__aeabi_dmul>
  406f5e:	1124      	asrs	r4, r4, #4
  406f60:	4606      	mov	r6, r0
  406f62:	460f      	mov	r7, r1
  406f64:	f000 812b 	beq.w	4071be <_dtoa_r+0xdfe>
  406f68:	4d83      	ldr	r5, [pc, #524]	; (407178 <_dtoa_r+0xdb8>)
  406f6a:	f04f 0802 	mov.w	r8, #2
  406f6e:	07e2      	lsls	r2, r4, #31
  406f70:	d509      	bpl.n	406f86 <_dtoa_r+0xbc6>
  406f72:	e9d5 2300 	ldrd	r2, r3, [r5]
  406f76:	4630      	mov	r0, r6
  406f78:	4639      	mov	r1, r7
  406f7a:	f001 fe97 	bl	408cac <__aeabi_dmul>
  406f7e:	4606      	mov	r6, r0
  406f80:	460f      	mov	r7, r1
  406f82:	f108 0801 	add.w	r8, r8, #1
  406f86:	1064      	asrs	r4, r4, #1
  406f88:	f105 0508 	add.w	r5, r5, #8
  406f8c:	d1ef      	bne.n	406f6e <_dtoa_r+0xbae>
  406f8e:	e575      	b.n	406a7c <_dtoa_r+0x6bc>
  406f90:	9908      	ldr	r1, [sp, #32]
  406f92:	2230      	movs	r2, #48	; 0x30
  406f94:	700a      	strb	r2, [r1, #0]
  406f96:	9a03      	ldr	r2, [sp, #12]
  406f98:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406f9c:	3201      	adds	r2, #1
  406f9e:	9203      	str	r2, [sp, #12]
  406fa0:	f7ff bbd0 	b.w	406744 <_dtoa_r+0x384>
  406fa4:	6871      	ldr	r1, [r6, #4]
  406fa6:	4648      	mov	r0, r9
  406fa8:	f000 fef0 	bl	407d8c <_Balloc>
  406fac:	4605      	mov	r5, r0
  406fae:	6933      	ldr	r3, [r6, #16]
  406fb0:	f106 010c 	add.w	r1, r6, #12
  406fb4:	1c9a      	adds	r2, r3, #2
  406fb6:	0092      	lsls	r2, r2, #2
  406fb8:	300c      	adds	r0, #12
  406fba:	f7fc fb53 	bl	403664 <memcpy>
  406fbe:	4629      	mov	r1, r5
  406fc0:	2201      	movs	r2, #1
  406fc2:	4648      	mov	r0, r9
  406fc4:	f001 f89a 	bl	4080fc <__lshift>
  406fc8:	9006      	str	r0, [sp, #24]
  406fca:	e671      	b.n	406cb0 <_dtoa_r+0x8f0>
  406fcc:	2b39      	cmp	r3, #57	; 0x39
  406fce:	f8cd b018 	str.w	fp, [sp, #24]
  406fd2:	46d0      	mov	r8, sl
  406fd4:	f000 80a5 	beq.w	407122 <_dtoa_r+0xd62>
  406fd8:	f103 0a01 	add.w	sl, r3, #1
  406fdc:	46b3      	mov	fp, r6
  406fde:	f887 a000 	strb.w	sl, [r7]
  406fe2:	1c7d      	adds	r5, r7, #1
  406fe4:	9e06      	ldr	r6, [sp, #24]
  406fe6:	9409      	str	r4, [sp, #36]	; 0x24
  406fe8:	e49f      	b.n	40692a <_dtoa_r+0x56a>
  406fea:	465a      	mov	r2, fp
  406fec:	46d0      	mov	r8, sl
  406fee:	46b3      	mov	fp, r6
  406ff0:	469a      	mov	sl, r3
  406ff2:	4616      	mov	r6, r2
  406ff4:	e47d      	b.n	4068f2 <_dtoa_r+0x532>
  406ff6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406ff8:	495e      	ldr	r1, [pc, #376]	; (407174 <_dtoa_r+0xdb4>)
  406ffa:	f103 3aff 	add.w	sl, r3, #4294967295
  406ffe:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  407002:	4622      	mov	r2, r4
  407004:	e9d1 0100 	ldrd	r0, r1, [r1]
  407008:	462b      	mov	r3, r5
  40700a:	f001 fe4f 	bl	408cac <__aeabi_dmul>
  40700e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  407012:	4639      	mov	r1, r7
  407014:	4630      	mov	r0, r6
  407016:	f002 f8f9 	bl	40920c <__aeabi_d2iz>
  40701a:	4604      	mov	r4, r0
  40701c:	f7fb ff92 	bl	402f44 <__aeabi_i2d>
  407020:	460b      	mov	r3, r1
  407022:	4602      	mov	r2, r0
  407024:	4639      	mov	r1, r7
  407026:	4630      	mov	r0, r6
  407028:	f7fb fe3e 	bl	402ca8 <__aeabi_dsub>
  40702c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40702e:	460f      	mov	r7, r1
  407030:	9908      	ldr	r1, [sp, #32]
  407032:	3430      	adds	r4, #48	; 0x30
  407034:	2b01      	cmp	r3, #1
  407036:	4606      	mov	r6, r0
  407038:	700c      	strb	r4, [r1, #0]
  40703a:	f101 0501 	add.w	r5, r1, #1
  40703e:	d01f      	beq.n	407080 <_dtoa_r+0xcc0>
  407040:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407042:	9a08      	ldr	r2, [sp, #32]
  407044:	46a8      	mov	r8, r5
  407046:	4413      	add	r3, r2
  407048:	469b      	mov	fp, r3
  40704a:	2200      	movs	r2, #0
  40704c:	4b4b      	ldr	r3, [pc, #300]	; (40717c <_dtoa_r+0xdbc>)
  40704e:	4630      	mov	r0, r6
  407050:	4639      	mov	r1, r7
  407052:	f001 fe2b 	bl	408cac <__aeabi_dmul>
  407056:	460f      	mov	r7, r1
  407058:	4606      	mov	r6, r0
  40705a:	f002 f8d7 	bl	40920c <__aeabi_d2iz>
  40705e:	4604      	mov	r4, r0
  407060:	f7fb ff70 	bl	402f44 <__aeabi_i2d>
  407064:	4602      	mov	r2, r0
  407066:	460b      	mov	r3, r1
  407068:	4630      	mov	r0, r6
  40706a:	4639      	mov	r1, r7
  40706c:	f7fb fe1c 	bl	402ca8 <__aeabi_dsub>
  407070:	3430      	adds	r4, #48	; 0x30
  407072:	f808 4b01 	strb.w	r4, [r8], #1
  407076:	45c3      	cmp	fp, r8
  407078:	4606      	mov	r6, r0
  40707a:	460f      	mov	r7, r1
  40707c:	d1e5      	bne.n	40704a <_dtoa_r+0xc8a>
  40707e:	4455      	add	r5, sl
  407080:	2200      	movs	r2, #0
  407082:	4b3f      	ldr	r3, [pc, #252]	; (407180 <_dtoa_r+0xdc0>)
  407084:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  407088:	f7fb fe10 	bl	402cac <__adddf3>
  40708c:	4632      	mov	r2, r6
  40708e:	463b      	mov	r3, r7
  407090:	f002 f87e 	bl	409190 <__aeabi_dcmplt>
  407094:	2800      	cmp	r0, #0
  407096:	d04c      	beq.n	407132 <_dtoa_r+0xd72>
  407098:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40709a:	9303      	str	r3, [sp, #12]
  40709c:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4070a0:	f7ff bb44 	b.w	40672c <_dtoa_r+0x36c>
  4070a4:	f04f 0800 	mov.w	r8, #0
  4070a8:	4646      	mov	r6, r8
  4070aa:	e6a7      	b.n	406dfc <_dtoa_r+0xa3c>
  4070ac:	9b06      	ldr	r3, [sp, #24]
  4070ae:	9a07      	ldr	r2, [sp, #28]
  4070b0:	1a9d      	subs	r5, r3, r2
  4070b2:	2300      	movs	r3, #0
  4070b4:	f7ff bb70 	b.w	406798 <_dtoa_r+0x3d8>
  4070b8:	2700      	movs	r7, #0
  4070ba:	e6c9      	b.n	406e50 <_dtoa_r+0xa90>
  4070bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4070be:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4070c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4070c4:	9d06      	ldr	r5, [sp, #24]
  4070c6:	f7ff bb67 	b.w	406798 <_dtoa_r+0x3d8>
  4070ca:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
  4070ce:	f04f 0802 	mov.w	r8, #2
  4070d2:	e4d3      	b.n	406a7c <_dtoa_r+0x6bc>
  4070d4:	9409      	str	r4, [sp, #36]	; 0x24
  4070d6:	e5a0      	b.n	406c1a <_dtoa_r+0x85a>
  4070d8:	9b07      	ldr	r3, [sp, #28]
  4070da:	2b00      	cmp	r3, #0
  4070dc:	f43f aebe 	beq.w	406e5c <_dtoa_r+0xa9c>
  4070e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4070e2:	2b00      	cmp	r3, #0
  4070e4:	f77f aee2 	ble.w	406eac <_dtoa_r+0xaec>
  4070e8:	2200      	movs	r2, #0
  4070ea:	4b24      	ldr	r3, [pc, #144]	; (40717c <_dtoa_r+0xdbc>)
  4070ec:	4630      	mov	r0, r6
  4070ee:	4639      	mov	r1, r7
  4070f0:	f001 fddc 	bl	408cac <__aeabi_dmul>
  4070f4:	4606      	mov	r6, r0
  4070f6:	460f      	mov	r7, r1
  4070f8:	f108 0001 	add.w	r0, r8, #1
  4070fc:	f7fb ff22 	bl	402f44 <__aeabi_i2d>
  407100:	4632      	mov	r2, r6
  407102:	463b      	mov	r3, r7
  407104:	f001 fdd2 	bl	408cac <__aeabi_dmul>
  407108:	2200      	movs	r2, #0
  40710a:	4b18      	ldr	r3, [pc, #96]	; (40716c <_dtoa_r+0xdac>)
  40710c:	f7fb fdce 	bl	402cac <__adddf3>
  407110:	9a03      	ldr	r2, [sp, #12]
  407112:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407114:	3a01      	subs	r2, #1
  407116:	4604      	mov	r4, r0
  407118:	9213      	str	r2, [sp, #76]	; 0x4c
  40711a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40711e:	9312      	str	r3, [sp, #72]	; 0x48
  407120:	e4cd      	b.n	406abe <_dtoa_r+0x6fe>
  407122:	2239      	movs	r2, #57	; 0x39
  407124:	46b3      	mov	fp, r6
  407126:	9409      	str	r4, [sp, #36]	; 0x24
  407128:	9e06      	ldr	r6, [sp, #24]
  40712a:	703a      	strb	r2, [r7, #0]
  40712c:	1c7d      	adds	r5, r7, #1
  40712e:	f7ff bbee 	b.w	40690e <_dtoa_r+0x54e>
  407132:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  407136:	2000      	movs	r0, #0
  407138:	4911      	ldr	r1, [pc, #68]	; (407180 <_dtoa_r+0xdc0>)
  40713a:	f7fb fdb5 	bl	402ca8 <__aeabi_dsub>
  40713e:	4632      	mov	r2, r6
  407140:	463b      	mov	r3, r7
  407142:	f002 f843 	bl	4091cc <__aeabi_dcmpgt>
  407146:	b908      	cbnz	r0, 40714c <_dtoa_r+0xd8c>
  407148:	e6b0      	b.n	406eac <_dtoa_r+0xaec>
  40714a:	4615      	mov	r5, r2
  40714c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407150:	1e6a      	subs	r2, r5, #1
  407152:	2b30      	cmp	r3, #48	; 0x30
  407154:	d0f9      	beq.n	40714a <_dtoa_r+0xd8a>
  407156:	e531      	b.n	406bbc <_dtoa_r+0x7fc>
  407158:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40715a:	9303      	str	r3, [sp, #12]
  40715c:	f7ff bae6 	b.w	40672c <_dtoa_r+0x36c>
  407160:	f1ba 0f00 	cmp.w	sl, #0
  407164:	f47f ad7b 	bne.w	406c5e <_dtoa_r+0x89e>
  407168:	e661      	b.n	406e2e <_dtoa_r+0xa6e>
  40716a:	bf00      	nop
  40716c:	401c0000 	.word	0x401c0000
  407170:	40140000 	.word	0x40140000
  407174:	0040a120 	.word	0x0040a120
  407178:	0040a1e8 	.word	0x0040a1e8
  40717c:	40240000 	.word	0x40240000
  407180:	3fe00000 	.word	0x3fe00000
  407184:	2b39      	cmp	r3, #57	; 0x39
  407186:	f8cd b018 	str.w	fp, [sp, #24]
  40718a:	46d0      	mov	r8, sl
  40718c:	f8dd b010 	ldr.w	fp, [sp, #16]
  407190:	469a      	mov	sl, r3
  407192:	d0c6      	beq.n	407122 <_dtoa_r+0xd62>
  407194:	f1bb 0f00 	cmp.w	fp, #0
  407198:	f73f aebc 	bgt.w	406f14 <_dtoa_r+0xb54>
  40719c:	e6bc      	b.n	406f18 <_dtoa_r+0xb58>
  40719e:	f47f aebb 	bne.w	406f18 <_dtoa_r+0xb58>
  4071a2:	f01a 0f01 	tst.w	sl, #1
  4071a6:	f43f aeb7 	beq.w	406f18 <_dtoa_r+0xb58>
  4071aa:	e6af      	b.n	406f0c <_dtoa_r+0xb4c>
  4071ac:	f04f 0800 	mov.w	r8, #0
  4071b0:	4646      	mov	r6, r8
  4071b2:	e532      	b.n	406c1a <_dtoa_r+0x85a>
  4071b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4071b6:	2b02      	cmp	r3, #2
  4071b8:	dc21      	bgt.n	4071fe <_dtoa_r+0xe3e>
  4071ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4071bc:	e604      	b.n	406dc8 <_dtoa_r+0xa08>
  4071be:	f04f 0802 	mov.w	r8, #2
  4071c2:	e45b      	b.n	406a7c <_dtoa_r+0x6bc>
  4071c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4071c6:	2b02      	cmp	r3, #2
  4071c8:	dc19      	bgt.n	4071fe <_dtoa_r+0xe3e>
  4071ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4071cc:	e563      	b.n	406c96 <_dtoa_r+0x8d6>
  4071ce:	2400      	movs	r4, #0
  4071d0:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4071d4:	4621      	mov	r1, r4
  4071d6:	4648      	mov	r0, r9
  4071d8:	f000 fdd8 	bl	407d8c <_Balloc>
  4071dc:	f04f 33ff 	mov.w	r3, #4294967295
  4071e0:	9307      	str	r3, [sp, #28]
  4071e2:	930e      	str	r3, [sp, #56]	; 0x38
  4071e4:	2301      	movs	r3, #1
  4071e6:	9008      	str	r0, [sp, #32]
  4071e8:	9423      	str	r4, [sp, #140]	; 0x8c
  4071ea:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4071ee:	930a      	str	r3, [sp, #40]	; 0x28
  4071f0:	f7ff b9ef 	b.w	4065d2 <_dtoa_r+0x212>
  4071f4:	f43f ab3c 	beq.w	406870 <_dtoa_r+0x4b0>
  4071f8:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4071fc:	e523      	b.n	406c46 <_dtoa_r+0x886>
  4071fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407200:	9307      	str	r3, [sp, #28]
  407202:	e5e9      	b.n	406dd8 <_dtoa_r+0xa18>
  407204:	2501      	movs	r5, #1
  407206:	f7ff b9ae 	b.w	406566 <_dtoa_r+0x1a6>
  40720a:	bf00      	nop

0040720c <__sflush_r>:
  40720c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  407210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407214:	b29a      	uxth	r2, r3
  407216:	460d      	mov	r5, r1
  407218:	0711      	lsls	r1, r2, #28
  40721a:	4680      	mov	r8, r0
  40721c:	d43c      	bmi.n	407298 <__sflush_r+0x8c>
  40721e:	686a      	ldr	r2, [r5, #4]
  407220:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407224:	2a00      	cmp	r2, #0
  407226:	81ab      	strh	r3, [r5, #12]
  407228:	dd73      	ble.n	407312 <__sflush_r+0x106>
  40722a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40722c:	2c00      	cmp	r4, #0
  40722e:	d04b      	beq.n	4072c8 <__sflush_r+0xbc>
  407230:	b29b      	uxth	r3, r3
  407232:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407236:	2100      	movs	r1, #0
  407238:	b292      	uxth	r2, r2
  40723a:	f8d8 6000 	ldr.w	r6, [r8]
  40723e:	f8c8 1000 	str.w	r1, [r8]
  407242:	2a00      	cmp	r2, #0
  407244:	d069      	beq.n	40731a <__sflush_r+0x10e>
  407246:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407248:	075f      	lsls	r7, r3, #29
  40724a:	d505      	bpl.n	407258 <__sflush_r+0x4c>
  40724c:	6869      	ldr	r1, [r5, #4]
  40724e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407250:	1a52      	subs	r2, r2, r1
  407252:	b10b      	cbz	r3, 407258 <__sflush_r+0x4c>
  407254:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407256:	1ad2      	subs	r2, r2, r3
  407258:	2300      	movs	r3, #0
  40725a:	69e9      	ldr	r1, [r5, #28]
  40725c:	4640      	mov	r0, r8
  40725e:	47a0      	blx	r4
  407260:	1c44      	adds	r4, r0, #1
  407262:	d03c      	beq.n	4072de <__sflush_r+0xd2>
  407264:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  407268:	6929      	ldr	r1, [r5, #16]
  40726a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40726e:	2200      	movs	r2, #0
  407270:	81ab      	strh	r3, [r5, #12]
  407272:	04db      	lsls	r3, r3, #19
  407274:	e885 0006 	stmia.w	r5, {r1, r2}
  407278:	d449      	bmi.n	40730e <__sflush_r+0x102>
  40727a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40727c:	f8c8 6000 	str.w	r6, [r8]
  407280:	b311      	cbz	r1, 4072c8 <__sflush_r+0xbc>
  407282:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407286:	4299      	cmp	r1, r3
  407288:	d002      	beq.n	407290 <__sflush_r+0x84>
  40728a:	4640      	mov	r0, r8
  40728c:	f000 f9be 	bl	40760c <_free_r>
  407290:	2000      	movs	r0, #0
  407292:	6328      	str	r0, [r5, #48]	; 0x30
  407294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407298:	692e      	ldr	r6, [r5, #16]
  40729a:	b1ae      	cbz	r6, 4072c8 <__sflush_r+0xbc>
  40729c:	0790      	lsls	r0, r2, #30
  40729e:	682c      	ldr	r4, [r5, #0]
  4072a0:	bf0c      	ite	eq
  4072a2:	696b      	ldreq	r3, [r5, #20]
  4072a4:	2300      	movne	r3, #0
  4072a6:	602e      	str	r6, [r5, #0]
  4072a8:	1ba4      	subs	r4, r4, r6
  4072aa:	60ab      	str	r3, [r5, #8]
  4072ac:	e00a      	b.n	4072c4 <__sflush_r+0xb8>
  4072ae:	4623      	mov	r3, r4
  4072b0:	4632      	mov	r2, r6
  4072b2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4072b4:	69e9      	ldr	r1, [r5, #28]
  4072b6:	4640      	mov	r0, r8
  4072b8:	47b8      	blx	r7
  4072ba:	2800      	cmp	r0, #0
  4072bc:	eba4 0400 	sub.w	r4, r4, r0
  4072c0:	4406      	add	r6, r0
  4072c2:	dd04      	ble.n	4072ce <__sflush_r+0xc2>
  4072c4:	2c00      	cmp	r4, #0
  4072c6:	dcf2      	bgt.n	4072ae <__sflush_r+0xa2>
  4072c8:	2000      	movs	r0, #0
  4072ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072ce:	89ab      	ldrh	r3, [r5, #12]
  4072d0:	f04f 30ff 	mov.w	r0, #4294967295
  4072d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4072d8:	81ab      	strh	r3, [r5, #12]
  4072da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072de:	f8d8 2000 	ldr.w	r2, [r8]
  4072e2:	2a1d      	cmp	r2, #29
  4072e4:	d8f3      	bhi.n	4072ce <__sflush_r+0xc2>
  4072e6:	4b1a      	ldr	r3, [pc, #104]	; (407350 <__sflush_r+0x144>)
  4072e8:	40d3      	lsrs	r3, r2
  4072ea:	f003 0301 	and.w	r3, r3, #1
  4072ee:	f083 0401 	eor.w	r4, r3, #1
  4072f2:	2b00      	cmp	r3, #0
  4072f4:	d0eb      	beq.n	4072ce <__sflush_r+0xc2>
  4072f6:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4072fa:	6929      	ldr	r1, [r5, #16]
  4072fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407300:	6029      	str	r1, [r5, #0]
  407302:	04d9      	lsls	r1, r3, #19
  407304:	606c      	str	r4, [r5, #4]
  407306:	81ab      	strh	r3, [r5, #12]
  407308:	d5b7      	bpl.n	40727a <__sflush_r+0x6e>
  40730a:	2a00      	cmp	r2, #0
  40730c:	d1b5      	bne.n	40727a <__sflush_r+0x6e>
  40730e:	6528      	str	r0, [r5, #80]	; 0x50
  407310:	e7b3      	b.n	40727a <__sflush_r+0x6e>
  407312:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  407314:	2a00      	cmp	r2, #0
  407316:	dc88      	bgt.n	40722a <__sflush_r+0x1e>
  407318:	e7d6      	b.n	4072c8 <__sflush_r+0xbc>
  40731a:	2301      	movs	r3, #1
  40731c:	69e9      	ldr	r1, [r5, #28]
  40731e:	4640      	mov	r0, r8
  407320:	47a0      	blx	r4
  407322:	1c43      	adds	r3, r0, #1
  407324:	4602      	mov	r2, r0
  407326:	d002      	beq.n	40732e <__sflush_r+0x122>
  407328:	89ab      	ldrh	r3, [r5, #12]
  40732a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40732c:	e78c      	b.n	407248 <__sflush_r+0x3c>
  40732e:	f8d8 3000 	ldr.w	r3, [r8]
  407332:	2b00      	cmp	r3, #0
  407334:	d0f8      	beq.n	407328 <__sflush_r+0x11c>
  407336:	2b1d      	cmp	r3, #29
  407338:	d001      	beq.n	40733e <__sflush_r+0x132>
  40733a:	2b16      	cmp	r3, #22
  40733c:	d102      	bne.n	407344 <__sflush_r+0x138>
  40733e:	f8c8 6000 	str.w	r6, [r8]
  407342:	e7c1      	b.n	4072c8 <__sflush_r+0xbc>
  407344:	89ab      	ldrh	r3, [r5, #12]
  407346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40734a:	81ab      	strh	r3, [r5, #12]
  40734c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407350:	20400001 	.word	0x20400001

00407354 <_fflush_r>:
  407354:	b510      	push	{r4, lr}
  407356:	4604      	mov	r4, r0
  407358:	b082      	sub	sp, #8
  40735a:	b108      	cbz	r0, 407360 <_fflush_r+0xc>
  40735c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40735e:	b153      	cbz	r3, 407376 <_fflush_r+0x22>
  407360:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407364:	b908      	cbnz	r0, 40736a <_fflush_r+0x16>
  407366:	b002      	add	sp, #8
  407368:	bd10      	pop	{r4, pc}
  40736a:	4620      	mov	r0, r4
  40736c:	b002      	add	sp, #8
  40736e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407372:	f7ff bf4b 	b.w	40720c <__sflush_r>
  407376:	9101      	str	r1, [sp, #4]
  407378:	f000 f880 	bl	40747c <__sinit>
  40737c:	9901      	ldr	r1, [sp, #4]
  40737e:	e7ef      	b.n	407360 <_fflush_r+0xc>

00407380 <_cleanup_r>:
  407380:	4901      	ldr	r1, [pc, #4]	; (407388 <_cleanup_r+0x8>)
  407382:	f000 bbaf 	b.w	407ae4 <_fwalk_reent>
  407386:	bf00      	nop
  407388:	00408b85 	.word	0x00408b85

0040738c <__sinit.part.1>:
  40738c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407390:	4607      	mov	r7, r0
  407392:	4835      	ldr	r0, [pc, #212]	; (407468 <__sinit.part.1+0xdc>)
  407394:	687d      	ldr	r5, [r7, #4]
  407396:	2400      	movs	r4, #0
  407398:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40739c:	2304      	movs	r3, #4
  40739e:	2103      	movs	r1, #3
  4073a0:	63f8      	str	r0, [r7, #60]	; 0x3c
  4073a2:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  4073a6:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  4073aa:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  4073ae:	b083      	sub	sp, #12
  4073b0:	602c      	str	r4, [r5, #0]
  4073b2:	606c      	str	r4, [r5, #4]
  4073b4:	60ac      	str	r4, [r5, #8]
  4073b6:	666c      	str	r4, [r5, #100]	; 0x64
  4073b8:	81ec      	strh	r4, [r5, #14]
  4073ba:	612c      	str	r4, [r5, #16]
  4073bc:	616c      	str	r4, [r5, #20]
  4073be:	61ac      	str	r4, [r5, #24]
  4073c0:	81ab      	strh	r3, [r5, #12]
  4073c2:	4621      	mov	r1, r4
  4073c4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4073c8:	2208      	movs	r2, #8
  4073ca:	f7fc f9c1 	bl	403750 <memset>
  4073ce:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40746c <__sinit.part.1+0xe0>
  4073d2:	68be      	ldr	r6, [r7, #8]
  4073d4:	f8df a098 	ldr.w	sl, [pc, #152]	; 407470 <__sinit.part.1+0xe4>
  4073d8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 407474 <__sinit.part.1+0xe8>
  4073dc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407478 <__sinit.part.1+0xec>
  4073e0:	2301      	movs	r3, #1
  4073e2:	2209      	movs	r2, #9
  4073e4:	f8c5 b020 	str.w	fp, [r5, #32]
  4073e8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4073ec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4073f0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4073f4:	61ed      	str	r5, [r5, #28]
  4073f6:	4621      	mov	r1, r4
  4073f8:	81f3      	strh	r3, [r6, #14]
  4073fa:	81b2      	strh	r2, [r6, #12]
  4073fc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  407400:	6034      	str	r4, [r6, #0]
  407402:	6074      	str	r4, [r6, #4]
  407404:	60b4      	str	r4, [r6, #8]
  407406:	6674      	str	r4, [r6, #100]	; 0x64
  407408:	6134      	str	r4, [r6, #16]
  40740a:	6174      	str	r4, [r6, #20]
  40740c:	61b4      	str	r4, [r6, #24]
  40740e:	2208      	movs	r2, #8
  407410:	9301      	str	r3, [sp, #4]
  407412:	f7fc f99d 	bl	403750 <memset>
  407416:	68fd      	ldr	r5, [r7, #12]
  407418:	2012      	movs	r0, #18
  40741a:	2202      	movs	r2, #2
  40741c:	61f6      	str	r6, [r6, #28]
  40741e:	f8c6 b020 	str.w	fp, [r6, #32]
  407422:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  407426:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40742a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40742e:	4621      	mov	r1, r4
  407430:	81a8      	strh	r0, [r5, #12]
  407432:	81ea      	strh	r2, [r5, #14]
  407434:	602c      	str	r4, [r5, #0]
  407436:	606c      	str	r4, [r5, #4]
  407438:	60ac      	str	r4, [r5, #8]
  40743a:	666c      	str	r4, [r5, #100]	; 0x64
  40743c:	612c      	str	r4, [r5, #16]
  40743e:	616c      	str	r4, [r5, #20]
  407440:	61ac      	str	r4, [r5, #24]
  407442:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407446:	2208      	movs	r2, #8
  407448:	f7fc f982 	bl	403750 <memset>
  40744c:	9b01      	ldr	r3, [sp, #4]
  40744e:	61ed      	str	r5, [r5, #28]
  407450:	f8c5 b020 	str.w	fp, [r5, #32]
  407454:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407458:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40745c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407460:	63bb      	str	r3, [r7, #56]	; 0x38
  407462:	b003      	add	sp, #12
  407464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407468:	00407381 	.word	0x00407381
  40746c:	0040878d 	.word	0x0040878d
  407470:	004087b1 	.word	0x004087b1
  407474:	004087ed 	.word	0x004087ed
  407478:	0040880d 	.word	0x0040880d

0040747c <__sinit>:
  40747c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40747e:	b103      	cbz	r3, 407482 <__sinit+0x6>
  407480:	4770      	bx	lr
  407482:	f7ff bf83 	b.w	40738c <__sinit.part.1>
  407486:	bf00      	nop

00407488 <__sfp_lock_acquire>:
  407488:	4770      	bx	lr
  40748a:	bf00      	nop

0040748c <__sfp_lock_release>:
  40748c:	4770      	bx	lr
  40748e:	bf00      	nop

00407490 <__libc_fini_array>:
  407490:	b538      	push	{r3, r4, r5, lr}
  407492:	4d07      	ldr	r5, [pc, #28]	; (4074b0 <__libc_fini_array+0x20>)
  407494:	4c07      	ldr	r4, [pc, #28]	; (4074b4 <__libc_fini_array+0x24>)
  407496:	1b2c      	subs	r4, r5, r4
  407498:	10a4      	asrs	r4, r4, #2
  40749a:	d005      	beq.n	4074a8 <__libc_fini_array+0x18>
  40749c:	3c01      	subs	r4, #1
  40749e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4074a2:	4798      	blx	r3
  4074a4:	2c00      	cmp	r4, #0
  4074a6:	d1f9      	bne.n	40749c <__libc_fini_array+0xc>
  4074a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4074ac:	f002 bec0 	b.w	40a230 <_fini>
  4074b0:	0040a240 	.word	0x0040a240
  4074b4:	0040a23c 	.word	0x0040a23c

004074b8 <__fputwc>:
  4074b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074bc:	b082      	sub	sp, #8
  4074be:	4606      	mov	r6, r0
  4074c0:	460f      	mov	r7, r1
  4074c2:	4614      	mov	r4, r2
  4074c4:	f000 fb3a 	bl	407b3c <__locale_mb_cur_max>
  4074c8:	2801      	cmp	r0, #1
  4074ca:	d032      	beq.n	407532 <__fputwc+0x7a>
  4074cc:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4074d0:	463a      	mov	r2, r7
  4074d2:	a901      	add	r1, sp, #4
  4074d4:	4630      	mov	r0, r6
  4074d6:	f001 fa73 	bl	4089c0 <_wcrtomb_r>
  4074da:	f1b0 3fff 	cmp.w	r0, #4294967295
  4074de:	4680      	mov	r8, r0
  4074e0:	d020      	beq.n	407524 <__fputwc+0x6c>
  4074e2:	b370      	cbz	r0, 407542 <__fputwc+0x8a>
  4074e4:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4074e8:	2500      	movs	r5, #0
  4074ea:	e008      	b.n	4074fe <__fputwc+0x46>
  4074ec:	6823      	ldr	r3, [r4, #0]
  4074ee:	1c5a      	adds	r2, r3, #1
  4074f0:	6022      	str	r2, [r4, #0]
  4074f2:	7019      	strb	r1, [r3, #0]
  4074f4:	3501      	adds	r5, #1
  4074f6:	4545      	cmp	r5, r8
  4074f8:	d223      	bcs.n	407542 <__fputwc+0x8a>
  4074fa:	ab01      	add	r3, sp, #4
  4074fc:	5d59      	ldrb	r1, [r3, r5]
  4074fe:	68a3      	ldr	r3, [r4, #8]
  407500:	3b01      	subs	r3, #1
  407502:	2b00      	cmp	r3, #0
  407504:	60a3      	str	r3, [r4, #8]
  407506:	daf1      	bge.n	4074ec <__fputwc+0x34>
  407508:	69a2      	ldr	r2, [r4, #24]
  40750a:	4293      	cmp	r3, r2
  40750c:	db01      	blt.n	407512 <__fputwc+0x5a>
  40750e:	290a      	cmp	r1, #10
  407510:	d1ec      	bne.n	4074ec <__fputwc+0x34>
  407512:	4622      	mov	r2, r4
  407514:	4630      	mov	r0, r6
  407516:	f001 f9fd 	bl	408914 <__swbuf_r>
  40751a:	1c43      	adds	r3, r0, #1
  40751c:	d1ea      	bne.n	4074f4 <__fputwc+0x3c>
  40751e:	b002      	add	sp, #8
  407520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407524:	89a3      	ldrh	r3, [r4, #12]
  407526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40752a:	81a3      	strh	r3, [r4, #12]
  40752c:	b002      	add	sp, #8
  40752e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407532:	1e7b      	subs	r3, r7, #1
  407534:	2bfe      	cmp	r3, #254	; 0xfe
  407536:	d8c9      	bhi.n	4074cc <__fputwc+0x14>
  407538:	b2f9      	uxtb	r1, r7
  40753a:	4680      	mov	r8, r0
  40753c:	f88d 1004 	strb.w	r1, [sp, #4]
  407540:	e7d2      	b.n	4074e8 <__fputwc+0x30>
  407542:	4638      	mov	r0, r7
  407544:	b002      	add	sp, #8
  407546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40754a:	bf00      	nop

0040754c <_fputwc_r>:
  40754c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407550:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  407554:	d10a      	bne.n	40756c <_fputwc_r+0x20>
  407556:	b410      	push	{r4}
  407558:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40755a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40755e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  407562:	6654      	str	r4, [r2, #100]	; 0x64
  407564:	8193      	strh	r3, [r2, #12]
  407566:	bc10      	pop	{r4}
  407568:	f7ff bfa6 	b.w	4074b8 <__fputwc>
  40756c:	f7ff bfa4 	b.w	4074b8 <__fputwc>

00407570 <_malloc_trim_r>:
  407570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407572:	460c      	mov	r4, r1
  407574:	4f22      	ldr	r7, [pc, #136]	; (407600 <_malloc_trim_r+0x90>)
  407576:	4606      	mov	r6, r0
  407578:	f7fc f938 	bl	4037ec <__malloc_lock>
  40757c:	68bb      	ldr	r3, [r7, #8]
  40757e:	685d      	ldr	r5, [r3, #4]
  407580:	f025 0503 	bic.w	r5, r5, #3
  407584:	1b29      	subs	r1, r5, r4
  407586:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40758a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40758e:	f021 010f 	bic.w	r1, r1, #15
  407592:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407596:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40759a:	db07      	blt.n	4075ac <_malloc_trim_r+0x3c>
  40759c:	2100      	movs	r1, #0
  40759e:	4630      	mov	r0, r6
  4075a0:	f7fc f928 	bl	4037f4 <_sbrk_r>
  4075a4:	68bb      	ldr	r3, [r7, #8]
  4075a6:	442b      	add	r3, r5
  4075a8:	4298      	cmp	r0, r3
  4075aa:	d004      	beq.n	4075b6 <_malloc_trim_r+0x46>
  4075ac:	4630      	mov	r0, r6
  4075ae:	f7fc f91f 	bl	4037f0 <__malloc_unlock>
  4075b2:	2000      	movs	r0, #0
  4075b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4075b6:	4261      	negs	r1, r4
  4075b8:	4630      	mov	r0, r6
  4075ba:	f7fc f91b 	bl	4037f4 <_sbrk_r>
  4075be:	3001      	adds	r0, #1
  4075c0:	d00d      	beq.n	4075de <_malloc_trim_r+0x6e>
  4075c2:	4b10      	ldr	r3, [pc, #64]	; (407604 <_malloc_trim_r+0x94>)
  4075c4:	68ba      	ldr	r2, [r7, #8]
  4075c6:	6819      	ldr	r1, [r3, #0]
  4075c8:	1b2d      	subs	r5, r5, r4
  4075ca:	f045 0501 	orr.w	r5, r5, #1
  4075ce:	4630      	mov	r0, r6
  4075d0:	1b09      	subs	r1, r1, r4
  4075d2:	6055      	str	r5, [r2, #4]
  4075d4:	6019      	str	r1, [r3, #0]
  4075d6:	f7fc f90b 	bl	4037f0 <__malloc_unlock>
  4075da:	2001      	movs	r0, #1
  4075dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4075de:	2100      	movs	r1, #0
  4075e0:	4630      	mov	r0, r6
  4075e2:	f7fc f907 	bl	4037f4 <_sbrk_r>
  4075e6:	68ba      	ldr	r2, [r7, #8]
  4075e8:	1a83      	subs	r3, r0, r2
  4075ea:	2b0f      	cmp	r3, #15
  4075ec:	ddde      	ble.n	4075ac <_malloc_trim_r+0x3c>
  4075ee:	4c06      	ldr	r4, [pc, #24]	; (407608 <_malloc_trim_r+0x98>)
  4075f0:	4904      	ldr	r1, [pc, #16]	; (407604 <_malloc_trim_r+0x94>)
  4075f2:	6824      	ldr	r4, [r4, #0]
  4075f4:	f043 0301 	orr.w	r3, r3, #1
  4075f8:	1b00      	subs	r0, r0, r4
  4075fa:	6053      	str	r3, [r2, #4]
  4075fc:	6008      	str	r0, [r1, #0]
  4075fe:	e7d5      	b.n	4075ac <_malloc_trim_r+0x3c>
  407600:	2000052c 	.word	0x2000052c
  407604:	20000dd8 	.word	0x20000dd8
  407608:	20000938 	.word	0x20000938

0040760c <_free_r>:
  40760c:	2900      	cmp	r1, #0
  40760e:	d045      	beq.n	40769c <_free_r+0x90>
  407610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407614:	460d      	mov	r5, r1
  407616:	4680      	mov	r8, r0
  407618:	f7fc f8e8 	bl	4037ec <__malloc_lock>
  40761c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407620:	496a      	ldr	r1, [pc, #424]	; (4077cc <_free_r+0x1c0>)
  407622:	f1a5 0408 	sub.w	r4, r5, #8
  407626:	f027 0301 	bic.w	r3, r7, #1
  40762a:	18e2      	adds	r2, r4, r3
  40762c:	688e      	ldr	r6, [r1, #8]
  40762e:	6850      	ldr	r0, [r2, #4]
  407630:	42b2      	cmp	r2, r6
  407632:	f020 0003 	bic.w	r0, r0, #3
  407636:	d062      	beq.n	4076fe <_free_r+0xf2>
  407638:	07fe      	lsls	r6, r7, #31
  40763a:	6050      	str	r0, [r2, #4]
  40763c:	d40b      	bmi.n	407656 <_free_r+0x4a>
  40763e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407642:	f101 0e08 	add.w	lr, r1, #8
  407646:	1be4      	subs	r4, r4, r7
  407648:	68a5      	ldr	r5, [r4, #8]
  40764a:	443b      	add	r3, r7
  40764c:	4575      	cmp	r5, lr
  40764e:	d06f      	beq.n	407730 <_free_r+0x124>
  407650:	68e7      	ldr	r7, [r4, #12]
  407652:	60ef      	str	r7, [r5, #12]
  407654:	60bd      	str	r5, [r7, #8]
  407656:	1815      	adds	r5, r2, r0
  407658:	686d      	ldr	r5, [r5, #4]
  40765a:	07ed      	lsls	r5, r5, #31
  40765c:	d542      	bpl.n	4076e4 <_free_r+0xd8>
  40765e:	f043 0201 	orr.w	r2, r3, #1
  407662:	6062      	str	r2, [r4, #4]
  407664:	50e3      	str	r3, [r4, r3]
  407666:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40766a:	d218      	bcs.n	40769e <_free_r+0x92>
  40766c:	08db      	lsrs	r3, r3, #3
  40766e:	6848      	ldr	r0, [r1, #4]
  407670:	109d      	asrs	r5, r3, #2
  407672:	2201      	movs	r2, #1
  407674:	3301      	adds	r3, #1
  407676:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  40767a:	fa02 f505 	lsl.w	r5, r2, r5
  40767e:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
  407682:	4328      	orrs	r0, r5
  407684:	3a08      	subs	r2, #8
  407686:	60e2      	str	r2, [r4, #12]
  407688:	60a7      	str	r7, [r4, #8]
  40768a:	6048      	str	r0, [r1, #4]
  40768c:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  407690:	60fc      	str	r4, [r7, #12]
  407692:	4640      	mov	r0, r8
  407694:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407698:	f7fc b8aa 	b.w	4037f0 <__malloc_unlock>
  40769c:	4770      	bx	lr
  40769e:	0a5a      	lsrs	r2, r3, #9
  4076a0:	2a04      	cmp	r2, #4
  4076a2:	d853      	bhi.n	40774c <_free_r+0x140>
  4076a4:	099a      	lsrs	r2, r3, #6
  4076a6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4076aa:	007f      	lsls	r7, r7, #1
  4076ac:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4076b0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4076b4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4076b8:	3808      	subs	r0, #8
  4076ba:	4290      	cmp	r0, r2
  4076bc:	4943      	ldr	r1, [pc, #268]	; (4077cc <_free_r+0x1c0>)
  4076be:	d04d      	beq.n	40775c <_free_r+0x150>
  4076c0:	6851      	ldr	r1, [r2, #4]
  4076c2:	f021 0103 	bic.w	r1, r1, #3
  4076c6:	428b      	cmp	r3, r1
  4076c8:	d202      	bcs.n	4076d0 <_free_r+0xc4>
  4076ca:	6892      	ldr	r2, [r2, #8]
  4076cc:	4290      	cmp	r0, r2
  4076ce:	d1f7      	bne.n	4076c0 <_free_r+0xb4>
  4076d0:	68d0      	ldr	r0, [r2, #12]
  4076d2:	60e0      	str	r0, [r4, #12]
  4076d4:	60a2      	str	r2, [r4, #8]
  4076d6:	6084      	str	r4, [r0, #8]
  4076d8:	60d4      	str	r4, [r2, #12]
  4076da:	4640      	mov	r0, r8
  4076dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4076e0:	f7fc b886 	b.w	4037f0 <__malloc_unlock>
  4076e4:	6895      	ldr	r5, [r2, #8]
  4076e6:	4f3a      	ldr	r7, [pc, #232]	; (4077d0 <_free_r+0x1c4>)
  4076e8:	4403      	add	r3, r0
  4076ea:	42bd      	cmp	r5, r7
  4076ec:	d03f      	beq.n	40776e <_free_r+0x162>
  4076ee:	68d0      	ldr	r0, [r2, #12]
  4076f0:	f043 0201 	orr.w	r2, r3, #1
  4076f4:	60e8      	str	r0, [r5, #12]
  4076f6:	6085      	str	r5, [r0, #8]
  4076f8:	6062      	str	r2, [r4, #4]
  4076fa:	50e3      	str	r3, [r4, r3]
  4076fc:	e7b3      	b.n	407666 <_free_r+0x5a>
  4076fe:	07ff      	lsls	r7, r7, #31
  407700:	4403      	add	r3, r0
  407702:	d407      	bmi.n	407714 <_free_r+0x108>
  407704:	f855 5c08 	ldr.w	r5, [r5, #-8]
  407708:	1b64      	subs	r4, r4, r5
  40770a:	68e2      	ldr	r2, [r4, #12]
  40770c:	68a0      	ldr	r0, [r4, #8]
  40770e:	442b      	add	r3, r5
  407710:	60c2      	str	r2, [r0, #12]
  407712:	6090      	str	r0, [r2, #8]
  407714:	4a2f      	ldr	r2, [pc, #188]	; (4077d4 <_free_r+0x1c8>)
  407716:	f043 0001 	orr.w	r0, r3, #1
  40771a:	6812      	ldr	r2, [r2, #0]
  40771c:	6060      	str	r0, [r4, #4]
  40771e:	4293      	cmp	r3, r2
  407720:	608c      	str	r4, [r1, #8]
  407722:	d3b6      	bcc.n	407692 <_free_r+0x86>
  407724:	4b2c      	ldr	r3, [pc, #176]	; (4077d8 <_free_r+0x1cc>)
  407726:	4640      	mov	r0, r8
  407728:	6819      	ldr	r1, [r3, #0]
  40772a:	f7ff ff21 	bl	407570 <_malloc_trim_r>
  40772e:	e7b0      	b.n	407692 <_free_r+0x86>
  407730:	1811      	adds	r1, r2, r0
  407732:	6849      	ldr	r1, [r1, #4]
  407734:	07c9      	lsls	r1, r1, #31
  407736:	d444      	bmi.n	4077c2 <_free_r+0x1b6>
  407738:	6891      	ldr	r1, [r2, #8]
  40773a:	4403      	add	r3, r0
  40773c:	68d2      	ldr	r2, [r2, #12]
  40773e:	f043 0001 	orr.w	r0, r3, #1
  407742:	60ca      	str	r2, [r1, #12]
  407744:	6091      	str	r1, [r2, #8]
  407746:	6060      	str	r0, [r4, #4]
  407748:	50e3      	str	r3, [r4, r3]
  40774a:	e7a2      	b.n	407692 <_free_r+0x86>
  40774c:	2a14      	cmp	r2, #20
  40774e:	d817      	bhi.n	407780 <_free_r+0x174>
  407750:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407754:	007f      	lsls	r7, r7, #1
  407756:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40775a:	e7a9      	b.n	4076b0 <_free_r+0xa4>
  40775c:	10aa      	asrs	r2, r5, #2
  40775e:	684b      	ldr	r3, [r1, #4]
  407760:	2501      	movs	r5, #1
  407762:	fa05 f202 	lsl.w	r2, r5, r2
  407766:	4313      	orrs	r3, r2
  407768:	604b      	str	r3, [r1, #4]
  40776a:	4602      	mov	r2, r0
  40776c:	e7b1      	b.n	4076d2 <_free_r+0xc6>
  40776e:	f043 0201 	orr.w	r2, r3, #1
  407772:	614c      	str	r4, [r1, #20]
  407774:	610c      	str	r4, [r1, #16]
  407776:	60e5      	str	r5, [r4, #12]
  407778:	60a5      	str	r5, [r4, #8]
  40777a:	6062      	str	r2, [r4, #4]
  40777c:	50e3      	str	r3, [r4, r3]
  40777e:	e788      	b.n	407692 <_free_r+0x86>
  407780:	2a54      	cmp	r2, #84	; 0x54
  407782:	d806      	bhi.n	407792 <_free_r+0x186>
  407784:	0b1a      	lsrs	r2, r3, #12
  407786:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40778a:	007f      	lsls	r7, r7, #1
  40778c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407790:	e78e      	b.n	4076b0 <_free_r+0xa4>
  407792:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407796:	d806      	bhi.n	4077a6 <_free_r+0x19a>
  407798:	0bda      	lsrs	r2, r3, #15
  40779a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40779e:	007f      	lsls	r7, r7, #1
  4077a0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4077a4:	e784      	b.n	4076b0 <_free_r+0xa4>
  4077a6:	f240 5054 	movw	r0, #1364	; 0x554
  4077aa:	4282      	cmp	r2, r0
  4077ac:	d806      	bhi.n	4077bc <_free_r+0x1b0>
  4077ae:	0c9a      	lsrs	r2, r3, #18
  4077b0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4077b4:	007f      	lsls	r7, r7, #1
  4077b6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4077ba:	e779      	b.n	4076b0 <_free_r+0xa4>
  4077bc:	27fe      	movs	r7, #254	; 0xfe
  4077be:	257e      	movs	r5, #126	; 0x7e
  4077c0:	e776      	b.n	4076b0 <_free_r+0xa4>
  4077c2:	f043 0201 	orr.w	r2, r3, #1
  4077c6:	6062      	str	r2, [r4, #4]
  4077c8:	50e3      	str	r3, [r4, r3]
  4077ca:	e762      	b.n	407692 <_free_r+0x86>
  4077cc:	2000052c 	.word	0x2000052c
  4077d0:	20000534 	.word	0x20000534
  4077d4:	20000934 	.word	0x20000934
  4077d8:	20000dd4 	.word	0x20000dd4

004077dc <__sfvwrite_r>:
  4077dc:	6893      	ldr	r3, [r2, #8]
  4077de:	2b00      	cmp	r3, #0
  4077e0:	f000 80ab 	beq.w	40793a <__sfvwrite_r+0x15e>
  4077e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4077e8:	898b      	ldrh	r3, [r1, #12]
  4077ea:	b085      	sub	sp, #20
  4077ec:	460c      	mov	r4, r1
  4077ee:	0719      	lsls	r1, r3, #28
  4077f0:	9002      	str	r0, [sp, #8]
  4077f2:	4616      	mov	r6, r2
  4077f4:	d528      	bpl.n	407848 <__sfvwrite_r+0x6c>
  4077f6:	6922      	ldr	r2, [r4, #16]
  4077f8:	b332      	cbz	r2, 407848 <__sfvwrite_r+0x6c>
  4077fa:	f003 0802 	and.w	r8, r3, #2
  4077fe:	fa1f f088 	uxth.w	r0, r8
  407802:	6835      	ldr	r5, [r6, #0]
  407804:	b378      	cbz	r0, 407866 <__sfvwrite_r+0x8a>
  407806:	f04f 0900 	mov.w	r9, #0
  40780a:	46c8      	mov	r8, r9
  40780c:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 407ae0 <__sfvwrite_r+0x304>
  407810:	f1b8 0f00 	cmp.w	r8, #0
  407814:	f000 808b 	beq.w	40792e <__sfvwrite_r+0x152>
  407818:	45d0      	cmp	r8, sl
  40781a:	4643      	mov	r3, r8
  40781c:	464a      	mov	r2, r9
  40781e:	bf28      	it	cs
  407820:	4653      	movcs	r3, sl
  407822:	69e1      	ldr	r1, [r4, #28]
  407824:	9802      	ldr	r0, [sp, #8]
  407826:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407828:	47b8      	blx	r7
  40782a:	2800      	cmp	r0, #0
  40782c:	f340 80a5 	ble.w	40797a <__sfvwrite_r+0x19e>
  407830:	68b3      	ldr	r3, [r6, #8]
  407832:	4481      	add	r9, r0
  407834:	1a1b      	subs	r3, r3, r0
  407836:	ebc0 0808 	rsb	r8, r0, r8
  40783a:	60b3      	str	r3, [r6, #8]
  40783c:	2b00      	cmp	r3, #0
  40783e:	d1e7      	bne.n	407810 <__sfvwrite_r+0x34>
  407840:	2000      	movs	r0, #0
  407842:	b005      	add	sp, #20
  407844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407848:	4621      	mov	r1, r4
  40784a:	9802      	ldr	r0, [sp, #8]
  40784c:	f7fe fcae 	bl	4061ac <__swsetup_r>
  407850:	2800      	cmp	r0, #0
  407852:	f040 813c 	bne.w	407ace <__sfvwrite_r+0x2f2>
  407856:	89a3      	ldrh	r3, [r4, #12]
  407858:	6835      	ldr	r5, [r6, #0]
  40785a:	f003 0802 	and.w	r8, r3, #2
  40785e:	fa1f f088 	uxth.w	r0, r8
  407862:	2800      	cmp	r0, #0
  407864:	d1cf      	bne.n	407806 <__sfvwrite_r+0x2a>
  407866:	f013 0901 	ands.w	r9, r3, #1
  40786a:	f040 8090 	bne.w	40798e <__sfvwrite_r+0x1b2>
  40786e:	464f      	mov	r7, r9
  407870:	9601      	str	r6, [sp, #4]
  407872:	2f00      	cmp	r7, #0
  407874:	d056      	beq.n	407924 <__sfvwrite_r+0x148>
  407876:	059a      	lsls	r2, r3, #22
  407878:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40787c:	d55f      	bpl.n	40793e <__sfvwrite_r+0x162>
  40787e:	4547      	cmp	r7, r8
  407880:	46c2      	mov	sl, r8
  407882:	f0c0 80bf 	bcc.w	407a04 <__sfvwrite_r+0x228>
  407886:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40788a:	f000 80bd 	beq.w	407a08 <__sfvwrite_r+0x22c>
  40788e:	6962      	ldr	r2, [r4, #20]
  407890:	6820      	ldr	r0, [r4, #0]
  407892:	6921      	ldr	r1, [r4, #16]
  407894:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407898:	ebc1 0a00 	rsb	sl, r1, r0
  40789c:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4078a0:	f10a 0001 	add.w	r0, sl, #1
  4078a4:	ea4f 0868 	mov.w	r8, r8, asr #1
  4078a8:	4438      	add	r0, r7
  4078aa:	4540      	cmp	r0, r8
  4078ac:	4642      	mov	r2, r8
  4078ae:	bf84      	itt	hi
  4078b0:	4680      	movhi	r8, r0
  4078b2:	4642      	movhi	r2, r8
  4078b4:	055b      	lsls	r3, r3, #21
  4078b6:	f140 80f2 	bpl.w	407a9e <__sfvwrite_r+0x2c2>
  4078ba:	4611      	mov	r1, r2
  4078bc:	9802      	ldr	r0, [sp, #8]
  4078be:	f7fb fbf3 	bl	4030a8 <_malloc_r>
  4078c2:	4683      	mov	fp, r0
  4078c4:	2800      	cmp	r0, #0
  4078c6:	f000 8105 	beq.w	407ad4 <__sfvwrite_r+0x2f8>
  4078ca:	4652      	mov	r2, sl
  4078cc:	6921      	ldr	r1, [r4, #16]
  4078ce:	f7fb fec9 	bl	403664 <memcpy>
  4078d2:	89a3      	ldrh	r3, [r4, #12]
  4078d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4078d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4078dc:	81a3      	strh	r3, [r4, #12]
  4078de:	ebca 0308 	rsb	r3, sl, r8
  4078e2:	eb0b 000a 	add.w	r0, fp, sl
  4078e6:	f8c4 8014 	str.w	r8, [r4, #20]
  4078ea:	46ba      	mov	sl, r7
  4078ec:	46b8      	mov	r8, r7
  4078ee:	f8c4 b010 	str.w	fp, [r4, #16]
  4078f2:	6020      	str	r0, [r4, #0]
  4078f4:	60a3      	str	r3, [r4, #8]
  4078f6:	4652      	mov	r2, sl
  4078f8:	4649      	mov	r1, r9
  4078fa:	f000 f9e3 	bl	407cc4 <memmove>
  4078fe:	68a0      	ldr	r0, [r4, #8]
  407900:	6823      	ldr	r3, [r4, #0]
  407902:	ebc8 0000 	rsb	r0, r8, r0
  407906:	60a0      	str	r0, [r4, #8]
  407908:	4638      	mov	r0, r7
  40790a:	4453      	add	r3, sl
  40790c:	6023      	str	r3, [r4, #0]
  40790e:	9a01      	ldr	r2, [sp, #4]
  407910:	4481      	add	r9, r0
  407912:	6893      	ldr	r3, [r2, #8]
  407914:	1a3f      	subs	r7, r7, r0
  407916:	1a1b      	subs	r3, r3, r0
  407918:	6093      	str	r3, [r2, #8]
  40791a:	2b00      	cmp	r3, #0
  40791c:	d090      	beq.n	407840 <__sfvwrite_r+0x64>
  40791e:	89a3      	ldrh	r3, [r4, #12]
  407920:	2f00      	cmp	r7, #0
  407922:	d1a8      	bne.n	407876 <__sfvwrite_r+0x9a>
  407924:	f8d5 9000 	ldr.w	r9, [r5]
  407928:	686f      	ldr	r7, [r5, #4]
  40792a:	3508      	adds	r5, #8
  40792c:	e7a1      	b.n	407872 <__sfvwrite_r+0x96>
  40792e:	f8d5 9000 	ldr.w	r9, [r5]
  407932:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407936:	3508      	adds	r5, #8
  407938:	e76a      	b.n	407810 <__sfvwrite_r+0x34>
  40793a:	2000      	movs	r0, #0
  40793c:	4770      	bx	lr
  40793e:	6820      	ldr	r0, [r4, #0]
  407940:	6923      	ldr	r3, [r4, #16]
  407942:	4298      	cmp	r0, r3
  407944:	d803      	bhi.n	40794e <__sfvwrite_r+0x172>
  407946:	6962      	ldr	r2, [r4, #20]
  407948:	4297      	cmp	r7, r2
  40794a:	f080 8083 	bcs.w	407a54 <__sfvwrite_r+0x278>
  40794e:	45b8      	cmp	r8, r7
  407950:	bf28      	it	cs
  407952:	46b8      	movcs	r8, r7
  407954:	4649      	mov	r1, r9
  407956:	4642      	mov	r2, r8
  407958:	f000 f9b4 	bl	407cc4 <memmove>
  40795c:	68a3      	ldr	r3, [r4, #8]
  40795e:	6822      	ldr	r2, [r4, #0]
  407960:	ebc8 0303 	rsb	r3, r8, r3
  407964:	4442      	add	r2, r8
  407966:	60a3      	str	r3, [r4, #8]
  407968:	6022      	str	r2, [r4, #0]
  40796a:	2b00      	cmp	r3, #0
  40796c:	d148      	bne.n	407a00 <__sfvwrite_r+0x224>
  40796e:	4621      	mov	r1, r4
  407970:	9802      	ldr	r0, [sp, #8]
  407972:	f7ff fcef 	bl	407354 <_fflush_r>
  407976:	2800      	cmp	r0, #0
  407978:	d042      	beq.n	407a00 <__sfvwrite_r+0x224>
  40797a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40797e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407982:	f04f 30ff 	mov.w	r0, #4294967295
  407986:	81a3      	strh	r3, [r4, #12]
  407988:	b005      	add	sp, #20
  40798a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40798e:	4680      	mov	r8, r0
  407990:	4682      	mov	sl, r0
  407992:	4681      	mov	r9, r0
  407994:	9001      	str	r0, [sp, #4]
  407996:	f1b9 0f00 	cmp.w	r9, #0
  40799a:	d029      	beq.n	4079f0 <__sfvwrite_r+0x214>
  40799c:	9b01      	ldr	r3, [sp, #4]
  40799e:	2b00      	cmp	r3, #0
  4079a0:	d04b      	beq.n	407a3a <__sfvwrite_r+0x25e>
  4079a2:	45c8      	cmp	r8, r9
  4079a4:	46c3      	mov	fp, r8
  4079a6:	bf28      	it	cs
  4079a8:	46cb      	movcs	fp, r9
  4079aa:	6820      	ldr	r0, [r4, #0]
  4079ac:	6923      	ldr	r3, [r4, #16]
  4079ae:	465f      	mov	r7, fp
  4079b0:	4298      	cmp	r0, r3
  4079b2:	6962      	ldr	r2, [r4, #20]
  4079b4:	d903      	bls.n	4079be <__sfvwrite_r+0x1e2>
  4079b6:	68a3      	ldr	r3, [r4, #8]
  4079b8:	4413      	add	r3, r2
  4079ba:	459b      	cmp	fp, r3
  4079bc:	dc5c      	bgt.n	407a78 <__sfvwrite_r+0x29c>
  4079be:	4593      	cmp	fp, r2
  4079c0:	db24      	blt.n	407a0c <__sfvwrite_r+0x230>
  4079c2:	4613      	mov	r3, r2
  4079c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4079c6:	4652      	mov	r2, sl
  4079c8:	69e1      	ldr	r1, [r4, #28]
  4079ca:	9802      	ldr	r0, [sp, #8]
  4079cc:	47b8      	blx	r7
  4079ce:	1e07      	subs	r7, r0, #0
  4079d0:	ddd3      	ble.n	40797a <__sfvwrite_r+0x19e>
  4079d2:	ebb8 0807 	subs.w	r8, r8, r7
  4079d6:	d027      	beq.n	407a28 <__sfvwrite_r+0x24c>
  4079d8:	68b3      	ldr	r3, [r6, #8]
  4079da:	44ba      	add	sl, r7
  4079dc:	1bdb      	subs	r3, r3, r7
  4079de:	ebc7 0909 	rsb	r9, r7, r9
  4079e2:	60b3      	str	r3, [r6, #8]
  4079e4:	2b00      	cmp	r3, #0
  4079e6:	f43f af2b 	beq.w	407840 <__sfvwrite_r+0x64>
  4079ea:	f1b9 0f00 	cmp.w	r9, #0
  4079ee:	d1d5      	bne.n	40799c <__sfvwrite_r+0x1c0>
  4079f0:	2300      	movs	r3, #0
  4079f2:	f8d5 a000 	ldr.w	sl, [r5]
  4079f6:	f8d5 9004 	ldr.w	r9, [r5, #4]
  4079fa:	9301      	str	r3, [sp, #4]
  4079fc:	3508      	adds	r5, #8
  4079fe:	e7ca      	b.n	407996 <__sfvwrite_r+0x1ba>
  407a00:	4640      	mov	r0, r8
  407a02:	e784      	b.n	40790e <__sfvwrite_r+0x132>
  407a04:	46b8      	mov	r8, r7
  407a06:	46ba      	mov	sl, r7
  407a08:	6820      	ldr	r0, [r4, #0]
  407a0a:	e774      	b.n	4078f6 <__sfvwrite_r+0x11a>
  407a0c:	465a      	mov	r2, fp
  407a0e:	4651      	mov	r1, sl
  407a10:	f000 f958 	bl	407cc4 <memmove>
  407a14:	68a2      	ldr	r2, [r4, #8]
  407a16:	6823      	ldr	r3, [r4, #0]
  407a18:	ebcb 0202 	rsb	r2, fp, r2
  407a1c:	445b      	add	r3, fp
  407a1e:	ebb8 0807 	subs.w	r8, r8, r7
  407a22:	60a2      	str	r2, [r4, #8]
  407a24:	6023      	str	r3, [r4, #0]
  407a26:	d1d7      	bne.n	4079d8 <__sfvwrite_r+0x1fc>
  407a28:	4621      	mov	r1, r4
  407a2a:	9802      	ldr	r0, [sp, #8]
  407a2c:	f7ff fc92 	bl	407354 <_fflush_r>
  407a30:	2800      	cmp	r0, #0
  407a32:	d1a2      	bne.n	40797a <__sfvwrite_r+0x19e>
  407a34:	f8cd 8004 	str.w	r8, [sp, #4]
  407a38:	e7ce      	b.n	4079d8 <__sfvwrite_r+0x1fc>
  407a3a:	464a      	mov	r2, r9
  407a3c:	210a      	movs	r1, #10
  407a3e:	4650      	mov	r0, sl
  407a40:	f000 f8fa 	bl	407c38 <memchr>
  407a44:	2800      	cmp	r0, #0
  407a46:	d03d      	beq.n	407ac4 <__sfvwrite_r+0x2e8>
  407a48:	3001      	adds	r0, #1
  407a4a:	2301      	movs	r3, #1
  407a4c:	ebca 0800 	rsb	r8, sl, r0
  407a50:	9301      	str	r3, [sp, #4]
  407a52:	e7a6      	b.n	4079a2 <__sfvwrite_r+0x1c6>
  407a54:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  407a58:	42bb      	cmp	r3, r7
  407a5a:	bf28      	it	cs
  407a5c:	463b      	movcs	r3, r7
  407a5e:	fb93 f3f2 	sdiv	r3, r3, r2
  407a62:	69e1      	ldr	r1, [r4, #28]
  407a64:	fb02 f303 	mul.w	r3, r2, r3
  407a68:	9802      	ldr	r0, [sp, #8]
  407a6a:	464a      	mov	r2, r9
  407a6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407a6e:	47b0      	blx	r6
  407a70:	2800      	cmp	r0, #0
  407a72:	f73f af4c 	bgt.w	40790e <__sfvwrite_r+0x132>
  407a76:	e780      	b.n	40797a <__sfvwrite_r+0x19e>
  407a78:	461a      	mov	r2, r3
  407a7a:	4651      	mov	r1, sl
  407a7c:	9303      	str	r3, [sp, #12]
  407a7e:	f000 f921 	bl	407cc4 <memmove>
  407a82:	6822      	ldr	r2, [r4, #0]
  407a84:	9b03      	ldr	r3, [sp, #12]
  407a86:	4621      	mov	r1, r4
  407a88:	441a      	add	r2, r3
  407a8a:	6022      	str	r2, [r4, #0]
  407a8c:	9802      	ldr	r0, [sp, #8]
  407a8e:	f7ff fc61 	bl	407354 <_fflush_r>
  407a92:	9b03      	ldr	r3, [sp, #12]
  407a94:	2800      	cmp	r0, #0
  407a96:	f47f af70 	bne.w	40797a <__sfvwrite_r+0x19e>
  407a9a:	461f      	mov	r7, r3
  407a9c:	e799      	b.n	4079d2 <__sfvwrite_r+0x1f6>
  407a9e:	9802      	ldr	r0, [sp, #8]
  407aa0:	f000 fc8a 	bl	4083b8 <_realloc_r>
  407aa4:	4683      	mov	fp, r0
  407aa6:	2800      	cmp	r0, #0
  407aa8:	f47f af19 	bne.w	4078de <__sfvwrite_r+0x102>
  407aac:	9d02      	ldr	r5, [sp, #8]
  407aae:	6921      	ldr	r1, [r4, #16]
  407ab0:	4628      	mov	r0, r5
  407ab2:	f7ff fdab 	bl	40760c <_free_r>
  407ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407aba:	220c      	movs	r2, #12
  407abc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407ac0:	602a      	str	r2, [r5, #0]
  407ac2:	e75c      	b.n	40797e <__sfvwrite_r+0x1a2>
  407ac4:	2301      	movs	r3, #1
  407ac6:	f109 0801 	add.w	r8, r9, #1
  407aca:	9301      	str	r3, [sp, #4]
  407acc:	e769      	b.n	4079a2 <__sfvwrite_r+0x1c6>
  407ace:	f04f 30ff 	mov.w	r0, #4294967295
  407ad2:	e6b6      	b.n	407842 <__sfvwrite_r+0x66>
  407ad4:	9a02      	ldr	r2, [sp, #8]
  407ad6:	230c      	movs	r3, #12
  407ad8:	6013      	str	r3, [r2, #0]
  407ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407ade:	e74e      	b.n	40797e <__sfvwrite_r+0x1a2>
  407ae0:	7ffffc00 	.word	0x7ffffc00

00407ae4 <_fwalk_reent>:
  407ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407ae8:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  407aec:	d01e      	beq.n	407b2c <_fwalk_reent+0x48>
  407aee:	4688      	mov	r8, r1
  407af0:	4607      	mov	r7, r0
  407af2:	f04f 0900 	mov.w	r9, #0
  407af6:	6875      	ldr	r5, [r6, #4]
  407af8:	68b4      	ldr	r4, [r6, #8]
  407afa:	3d01      	subs	r5, #1
  407afc:	d410      	bmi.n	407b20 <_fwalk_reent+0x3c>
  407afe:	89a3      	ldrh	r3, [r4, #12]
  407b00:	3d01      	subs	r5, #1
  407b02:	2b01      	cmp	r3, #1
  407b04:	d908      	bls.n	407b18 <_fwalk_reent+0x34>
  407b06:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407b0a:	3301      	adds	r3, #1
  407b0c:	d004      	beq.n	407b18 <_fwalk_reent+0x34>
  407b0e:	4621      	mov	r1, r4
  407b10:	4638      	mov	r0, r7
  407b12:	47c0      	blx	r8
  407b14:	ea49 0900 	orr.w	r9, r9, r0
  407b18:	1c6b      	adds	r3, r5, #1
  407b1a:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407b1e:	d1ee      	bne.n	407afe <_fwalk_reent+0x1a>
  407b20:	6836      	ldr	r6, [r6, #0]
  407b22:	2e00      	cmp	r6, #0
  407b24:	d1e7      	bne.n	407af6 <_fwalk_reent+0x12>
  407b26:	4648      	mov	r0, r9
  407b28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b2c:	46b1      	mov	r9, r6
  407b2e:	4648      	mov	r0, r9
  407b30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00407b34 <__locale_charset>:
  407b34:	4800      	ldr	r0, [pc, #0]	; (407b38 <__locale_charset+0x4>)
  407b36:	4770      	bx	lr
  407b38:	20000974 	.word	0x20000974

00407b3c <__locale_mb_cur_max>:
  407b3c:	4b01      	ldr	r3, [pc, #4]	; (407b44 <__locale_mb_cur_max+0x8>)
  407b3e:	6818      	ldr	r0, [r3, #0]
  407b40:	4770      	bx	lr
  407b42:	bf00      	nop
  407b44:	20000994 	.word	0x20000994

00407b48 <_localeconv_r>:
  407b48:	4800      	ldr	r0, [pc, #0]	; (407b4c <_localeconv_r+0x4>)
  407b4a:	4770      	bx	lr
  407b4c:	2000093c 	.word	0x2000093c

00407b50 <__swhatbuf_r>:
  407b50:	b570      	push	{r4, r5, r6, lr}
  407b52:	460e      	mov	r6, r1
  407b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407b58:	b090      	sub	sp, #64	; 0x40
  407b5a:	2900      	cmp	r1, #0
  407b5c:	4614      	mov	r4, r2
  407b5e:	461d      	mov	r5, r3
  407b60:	db14      	blt.n	407b8c <__swhatbuf_r+0x3c>
  407b62:	aa01      	add	r2, sp, #4
  407b64:	f001 f850 	bl	408c08 <_fstat_r>
  407b68:	2800      	cmp	r0, #0
  407b6a:	db0f      	blt.n	407b8c <__swhatbuf_r+0x3c>
  407b6c:	9a02      	ldr	r2, [sp, #8]
  407b6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407b72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  407b76:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  407b7a:	fab2 f282 	clz	r2, r2
  407b7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
  407b82:	0952      	lsrs	r2, r2, #5
  407b84:	602a      	str	r2, [r5, #0]
  407b86:	6023      	str	r3, [r4, #0]
  407b88:	b010      	add	sp, #64	; 0x40
  407b8a:	bd70      	pop	{r4, r5, r6, pc}
  407b8c:	89b2      	ldrh	r2, [r6, #12]
  407b8e:	2000      	movs	r0, #0
  407b90:	f002 0280 	and.w	r2, r2, #128	; 0x80
  407b94:	b292      	uxth	r2, r2
  407b96:	6028      	str	r0, [r5, #0]
  407b98:	b11a      	cbz	r2, 407ba2 <__swhatbuf_r+0x52>
  407b9a:	2340      	movs	r3, #64	; 0x40
  407b9c:	6023      	str	r3, [r4, #0]
  407b9e:	b010      	add	sp, #64	; 0x40
  407ba0:	bd70      	pop	{r4, r5, r6, pc}
  407ba2:	4610      	mov	r0, r2
  407ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407ba8:	6023      	str	r3, [r4, #0]
  407baa:	b010      	add	sp, #64	; 0x40
  407bac:	bd70      	pop	{r4, r5, r6, pc}
  407bae:	bf00      	nop

00407bb0 <__smakebuf_r>:
  407bb0:	898a      	ldrh	r2, [r1, #12]
  407bb2:	460b      	mov	r3, r1
  407bb4:	0792      	lsls	r2, r2, #30
  407bb6:	d506      	bpl.n	407bc6 <__smakebuf_r+0x16>
  407bb8:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407bbc:	2101      	movs	r1, #1
  407bbe:	601a      	str	r2, [r3, #0]
  407bc0:	611a      	str	r2, [r3, #16]
  407bc2:	6159      	str	r1, [r3, #20]
  407bc4:	4770      	bx	lr
  407bc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  407bc8:	b083      	sub	sp, #12
  407bca:	ab01      	add	r3, sp, #4
  407bcc:	466a      	mov	r2, sp
  407bce:	460c      	mov	r4, r1
  407bd0:	4605      	mov	r5, r0
  407bd2:	f7ff ffbd 	bl	407b50 <__swhatbuf_r>
  407bd6:	9900      	ldr	r1, [sp, #0]
  407bd8:	4606      	mov	r6, r0
  407bda:	4628      	mov	r0, r5
  407bdc:	f7fb fa64 	bl	4030a8 <_malloc_r>
  407be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407be4:	b1d0      	cbz	r0, 407c1c <__smakebuf_r+0x6c>
  407be6:	e89d 0006 	ldmia.w	sp, {r1, r2}
  407bea:	4f12      	ldr	r7, [pc, #72]	; (407c34 <__smakebuf_r+0x84>)
  407bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407bf0:	63ef      	str	r7, [r5, #60]	; 0x3c
  407bf2:	81a3      	strh	r3, [r4, #12]
  407bf4:	6020      	str	r0, [r4, #0]
  407bf6:	6120      	str	r0, [r4, #16]
  407bf8:	6161      	str	r1, [r4, #20]
  407bfa:	b91a      	cbnz	r2, 407c04 <__smakebuf_r+0x54>
  407bfc:	4333      	orrs	r3, r6
  407bfe:	81a3      	strh	r3, [r4, #12]
  407c00:	b003      	add	sp, #12
  407c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407c04:	4628      	mov	r0, r5
  407c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407c0a:	f001 f811 	bl	408c30 <_isatty_r>
  407c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407c12:	2800      	cmp	r0, #0
  407c14:	d0f2      	beq.n	407bfc <__smakebuf_r+0x4c>
  407c16:	f043 0301 	orr.w	r3, r3, #1
  407c1a:	e7ef      	b.n	407bfc <__smakebuf_r+0x4c>
  407c1c:	059a      	lsls	r2, r3, #22
  407c1e:	d4ef      	bmi.n	407c00 <__smakebuf_r+0x50>
  407c20:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407c24:	f043 0302 	orr.w	r3, r3, #2
  407c28:	2101      	movs	r1, #1
  407c2a:	81a3      	strh	r3, [r4, #12]
  407c2c:	6022      	str	r2, [r4, #0]
  407c2e:	6122      	str	r2, [r4, #16]
  407c30:	6161      	str	r1, [r4, #20]
  407c32:	e7e5      	b.n	407c00 <__smakebuf_r+0x50>
  407c34:	00407381 	.word	0x00407381

00407c38 <memchr>:
  407c38:	0783      	lsls	r3, r0, #30
  407c3a:	b470      	push	{r4, r5, r6}
  407c3c:	b2cd      	uxtb	r5, r1
  407c3e:	d03d      	beq.n	407cbc <memchr+0x84>
  407c40:	1e53      	subs	r3, r2, #1
  407c42:	b302      	cbz	r2, 407c86 <memchr+0x4e>
  407c44:	7802      	ldrb	r2, [r0, #0]
  407c46:	42aa      	cmp	r2, r5
  407c48:	d01e      	beq.n	407c88 <memchr+0x50>
  407c4a:	1c42      	adds	r2, r0, #1
  407c4c:	e004      	b.n	407c58 <memchr+0x20>
  407c4e:	b1d3      	cbz	r3, 407c86 <memchr+0x4e>
  407c50:	7804      	ldrb	r4, [r0, #0]
  407c52:	3b01      	subs	r3, #1
  407c54:	42ac      	cmp	r4, r5
  407c56:	d017      	beq.n	407c88 <memchr+0x50>
  407c58:	f012 0f03 	tst.w	r2, #3
  407c5c:	4610      	mov	r0, r2
  407c5e:	f102 0201 	add.w	r2, r2, #1
  407c62:	d1f4      	bne.n	407c4e <memchr+0x16>
  407c64:	2b03      	cmp	r3, #3
  407c66:	d811      	bhi.n	407c8c <memchr+0x54>
  407c68:	b353      	cbz	r3, 407cc0 <memchr+0x88>
  407c6a:	7802      	ldrb	r2, [r0, #0]
  407c6c:	42aa      	cmp	r2, r5
  407c6e:	d00b      	beq.n	407c88 <memchr+0x50>
  407c70:	4403      	add	r3, r0
  407c72:	1c42      	adds	r2, r0, #1
  407c74:	e002      	b.n	407c7c <memchr+0x44>
  407c76:	7801      	ldrb	r1, [r0, #0]
  407c78:	42a9      	cmp	r1, r5
  407c7a:	d005      	beq.n	407c88 <memchr+0x50>
  407c7c:	4293      	cmp	r3, r2
  407c7e:	4610      	mov	r0, r2
  407c80:	f102 0201 	add.w	r2, r2, #1
  407c84:	d1f7      	bne.n	407c76 <memchr+0x3e>
  407c86:	2000      	movs	r0, #0
  407c88:	bc70      	pop	{r4, r5, r6}
  407c8a:	4770      	bx	lr
  407c8c:	4604      	mov	r4, r0
  407c8e:	020e      	lsls	r6, r1, #8
  407c90:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  407c94:	432e      	orrs	r6, r5
  407c96:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  407c9a:	6822      	ldr	r2, [r4, #0]
  407c9c:	4620      	mov	r0, r4
  407c9e:	4072      	eors	r2, r6
  407ca0:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
  407ca4:	ea21 0202 	bic.w	r2, r1, r2
  407ca8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407cac:	f104 0404 	add.w	r4, r4, #4
  407cb0:	d1db      	bne.n	407c6a <memchr+0x32>
  407cb2:	3b04      	subs	r3, #4
  407cb4:	2b03      	cmp	r3, #3
  407cb6:	4620      	mov	r0, r4
  407cb8:	d8ef      	bhi.n	407c9a <memchr+0x62>
  407cba:	e7d5      	b.n	407c68 <memchr+0x30>
  407cbc:	4613      	mov	r3, r2
  407cbe:	e7d1      	b.n	407c64 <memchr+0x2c>
  407cc0:	4618      	mov	r0, r3
  407cc2:	e7e1      	b.n	407c88 <memchr+0x50>

00407cc4 <memmove>:
  407cc4:	4288      	cmp	r0, r1
  407cc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  407cc8:	d90d      	bls.n	407ce6 <memmove+0x22>
  407cca:	188b      	adds	r3, r1, r2
  407ccc:	4298      	cmp	r0, r3
  407cce:	d20a      	bcs.n	407ce6 <memmove+0x22>
  407cd0:	1881      	adds	r1, r0, r2
  407cd2:	2a00      	cmp	r2, #0
  407cd4:	d051      	beq.n	407d7a <memmove+0xb6>
  407cd6:	1a9a      	subs	r2, r3, r2
  407cd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407cdc:	4293      	cmp	r3, r2
  407cde:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407ce2:	d1f9      	bne.n	407cd8 <memmove+0x14>
  407ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ce6:	2a0f      	cmp	r2, #15
  407ce8:	d948      	bls.n	407d7c <memmove+0xb8>
  407cea:	ea41 0300 	orr.w	r3, r1, r0
  407cee:	079b      	lsls	r3, r3, #30
  407cf0:	d146      	bne.n	407d80 <memmove+0xbc>
  407cf2:	4615      	mov	r5, r2
  407cf4:	f100 0410 	add.w	r4, r0, #16
  407cf8:	f101 0310 	add.w	r3, r1, #16
  407cfc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407d00:	3d10      	subs	r5, #16
  407d02:	f844 6c10 	str.w	r6, [r4, #-16]
  407d06:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407d0a:	2d0f      	cmp	r5, #15
  407d0c:	f844 6c0c 	str.w	r6, [r4, #-12]
  407d10:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407d14:	f104 0410 	add.w	r4, r4, #16
  407d18:	f844 6c18 	str.w	r6, [r4, #-24]
  407d1c:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407d20:	f103 0310 	add.w	r3, r3, #16
  407d24:	f844 6c14 	str.w	r6, [r4, #-20]
  407d28:	d8e8      	bhi.n	407cfc <memmove+0x38>
  407d2a:	f1a2 0310 	sub.w	r3, r2, #16
  407d2e:	f023 030f 	bic.w	r3, r3, #15
  407d32:	f002 0e0f 	and.w	lr, r2, #15
  407d36:	3310      	adds	r3, #16
  407d38:	f1be 0f03 	cmp.w	lr, #3
  407d3c:	4419      	add	r1, r3
  407d3e:	4403      	add	r3, r0
  407d40:	d921      	bls.n	407d86 <memmove+0xc2>
  407d42:	460e      	mov	r6, r1
  407d44:	4674      	mov	r4, lr
  407d46:	1f1d      	subs	r5, r3, #4
  407d48:	f856 7b04 	ldr.w	r7, [r6], #4
  407d4c:	3c04      	subs	r4, #4
  407d4e:	2c03      	cmp	r4, #3
  407d50:	f845 7f04 	str.w	r7, [r5, #4]!
  407d54:	d8f8      	bhi.n	407d48 <memmove+0x84>
  407d56:	f1ae 0404 	sub.w	r4, lr, #4
  407d5a:	f024 0403 	bic.w	r4, r4, #3
  407d5e:	3404      	adds	r4, #4
  407d60:	4423      	add	r3, r4
  407d62:	4421      	add	r1, r4
  407d64:	f002 0203 	and.w	r2, r2, #3
  407d68:	b162      	cbz	r2, 407d84 <memmove+0xc0>
  407d6a:	3b01      	subs	r3, #1
  407d6c:	440a      	add	r2, r1
  407d6e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407d72:	428a      	cmp	r2, r1
  407d74:	f803 4f01 	strb.w	r4, [r3, #1]!
  407d78:	d1f9      	bne.n	407d6e <memmove+0xaa>
  407d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407d7c:	4603      	mov	r3, r0
  407d7e:	e7f3      	b.n	407d68 <memmove+0xa4>
  407d80:	4603      	mov	r3, r0
  407d82:	e7f2      	b.n	407d6a <memmove+0xa6>
  407d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407d86:	4672      	mov	r2, lr
  407d88:	e7ee      	b.n	407d68 <memmove+0xa4>
  407d8a:	bf00      	nop

00407d8c <_Balloc>:
  407d8c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  407d8e:	b570      	push	{r4, r5, r6, lr}
  407d90:	4605      	mov	r5, r0
  407d92:	460c      	mov	r4, r1
  407d94:	b152      	cbz	r2, 407dac <_Balloc+0x20>
  407d96:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  407d9a:	b18b      	cbz	r3, 407dc0 <_Balloc+0x34>
  407d9c:	6819      	ldr	r1, [r3, #0]
  407d9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  407da2:	2200      	movs	r2, #0
  407da4:	4618      	mov	r0, r3
  407da6:	611a      	str	r2, [r3, #16]
  407da8:	60da      	str	r2, [r3, #12]
  407daa:	bd70      	pop	{r4, r5, r6, pc}
  407dac:	2221      	movs	r2, #33	; 0x21
  407dae:	2104      	movs	r1, #4
  407db0:	f000 fea6 	bl	408b00 <_calloc_r>
  407db4:	64e8      	str	r0, [r5, #76]	; 0x4c
  407db6:	4602      	mov	r2, r0
  407db8:	2800      	cmp	r0, #0
  407dba:	d1ec      	bne.n	407d96 <_Balloc+0xa>
  407dbc:	2000      	movs	r0, #0
  407dbe:	bd70      	pop	{r4, r5, r6, pc}
  407dc0:	2101      	movs	r1, #1
  407dc2:	fa01 f604 	lsl.w	r6, r1, r4
  407dc6:	1d72      	adds	r2, r6, #5
  407dc8:	4628      	mov	r0, r5
  407dca:	0092      	lsls	r2, r2, #2
  407dcc:	f000 fe98 	bl	408b00 <_calloc_r>
  407dd0:	4603      	mov	r3, r0
  407dd2:	2800      	cmp	r0, #0
  407dd4:	d0f2      	beq.n	407dbc <_Balloc+0x30>
  407dd6:	6044      	str	r4, [r0, #4]
  407dd8:	6086      	str	r6, [r0, #8]
  407dda:	e7e2      	b.n	407da2 <_Balloc+0x16>

00407ddc <_Bfree>:
  407ddc:	b131      	cbz	r1, 407dec <_Bfree+0x10>
  407dde:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407de0:	684a      	ldr	r2, [r1, #4]
  407de2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407de6:	6008      	str	r0, [r1, #0]
  407de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407dec:	4770      	bx	lr
  407dee:	bf00      	nop

00407df0 <__multadd>:
  407df0:	b5f0      	push	{r4, r5, r6, r7, lr}
  407df2:	460c      	mov	r4, r1
  407df4:	4605      	mov	r5, r0
  407df6:	690e      	ldr	r6, [r1, #16]
  407df8:	b083      	sub	sp, #12
  407dfa:	f101 0e14 	add.w	lr, r1, #20
  407dfe:	2700      	movs	r7, #0
  407e00:	f8de 0000 	ldr.w	r0, [lr]
  407e04:	3701      	adds	r7, #1
  407e06:	b281      	uxth	r1, r0
  407e08:	fb02 3101 	mla	r1, r2, r1, r3
  407e0c:	0c00      	lsrs	r0, r0, #16
  407e0e:	0c0b      	lsrs	r3, r1, #16
  407e10:	fb02 3300 	mla	r3, r2, r0, r3
  407e14:	b289      	uxth	r1, r1
  407e16:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  407e1a:	42be      	cmp	r6, r7
  407e1c:	f84e 1b04 	str.w	r1, [lr], #4
  407e20:	ea4f 4313 	mov.w	r3, r3, lsr #16
  407e24:	dcec      	bgt.n	407e00 <__multadd+0x10>
  407e26:	b13b      	cbz	r3, 407e38 <__multadd+0x48>
  407e28:	68a2      	ldr	r2, [r4, #8]
  407e2a:	4296      	cmp	r6, r2
  407e2c:	da07      	bge.n	407e3e <__multadd+0x4e>
  407e2e:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  407e32:	3601      	adds	r6, #1
  407e34:	6153      	str	r3, [r2, #20]
  407e36:	6126      	str	r6, [r4, #16]
  407e38:	4620      	mov	r0, r4
  407e3a:	b003      	add	sp, #12
  407e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407e3e:	6861      	ldr	r1, [r4, #4]
  407e40:	4628      	mov	r0, r5
  407e42:	3101      	adds	r1, #1
  407e44:	9301      	str	r3, [sp, #4]
  407e46:	f7ff ffa1 	bl	407d8c <_Balloc>
  407e4a:	4607      	mov	r7, r0
  407e4c:	6922      	ldr	r2, [r4, #16]
  407e4e:	f104 010c 	add.w	r1, r4, #12
  407e52:	3202      	adds	r2, #2
  407e54:	0092      	lsls	r2, r2, #2
  407e56:	300c      	adds	r0, #12
  407e58:	f7fb fc04 	bl	403664 <memcpy>
  407e5c:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  407e5e:	6861      	ldr	r1, [r4, #4]
  407e60:	9b01      	ldr	r3, [sp, #4]
  407e62:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407e66:	6020      	str	r0, [r4, #0]
  407e68:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  407e6c:	463c      	mov	r4, r7
  407e6e:	e7de      	b.n	407e2e <__multadd+0x3e>

00407e70 <__hi0bits>:
  407e70:	0c03      	lsrs	r3, r0, #16
  407e72:	041b      	lsls	r3, r3, #16
  407e74:	b9b3      	cbnz	r3, 407ea4 <__hi0bits+0x34>
  407e76:	0400      	lsls	r0, r0, #16
  407e78:	2310      	movs	r3, #16
  407e7a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  407e7e:	bf04      	itt	eq
  407e80:	0200      	lsleq	r0, r0, #8
  407e82:	3308      	addeq	r3, #8
  407e84:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407e88:	bf04      	itt	eq
  407e8a:	0100      	lsleq	r0, r0, #4
  407e8c:	3304      	addeq	r3, #4
  407e8e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407e92:	bf04      	itt	eq
  407e94:	0080      	lsleq	r0, r0, #2
  407e96:	3302      	addeq	r3, #2
  407e98:	2800      	cmp	r0, #0
  407e9a:	db07      	blt.n	407eac <__hi0bits+0x3c>
  407e9c:	0042      	lsls	r2, r0, #1
  407e9e:	d403      	bmi.n	407ea8 <__hi0bits+0x38>
  407ea0:	2020      	movs	r0, #32
  407ea2:	4770      	bx	lr
  407ea4:	2300      	movs	r3, #0
  407ea6:	e7e8      	b.n	407e7a <__hi0bits+0xa>
  407ea8:	1c58      	adds	r0, r3, #1
  407eaa:	4770      	bx	lr
  407eac:	4618      	mov	r0, r3
  407eae:	4770      	bx	lr

00407eb0 <__lo0bits>:
  407eb0:	6803      	ldr	r3, [r0, #0]
  407eb2:	f013 0207 	ands.w	r2, r3, #7
  407eb6:	d007      	beq.n	407ec8 <__lo0bits+0x18>
  407eb8:	07d9      	lsls	r1, r3, #31
  407eba:	d420      	bmi.n	407efe <__lo0bits+0x4e>
  407ebc:	079a      	lsls	r2, r3, #30
  407ebe:	d420      	bmi.n	407f02 <__lo0bits+0x52>
  407ec0:	089b      	lsrs	r3, r3, #2
  407ec2:	6003      	str	r3, [r0, #0]
  407ec4:	2002      	movs	r0, #2
  407ec6:	4770      	bx	lr
  407ec8:	b299      	uxth	r1, r3
  407eca:	b909      	cbnz	r1, 407ed0 <__lo0bits+0x20>
  407ecc:	0c1b      	lsrs	r3, r3, #16
  407ece:	2210      	movs	r2, #16
  407ed0:	f013 0fff 	tst.w	r3, #255	; 0xff
  407ed4:	bf04      	itt	eq
  407ed6:	0a1b      	lsreq	r3, r3, #8
  407ed8:	3208      	addeq	r2, #8
  407eda:	0719      	lsls	r1, r3, #28
  407edc:	bf04      	itt	eq
  407ede:	091b      	lsreq	r3, r3, #4
  407ee0:	3204      	addeq	r2, #4
  407ee2:	0799      	lsls	r1, r3, #30
  407ee4:	bf04      	itt	eq
  407ee6:	089b      	lsreq	r3, r3, #2
  407ee8:	3202      	addeq	r2, #2
  407eea:	07d9      	lsls	r1, r3, #31
  407eec:	d404      	bmi.n	407ef8 <__lo0bits+0x48>
  407eee:	085b      	lsrs	r3, r3, #1
  407ef0:	d101      	bne.n	407ef6 <__lo0bits+0x46>
  407ef2:	2020      	movs	r0, #32
  407ef4:	4770      	bx	lr
  407ef6:	3201      	adds	r2, #1
  407ef8:	6003      	str	r3, [r0, #0]
  407efa:	4610      	mov	r0, r2
  407efc:	4770      	bx	lr
  407efe:	2000      	movs	r0, #0
  407f00:	4770      	bx	lr
  407f02:	085b      	lsrs	r3, r3, #1
  407f04:	6003      	str	r3, [r0, #0]
  407f06:	2001      	movs	r0, #1
  407f08:	4770      	bx	lr
  407f0a:	bf00      	nop

00407f0c <__i2b>:
  407f0c:	b510      	push	{r4, lr}
  407f0e:	460c      	mov	r4, r1
  407f10:	2101      	movs	r1, #1
  407f12:	f7ff ff3b 	bl	407d8c <_Balloc>
  407f16:	2201      	movs	r2, #1
  407f18:	6144      	str	r4, [r0, #20]
  407f1a:	6102      	str	r2, [r0, #16]
  407f1c:	bd10      	pop	{r4, pc}
  407f1e:	bf00      	nop

00407f20 <__multiply>:
  407f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407f24:	690d      	ldr	r5, [r1, #16]
  407f26:	6916      	ldr	r6, [r2, #16]
  407f28:	b085      	sub	sp, #20
  407f2a:	42b5      	cmp	r5, r6
  407f2c:	460c      	mov	r4, r1
  407f2e:	4691      	mov	r9, r2
  407f30:	da04      	bge.n	407f3c <__multiply+0x1c>
  407f32:	462a      	mov	r2, r5
  407f34:	464c      	mov	r4, r9
  407f36:	4635      	mov	r5, r6
  407f38:	4689      	mov	r9, r1
  407f3a:	4616      	mov	r6, r2
  407f3c:	68a3      	ldr	r3, [r4, #8]
  407f3e:	eb05 0806 	add.w	r8, r5, r6
  407f42:	6861      	ldr	r1, [r4, #4]
  407f44:	4598      	cmp	r8, r3
  407f46:	bfc8      	it	gt
  407f48:	3101      	addgt	r1, #1
  407f4a:	f7ff ff1f 	bl	407d8c <_Balloc>
  407f4e:	f100 0a14 	add.w	sl, r0, #20
  407f52:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  407f56:	45da      	cmp	sl, fp
  407f58:	9001      	str	r0, [sp, #4]
  407f5a:	d205      	bcs.n	407f68 <__multiply+0x48>
  407f5c:	4653      	mov	r3, sl
  407f5e:	2100      	movs	r1, #0
  407f60:	f843 1b04 	str.w	r1, [r3], #4
  407f64:	459b      	cmp	fp, r3
  407f66:	d8fb      	bhi.n	407f60 <__multiply+0x40>
  407f68:	f109 0914 	add.w	r9, r9, #20
  407f6c:	eb09 0386 	add.w	r3, r9, r6, lsl #2
  407f70:	f104 0214 	add.w	r2, r4, #20
  407f74:	4599      	cmp	r9, r3
  407f76:	eb02 0c85 	add.w	ip, r2, r5, lsl #2
  407f7a:	d259      	bcs.n	408030 <__multiply+0x110>
  407f7c:	f8cd b008 	str.w	fp, [sp, #8]
  407f80:	f8cd 800c 	str.w	r8, [sp, #12]
  407f84:	469b      	mov	fp, r3
  407f86:	4690      	mov	r8, r2
  407f88:	f859 7b04 	ldr.w	r7, [r9], #4
  407f8c:	fa1f fe87 	uxth.w	lr, r7
  407f90:	f1be 0f00 	cmp.w	lr, #0
  407f94:	d01f      	beq.n	407fd6 <__multiply+0xb6>
  407f96:	4647      	mov	r7, r8
  407f98:	4656      	mov	r6, sl
  407f9a:	2100      	movs	r1, #0
  407f9c:	e000      	b.n	407fa0 <__multiply+0x80>
  407f9e:	4606      	mov	r6, r0
  407fa0:	4630      	mov	r0, r6
  407fa2:	f857 5b04 	ldr.w	r5, [r7], #4
  407fa6:	6834      	ldr	r4, [r6, #0]
  407fa8:	b2ab      	uxth	r3, r5
  407faa:	b2a2      	uxth	r2, r4
  407fac:	fb0e 2203 	mla	r2, lr, r3, r2
  407fb0:	0c2d      	lsrs	r5, r5, #16
  407fb2:	0c24      	lsrs	r4, r4, #16
  407fb4:	fb0e 4405 	mla	r4, lr, r5, r4
  407fb8:	1853      	adds	r3, r2, r1
  407fba:	eb04 4113 	add.w	r1, r4, r3, lsr #16
  407fbe:	b29a      	uxth	r2, r3
  407fc0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  407fc4:	45bc      	cmp	ip, r7
  407fc6:	ea4f 4111 	mov.w	r1, r1, lsr #16
  407fca:	f840 2b04 	str.w	r2, [r0], #4
  407fce:	d8e6      	bhi.n	407f9e <__multiply+0x7e>
  407fd0:	6071      	str	r1, [r6, #4]
  407fd2:	f859 7c04 	ldr.w	r7, [r9, #-4]
  407fd6:	0c3f      	lsrs	r7, r7, #16
  407fd8:	d022      	beq.n	408020 <__multiply+0x100>
  407fda:	f8da 3000 	ldr.w	r3, [sl]
  407fde:	2200      	movs	r2, #0
  407fe0:	4655      	mov	r5, sl
  407fe2:	461e      	mov	r6, r3
  407fe4:	4640      	mov	r0, r8
  407fe6:	4696      	mov	lr, r2
  407fe8:	e000      	b.n	407fec <__multiply+0xcc>
  407fea:	4625      	mov	r5, r4
  407fec:	462c      	mov	r4, r5
  407fee:	8802      	ldrh	r2, [r0, #0]
  407ff0:	0c36      	lsrs	r6, r6, #16
  407ff2:	fb07 6602 	mla	r6, r7, r2, r6
  407ff6:	b299      	uxth	r1, r3
  407ff8:	eb06 020e 	add.w	r2, r6, lr
  407ffc:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
  408000:	f844 3b04 	str.w	r3, [r4], #4
  408004:	f850 1b04 	ldr.w	r1, [r0], #4
  408008:	686e      	ldr	r6, [r5, #4]
  40800a:	0c09      	lsrs	r1, r1, #16
  40800c:	b2b3      	uxth	r3, r6
  40800e:	fb07 3101 	mla	r1, r7, r1, r3
  408012:	4584      	cmp	ip, r0
  408014:	eb01 4312 	add.w	r3, r1, r2, lsr #16
  408018:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40801c:	d8e5      	bhi.n	407fea <__multiply+0xca>
  40801e:	606b      	str	r3, [r5, #4]
  408020:	45cb      	cmp	fp, r9
  408022:	f10a 0a04 	add.w	sl, sl, #4
  408026:	d8af      	bhi.n	407f88 <__multiply+0x68>
  408028:	f8dd b008 	ldr.w	fp, [sp, #8]
  40802c:	f8dd 800c 	ldr.w	r8, [sp, #12]
  408030:	f1b8 0f00 	cmp.w	r8, #0
  408034:	dd0b      	ble.n	40804e <__multiply+0x12e>
  408036:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  40803a:	f1ab 0b04 	sub.w	fp, fp, #4
  40803e:	b11b      	cbz	r3, 408048 <__multiply+0x128>
  408040:	e005      	b.n	40804e <__multiply+0x12e>
  408042:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  408046:	b913      	cbnz	r3, 40804e <__multiply+0x12e>
  408048:	f1b8 0801 	subs.w	r8, r8, #1
  40804c:	d1f9      	bne.n	408042 <__multiply+0x122>
  40804e:	9801      	ldr	r0, [sp, #4]
  408050:	f8c0 8010 	str.w	r8, [r0, #16]
  408054:	b005      	add	sp, #20
  408056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40805a:	bf00      	nop

0040805c <__pow5mult>:
  40805c:	f012 0303 	ands.w	r3, r2, #3
  408060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408064:	4614      	mov	r4, r2
  408066:	4607      	mov	r7, r0
  408068:	d12e      	bne.n	4080c8 <__pow5mult+0x6c>
  40806a:	460e      	mov	r6, r1
  40806c:	10a4      	asrs	r4, r4, #2
  40806e:	d01c      	beq.n	4080aa <__pow5mult+0x4e>
  408070:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  408072:	b395      	cbz	r5, 4080da <__pow5mult+0x7e>
  408074:	07e3      	lsls	r3, r4, #31
  408076:	f04f 0800 	mov.w	r8, #0
  40807a:	d406      	bmi.n	40808a <__pow5mult+0x2e>
  40807c:	1064      	asrs	r4, r4, #1
  40807e:	d014      	beq.n	4080aa <__pow5mult+0x4e>
  408080:	6828      	ldr	r0, [r5, #0]
  408082:	b1a8      	cbz	r0, 4080b0 <__pow5mult+0x54>
  408084:	4605      	mov	r5, r0
  408086:	07e3      	lsls	r3, r4, #31
  408088:	d5f8      	bpl.n	40807c <__pow5mult+0x20>
  40808a:	462a      	mov	r2, r5
  40808c:	4631      	mov	r1, r6
  40808e:	4638      	mov	r0, r7
  408090:	f7ff ff46 	bl	407f20 <__multiply>
  408094:	b1b6      	cbz	r6, 4080c4 <__pow5mult+0x68>
  408096:	6872      	ldr	r2, [r6, #4]
  408098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40809a:	1064      	asrs	r4, r4, #1
  40809c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4080a0:	6031      	str	r1, [r6, #0]
  4080a2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4080a6:	4606      	mov	r6, r0
  4080a8:	d1ea      	bne.n	408080 <__pow5mult+0x24>
  4080aa:	4630      	mov	r0, r6
  4080ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4080b0:	462a      	mov	r2, r5
  4080b2:	4629      	mov	r1, r5
  4080b4:	4638      	mov	r0, r7
  4080b6:	f7ff ff33 	bl	407f20 <__multiply>
  4080ba:	6028      	str	r0, [r5, #0]
  4080bc:	f8c0 8000 	str.w	r8, [r0]
  4080c0:	4605      	mov	r5, r0
  4080c2:	e7e0      	b.n	408086 <__pow5mult+0x2a>
  4080c4:	4606      	mov	r6, r0
  4080c6:	e7d9      	b.n	40807c <__pow5mult+0x20>
  4080c8:	4a0b      	ldr	r2, [pc, #44]	; (4080f8 <__pow5mult+0x9c>)
  4080ca:	3b01      	subs	r3, #1
  4080cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4080d0:	2300      	movs	r3, #0
  4080d2:	f7ff fe8d 	bl	407df0 <__multadd>
  4080d6:	4606      	mov	r6, r0
  4080d8:	e7c8      	b.n	40806c <__pow5mult+0x10>
  4080da:	2101      	movs	r1, #1
  4080dc:	4638      	mov	r0, r7
  4080de:	f7ff fe55 	bl	407d8c <_Balloc>
  4080e2:	f240 2171 	movw	r1, #625	; 0x271
  4080e6:	2201      	movs	r2, #1
  4080e8:	2300      	movs	r3, #0
  4080ea:	6141      	str	r1, [r0, #20]
  4080ec:	6102      	str	r2, [r0, #16]
  4080ee:	4605      	mov	r5, r0
  4080f0:	64b8      	str	r0, [r7, #72]	; 0x48
  4080f2:	6003      	str	r3, [r0, #0]
  4080f4:	e7be      	b.n	408074 <__pow5mult+0x18>
  4080f6:	bf00      	nop
  4080f8:	0040a210 	.word	0x0040a210

004080fc <__lshift>:
  4080fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408100:	690b      	ldr	r3, [r1, #16]
  408102:	1154      	asrs	r4, r2, #5
  408104:	eb04 0803 	add.w	r8, r4, r3
  408108:	688b      	ldr	r3, [r1, #8]
  40810a:	f108 0501 	add.w	r5, r8, #1
  40810e:	429d      	cmp	r5, r3
  408110:	460e      	mov	r6, r1
  408112:	4691      	mov	r9, r2
  408114:	4683      	mov	fp, r0
  408116:	6849      	ldr	r1, [r1, #4]
  408118:	dd04      	ble.n	408124 <__lshift+0x28>
  40811a:	005b      	lsls	r3, r3, #1
  40811c:	429d      	cmp	r5, r3
  40811e:	f101 0101 	add.w	r1, r1, #1
  408122:	dcfa      	bgt.n	40811a <__lshift+0x1e>
  408124:	4658      	mov	r0, fp
  408126:	f7ff fe31 	bl	407d8c <_Balloc>
  40812a:	2c00      	cmp	r4, #0
  40812c:	f100 0214 	add.w	r2, r0, #20
  408130:	dd37      	ble.n	4081a2 <__lshift+0xa6>
  408132:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  408136:	2100      	movs	r1, #0
  408138:	f842 1b04 	str.w	r1, [r2], #4
  40813c:	4293      	cmp	r3, r2
  40813e:	d1fb      	bne.n	408138 <__lshift+0x3c>
  408140:	6934      	ldr	r4, [r6, #16]
  408142:	f106 0114 	add.w	r1, r6, #20
  408146:	f019 091f 	ands.w	r9, r9, #31
  40814a:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40814e:	d020      	beq.n	408192 <__lshift+0x96>
  408150:	f1c9 0c20 	rsb	ip, r9, #32
  408154:	2400      	movs	r4, #0
  408156:	680f      	ldr	r7, [r1, #0]
  408158:	461a      	mov	r2, r3
  40815a:	fa07 fa09 	lsl.w	sl, r7, r9
  40815e:	ea4a 0404 	orr.w	r4, sl, r4
  408162:	f843 4b04 	str.w	r4, [r3], #4
  408166:	f851 4b04 	ldr.w	r4, [r1], #4
  40816a:	458e      	cmp	lr, r1
  40816c:	fa24 f40c 	lsr.w	r4, r4, ip
  408170:	d8f1      	bhi.n	408156 <__lshift+0x5a>
  408172:	6054      	str	r4, [r2, #4]
  408174:	b10c      	cbz	r4, 40817a <__lshift+0x7e>
  408176:	f108 0502 	add.w	r5, r8, #2
  40817a:	f8db 304c 	ldr.w	r3, [fp, #76]	; 0x4c
  40817e:	6872      	ldr	r2, [r6, #4]
  408180:	3d01      	subs	r5, #1
  408182:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408186:	6105      	str	r5, [r0, #16]
  408188:	6031      	str	r1, [r6, #0]
  40818a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40818e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408192:	3b04      	subs	r3, #4
  408194:	f851 2b04 	ldr.w	r2, [r1], #4
  408198:	458e      	cmp	lr, r1
  40819a:	f843 2f04 	str.w	r2, [r3, #4]!
  40819e:	d8f9      	bhi.n	408194 <__lshift+0x98>
  4081a0:	e7eb      	b.n	40817a <__lshift+0x7e>
  4081a2:	4613      	mov	r3, r2
  4081a4:	e7cc      	b.n	408140 <__lshift+0x44>
  4081a6:	bf00      	nop

004081a8 <__mcmp>:
  4081a8:	6902      	ldr	r2, [r0, #16]
  4081aa:	690b      	ldr	r3, [r1, #16]
  4081ac:	1ad2      	subs	r2, r2, r3
  4081ae:	d112      	bne.n	4081d6 <__mcmp+0x2e>
  4081b0:	009b      	lsls	r3, r3, #2
  4081b2:	3014      	adds	r0, #20
  4081b4:	3114      	adds	r1, #20
  4081b6:	4419      	add	r1, r3
  4081b8:	b410      	push	{r4}
  4081ba:	4403      	add	r3, r0
  4081bc:	e001      	b.n	4081c2 <__mcmp+0x1a>
  4081be:	4298      	cmp	r0, r3
  4081c0:	d20b      	bcs.n	4081da <__mcmp+0x32>
  4081c2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4081c6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4081ca:	4294      	cmp	r4, r2
  4081cc:	d0f7      	beq.n	4081be <__mcmp+0x16>
  4081ce:	d307      	bcc.n	4081e0 <__mcmp+0x38>
  4081d0:	2001      	movs	r0, #1
  4081d2:	bc10      	pop	{r4}
  4081d4:	4770      	bx	lr
  4081d6:	4610      	mov	r0, r2
  4081d8:	4770      	bx	lr
  4081da:	2000      	movs	r0, #0
  4081dc:	bc10      	pop	{r4}
  4081de:	4770      	bx	lr
  4081e0:	f04f 30ff 	mov.w	r0, #4294967295
  4081e4:	e7f5      	b.n	4081d2 <__mcmp+0x2a>
  4081e6:	bf00      	nop

004081e8 <__mdiff>:
  4081e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4081ec:	690b      	ldr	r3, [r1, #16]
  4081ee:	460c      	mov	r4, r1
  4081f0:	6911      	ldr	r1, [r2, #16]
  4081f2:	4690      	mov	r8, r2
  4081f4:	1a5b      	subs	r3, r3, r1
  4081f6:	2b00      	cmp	r3, #0
  4081f8:	d118      	bne.n	40822c <__mdiff+0x44>
  4081fa:	0089      	lsls	r1, r1, #2
  4081fc:	f104 0614 	add.w	r6, r4, #20
  408200:	f102 0714 	add.w	r7, r2, #20
  408204:	1873      	adds	r3, r6, r1
  408206:	4439      	add	r1, r7
  408208:	e001      	b.n	40820e <__mdiff+0x26>
  40820a:	429e      	cmp	r6, r3
  40820c:	d269      	bcs.n	4082e2 <__mdiff+0xfa>
  40820e:	f853 5d04 	ldr.w	r5, [r3, #-4]!
  408212:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  408216:	4295      	cmp	r5, r2
  408218:	d0f7      	beq.n	40820a <__mdiff+0x22>
  40821a:	d26b      	bcs.n	4082f4 <__mdiff+0x10c>
  40821c:	4623      	mov	r3, r4
  40821e:	46b2      	mov	sl, r6
  408220:	4644      	mov	r4, r8
  408222:	463e      	mov	r6, r7
  408224:	4698      	mov	r8, r3
  408226:	f04f 0901 	mov.w	r9, #1
  40822a:	e006      	b.n	40823a <__mdiff+0x52>
  40822c:	db66      	blt.n	4082fc <__mdiff+0x114>
  40822e:	f104 0614 	add.w	r6, r4, #20
  408232:	f102 0a14 	add.w	sl, r2, #20
  408236:	f04f 0900 	mov.w	r9, #0
  40823a:	6861      	ldr	r1, [r4, #4]
  40823c:	f7ff fda6 	bl	407d8c <_Balloc>
  408240:	4655      	mov	r5, sl
  408242:	f8d4 e010 	ldr.w	lr, [r4, #16]
  408246:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40824a:	4637      	mov	r7, r6
  40824c:	f8c0 900c 	str.w	r9, [r0, #12]
  408250:	eb0a 0c83 	add.w	ip, sl, r3, lsl #2
  408254:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  408258:	f100 0414 	add.w	r4, r0, #20
  40825c:	f04f 0900 	mov.w	r9, #0
  408260:	f857 2b04 	ldr.w	r2, [r7], #4
  408264:	f855 1b04 	ldr.w	r1, [r5], #4
  408268:	fa1f f882 	uxth.w	r8, r2
  40826c:	eb08 0309 	add.w	r3, r8, r9
  408270:	fa1f f881 	uxth.w	r8, r1
  408274:	0c09      	lsrs	r1, r1, #16
  408276:	ebc8 0303 	rsb	r3, r8, r3
  40827a:	ebc1 4212 	rsb	r2, r1, r2, lsr #16
  40827e:	eb02 4223 	add.w	r2, r2, r3, asr #16
  408282:	b29b      	uxth	r3, r3
  408284:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  408288:	45ac      	cmp	ip, r5
  40828a:	f844 3b04 	str.w	r3, [r4], #4
  40828e:	ea4f 4922 	mov.w	r9, r2, asr #16
  408292:	d8e5      	bhi.n	408260 <__mdiff+0x78>
  408294:	42be      	cmp	r6, r7
  408296:	d918      	bls.n	4082ca <__mdiff+0xe2>
  408298:	46a0      	mov	r8, r4
  40829a:	46bc      	mov	ip, r7
  40829c:	f85c 2b04 	ldr.w	r2, [ip], #4
  4082a0:	b295      	uxth	r5, r2
  4082a2:	eb05 0109 	add.w	r1, r5, r9
  4082a6:	140b      	asrs	r3, r1, #16
  4082a8:	eb03 4212 	add.w	r2, r3, r2, lsr #16
  4082ac:	b28b      	uxth	r3, r1
  4082ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4082b2:	4566      	cmp	r6, ip
  4082b4:	f848 3b04 	str.w	r3, [r8], #4
  4082b8:	ea4f 4922 	mov.w	r9, r2, asr #16
  4082bc:	d8ee      	bhi.n	40829c <__mdiff+0xb4>
  4082be:	43ff      	mvns	r7, r7
  4082c0:	4437      	add	r7, r6
  4082c2:	f027 0703 	bic.w	r7, r7, #3
  4082c6:	3704      	adds	r7, #4
  4082c8:	443c      	add	r4, r7
  4082ca:	3c04      	subs	r4, #4
  4082cc:	b92b      	cbnz	r3, 4082da <__mdiff+0xf2>
  4082ce:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4082d2:	f10e 3eff 	add.w	lr, lr, #4294967295
  4082d6:	2b00      	cmp	r3, #0
  4082d8:	d0f9      	beq.n	4082ce <__mdiff+0xe6>
  4082da:	f8c0 e010 	str.w	lr, [r0, #16]
  4082de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4082e2:	2100      	movs	r1, #0
  4082e4:	f7ff fd52 	bl	407d8c <_Balloc>
  4082e8:	2201      	movs	r2, #1
  4082ea:	2300      	movs	r3, #0
  4082ec:	6102      	str	r2, [r0, #16]
  4082ee:	6143      	str	r3, [r0, #20]
  4082f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4082f4:	46ba      	mov	sl, r7
  4082f6:	f04f 0900 	mov.w	r9, #0
  4082fa:	e79e      	b.n	40823a <__mdiff+0x52>
  4082fc:	4623      	mov	r3, r4
  4082fe:	f104 0a14 	add.w	sl, r4, #20
  408302:	f108 0614 	add.w	r6, r8, #20
  408306:	4644      	mov	r4, r8
  408308:	f04f 0901 	mov.w	r9, #1
  40830c:	4698      	mov	r8, r3
  40830e:	e794      	b.n	40823a <__mdiff+0x52>

00408310 <__d2b>:
  408310:	b5f0      	push	{r4, r5, r6, r7, lr}
  408312:	2101      	movs	r1, #1
  408314:	b083      	sub	sp, #12
  408316:	461c      	mov	r4, r3
  408318:	f3c3 550a 	ubfx	r5, r3, #20, #11
  40831c:	4616      	mov	r6, r2
  40831e:	f7ff fd35 	bl	407d8c <_Balloc>
  408322:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408326:	4607      	mov	r7, r0
  408328:	b10d      	cbz	r5, 40832e <__d2b+0x1e>
  40832a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40832e:	9401      	str	r4, [sp, #4]
  408330:	b306      	cbz	r6, 408374 <__d2b+0x64>
  408332:	a802      	add	r0, sp, #8
  408334:	f840 6d08 	str.w	r6, [r0, #-8]!
  408338:	f7ff fdba 	bl	407eb0 <__lo0bits>
  40833c:	2800      	cmp	r0, #0
  40833e:	d130      	bne.n	4083a2 <__d2b+0x92>
  408340:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408344:	617a      	str	r2, [r7, #20]
  408346:	2b00      	cmp	r3, #0
  408348:	bf0c      	ite	eq
  40834a:	2101      	moveq	r1, #1
  40834c:	2102      	movne	r1, #2
  40834e:	61bb      	str	r3, [r7, #24]
  408350:	6139      	str	r1, [r7, #16]
  408352:	b9d5      	cbnz	r5, 40838a <__d2b+0x7a>
  408354:	9a08      	ldr	r2, [sp, #32]
  408356:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  40835a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40835e:	6010      	str	r0, [r2, #0]
  408360:	6918      	ldr	r0, [r3, #16]
  408362:	f7ff fd85 	bl	407e70 <__hi0bits>
  408366:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408368:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40836c:	6018      	str	r0, [r3, #0]
  40836e:	4638      	mov	r0, r7
  408370:	b003      	add	sp, #12
  408372:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408374:	a801      	add	r0, sp, #4
  408376:	f7ff fd9b 	bl	407eb0 <__lo0bits>
  40837a:	9b01      	ldr	r3, [sp, #4]
  40837c:	2201      	movs	r2, #1
  40837e:	4611      	mov	r1, r2
  408380:	3020      	adds	r0, #32
  408382:	613a      	str	r2, [r7, #16]
  408384:	617b      	str	r3, [r7, #20]
  408386:	2d00      	cmp	r5, #0
  408388:	d0e4      	beq.n	408354 <__d2b+0x44>
  40838a:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
  40838e:	9a08      	ldr	r2, [sp, #32]
  408390:	4403      	add	r3, r0
  408392:	6013      	str	r3, [r2, #0]
  408394:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408396:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40839a:	6018      	str	r0, [r3, #0]
  40839c:	4638      	mov	r0, r7
  40839e:	b003      	add	sp, #12
  4083a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4083a2:	9b01      	ldr	r3, [sp, #4]
  4083a4:	f1c0 0120 	rsb	r1, r0, #32
  4083a8:	9a00      	ldr	r2, [sp, #0]
  4083aa:	fa03 f101 	lsl.w	r1, r3, r1
  4083ae:	430a      	orrs	r2, r1
  4083b0:	40c3      	lsrs	r3, r0
  4083b2:	9301      	str	r3, [sp, #4]
  4083b4:	617a      	str	r2, [r7, #20]
  4083b6:	e7c6      	b.n	408346 <__d2b+0x36>

004083b8 <_realloc_r>:
  4083b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4083bc:	4617      	mov	r7, r2
  4083be:	b083      	sub	sp, #12
  4083c0:	2900      	cmp	r1, #0
  4083c2:	f000 808f 	beq.w	4084e4 <_realloc_r+0x12c>
  4083c6:	460d      	mov	r5, r1
  4083c8:	4681      	mov	r9, r0
  4083ca:	f107 040b 	add.w	r4, r7, #11
  4083ce:	f7fb fa0d 	bl	4037ec <__malloc_lock>
  4083d2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4083d6:	2c16      	cmp	r4, #22
  4083d8:	f02e 0603 	bic.w	r6, lr, #3
  4083dc:	f1a5 0808 	sub.w	r8, r5, #8
  4083e0:	d83c      	bhi.n	40845c <_realloc_r+0xa4>
  4083e2:	2210      	movs	r2, #16
  4083e4:	4614      	mov	r4, r2
  4083e6:	42a7      	cmp	r7, r4
  4083e8:	d83d      	bhi.n	408466 <_realloc_r+0xae>
  4083ea:	4296      	cmp	r6, r2
  4083ec:	da42      	bge.n	408474 <_realloc_r+0xbc>
  4083ee:	4bc6      	ldr	r3, [pc, #792]	; (408708 <_realloc_r+0x350>)
  4083f0:	eb08 0006 	add.w	r0, r8, r6
  4083f4:	6899      	ldr	r1, [r3, #8]
  4083f6:	4288      	cmp	r0, r1
  4083f8:	6841      	ldr	r1, [r0, #4]
  4083fa:	f000 80d7 	beq.w	4085ac <_realloc_r+0x1f4>
  4083fe:	f021 0301 	bic.w	r3, r1, #1
  408402:	4403      	add	r3, r0
  408404:	685b      	ldr	r3, [r3, #4]
  408406:	07db      	lsls	r3, r3, #31
  408408:	d54c      	bpl.n	4084a4 <_realloc_r+0xec>
  40840a:	f01e 0f01 	tst.w	lr, #1
  40840e:	f000 809d 	beq.w	40854c <_realloc_r+0x194>
  408412:	4639      	mov	r1, r7
  408414:	4648      	mov	r0, r9
  408416:	f7fa fe47 	bl	4030a8 <_malloc_r>
  40841a:	4607      	mov	r7, r0
  40841c:	2800      	cmp	r0, #0
  40841e:	d03a      	beq.n	408496 <_realloc_r+0xde>
  408420:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408424:	f1a0 0208 	sub.w	r2, r0, #8
  408428:	f023 0301 	bic.w	r3, r3, #1
  40842c:	4443      	add	r3, r8
  40842e:	429a      	cmp	r2, r3
  408430:	f000 813e 	beq.w	4086b0 <_realloc_r+0x2f8>
  408434:	1f32      	subs	r2, r6, #4
  408436:	2a24      	cmp	r2, #36	; 0x24
  408438:	f200 812b 	bhi.w	408692 <_realloc_r+0x2da>
  40843c:	2a13      	cmp	r2, #19
  40843e:	f200 80ff 	bhi.w	408640 <_realloc_r+0x288>
  408442:	4603      	mov	r3, r0
  408444:	462a      	mov	r2, r5
  408446:	6811      	ldr	r1, [r2, #0]
  408448:	6019      	str	r1, [r3, #0]
  40844a:	6851      	ldr	r1, [r2, #4]
  40844c:	6059      	str	r1, [r3, #4]
  40844e:	6892      	ldr	r2, [r2, #8]
  408450:	609a      	str	r2, [r3, #8]
  408452:	4629      	mov	r1, r5
  408454:	4648      	mov	r0, r9
  408456:	f7ff f8d9 	bl	40760c <_free_r>
  40845a:	e01c      	b.n	408496 <_realloc_r+0xde>
  40845c:	f024 0407 	bic.w	r4, r4, #7
  408460:	2c00      	cmp	r4, #0
  408462:	4622      	mov	r2, r4
  408464:	dabf      	bge.n	4083e6 <_realloc_r+0x2e>
  408466:	230c      	movs	r3, #12
  408468:	2000      	movs	r0, #0
  40846a:	f8c9 3000 	str.w	r3, [r9]
  40846e:	b003      	add	sp, #12
  408470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408474:	462f      	mov	r7, r5
  408476:	1b33      	subs	r3, r6, r4
  408478:	2b0f      	cmp	r3, #15
  40847a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40847e:	d81d      	bhi.n	4084bc <_realloc_r+0x104>
  408480:	f002 0201 	and.w	r2, r2, #1
  408484:	4332      	orrs	r2, r6
  408486:	eb08 0106 	add.w	r1, r8, r6
  40848a:	f8c8 2004 	str.w	r2, [r8, #4]
  40848e:	684b      	ldr	r3, [r1, #4]
  408490:	f043 0301 	orr.w	r3, r3, #1
  408494:	604b      	str	r3, [r1, #4]
  408496:	4648      	mov	r0, r9
  408498:	f7fb f9aa 	bl	4037f0 <__malloc_unlock>
  40849c:	4638      	mov	r0, r7
  40849e:	b003      	add	sp, #12
  4084a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4084a4:	f021 0103 	bic.w	r1, r1, #3
  4084a8:	4431      	add	r1, r6
  4084aa:	4291      	cmp	r1, r2
  4084ac:	db20      	blt.n	4084f0 <_realloc_r+0x138>
  4084ae:	68c3      	ldr	r3, [r0, #12]
  4084b0:	6882      	ldr	r2, [r0, #8]
  4084b2:	462f      	mov	r7, r5
  4084b4:	60d3      	str	r3, [r2, #12]
  4084b6:	460e      	mov	r6, r1
  4084b8:	609a      	str	r2, [r3, #8]
  4084ba:	e7dc      	b.n	408476 <_realloc_r+0xbe>
  4084bc:	f002 0201 	and.w	r2, r2, #1
  4084c0:	eb08 0104 	add.w	r1, r8, r4
  4084c4:	4314      	orrs	r4, r2
  4084c6:	f043 0201 	orr.w	r2, r3, #1
  4084ca:	f8c8 4004 	str.w	r4, [r8, #4]
  4084ce:	440b      	add	r3, r1
  4084d0:	604a      	str	r2, [r1, #4]
  4084d2:	685a      	ldr	r2, [r3, #4]
  4084d4:	3108      	adds	r1, #8
  4084d6:	f042 0201 	orr.w	r2, r2, #1
  4084da:	605a      	str	r2, [r3, #4]
  4084dc:	4648      	mov	r0, r9
  4084de:	f7ff f895 	bl	40760c <_free_r>
  4084e2:	e7d8      	b.n	408496 <_realloc_r+0xde>
  4084e4:	4611      	mov	r1, r2
  4084e6:	b003      	add	sp, #12
  4084e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4084ec:	f7fa bddc 	b.w	4030a8 <_malloc_r>
  4084f0:	f01e 0f01 	tst.w	lr, #1
  4084f4:	d18d      	bne.n	408412 <_realloc_r+0x5a>
  4084f6:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4084fa:	ebc3 0a08 	rsb	sl, r3, r8
  4084fe:	f8da 3004 	ldr.w	r3, [sl, #4]
  408502:	f023 0c03 	bic.w	ip, r3, #3
  408506:	eb01 0e0c 	add.w	lr, r1, ip
  40850a:	4596      	cmp	lr, r2
  40850c:	db26      	blt.n	40855c <_realloc_r+0x1a4>
  40850e:	4657      	mov	r7, sl
  408510:	68c3      	ldr	r3, [r0, #12]
  408512:	6881      	ldr	r1, [r0, #8]
  408514:	1f32      	subs	r2, r6, #4
  408516:	60cb      	str	r3, [r1, #12]
  408518:	6099      	str	r1, [r3, #8]
  40851a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40851e:	f8da 300c 	ldr.w	r3, [sl, #12]
  408522:	2a24      	cmp	r2, #36	; 0x24
  408524:	60cb      	str	r3, [r1, #12]
  408526:	6099      	str	r1, [r3, #8]
  408528:	f200 80c9 	bhi.w	4086be <_realloc_r+0x306>
  40852c:	2a13      	cmp	r2, #19
  40852e:	f240 8092 	bls.w	408656 <_realloc_r+0x29e>
  408532:	682b      	ldr	r3, [r5, #0]
  408534:	2a1b      	cmp	r2, #27
  408536:	f8ca 3008 	str.w	r3, [sl, #8]
  40853a:	686b      	ldr	r3, [r5, #4]
  40853c:	f8ca 300c 	str.w	r3, [sl, #12]
  408540:	f200 80cd 	bhi.w	4086de <_realloc_r+0x326>
  408544:	3508      	adds	r5, #8
  408546:	f10a 0310 	add.w	r3, sl, #16
  40854a:	e085      	b.n	408658 <_realloc_r+0x2a0>
  40854c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  408550:	ebc3 0a08 	rsb	sl, r3, r8
  408554:	f8da 3004 	ldr.w	r3, [sl, #4]
  408558:	f023 0c03 	bic.w	ip, r3, #3
  40855c:	eb06 030c 	add.w	r3, r6, ip
  408560:	4293      	cmp	r3, r2
  408562:	f6ff af56 	blt.w	408412 <_realloc_r+0x5a>
  408566:	4657      	mov	r7, sl
  408568:	f8da 100c 	ldr.w	r1, [sl, #12]
  40856c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  408570:	1f32      	subs	r2, r6, #4
  408572:	2a24      	cmp	r2, #36	; 0x24
  408574:	60c1      	str	r1, [r0, #12]
  408576:	6088      	str	r0, [r1, #8]
  408578:	f200 80aa 	bhi.w	4086d0 <_realloc_r+0x318>
  40857c:	2a13      	cmp	r2, #19
  40857e:	f240 80a5 	bls.w	4086cc <_realloc_r+0x314>
  408582:	6829      	ldr	r1, [r5, #0]
  408584:	2a1b      	cmp	r2, #27
  408586:	f8ca 1008 	str.w	r1, [sl, #8]
  40858a:	6869      	ldr	r1, [r5, #4]
  40858c:	f8ca 100c 	str.w	r1, [sl, #12]
  408590:	f200 80bc 	bhi.w	40870c <_realloc_r+0x354>
  408594:	3508      	adds	r5, #8
  408596:	f10a 0210 	add.w	r2, sl, #16
  40859a:	6829      	ldr	r1, [r5, #0]
  40859c:	461e      	mov	r6, r3
  40859e:	6011      	str	r1, [r2, #0]
  4085a0:	6869      	ldr	r1, [r5, #4]
  4085a2:	46d0      	mov	r8, sl
  4085a4:	6051      	str	r1, [r2, #4]
  4085a6:	68ab      	ldr	r3, [r5, #8]
  4085a8:	6093      	str	r3, [r2, #8]
  4085aa:	e764      	b.n	408476 <_realloc_r+0xbe>
  4085ac:	f021 0b03 	bic.w	fp, r1, #3
  4085b0:	f104 0010 	add.w	r0, r4, #16
  4085b4:	44b3      	add	fp, r6
  4085b6:	4583      	cmp	fp, r0
  4085b8:	da57      	bge.n	40866a <_realloc_r+0x2b2>
  4085ba:	f01e 0f01 	tst.w	lr, #1
  4085be:	f47f af28 	bne.w	408412 <_realloc_r+0x5a>
  4085c2:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4085c6:	ebc1 0a08 	rsb	sl, r1, r8
  4085ca:	f8da 1004 	ldr.w	r1, [sl, #4]
  4085ce:	f021 0c03 	bic.w	ip, r1, #3
  4085d2:	44e3      	add	fp, ip
  4085d4:	4558      	cmp	r0, fp
  4085d6:	dcc1      	bgt.n	40855c <_realloc_r+0x1a4>
  4085d8:	4657      	mov	r7, sl
  4085da:	f8da 100c 	ldr.w	r1, [sl, #12]
  4085de:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4085e2:	1f32      	subs	r2, r6, #4
  4085e4:	2a24      	cmp	r2, #36	; 0x24
  4085e6:	60c1      	str	r1, [r0, #12]
  4085e8:	6088      	str	r0, [r1, #8]
  4085ea:	f200 80b1 	bhi.w	408750 <_realloc_r+0x398>
  4085ee:	2a13      	cmp	r2, #19
  4085f0:	f240 80a2 	bls.w	408738 <_realloc_r+0x380>
  4085f4:	6829      	ldr	r1, [r5, #0]
  4085f6:	2a1b      	cmp	r2, #27
  4085f8:	f8ca 1008 	str.w	r1, [sl, #8]
  4085fc:	6869      	ldr	r1, [r5, #4]
  4085fe:	f8ca 100c 	str.w	r1, [sl, #12]
  408602:	f200 80ac 	bhi.w	40875e <_realloc_r+0x3a6>
  408606:	3508      	adds	r5, #8
  408608:	f10a 0210 	add.w	r2, sl, #16
  40860c:	6829      	ldr	r1, [r5, #0]
  40860e:	6011      	str	r1, [r2, #0]
  408610:	6869      	ldr	r1, [r5, #4]
  408612:	6051      	str	r1, [r2, #4]
  408614:	68a9      	ldr	r1, [r5, #8]
  408616:	6091      	str	r1, [r2, #8]
  408618:	ebc4 020b 	rsb	r2, r4, fp
  40861c:	eb0a 0104 	add.w	r1, sl, r4
  408620:	f042 0201 	orr.w	r2, r2, #1
  408624:	6099      	str	r1, [r3, #8]
  408626:	604a      	str	r2, [r1, #4]
  408628:	f8da 3004 	ldr.w	r3, [sl, #4]
  40862c:	4648      	mov	r0, r9
  40862e:	f003 0301 	and.w	r3, r3, #1
  408632:	431c      	orrs	r4, r3
  408634:	f8ca 4004 	str.w	r4, [sl, #4]
  408638:	f7fb f8da 	bl	4037f0 <__malloc_unlock>
  40863c:	4638      	mov	r0, r7
  40863e:	e72e      	b.n	40849e <_realloc_r+0xe6>
  408640:	682b      	ldr	r3, [r5, #0]
  408642:	2a1b      	cmp	r2, #27
  408644:	6003      	str	r3, [r0, #0]
  408646:	686b      	ldr	r3, [r5, #4]
  408648:	6043      	str	r3, [r0, #4]
  40864a:	d826      	bhi.n	40869a <_realloc_r+0x2e2>
  40864c:	f100 0308 	add.w	r3, r0, #8
  408650:	f105 0208 	add.w	r2, r5, #8
  408654:	e6f7      	b.n	408446 <_realloc_r+0x8e>
  408656:	463b      	mov	r3, r7
  408658:	682a      	ldr	r2, [r5, #0]
  40865a:	4676      	mov	r6, lr
  40865c:	601a      	str	r2, [r3, #0]
  40865e:	686a      	ldr	r2, [r5, #4]
  408660:	46d0      	mov	r8, sl
  408662:	605a      	str	r2, [r3, #4]
  408664:	68aa      	ldr	r2, [r5, #8]
  408666:	609a      	str	r2, [r3, #8]
  408668:	e705      	b.n	408476 <_realloc_r+0xbe>
  40866a:	ebc4 0b0b 	rsb	fp, r4, fp
  40866e:	eb08 0104 	add.w	r1, r8, r4
  408672:	f04b 0201 	orr.w	r2, fp, #1
  408676:	6099      	str	r1, [r3, #8]
  408678:	604a      	str	r2, [r1, #4]
  40867a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40867e:	4648      	mov	r0, r9
  408680:	f003 0301 	and.w	r3, r3, #1
  408684:	431c      	orrs	r4, r3
  408686:	f845 4c04 	str.w	r4, [r5, #-4]
  40868a:	f7fb f8b1 	bl	4037f0 <__malloc_unlock>
  40868e:	4628      	mov	r0, r5
  408690:	e705      	b.n	40849e <_realloc_r+0xe6>
  408692:	4629      	mov	r1, r5
  408694:	f7ff fb16 	bl	407cc4 <memmove>
  408698:	e6db      	b.n	408452 <_realloc_r+0x9a>
  40869a:	68ab      	ldr	r3, [r5, #8]
  40869c:	2a24      	cmp	r2, #36	; 0x24
  40869e:	6083      	str	r3, [r0, #8]
  4086a0:	68eb      	ldr	r3, [r5, #12]
  4086a2:	60c3      	str	r3, [r0, #12]
  4086a4:	d027      	beq.n	4086f6 <_realloc_r+0x33e>
  4086a6:	f100 0310 	add.w	r3, r0, #16
  4086aa:	f105 0210 	add.w	r2, r5, #16
  4086ae:	e6ca      	b.n	408446 <_realloc_r+0x8e>
  4086b0:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4086b4:	462f      	mov	r7, r5
  4086b6:	f023 0303 	bic.w	r3, r3, #3
  4086ba:	441e      	add	r6, r3
  4086bc:	e6db      	b.n	408476 <_realloc_r+0xbe>
  4086be:	4629      	mov	r1, r5
  4086c0:	4638      	mov	r0, r7
  4086c2:	4676      	mov	r6, lr
  4086c4:	46d0      	mov	r8, sl
  4086c6:	f7ff fafd 	bl	407cc4 <memmove>
  4086ca:	e6d4      	b.n	408476 <_realloc_r+0xbe>
  4086cc:	463a      	mov	r2, r7
  4086ce:	e764      	b.n	40859a <_realloc_r+0x1e2>
  4086d0:	4629      	mov	r1, r5
  4086d2:	4638      	mov	r0, r7
  4086d4:	461e      	mov	r6, r3
  4086d6:	46d0      	mov	r8, sl
  4086d8:	f7ff faf4 	bl	407cc4 <memmove>
  4086dc:	e6cb      	b.n	408476 <_realloc_r+0xbe>
  4086de:	68ab      	ldr	r3, [r5, #8]
  4086e0:	2a24      	cmp	r2, #36	; 0x24
  4086e2:	f8ca 3010 	str.w	r3, [sl, #16]
  4086e6:	68eb      	ldr	r3, [r5, #12]
  4086e8:	f8ca 3014 	str.w	r3, [sl, #20]
  4086ec:	d01a      	beq.n	408724 <_realloc_r+0x36c>
  4086ee:	3510      	adds	r5, #16
  4086f0:	f10a 0318 	add.w	r3, sl, #24
  4086f4:	e7b0      	b.n	408658 <_realloc_r+0x2a0>
  4086f6:	692a      	ldr	r2, [r5, #16]
  4086f8:	f100 0318 	add.w	r3, r0, #24
  4086fc:	6102      	str	r2, [r0, #16]
  4086fe:	6969      	ldr	r1, [r5, #20]
  408700:	f105 0218 	add.w	r2, r5, #24
  408704:	6141      	str	r1, [r0, #20]
  408706:	e69e      	b.n	408446 <_realloc_r+0x8e>
  408708:	2000052c 	.word	0x2000052c
  40870c:	68a9      	ldr	r1, [r5, #8]
  40870e:	2a24      	cmp	r2, #36	; 0x24
  408710:	f8ca 1010 	str.w	r1, [sl, #16]
  408714:	68e9      	ldr	r1, [r5, #12]
  408716:	f8ca 1014 	str.w	r1, [sl, #20]
  40871a:	d00f      	beq.n	40873c <_realloc_r+0x384>
  40871c:	3510      	adds	r5, #16
  40871e:	f10a 0218 	add.w	r2, sl, #24
  408722:	e73a      	b.n	40859a <_realloc_r+0x1e2>
  408724:	692a      	ldr	r2, [r5, #16]
  408726:	f10a 0320 	add.w	r3, sl, #32
  40872a:	f8ca 2018 	str.w	r2, [sl, #24]
  40872e:	696a      	ldr	r2, [r5, #20]
  408730:	3518      	adds	r5, #24
  408732:	f8ca 201c 	str.w	r2, [sl, #28]
  408736:	e78f      	b.n	408658 <_realloc_r+0x2a0>
  408738:	463a      	mov	r2, r7
  40873a:	e767      	b.n	40860c <_realloc_r+0x254>
  40873c:	6929      	ldr	r1, [r5, #16]
  40873e:	f10a 0220 	add.w	r2, sl, #32
  408742:	f8ca 1018 	str.w	r1, [sl, #24]
  408746:	6969      	ldr	r1, [r5, #20]
  408748:	3518      	adds	r5, #24
  40874a:	f8ca 101c 	str.w	r1, [sl, #28]
  40874e:	e724      	b.n	40859a <_realloc_r+0x1e2>
  408750:	4629      	mov	r1, r5
  408752:	4638      	mov	r0, r7
  408754:	9301      	str	r3, [sp, #4]
  408756:	f7ff fab5 	bl	407cc4 <memmove>
  40875a:	9b01      	ldr	r3, [sp, #4]
  40875c:	e75c      	b.n	408618 <_realloc_r+0x260>
  40875e:	68a9      	ldr	r1, [r5, #8]
  408760:	2a24      	cmp	r2, #36	; 0x24
  408762:	f8ca 1010 	str.w	r1, [sl, #16]
  408766:	68e9      	ldr	r1, [r5, #12]
  408768:	f8ca 1014 	str.w	r1, [sl, #20]
  40876c:	d003      	beq.n	408776 <_realloc_r+0x3be>
  40876e:	3510      	adds	r5, #16
  408770:	f10a 0218 	add.w	r2, sl, #24
  408774:	e74a      	b.n	40860c <_realloc_r+0x254>
  408776:	6929      	ldr	r1, [r5, #16]
  408778:	f10a 0220 	add.w	r2, sl, #32
  40877c:	f8ca 1018 	str.w	r1, [sl, #24]
  408780:	6969      	ldr	r1, [r5, #20]
  408782:	3518      	adds	r5, #24
  408784:	f8ca 101c 	str.w	r1, [sl, #28]
  408788:	e740      	b.n	40860c <_realloc_r+0x254>
  40878a:	bf00      	nop

0040878c <__sread>:
  40878c:	b510      	push	{r4, lr}
  40878e:	460c      	mov	r4, r1
  408790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408794:	f000 fa74 	bl	408c80 <_read_r>
  408798:	2800      	cmp	r0, #0
  40879a:	db03      	blt.n	4087a4 <__sread+0x18>
  40879c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40879e:	4403      	add	r3, r0
  4087a0:	6523      	str	r3, [r4, #80]	; 0x50
  4087a2:	bd10      	pop	{r4, pc}
  4087a4:	89a3      	ldrh	r3, [r4, #12]
  4087a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4087aa:	81a3      	strh	r3, [r4, #12]
  4087ac:	bd10      	pop	{r4, pc}
  4087ae:	bf00      	nop

004087b0 <__swrite>:
  4087b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4087b4:	460c      	mov	r4, r1
  4087b6:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
  4087ba:	461f      	mov	r7, r3
  4087bc:	05cb      	lsls	r3, r1, #23
  4087be:	4616      	mov	r6, r2
  4087c0:	4605      	mov	r5, r0
  4087c2:	d507      	bpl.n	4087d4 <__swrite+0x24>
  4087c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4087c8:	2302      	movs	r3, #2
  4087ca:	2200      	movs	r2, #0
  4087cc:	f000 fa42 	bl	408c54 <_lseek_r>
  4087d0:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
  4087d4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  4087d8:	81a1      	strh	r1, [r4, #12]
  4087da:	463b      	mov	r3, r7
  4087dc:	4632      	mov	r2, r6
  4087de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4087e2:	4628      	mov	r0, r5
  4087e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4087e8:	f000 b922 	b.w	408a30 <_write_r>

004087ec <__sseek>:
  4087ec:	b510      	push	{r4, lr}
  4087ee:	460c      	mov	r4, r1
  4087f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4087f4:	f000 fa2e 	bl	408c54 <_lseek_r>
  4087f8:	89a3      	ldrh	r3, [r4, #12]
  4087fa:	1c42      	adds	r2, r0, #1
  4087fc:	bf0e      	itee	eq
  4087fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  408802:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408806:	6520      	strne	r0, [r4, #80]	; 0x50
  408808:	81a3      	strh	r3, [r4, #12]
  40880a:	bd10      	pop	{r4, pc}

0040880c <__sclose>:
  40880c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408810:	f000 b9a6 	b.w	408b60 <_close_r>

00408814 <__ssprint_r>:
  408814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408818:	6893      	ldr	r3, [r2, #8]
  40881a:	b083      	sub	sp, #12
  40881c:	4690      	mov	r8, r2
  40881e:	2b00      	cmp	r3, #0
  408820:	d072      	beq.n	408908 <__ssprint_r+0xf4>
  408822:	f04f 0900 	mov.w	r9, #0
  408826:	460d      	mov	r5, r1
  408828:	464c      	mov	r4, r9
  40882a:	4683      	mov	fp, r0
  40882c:	6816      	ldr	r6, [r2, #0]
  40882e:	6808      	ldr	r0, [r1, #0]
  408830:	688b      	ldr	r3, [r1, #8]
  408832:	2c00      	cmp	r4, #0
  408834:	d045      	beq.n	4088c2 <__ssprint_r+0xae>
  408836:	429c      	cmp	r4, r3
  408838:	461f      	mov	r7, r3
  40883a:	469a      	mov	sl, r3
  40883c:	d346      	bcc.n	4088cc <__ssprint_r+0xb8>
  40883e:	89ab      	ldrh	r3, [r5, #12]
  408840:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408844:	d02d      	beq.n	4088a2 <__ssprint_r+0x8e>
  408846:	696f      	ldr	r7, [r5, #20]
  408848:	6929      	ldr	r1, [r5, #16]
  40884a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40884e:	ebc1 0a00 	rsb	sl, r1, r0
  408852:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  408856:	1c60      	adds	r0, r4, #1
  408858:	107f      	asrs	r7, r7, #1
  40885a:	4450      	add	r0, sl
  40885c:	42b8      	cmp	r0, r7
  40885e:	463a      	mov	r2, r7
  408860:	bf84      	itt	hi
  408862:	4607      	movhi	r7, r0
  408864:	463a      	movhi	r2, r7
  408866:	055b      	lsls	r3, r3, #21
  408868:	d533      	bpl.n	4088d2 <__ssprint_r+0xbe>
  40886a:	4611      	mov	r1, r2
  40886c:	4658      	mov	r0, fp
  40886e:	f7fa fc1b 	bl	4030a8 <_malloc_r>
  408872:	2800      	cmp	r0, #0
  408874:	d037      	beq.n	4088e6 <__ssprint_r+0xd2>
  408876:	4652      	mov	r2, sl
  408878:	6929      	ldr	r1, [r5, #16]
  40887a:	9001      	str	r0, [sp, #4]
  40887c:	f7fa fef2 	bl	403664 <memcpy>
  408880:	89aa      	ldrh	r2, [r5, #12]
  408882:	9b01      	ldr	r3, [sp, #4]
  408884:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408888:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40888c:	81aa      	strh	r2, [r5, #12]
  40888e:	ebca 0207 	rsb	r2, sl, r7
  408892:	eb03 000a 	add.w	r0, r3, sl
  408896:	616f      	str	r7, [r5, #20]
  408898:	46a2      	mov	sl, r4
  40889a:	4627      	mov	r7, r4
  40889c:	612b      	str	r3, [r5, #16]
  40889e:	6028      	str	r0, [r5, #0]
  4088a0:	60aa      	str	r2, [r5, #8]
  4088a2:	4652      	mov	r2, sl
  4088a4:	4649      	mov	r1, r9
  4088a6:	f7ff fa0d 	bl	407cc4 <memmove>
  4088aa:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4088ae:	68ab      	ldr	r3, [r5, #8]
  4088b0:	6828      	ldr	r0, [r5, #0]
  4088b2:	1bdb      	subs	r3, r3, r7
  4088b4:	4450      	add	r0, sl
  4088b6:	1b14      	subs	r4, r2, r4
  4088b8:	60ab      	str	r3, [r5, #8]
  4088ba:	6028      	str	r0, [r5, #0]
  4088bc:	f8c8 4008 	str.w	r4, [r8, #8]
  4088c0:	b314      	cbz	r4, 408908 <__ssprint_r+0xf4>
  4088c2:	f8d6 9000 	ldr.w	r9, [r6]
  4088c6:	6874      	ldr	r4, [r6, #4]
  4088c8:	3608      	adds	r6, #8
  4088ca:	e7b2      	b.n	408832 <__ssprint_r+0x1e>
  4088cc:	4627      	mov	r7, r4
  4088ce:	46a2      	mov	sl, r4
  4088d0:	e7e7      	b.n	4088a2 <__ssprint_r+0x8e>
  4088d2:	4658      	mov	r0, fp
  4088d4:	f7ff fd70 	bl	4083b8 <_realloc_r>
  4088d8:	4603      	mov	r3, r0
  4088da:	2800      	cmp	r0, #0
  4088dc:	d1d7      	bne.n	40888e <__ssprint_r+0x7a>
  4088de:	6929      	ldr	r1, [r5, #16]
  4088e0:	4658      	mov	r0, fp
  4088e2:	f7fe fe93 	bl	40760c <_free_r>
  4088e6:	230c      	movs	r3, #12
  4088e8:	f8cb 3000 	str.w	r3, [fp]
  4088ec:	89ab      	ldrh	r3, [r5, #12]
  4088ee:	2200      	movs	r2, #0
  4088f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4088f4:	f04f 30ff 	mov.w	r0, #4294967295
  4088f8:	81ab      	strh	r3, [r5, #12]
  4088fa:	f8c8 2008 	str.w	r2, [r8, #8]
  4088fe:	f8c8 2004 	str.w	r2, [r8, #4]
  408902:	b003      	add	sp, #12
  408904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408908:	2000      	movs	r0, #0
  40890a:	f8c8 0004 	str.w	r0, [r8, #4]
  40890e:	b003      	add	sp, #12
  408910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408914 <__swbuf_r>:
  408914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408916:	460e      	mov	r6, r1
  408918:	4614      	mov	r4, r2
  40891a:	4607      	mov	r7, r0
  40891c:	b110      	cbz	r0, 408924 <__swbuf_r+0x10>
  40891e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408920:	2b00      	cmp	r3, #0
  408922:	d04a      	beq.n	4089ba <__swbuf_r+0xa6>
  408924:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408928:	69a3      	ldr	r3, [r4, #24]
  40892a:	b291      	uxth	r1, r2
  40892c:	0708      	lsls	r0, r1, #28
  40892e:	60a3      	str	r3, [r4, #8]
  408930:	d538      	bpl.n	4089a4 <__swbuf_r+0x90>
  408932:	6923      	ldr	r3, [r4, #16]
  408934:	2b00      	cmp	r3, #0
  408936:	d035      	beq.n	4089a4 <__swbuf_r+0x90>
  408938:	0489      	lsls	r1, r1, #18
  40893a:	b2f5      	uxtb	r5, r6
  40893c:	d515      	bpl.n	40896a <__swbuf_r+0x56>
  40893e:	6822      	ldr	r2, [r4, #0]
  408940:	6961      	ldr	r1, [r4, #20]
  408942:	1ad3      	subs	r3, r2, r3
  408944:	428b      	cmp	r3, r1
  408946:	da1c      	bge.n	408982 <__swbuf_r+0x6e>
  408948:	3301      	adds	r3, #1
  40894a:	68a1      	ldr	r1, [r4, #8]
  40894c:	1c50      	adds	r0, r2, #1
  40894e:	3901      	subs	r1, #1
  408950:	60a1      	str	r1, [r4, #8]
  408952:	6020      	str	r0, [r4, #0]
  408954:	7016      	strb	r6, [r2, #0]
  408956:	6962      	ldr	r2, [r4, #20]
  408958:	429a      	cmp	r2, r3
  40895a:	d01a      	beq.n	408992 <__swbuf_r+0x7e>
  40895c:	89a3      	ldrh	r3, [r4, #12]
  40895e:	07db      	lsls	r3, r3, #31
  408960:	d501      	bpl.n	408966 <__swbuf_r+0x52>
  408962:	2d0a      	cmp	r5, #10
  408964:	d015      	beq.n	408992 <__swbuf_r+0x7e>
  408966:	4628      	mov	r0, r5
  408968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40896a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40896c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408970:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408974:	81a2      	strh	r2, [r4, #12]
  408976:	6822      	ldr	r2, [r4, #0]
  408978:	6661      	str	r1, [r4, #100]	; 0x64
  40897a:	6961      	ldr	r1, [r4, #20]
  40897c:	1ad3      	subs	r3, r2, r3
  40897e:	428b      	cmp	r3, r1
  408980:	dbe2      	blt.n	408948 <__swbuf_r+0x34>
  408982:	4621      	mov	r1, r4
  408984:	4638      	mov	r0, r7
  408986:	f7fe fce5 	bl	407354 <_fflush_r>
  40898a:	b940      	cbnz	r0, 40899e <__swbuf_r+0x8a>
  40898c:	6822      	ldr	r2, [r4, #0]
  40898e:	2301      	movs	r3, #1
  408990:	e7db      	b.n	40894a <__swbuf_r+0x36>
  408992:	4621      	mov	r1, r4
  408994:	4638      	mov	r0, r7
  408996:	f7fe fcdd 	bl	407354 <_fflush_r>
  40899a:	2800      	cmp	r0, #0
  40899c:	d0e3      	beq.n	408966 <__swbuf_r+0x52>
  40899e:	f04f 30ff 	mov.w	r0, #4294967295
  4089a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4089a4:	4621      	mov	r1, r4
  4089a6:	4638      	mov	r0, r7
  4089a8:	f7fd fc00 	bl	4061ac <__swsetup_r>
  4089ac:	2800      	cmp	r0, #0
  4089ae:	d1f6      	bne.n	40899e <__swbuf_r+0x8a>
  4089b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4089b4:	6923      	ldr	r3, [r4, #16]
  4089b6:	b291      	uxth	r1, r2
  4089b8:	e7be      	b.n	408938 <__swbuf_r+0x24>
  4089ba:	f7fe fd5f 	bl	40747c <__sinit>
  4089be:	e7b1      	b.n	408924 <__swbuf_r+0x10>

004089c0 <_wcrtomb_r>:
  4089c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4089c4:	4605      	mov	r5, r0
  4089c6:	b086      	sub	sp, #24
  4089c8:	461e      	mov	r6, r3
  4089ca:	460c      	mov	r4, r1
  4089cc:	b1a1      	cbz	r1, 4089f8 <_wcrtomb_r+0x38>
  4089ce:	4b10      	ldr	r3, [pc, #64]	; (408a10 <_wcrtomb_r+0x50>)
  4089d0:	4617      	mov	r7, r2
  4089d2:	f8d3 8000 	ldr.w	r8, [r3]
  4089d6:	f7ff f8ad 	bl	407b34 <__locale_charset>
  4089da:	9600      	str	r6, [sp, #0]
  4089dc:	4603      	mov	r3, r0
  4089de:	463a      	mov	r2, r7
  4089e0:	4621      	mov	r1, r4
  4089e2:	4628      	mov	r0, r5
  4089e4:	47c0      	blx	r8
  4089e6:	1c43      	adds	r3, r0, #1
  4089e8:	d103      	bne.n	4089f2 <_wcrtomb_r+0x32>
  4089ea:	2200      	movs	r2, #0
  4089ec:	238a      	movs	r3, #138	; 0x8a
  4089ee:	6032      	str	r2, [r6, #0]
  4089f0:	602b      	str	r3, [r5, #0]
  4089f2:	b006      	add	sp, #24
  4089f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4089f8:	4b05      	ldr	r3, [pc, #20]	; (408a10 <_wcrtomb_r+0x50>)
  4089fa:	681f      	ldr	r7, [r3, #0]
  4089fc:	f7ff f89a 	bl	407b34 <__locale_charset>
  408a00:	9600      	str	r6, [sp, #0]
  408a02:	4603      	mov	r3, r0
  408a04:	4622      	mov	r2, r4
  408a06:	a903      	add	r1, sp, #12
  408a08:	4628      	mov	r0, r5
  408a0a:	47b8      	blx	r7
  408a0c:	e7eb      	b.n	4089e6 <_wcrtomb_r+0x26>
  408a0e:	bf00      	nop
  408a10:	20000998 	.word	0x20000998

00408a14 <__ascii_wctomb>:
  408a14:	b121      	cbz	r1, 408a20 <__ascii_wctomb+0xc>
  408a16:	2aff      	cmp	r2, #255	; 0xff
  408a18:	d804      	bhi.n	408a24 <__ascii_wctomb+0x10>
  408a1a:	700a      	strb	r2, [r1, #0]
  408a1c:	2001      	movs	r0, #1
  408a1e:	4770      	bx	lr
  408a20:	4608      	mov	r0, r1
  408a22:	4770      	bx	lr
  408a24:	238a      	movs	r3, #138	; 0x8a
  408a26:	6003      	str	r3, [r0, #0]
  408a28:	f04f 30ff 	mov.w	r0, #4294967295
  408a2c:	4770      	bx	lr
  408a2e:	bf00      	nop

00408a30 <_write_r>:
  408a30:	b570      	push	{r4, r5, r6, lr}
  408a32:	460d      	mov	r5, r1
  408a34:	4c08      	ldr	r4, [pc, #32]	; (408a58 <_write_r+0x28>)
  408a36:	4611      	mov	r1, r2
  408a38:	4606      	mov	r6, r0
  408a3a:	461a      	mov	r2, r3
  408a3c:	4628      	mov	r0, r5
  408a3e:	2300      	movs	r3, #0
  408a40:	6023      	str	r3, [r4, #0]
  408a42:	f7f7 fc3d 	bl	4002c0 <_write>
  408a46:	1c43      	adds	r3, r0, #1
  408a48:	d000      	beq.n	408a4c <_write_r+0x1c>
  408a4a:	bd70      	pop	{r4, r5, r6, pc}
  408a4c:	6823      	ldr	r3, [r4, #0]
  408a4e:	2b00      	cmp	r3, #0
  408a50:	d0fb      	beq.n	408a4a <_write_r+0x1a>
  408a52:	6033      	str	r3, [r6, #0]
  408a54:	bd70      	pop	{r4, r5, r6, pc}
  408a56:	bf00      	nop
  408a58:	20000e30 	.word	0x20000e30

00408a5c <__register_exitproc>:
  408a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408a60:	4c25      	ldr	r4, [pc, #148]	; (408af8 <__register_exitproc+0x9c>)
  408a62:	4606      	mov	r6, r0
  408a64:	6825      	ldr	r5, [r4, #0]
  408a66:	4688      	mov	r8, r1
  408a68:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408a6c:	4692      	mov	sl, r2
  408a6e:	4699      	mov	r9, r3
  408a70:	b3c4      	cbz	r4, 408ae4 <__register_exitproc+0x88>
  408a72:	6860      	ldr	r0, [r4, #4]
  408a74:	281f      	cmp	r0, #31
  408a76:	dc17      	bgt.n	408aa8 <__register_exitproc+0x4c>
  408a78:	1c41      	adds	r1, r0, #1
  408a7a:	b176      	cbz	r6, 408a9a <__register_exitproc+0x3e>
  408a7c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
  408a80:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  408a84:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
  408a88:	2201      	movs	r2, #1
  408a8a:	4082      	lsls	r2, r0
  408a8c:	4315      	orrs	r5, r2
  408a8e:	2e02      	cmp	r6, #2
  408a90:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
  408a94:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  408a98:	d01e      	beq.n	408ad8 <__register_exitproc+0x7c>
  408a9a:	1c83      	adds	r3, r0, #2
  408a9c:	6061      	str	r1, [r4, #4]
  408a9e:	2000      	movs	r0, #0
  408aa0:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  408aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408aa8:	4b14      	ldr	r3, [pc, #80]	; (408afc <__register_exitproc+0xa0>)
  408aaa:	b303      	cbz	r3, 408aee <__register_exitproc+0x92>
  408aac:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408ab0:	f7fa faea 	bl	403088 <malloc>
  408ab4:	4604      	mov	r4, r0
  408ab6:	b1d0      	cbz	r0, 408aee <__register_exitproc+0x92>
  408ab8:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408abc:	2700      	movs	r7, #0
  408abe:	e884 0088 	stmia.w	r4, {r3, r7}
  408ac2:	4638      	mov	r0, r7
  408ac4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408ac8:	2101      	movs	r1, #1
  408aca:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408ace:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  408ad2:	2e00      	cmp	r6, #0
  408ad4:	d0e1      	beq.n	408a9a <__register_exitproc+0x3e>
  408ad6:	e7d1      	b.n	408a7c <__register_exitproc+0x20>
  408ad8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  408adc:	431a      	orrs	r2, r3
  408ade:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  408ae2:	e7da      	b.n	408a9a <__register_exitproc+0x3e>
  408ae4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  408ae8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408aec:	e7c1      	b.n	408a72 <__register_exitproc+0x16>
  408aee:	f04f 30ff 	mov.w	r0, #4294967295
  408af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408af6:	bf00      	nop
  408af8:	0040a07c 	.word	0x0040a07c
  408afc:	00403089 	.word	0x00403089

00408b00 <_calloc_r>:
  408b00:	b510      	push	{r4, lr}
  408b02:	fb02 f101 	mul.w	r1, r2, r1
  408b06:	f7fa facf 	bl	4030a8 <_malloc_r>
  408b0a:	4604      	mov	r4, r0
  408b0c:	b1d8      	cbz	r0, 408b46 <_calloc_r+0x46>
  408b0e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408b12:	f022 0203 	bic.w	r2, r2, #3
  408b16:	3a04      	subs	r2, #4
  408b18:	2a24      	cmp	r2, #36	; 0x24
  408b1a:	d818      	bhi.n	408b4e <_calloc_r+0x4e>
  408b1c:	2a13      	cmp	r2, #19
  408b1e:	d914      	bls.n	408b4a <_calloc_r+0x4a>
  408b20:	2300      	movs	r3, #0
  408b22:	2a1b      	cmp	r2, #27
  408b24:	6003      	str	r3, [r0, #0]
  408b26:	6043      	str	r3, [r0, #4]
  408b28:	d916      	bls.n	408b58 <_calloc_r+0x58>
  408b2a:	2a24      	cmp	r2, #36	; 0x24
  408b2c:	6083      	str	r3, [r0, #8]
  408b2e:	60c3      	str	r3, [r0, #12]
  408b30:	bf11      	iteee	ne
  408b32:	f100 0210 	addne.w	r2, r0, #16
  408b36:	6103      	streq	r3, [r0, #16]
  408b38:	6143      	streq	r3, [r0, #20]
  408b3a:	f100 0218 	addeq.w	r2, r0, #24
  408b3e:	2300      	movs	r3, #0
  408b40:	6013      	str	r3, [r2, #0]
  408b42:	6053      	str	r3, [r2, #4]
  408b44:	6093      	str	r3, [r2, #8]
  408b46:	4620      	mov	r0, r4
  408b48:	bd10      	pop	{r4, pc}
  408b4a:	4602      	mov	r2, r0
  408b4c:	e7f7      	b.n	408b3e <_calloc_r+0x3e>
  408b4e:	2100      	movs	r1, #0
  408b50:	f7fa fdfe 	bl	403750 <memset>
  408b54:	4620      	mov	r0, r4
  408b56:	bd10      	pop	{r4, pc}
  408b58:	f100 0208 	add.w	r2, r0, #8
  408b5c:	e7ef      	b.n	408b3e <_calloc_r+0x3e>
  408b5e:	bf00      	nop

00408b60 <_close_r>:
  408b60:	b538      	push	{r3, r4, r5, lr}
  408b62:	4c07      	ldr	r4, [pc, #28]	; (408b80 <_close_r+0x20>)
  408b64:	2300      	movs	r3, #0
  408b66:	4605      	mov	r5, r0
  408b68:	4608      	mov	r0, r1
  408b6a:	6023      	str	r3, [r4, #0]
  408b6c:	f7f8 fc40 	bl	4013f0 <_close>
  408b70:	1c43      	adds	r3, r0, #1
  408b72:	d000      	beq.n	408b76 <_close_r+0x16>
  408b74:	bd38      	pop	{r3, r4, r5, pc}
  408b76:	6823      	ldr	r3, [r4, #0]
  408b78:	2b00      	cmp	r3, #0
  408b7a:	d0fb      	beq.n	408b74 <_close_r+0x14>
  408b7c:	602b      	str	r3, [r5, #0]
  408b7e:	bd38      	pop	{r3, r4, r5, pc}
  408b80:	20000e30 	.word	0x20000e30

00408b84 <_fclose_r>:
  408b84:	2900      	cmp	r1, #0
  408b86:	d03d      	beq.n	408c04 <_fclose_r+0x80>
  408b88:	b570      	push	{r4, r5, r6, lr}
  408b8a:	4605      	mov	r5, r0
  408b8c:	460c      	mov	r4, r1
  408b8e:	b108      	cbz	r0, 408b94 <_fclose_r+0x10>
  408b90:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408b92:	b37b      	cbz	r3, 408bf4 <_fclose_r+0x70>
  408b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408b98:	b90b      	cbnz	r3, 408b9e <_fclose_r+0x1a>
  408b9a:	2000      	movs	r0, #0
  408b9c:	bd70      	pop	{r4, r5, r6, pc}
  408b9e:	4621      	mov	r1, r4
  408ba0:	4628      	mov	r0, r5
  408ba2:	f7fe fb33 	bl	40720c <__sflush_r>
  408ba6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408ba8:	4606      	mov	r6, r0
  408baa:	b133      	cbz	r3, 408bba <_fclose_r+0x36>
  408bac:	69e1      	ldr	r1, [r4, #28]
  408bae:	4628      	mov	r0, r5
  408bb0:	4798      	blx	r3
  408bb2:	2800      	cmp	r0, #0
  408bb4:	bfb8      	it	lt
  408bb6:	f04f 36ff 	movlt.w	r6, #4294967295
  408bba:	89a3      	ldrh	r3, [r4, #12]
  408bbc:	061b      	lsls	r3, r3, #24
  408bbe:	d41c      	bmi.n	408bfa <_fclose_r+0x76>
  408bc0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408bc2:	b141      	cbz	r1, 408bd6 <_fclose_r+0x52>
  408bc4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408bc8:	4299      	cmp	r1, r3
  408bca:	d002      	beq.n	408bd2 <_fclose_r+0x4e>
  408bcc:	4628      	mov	r0, r5
  408bce:	f7fe fd1d 	bl	40760c <_free_r>
  408bd2:	2300      	movs	r3, #0
  408bd4:	6323      	str	r3, [r4, #48]	; 0x30
  408bd6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408bd8:	b121      	cbz	r1, 408be4 <_fclose_r+0x60>
  408bda:	4628      	mov	r0, r5
  408bdc:	f7fe fd16 	bl	40760c <_free_r>
  408be0:	2300      	movs	r3, #0
  408be2:	6463      	str	r3, [r4, #68]	; 0x44
  408be4:	f7fe fc50 	bl	407488 <__sfp_lock_acquire>
  408be8:	2300      	movs	r3, #0
  408bea:	81a3      	strh	r3, [r4, #12]
  408bec:	f7fe fc4e 	bl	40748c <__sfp_lock_release>
  408bf0:	4630      	mov	r0, r6
  408bf2:	bd70      	pop	{r4, r5, r6, pc}
  408bf4:	f7fe fc42 	bl	40747c <__sinit>
  408bf8:	e7cc      	b.n	408b94 <_fclose_r+0x10>
  408bfa:	6921      	ldr	r1, [r4, #16]
  408bfc:	4628      	mov	r0, r5
  408bfe:	f7fe fd05 	bl	40760c <_free_r>
  408c02:	e7dd      	b.n	408bc0 <_fclose_r+0x3c>
  408c04:	2000      	movs	r0, #0
  408c06:	4770      	bx	lr

00408c08 <_fstat_r>:
  408c08:	b538      	push	{r3, r4, r5, lr}
  408c0a:	460b      	mov	r3, r1
  408c0c:	4c07      	ldr	r4, [pc, #28]	; (408c2c <_fstat_r+0x24>)
  408c0e:	4605      	mov	r5, r0
  408c10:	4611      	mov	r1, r2
  408c12:	4618      	mov	r0, r3
  408c14:	2300      	movs	r3, #0
  408c16:	6023      	str	r3, [r4, #0]
  408c18:	f7f8 fbee 	bl	4013f8 <_fstat>
  408c1c:	1c43      	adds	r3, r0, #1
  408c1e:	d000      	beq.n	408c22 <_fstat_r+0x1a>
  408c20:	bd38      	pop	{r3, r4, r5, pc}
  408c22:	6823      	ldr	r3, [r4, #0]
  408c24:	2b00      	cmp	r3, #0
  408c26:	d0fb      	beq.n	408c20 <_fstat_r+0x18>
  408c28:	602b      	str	r3, [r5, #0]
  408c2a:	bd38      	pop	{r3, r4, r5, pc}
  408c2c:	20000e30 	.word	0x20000e30

00408c30 <_isatty_r>:
  408c30:	b538      	push	{r3, r4, r5, lr}
  408c32:	4c07      	ldr	r4, [pc, #28]	; (408c50 <_isatty_r+0x20>)
  408c34:	2300      	movs	r3, #0
  408c36:	4605      	mov	r5, r0
  408c38:	4608      	mov	r0, r1
  408c3a:	6023      	str	r3, [r4, #0]
  408c3c:	f7f8 fbe2 	bl	401404 <_isatty>
  408c40:	1c43      	adds	r3, r0, #1
  408c42:	d000      	beq.n	408c46 <_isatty_r+0x16>
  408c44:	bd38      	pop	{r3, r4, r5, pc}
  408c46:	6823      	ldr	r3, [r4, #0]
  408c48:	2b00      	cmp	r3, #0
  408c4a:	d0fb      	beq.n	408c44 <_isatty_r+0x14>
  408c4c:	602b      	str	r3, [r5, #0]
  408c4e:	bd38      	pop	{r3, r4, r5, pc}
  408c50:	20000e30 	.word	0x20000e30

00408c54 <_lseek_r>:
  408c54:	b570      	push	{r4, r5, r6, lr}
  408c56:	460d      	mov	r5, r1
  408c58:	4c08      	ldr	r4, [pc, #32]	; (408c7c <_lseek_r+0x28>)
  408c5a:	4611      	mov	r1, r2
  408c5c:	4606      	mov	r6, r0
  408c5e:	461a      	mov	r2, r3
  408c60:	4628      	mov	r0, r5
  408c62:	2300      	movs	r3, #0
  408c64:	6023      	str	r3, [r4, #0]
  408c66:	f7f8 fbcf 	bl	401408 <_lseek>
  408c6a:	1c43      	adds	r3, r0, #1
  408c6c:	d000      	beq.n	408c70 <_lseek_r+0x1c>
  408c6e:	bd70      	pop	{r4, r5, r6, pc}
  408c70:	6823      	ldr	r3, [r4, #0]
  408c72:	2b00      	cmp	r3, #0
  408c74:	d0fb      	beq.n	408c6e <_lseek_r+0x1a>
  408c76:	6033      	str	r3, [r6, #0]
  408c78:	bd70      	pop	{r4, r5, r6, pc}
  408c7a:	bf00      	nop
  408c7c:	20000e30 	.word	0x20000e30

00408c80 <_read_r>:
  408c80:	b570      	push	{r4, r5, r6, lr}
  408c82:	460d      	mov	r5, r1
  408c84:	4c08      	ldr	r4, [pc, #32]	; (408ca8 <_read_r+0x28>)
  408c86:	4611      	mov	r1, r2
  408c88:	4606      	mov	r6, r0
  408c8a:	461a      	mov	r2, r3
  408c8c:	4628      	mov	r0, r5
  408c8e:	2300      	movs	r3, #0
  408c90:	6023      	str	r3, [r4, #0]
  408c92:	f7f7 faf7 	bl	400284 <_read>
  408c96:	1c43      	adds	r3, r0, #1
  408c98:	d000      	beq.n	408c9c <_read_r+0x1c>
  408c9a:	bd70      	pop	{r4, r5, r6, pc}
  408c9c:	6823      	ldr	r3, [r4, #0]
  408c9e:	2b00      	cmp	r3, #0
  408ca0:	d0fb      	beq.n	408c9a <_read_r+0x1a>
  408ca2:	6033      	str	r3, [r6, #0]
  408ca4:	bd70      	pop	{r4, r5, r6, pc}
  408ca6:	bf00      	nop
  408ca8:	20000e30 	.word	0x20000e30

00408cac <__aeabi_dmul>:
  408cac:	b570      	push	{r4, r5, r6, lr}
  408cae:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408cb2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408cb6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408cba:	bf1d      	ittte	ne
  408cbc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408cc0:	ea94 0f0c 	teqne	r4, ip
  408cc4:	ea95 0f0c 	teqne	r5, ip
  408cc8:	f000 f8de 	bleq	408e88 <__aeabi_dmul+0x1dc>
  408ccc:	442c      	add	r4, r5
  408cce:	ea81 0603 	eor.w	r6, r1, r3
  408cd2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408cd6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408cda:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408cde:	bf18      	it	ne
  408ce0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408ce4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408ce8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408cec:	d038      	beq.n	408d60 <__aeabi_dmul+0xb4>
  408cee:	fba0 ce02 	umull	ip, lr, r0, r2
  408cf2:	f04f 0500 	mov.w	r5, #0
  408cf6:	fbe1 e502 	umlal	lr, r5, r1, r2
  408cfa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408cfe:	fbe0 e503 	umlal	lr, r5, r0, r3
  408d02:	f04f 0600 	mov.w	r6, #0
  408d06:	fbe1 5603 	umlal	r5, r6, r1, r3
  408d0a:	f09c 0f00 	teq	ip, #0
  408d0e:	bf18      	it	ne
  408d10:	f04e 0e01 	orrne.w	lr, lr, #1
  408d14:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408d18:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408d1c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408d20:	d204      	bcs.n	408d2c <__aeabi_dmul+0x80>
  408d22:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408d26:	416d      	adcs	r5, r5
  408d28:	eb46 0606 	adc.w	r6, r6, r6
  408d2c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408d30:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408d34:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408d38:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408d3c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408d40:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408d44:	bf88      	it	hi
  408d46:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408d4a:	d81e      	bhi.n	408d8a <__aeabi_dmul+0xde>
  408d4c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408d50:	bf08      	it	eq
  408d52:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408d56:	f150 0000 	adcs.w	r0, r0, #0
  408d5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408d5e:	bd70      	pop	{r4, r5, r6, pc}
  408d60:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408d64:	ea46 0101 	orr.w	r1, r6, r1
  408d68:	ea40 0002 	orr.w	r0, r0, r2
  408d6c:	ea81 0103 	eor.w	r1, r1, r3
  408d70:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408d74:	bfc2      	ittt	gt
  408d76:	ebd4 050c 	rsbsgt	r5, r4, ip
  408d7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408d7e:	bd70      	popgt	{r4, r5, r6, pc}
  408d80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408d84:	f04f 0e00 	mov.w	lr, #0
  408d88:	3c01      	subs	r4, #1
  408d8a:	f300 80ab 	bgt.w	408ee4 <__aeabi_dmul+0x238>
  408d8e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408d92:	bfde      	ittt	le
  408d94:	2000      	movle	r0, #0
  408d96:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408d9a:	bd70      	pople	{r4, r5, r6, pc}
  408d9c:	f1c4 0400 	rsb	r4, r4, #0
  408da0:	3c20      	subs	r4, #32
  408da2:	da35      	bge.n	408e10 <__aeabi_dmul+0x164>
  408da4:	340c      	adds	r4, #12
  408da6:	dc1b      	bgt.n	408de0 <__aeabi_dmul+0x134>
  408da8:	f104 0414 	add.w	r4, r4, #20
  408dac:	f1c4 0520 	rsb	r5, r4, #32
  408db0:	fa00 f305 	lsl.w	r3, r0, r5
  408db4:	fa20 f004 	lsr.w	r0, r0, r4
  408db8:	fa01 f205 	lsl.w	r2, r1, r5
  408dbc:	ea40 0002 	orr.w	r0, r0, r2
  408dc0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408dc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408dc8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408dcc:	fa21 f604 	lsr.w	r6, r1, r4
  408dd0:	eb42 0106 	adc.w	r1, r2, r6
  408dd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408dd8:	bf08      	it	eq
  408dda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408dde:	bd70      	pop	{r4, r5, r6, pc}
  408de0:	f1c4 040c 	rsb	r4, r4, #12
  408de4:	f1c4 0520 	rsb	r5, r4, #32
  408de8:	fa00 f304 	lsl.w	r3, r0, r4
  408dec:	fa20 f005 	lsr.w	r0, r0, r5
  408df0:	fa01 f204 	lsl.w	r2, r1, r4
  408df4:	ea40 0002 	orr.w	r0, r0, r2
  408df8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408dfc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408e00:	f141 0100 	adc.w	r1, r1, #0
  408e04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408e08:	bf08      	it	eq
  408e0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408e0e:	bd70      	pop	{r4, r5, r6, pc}
  408e10:	f1c4 0520 	rsb	r5, r4, #32
  408e14:	fa00 f205 	lsl.w	r2, r0, r5
  408e18:	ea4e 0e02 	orr.w	lr, lr, r2
  408e1c:	fa20 f304 	lsr.w	r3, r0, r4
  408e20:	fa01 f205 	lsl.w	r2, r1, r5
  408e24:	ea43 0302 	orr.w	r3, r3, r2
  408e28:	fa21 f004 	lsr.w	r0, r1, r4
  408e2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408e30:	fa21 f204 	lsr.w	r2, r1, r4
  408e34:	ea20 0002 	bic.w	r0, r0, r2
  408e38:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408e3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408e40:	bf08      	it	eq
  408e42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408e46:	bd70      	pop	{r4, r5, r6, pc}
  408e48:	f094 0f00 	teq	r4, #0
  408e4c:	d10f      	bne.n	408e6e <__aeabi_dmul+0x1c2>
  408e4e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408e52:	0040      	lsls	r0, r0, #1
  408e54:	eb41 0101 	adc.w	r1, r1, r1
  408e58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e5c:	bf08      	it	eq
  408e5e:	3c01      	subeq	r4, #1
  408e60:	d0f7      	beq.n	408e52 <__aeabi_dmul+0x1a6>
  408e62:	ea41 0106 	orr.w	r1, r1, r6
  408e66:	f095 0f00 	teq	r5, #0
  408e6a:	bf18      	it	ne
  408e6c:	4770      	bxne	lr
  408e6e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408e72:	0052      	lsls	r2, r2, #1
  408e74:	eb43 0303 	adc.w	r3, r3, r3
  408e78:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408e7c:	bf08      	it	eq
  408e7e:	3d01      	subeq	r5, #1
  408e80:	d0f7      	beq.n	408e72 <__aeabi_dmul+0x1c6>
  408e82:	ea43 0306 	orr.w	r3, r3, r6
  408e86:	4770      	bx	lr
  408e88:	ea94 0f0c 	teq	r4, ip
  408e8c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408e90:	bf18      	it	ne
  408e92:	ea95 0f0c 	teqne	r5, ip
  408e96:	d00c      	beq.n	408eb2 <__aeabi_dmul+0x206>
  408e98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408e9c:	bf18      	it	ne
  408e9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408ea2:	d1d1      	bne.n	408e48 <__aeabi_dmul+0x19c>
  408ea4:	ea81 0103 	eor.w	r1, r1, r3
  408ea8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408eac:	f04f 0000 	mov.w	r0, #0
  408eb0:	bd70      	pop	{r4, r5, r6, pc}
  408eb2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408eb6:	bf06      	itte	eq
  408eb8:	4610      	moveq	r0, r2
  408eba:	4619      	moveq	r1, r3
  408ebc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408ec0:	d019      	beq.n	408ef6 <__aeabi_dmul+0x24a>
  408ec2:	ea94 0f0c 	teq	r4, ip
  408ec6:	d102      	bne.n	408ece <__aeabi_dmul+0x222>
  408ec8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408ecc:	d113      	bne.n	408ef6 <__aeabi_dmul+0x24a>
  408ece:	ea95 0f0c 	teq	r5, ip
  408ed2:	d105      	bne.n	408ee0 <__aeabi_dmul+0x234>
  408ed4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408ed8:	bf1c      	itt	ne
  408eda:	4610      	movne	r0, r2
  408edc:	4619      	movne	r1, r3
  408ede:	d10a      	bne.n	408ef6 <__aeabi_dmul+0x24a>
  408ee0:	ea81 0103 	eor.w	r1, r1, r3
  408ee4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408ee8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408eec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408ef0:	f04f 0000 	mov.w	r0, #0
  408ef4:	bd70      	pop	{r4, r5, r6, pc}
  408ef6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408efa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408efe:	bd70      	pop	{r4, r5, r6, pc}

00408f00 <__aeabi_ddiv>:
  408f00:	b570      	push	{r4, r5, r6, lr}
  408f02:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408f06:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408f0a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408f0e:	bf1d      	ittte	ne
  408f10:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408f14:	ea94 0f0c 	teqne	r4, ip
  408f18:	ea95 0f0c 	teqne	r5, ip
  408f1c:	f000 f8a7 	bleq	40906e <__aeabi_ddiv+0x16e>
  408f20:	eba4 0405 	sub.w	r4, r4, r5
  408f24:	ea81 0e03 	eor.w	lr, r1, r3
  408f28:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408f2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408f30:	f000 8088 	beq.w	409044 <__aeabi_ddiv+0x144>
  408f34:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408f38:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408f3c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408f40:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408f44:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408f48:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408f4c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408f50:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408f54:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408f58:	429d      	cmp	r5, r3
  408f5a:	bf08      	it	eq
  408f5c:	4296      	cmpeq	r6, r2
  408f5e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408f62:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408f66:	d202      	bcs.n	408f6e <__aeabi_ddiv+0x6e>
  408f68:	085b      	lsrs	r3, r3, #1
  408f6a:	ea4f 0232 	mov.w	r2, r2, rrx
  408f6e:	1ab6      	subs	r6, r6, r2
  408f70:	eb65 0503 	sbc.w	r5, r5, r3
  408f74:	085b      	lsrs	r3, r3, #1
  408f76:	ea4f 0232 	mov.w	r2, r2, rrx
  408f7a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408f7e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408f82:	ebb6 0e02 	subs.w	lr, r6, r2
  408f86:	eb75 0e03 	sbcs.w	lr, r5, r3
  408f8a:	bf22      	ittt	cs
  408f8c:	1ab6      	subcs	r6, r6, r2
  408f8e:	4675      	movcs	r5, lr
  408f90:	ea40 000c 	orrcs.w	r0, r0, ip
  408f94:	085b      	lsrs	r3, r3, #1
  408f96:	ea4f 0232 	mov.w	r2, r2, rrx
  408f9a:	ebb6 0e02 	subs.w	lr, r6, r2
  408f9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408fa2:	bf22      	ittt	cs
  408fa4:	1ab6      	subcs	r6, r6, r2
  408fa6:	4675      	movcs	r5, lr
  408fa8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408fac:	085b      	lsrs	r3, r3, #1
  408fae:	ea4f 0232 	mov.w	r2, r2, rrx
  408fb2:	ebb6 0e02 	subs.w	lr, r6, r2
  408fb6:	eb75 0e03 	sbcs.w	lr, r5, r3
  408fba:	bf22      	ittt	cs
  408fbc:	1ab6      	subcs	r6, r6, r2
  408fbe:	4675      	movcs	r5, lr
  408fc0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408fc4:	085b      	lsrs	r3, r3, #1
  408fc6:	ea4f 0232 	mov.w	r2, r2, rrx
  408fca:	ebb6 0e02 	subs.w	lr, r6, r2
  408fce:	eb75 0e03 	sbcs.w	lr, r5, r3
  408fd2:	bf22      	ittt	cs
  408fd4:	1ab6      	subcs	r6, r6, r2
  408fd6:	4675      	movcs	r5, lr
  408fd8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408fdc:	ea55 0e06 	orrs.w	lr, r5, r6
  408fe0:	d018      	beq.n	409014 <__aeabi_ddiv+0x114>
  408fe2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408fe6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408fea:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408fee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408ff2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408ff6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408ffa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408ffe:	d1c0      	bne.n	408f82 <__aeabi_ddiv+0x82>
  409000:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409004:	d10b      	bne.n	40901e <__aeabi_ddiv+0x11e>
  409006:	ea41 0100 	orr.w	r1, r1, r0
  40900a:	f04f 0000 	mov.w	r0, #0
  40900e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  409012:	e7b6      	b.n	408f82 <__aeabi_ddiv+0x82>
  409014:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409018:	bf04      	itt	eq
  40901a:	4301      	orreq	r1, r0
  40901c:	2000      	moveq	r0, #0
  40901e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409022:	bf88      	it	hi
  409024:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409028:	f63f aeaf 	bhi.w	408d8a <__aeabi_dmul+0xde>
  40902c:	ebb5 0c03 	subs.w	ip, r5, r3
  409030:	bf04      	itt	eq
  409032:	ebb6 0c02 	subseq.w	ip, r6, r2
  409036:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40903a:	f150 0000 	adcs.w	r0, r0, #0
  40903e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409042:	bd70      	pop	{r4, r5, r6, pc}
  409044:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409048:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40904c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  409050:	bfc2      	ittt	gt
  409052:	ebd4 050c 	rsbsgt	r5, r4, ip
  409056:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40905a:	bd70      	popgt	{r4, r5, r6, pc}
  40905c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409060:	f04f 0e00 	mov.w	lr, #0
  409064:	3c01      	subs	r4, #1
  409066:	e690      	b.n	408d8a <__aeabi_dmul+0xde>
  409068:	ea45 0e06 	orr.w	lr, r5, r6
  40906c:	e68d      	b.n	408d8a <__aeabi_dmul+0xde>
  40906e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  409072:	ea94 0f0c 	teq	r4, ip
  409076:	bf08      	it	eq
  409078:	ea95 0f0c 	teqeq	r5, ip
  40907c:	f43f af3b 	beq.w	408ef6 <__aeabi_dmul+0x24a>
  409080:	ea94 0f0c 	teq	r4, ip
  409084:	d10a      	bne.n	40909c <__aeabi_ddiv+0x19c>
  409086:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40908a:	f47f af34 	bne.w	408ef6 <__aeabi_dmul+0x24a>
  40908e:	ea95 0f0c 	teq	r5, ip
  409092:	f47f af25 	bne.w	408ee0 <__aeabi_dmul+0x234>
  409096:	4610      	mov	r0, r2
  409098:	4619      	mov	r1, r3
  40909a:	e72c      	b.n	408ef6 <__aeabi_dmul+0x24a>
  40909c:	ea95 0f0c 	teq	r5, ip
  4090a0:	d106      	bne.n	4090b0 <__aeabi_ddiv+0x1b0>
  4090a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4090a6:	f43f aefd 	beq.w	408ea4 <__aeabi_dmul+0x1f8>
  4090aa:	4610      	mov	r0, r2
  4090ac:	4619      	mov	r1, r3
  4090ae:	e722      	b.n	408ef6 <__aeabi_dmul+0x24a>
  4090b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4090b4:	bf18      	it	ne
  4090b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4090ba:	f47f aec5 	bne.w	408e48 <__aeabi_dmul+0x19c>
  4090be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4090c2:	f47f af0d 	bne.w	408ee0 <__aeabi_dmul+0x234>
  4090c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4090ca:	f47f aeeb 	bne.w	408ea4 <__aeabi_dmul+0x1f8>
  4090ce:	e712      	b.n	408ef6 <__aeabi_dmul+0x24a>

004090d0 <__gedf2>:
  4090d0:	f04f 3cff 	mov.w	ip, #4294967295
  4090d4:	e006      	b.n	4090e4 <__cmpdf2+0x4>
  4090d6:	bf00      	nop

004090d8 <__ledf2>:
  4090d8:	f04f 0c01 	mov.w	ip, #1
  4090dc:	e002      	b.n	4090e4 <__cmpdf2+0x4>
  4090de:	bf00      	nop

004090e0 <__cmpdf2>:
  4090e0:	f04f 0c01 	mov.w	ip, #1
  4090e4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4090e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4090ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4090f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4090f4:	bf18      	it	ne
  4090f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4090fa:	d01b      	beq.n	409134 <__cmpdf2+0x54>
  4090fc:	b001      	add	sp, #4
  4090fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  409102:	bf0c      	ite	eq
  409104:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  409108:	ea91 0f03 	teqne	r1, r3
  40910c:	bf02      	ittt	eq
  40910e:	ea90 0f02 	teqeq	r0, r2
  409112:	2000      	moveq	r0, #0
  409114:	4770      	bxeq	lr
  409116:	f110 0f00 	cmn.w	r0, #0
  40911a:	ea91 0f03 	teq	r1, r3
  40911e:	bf58      	it	pl
  409120:	4299      	cmppl	r1, r3
  409122:	bf08      	it	eq
  409124:	4290      	cmpeq	r0, r2
  409126:	bf2c      	ite	cs
  409128:	17d8      	asrcs	r0, r3, #31
  40912a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40912e:	f040 0001 	orr.w	r0, r0, #1
  409132:	4770      	bx	lr
  409134:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409138:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40913c:	d102      	bne.n	409144 <__cmpdf2+0x64>
  40913e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409142:	d107      	bne.n	409154 <__cmpdf2+0x74>
  409144:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409148:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40914c:	d1d6      	bne.n	4090fc <__cmpdf2+0x1c>
  40914e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409152:	d0d3      	beq.n	4090fc <__cmpdf2+0x1c>
  409154:	f85d 0b04 	ldr.w	r0, [sp], #4
  409158:	4770      	bx	lr
  40915a:	bf00      	nop

0040915c <__aeabi_cdrcmple>:
  40915c:	4684      	mov	ip, r0
  40915e:	4610      	mov	r0, r2
  409160:	4662      	mov	r2, ip
  409162:	468c      	mov	ip, r1
  409164:	4619      	mov	r1, r3
  409166:	4663      	mov	r3, ip
  409168:	e000      	b.n	40916c <__aeabi_cdcmpeq>
  40916a:	bf00      	nop

0040916c <__aeabi_cdcmpeq>:
  40916c:	b501      	push	{r0, lr}
  40916e:	f7ff ffb7 	bl	4090e0 <__cmpdf2>
  409172:	2800      	cmp	r0, #0
  409174:	bf48      	it	mi
  409176:	f110 0f00 	cmnmi.w	r0, #0
  40917a:	bd01      	pop	{r0, pc}

0040917c <__aeabi_dcmpeq>:
  40917c:	f84d ed08 	str.w	lr, [sp, #-8]!
  409180:	f7ff fff4 	bl	40916c <__aeabi_cdcmpeq>
  409184:	bf0c      	ite	eq
  409186:	2001      	moveq	r0, #1
  409188:	2000      	movne	r0, #0
  40918a:	f85d fb08 	ldr.w	pc, [sp], #8
  40918e:	bf00      	nop

00409190 <__aeabi_dcmplt>:
  409190:	f84d ed08 	str.w	lr, [sp, #-8]!
  409194:	f7ff ffea 	bl	40916c <__aeabi_cdcmpeq>
  409198:	bf34      	ite	cc
  40919a:	2001      	movcc	r0, #1
  40919c:	2000      	movcs	r0, #0
  40919e:	f85d fb08 	ldr.w	pc, [sp], #8
  4091a2:	bf00      	nop

004091a4 <__aeabi_dcmple>:
  4091a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091a8:	f7ff ffe0 	bl	40916c <__aeabi_cdcmpeq>
  4091ac:	bf94      	ite	ls
  4091ae:	2001      	movls	r0, #1
  4091b0:	2000      	movhi	r0, #0
  4091b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4091b6:	bf00      	nop

004091b8 <__aeabi_dcmpge>:
  4091b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091bc:	f7ff ffce 	bl	40915c <__aeabi_cdrcmple>
  4091c0:	bf94      	ite	ls
  4091c2:	2001      	movls	r0, #1
  4091c4:	2000      	movhi	r0, #0
  4091c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4091ca:	bf00      	nop

004091cc <__aeabi_dcmpgt>:
  4091cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091d0:	f7ff ffc4 	bl	40915c <__aeabi_cdrcmple>
  4091d4:	bf34      	ite	cc
  4091d6:	2001      	movcc	r0, #1
  4091d8:	2000      	movcs	r0, #0
  4091da:	f85d fb08 	ldr.w	pc, [sp], #8
  4091de:	bf00      	nop

004091e0 <__aeabi_dcmpun>:
  4091e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4091e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4091e8:	d102      	bne.n	4091f0 <__aeabi_dcmpun+0x10>
  4091ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4091ee:	d10a      	bne.n	409206 <__aeabi_dcmpun+0x26>
  4091f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4091f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4091f8:	d102      	bne.n	409200 <__aeabi_dcmpun+0x20>
  4091fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4091fe:	d102      	bne.n	409206 <__aeabi_dcmpun+0x26>
  409200:	f04f 0000 	mov.w	r0, #0
  409204:	4770      	bx	lr
  409206:	f04f 0001 	mov.w	r0, #1
  40920a:	4770      	bx	lr

0040920c <__aeabi_d2iz>:
  40920c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409210:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409214:	d215      	bcs.n	409242 <__aeabi_d2iz+0x36>
  409216:	d511      	bpl.n	40923c <__aeabi_d2iz+0x30>
  409218:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40921c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409220:	d912      	bls.n	409248 <__aeabi_d2iz+0x3c>
  409222:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  409226:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40922a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40922e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409232:	fa23 f002 	lsr.w	r0, r3, r2
  409236:	bf18      	it	ne
  409238:	4240      	negne	r0, r0
  40923a:	4770      	bx	lr
  40923c:	f04f 0000 	mov.w	r0, #0
  409240:	4770      	bx	lr
  409242:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  409246:	d105      	bne.n	409254 <__aeabi_d2iz+0x48>
  409248:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40924c:	bf08      	it	eq
  40924e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409252:	4770      	bx	lr
  409254:	f04f 0000 	mov.w	r0, #0
  409258:	4770      	bx	lr
  40925a:	bf00      	nop

0040925c <__aeabi_uldivmod>:
  40925c:	b953      	cbnz	r3, 409274 <__aeabi_uldivmod+0x18>
  40925e:	b94a      	cbnz	r2, 409274 <__aeabi_uldivmod+0x18>
  409260:	2900      	cmp	r1, #0
  409262:	bf08      	it	eq
  409264:	2800      	cmpeq	r0, #0
  409266:	bf1c      	itt	ne
  409268:	f04f 31ff 	movne.w	r1, #4294967295
  40926c:	f04f 30ff 	movne.w	r0, #4294967295
  409270:	f000 b982 	b.w	409578 <__aeabi_idiv0>
  409274:	f1ad 0c08 	sub.w	ip, sp, #8
  409278:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40927c:	f000 f806 	bl	40928c <__udivmoddi4>
  409280:	f8dd e004 	ldr.w	lr, [sp, #4]
  409284:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409288:	b004      	add	sp, #16
  40928a:	4770      	bx	lr

0040928c <__udivmoddi4>:
  40928c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409290:	468c      	mov	ip, r1
  409292:	460c      	mov	r4, r1
  409294:	4605      	mov	r5, r0
  409296:	9e09      	ldr	r6, [sp, #36]	; 0x24
  409298:	2b00      	cmp	r3, #0
  40929a:	d14f      	bne.n	40933c <__udivmoddi4+0xb0>
  40929c:	428a      	cmp	r2, r1
  40929e:	4617      	mov	r7, r2
  4092a0:	d96b      	bls.n	40937a <__udivmoddi4+0xee>
  4092a2:	fab2 fe82 	clz	lr, r2
  4092a6:	f1be 0f00 	cmp.w	lr, #0
  4092aa:	d00b      	beq.n	4092c4 <__udivmoddi4+0x38>
  4092ac:	f1ce 0520 	rsb	r5, lr, #32
  4092b0:	fa20 f505 	lsr.w	r5, r0, r5
  4092b4:	fa01 f30e 	lsl.w	r3, r1, lr
  4092b8:	ea45 0c03 	orr.w	ip, r5, r3
  4092bc:	fa02 f70e 	lsl.w	r7, r2, lr
  4092c0:	fa00 f50e 	lsl.w	r5, r0, lr
  4092c4:	0c39      	lsrs	r1, r7, #16
  4092c6:	fbbc f0f1 	udiv	r0, ip, r1
  4092ca:	b2ba      	uxth	r2, r7
  4092cc:	fb01 c310 	mls	r3, r1, r0, ip
  4092d0:	fb00 f802 	mul.w	r8, r0, r2
  4092d4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  4092d8:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
  4092dc:	45a0      	cmp	r8, r4
  4092de:	d909      	bls.n	4092f4 <__udivmoddi4+0x68>
  4092e0:	19e4      	adds	r4, r4, r7
  4092e2:	f100 33ff 	add.w	r3, r0, #4294967295
  4092e6:	f080 8128 	bcs.w	40953a <__udivmoddi4+0x2ae>
  4092ea:	45a0      	cmp	r8, r4
  4092ec:	f240 8125 	bls.w	40953a <__udivmoddi4+0x2ae>
  4092f0:	3802      	subs	r0, #2
  4092f2:	443c      	add	r4, r7
  4092f4:	ebc8 0404 	rsb	r4, r8, r4
  4092f8:	fbb4 f3f1 	udiv	r3, r4, r1
  4092fc:	fb01 4c13 	mls	ip, r1, r3, r4
  409300:	fb03 f202 	mul.w	r2, r3, r2
  409304:	b2ac      	uxth	r4, r5
  409306:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
  40930a:	428a      	cmp	r2, r1
  40930c:	d909      	bls.n	409322 <__udivmoddi4+0x96>
  40930e:	19c9      	adds	r1, r1, r7
  409310:	f103 34ff 	add.w	r4, r3, #4294967295
  409314:	f080 810f 	bcs.w	409536 <__udivmoddi4+0x2aa>
  409318:	428a      	cmp	r2, r1
  40931a:	f240 810c 	bls.w	409536 <__udivmoddi4+0x2aa>
  40931e:	3b02      	subs	r3, #2
  409320:	4439      	add	r1, r7
  409322:	1a8a      	subs	r2, r1, r2
  409324:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  409328:	2100      	movs	r1, #0
  40932a:	2e00      	cmp	r6, #0
  40932c:	d063      	beq.n	4093f6 <__udivmoddi4+0x16a>
  40932e:	fa22 f20e 	lsr.w	r2, r2, lr
  409332:	2300      	movs	r3, #0
  409334:	e886 000c 	stmia.w	r6, {r2, r3}
  409338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40933c:	428b      	cmp	r3, r1
  40933e:	d907      	bls.n	409350 <__udivmoddi4+0xc4>
  409340:	2e00      	cmp	r6, #0
  409342:	d056      	beq.n	4093f2 <__udivmoddi4+0x166>
  409344:	2100      	movs	r1, #0
  409346:	e886 0011 	stmia.w	r6, {r0, r4}
  40934a:	4608      	mov	r0, r1
  40934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409350:	fab3 f183 	clz	r1, r3
  409354:	2900      	cmp	r1, #0
  409356:	f040 8093 	bne.w	409480 <__udivmoddi4+0x1f4>
  40935a:	42a3      	cmp	r3, r4
  40935c:	d302      	bcc.n	409364 <__udivmoddi4+0xd8>
  40935e:	4282      	cmp	r2, r0
  409360:	f200 80fe 	bhi.w	409560 <__udivmoddi4+0x2d4>
  409364:	1a85      	subs	r5, r0, r2
  409366:	eb64 0303 	sbc.w	r3, r4, r3
  40936a:	469c      	mov	ip, r3
  40936c:	2001      	movs	r0, #1
  40936e:	2e00      	cmp	r6, #0
  409370:	d041      	beq.n	4093f6 <__udivmoddi4+0x16a>
  409372:	e886 1020 	stmia.w	r6, {r5, ip}
  409376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40937a:	b912      	cbnz	r2, 409382 <__udivmoddi4+0xf6>
  40937c:	2701      	movs	r7, #1
  40937e:	fbb7 f7f2 	udiv	r7, r7, r2
  409382:	fab7 fe87 	clz	lr, r7
  409386:	f1be 0f00 	cmp.w	lr, #0
  40938a:	d136      	bne.n	4093fa <__udivmoddi4+0x16e>
  40938c:	1be4      	subs	r4, r4, r7
  40938e:	ea4f 4817 	mov.w	r8, r7, lsr #16
  409392:	fa1f f987 	uxth.w	r9, r7
  409396:	2101      	movs	r1, #1
  409398:	fbb4 f3f8 	udiv	r3, r4, r8
  40939c:	fb08 4413 	mls	r4, r8, r3, r4
  4093a0:	fb09 f203 	mul.w	r2, r9, r3
  4093a4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  4093a8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
  4093ac:	42a2      	cmp	r2, r4
  4093ae:	d907      	bls.n	4093c0 <__udivmoddi4+0x134>
  4093b0:	19e4      	adds	r4, r4, r7
  4093b2:	f103 30ff 	add.w	r0, r3, #4294967295
  4093b6:	d202      	bcs.n	4093be <__udivmoddi4+0x132>
  4093b8:	42a2      	cmp	r2, r4
  4093ba:	f200 80d3 	bhi.w	409564 <__udivmoddi4+0x2d8>
  4093be:	4603      	mov	r3, r0
  4093c0:	1aa4      	subs	r4, r4, r2
  4093c2:	fbb4 f0f8 	udiv	r0, r4, r8
  4093c6:	fb08 4810 	mls	r8, r8, r0, r4
  4093ca:	fb09 f900 	mul.w	r9, r9, r0
  4093ce:	b2ac      	uxth	r4, r5
  4093d0:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
  4093d4:	4591      	cmp	r9, r2
  4093d6:	d907      	bls.n	4093e8 <__udivmoddi4+0x15c>
  4093d8:	19d2      	adds	r2, r2, r7
  4093da:	f100 34ff 	add.w	r4, r0, #4294967295
  4093de:	d202      	bcs.n	4093e6 <__udivmoddi4+0x15a>
  4093e0:	4591      	cmp	r9, r2
  4093e2:	f200 80ba 	bhi.w	40955a <__udivmoddi4+0x2ce>
  4093e6:	4620      	mov	r0, r4
  4093e8:	ebc9 0202 	rsb	r2, r9, r2
  4093ec:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  4093f0:	e79b      	b.n	40932a <__udivmoddi4+0x9e>
  4093f2:	4631      	mov	r1, r6
  4093f4:	4630      	mov	r0, r6
  4093f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4093fa:	fa07 f70e 	lsl.w	r7, r7, lr
  4093fe:	f1ce 0c20 	rsb	ip, lr, #32
  409402:	fa24 f30c 	lsr.w	r3, r4, ip
  409406:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40940a:	fbb3 faf8 	udiv	sl, r3, r8
  40940e:	fa1f f987 	uxth.w	r9, r7
  409412:	fb08 351a 	mls	r5, r8, sl, r3
  409416:	fa20 fc0c 	lsr.w	ip, r0, ip
  40941a:	fa04 f40e 	lsl.w	r4, r4, lr
  40941e:	fb0a fb09 	mul.w	fp, sl, r9
  409422:	ea4c 0c04 	orr.w	ip, ip, r4
  409426:	ea4f 421c 	mov.w	r2, ip, lsr #16
  40942a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
  40942e:	459b      	cmp	fp, r3
  409430:	fa00 f50e 	lsl.w	r5, r0, lr
  409434:	d90a      	bls.n	40944c <__udivmoddi4+0x1c0>
  409436:	19db      	adds	r3, r3, r7
  409438:	f10a 32ff 	add.w	r2, sl, #4294967295
  40943c:	f080 808b 	bcs.w	409556 <__udivmoddi4+0x2ca>
  409440:	459b      	cmp	fp, r3
  409442:	f240 8088 	bls.w	409556 <__udivmoddi4+0x2ca>
  409446:	f1aa 0a02 	sub.w	sl, sl, #2
  40944a:	443b      	add	r3, r7
  40944c:	ebcb 0303 	rsb	r3, fp, r3
  409450:	fbb3 f0f8 	udiv	r0, r3, r8
  409454:	fb08 3310 	mls	r3, r8, r0, r3
  409458:	fb00 f409 	mul.w	r4, r0, r9
  40945c:	fa1f fc8c 	uxth.w	ip, ip
  409460:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
  409464:	429c      	cmp	r4, r3
  409466:	d907      	bls.n	409478 <__udivmoddi4+0x1ec>
  409468:	19db      	adds	r3, r3, r7
  40946a:	f100 32ff 	add.w	r2, r0, #4294967295
  40946e:	d26e      	bcs.n	40954e <__udivmoddi4+0x2c2>
  409470:	429c      	cmp	r4, r3
  409472:	d96c      	bls.n	40954e <__udivmoddi4+0x2c2>
  409474:	3802      	subs	r0, #2
  409476:	443b      	add	r3, r7
  409478:	1b1c      	subs	r4, r3, r4
  40947a:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
  40947e:	e78b      	b.n	409398 <__udivmoddi4+0x10c>
  409480:	f1c1 0e20 	rsb	lr, r1, #32
  409484:	408b      	lsls	r3, r1
  409486:	fa22 fc0e 	lsr.w	ip, r2, lr
  40948a:	ea4c 0c03 	orr.w	ip, ip, r3
  40948e:	fa24 f70e 	lsr.w	r7, r4, lr
  409492:	ea4f 491c 	mov.w	r9, ip, lsr #16
  409496:	fbb7 faf9 	udiv	sl, r7, r9
  40949a:	fa1f f38c 	uxth.w	r3, ip
  40949e:	fb09 771a 	mls	r7, r9, sl, r7
  4094a2:	fa20 f80e 	lsr.w	r8, r0, lr
  4094a6:	408c      	lsls	r4, r1
  4094a8:	fb0a f503 	mul.w	r5, sl, r3
  4094ac:	ea48 0404 	orr.w	r4, r8, r4
  4094b0:	ea4f 4814 	mov.w	r8, r4, lsr #16
  4094b4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  4094b8:	42bd      	cmp	r5, r7
  4094ba:	fa02 f201 	lsl.w	r2, r2, r1
  4094be:	fa00 fb01 	lsl.w	fp, r0, r1
  4094c2:	d909      	bls.n	4094d8 <__udivmoddi4+0x24c>
  4094c4:	eb17 070c 	adds.w	r7, r7, ip
  4094c8:	f10a 30ff 	add.w	r0, sl, #4294967295
  4094cc:	d241      	bcs.n	409552 <__udivmoddi4+0x2c6>
  4094ce:	42bd      	cmp	r5, r7
  4094d0:	d93f      	bls.n	409552 <__udivmoddi4+0x2c6>
  4094d2:	f1aa 0a02 	sub.w	sl, sl, #2
  4094d6:	4467      	add	r7, ip
  4094d8:	1b7f      	subs	r7, r7, r5
  4094da:	fbb7 f5f9 	udiv	r5, r7, r9
  4094de:	fb09 7715 	mls	r7, r9, r5, r7
  4094e2:	fb05 f303 	mul.w	r3, r5, r3
  4094e6:	b2a4      	uxth	r4, r4
  4094e8:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4094ec:	42bb      	cmp	r3, r7
  4094ee:	d908      	bls.n	409502 <__udivmoddi4+0x276>
  4094f0:	eb17 070c 	adds.w	r7, r7, ip
  4094f4:	f105 30ff 	add.w	r0, r5, #4294967295
  4094f8:	d227      	bcs.n	40954a <__udivmoddi4+0x2be>
  4094fa:	42bb      	cmp	r3, r7
  4094fc:	d925      	bls.n	40954a <__udivmoddi4+0x2be>
  4094fe:	3d02      	subs	r5, #2
  409500:	4467      	add	r7, ip
  409502:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
  409506:	fba0 8902 	umull	r8, r9, r0, r2
  40950a:	1aff      	subs	r7, r7, r3
  40950c:	454f      	cmp	r7, r9
  40950e:	4645      	mov	r5, r8
  409510:	464c      	mov	r4, r9
  409512:	d314      	bcc.n	40953e <__udivmoddi4+0x2b2>
  409514:	d029      	beq.n	40956a <__udivmoddi4+0x2de>
  409516:	b366      	cbz	r6, 409572 <__udivmoddi4+0x2e6>
  409518:	ebbb 0305 	subs.w	r3, fp, r5
  40951c:	eb67 0704 	sbc.w	r7, r7, r4
  409520:	fa07 fe0e 	lsl.w	lr, r7, lr
  409524:	40cb      	lsrs	r3, r1
  409526:	40cf      	lsrs	r7, r1
  409528:	ea4e 0303 	orr.w	r3, lr, r3
  40952c:	e886 0088 	stmia.w	r6, {r3, r7}
  409530:	2100      	movs	r1, #0
  409532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409536:	4623      	mov	r3, r4
  409538:	e6f3      	b.n	409322 <__udivmoddi4+0x96>
  40953a:	4618      	mov	r0, r3
  40953c:	e6da      	b.n	4092f4 <__udivmoddi4+0x68>
  40953e:	ebb8 0502 	subs.w	r5, r8, r2
  409542:	eb69 040c 	sbc.w	r4, r9, ip
  409546:	3801      	subs	r0, #1
  409548:	e7e5      	b.n	409516 <__udivmoddi4+0x28a>
  40954a:	4605      	mov	r5, r0
  40954c:	e7d9      	b.n	409502 <__udivmoddi4+0x276>
  40954e:	4610      	mov	r0, r2
  409550:	e792      	b.n	409478 <__udivmoddi4+0x1ec>
  409552:	4682      	mov	sl, r0
  409554:	e7c0      	b.n	4094d8 <__udivmoddi4+0x24c>
  409556:	4692      	mov	sl, r2
  409558:	e778      	b.n	40944c <__udivmoddi4+0x1c0>
  40955a:	3802      	subs	r0, #2
  40955c:	443a      	add	r2, r7
  40955e:	e743      	b.n	4093e8 <__udivmoddi4+0x15c>
  409560:	4608      	mov	r0, r1
  409562:	e704      	b.n	40936e <__udivmoddi4+0xe2>
  409564:	3b02      	subs	r3, #2
  409566:	443c      	add	r4, r7
  409568:	e72a      	b.n	4093c0 <__udivmoddi4+0x134>
  40956a:	45c3      	cmp	fp, r8
  40956c:	d3e7      	bcc.n	40953e <__udivmoddi4+0x2b2>
  40956e:	463c      	mov	r4, r7
  409570:	e7d1      	b.n	409516 <__udivmoddi4+0x28a>
  409572:	4631      	mov	r1, r6
  409574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409578 <__aeabi_idiv0>:
  409578:	4770      	bx	lr
  40957a:	bf00      	nop

0040957c <p_uc_charset10x14>:
	...
  409598:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4095a8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4095b8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4095c8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4095d8:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4095e8:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4095f8:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  409608:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  409620:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  409630:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  409640:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  409650:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  409660:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  409670:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  409680:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  409690:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4096a8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4096b8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4096c8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4096d8:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4096e8:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4096f8:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  409708:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  409718:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  409728:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  409738:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  409748:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  409758:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  409768:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  409778:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  409788:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  409798:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4097a8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4097b8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4097c8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4097d8:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4097e8:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4097f8:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  409808:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  409818:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  409828:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  409838:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409848:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  409858:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  409868:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  409878:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  409888:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  409898:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4098a8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4098b8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4098c8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4098d8:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4098e8:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4098f8:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  409908:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  409918:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  409928:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409938:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  409948:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  409958:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  409968:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  409978:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  409988:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  409998:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4099a8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4099b8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4099c8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4099d8:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4099e8:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4099f8:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  409a08:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  409a18:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  409a28:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  409a38:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  409a48:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  409a58:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  409a68:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  409a78:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  409a88:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  409a98:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  409aa8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  409ab8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409ac8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  409ad8:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  409ae8:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  409af8:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  409b08:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  409b18:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  409b28:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  409b38:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  409b48:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  409b58:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  409b68:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  409b78:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  409b88:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  409b98:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  409ba8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409bb8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409bc8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409bd8:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409be8:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  409bf8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409c08:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409c18:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409c28:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409c38:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  409c48:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  409c58:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  409c68:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  409c78:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  409c88:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  409c98:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  409ca8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  409cb8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409cc8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409cd8:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409ce8:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409cf8:	fcff fcff 7325 0909 6325 2509 0975 7525     ....%s..%c.%u.%u
  409d08:	2509 0d75 000a 0000 4449 454c 0000 0000     .%u.....IDLE....

00409d18 <ucExpectedStackBytes.7471>:
  409d18:	a5a5 a5a5 a5a5 a5a5 a5a5 a5a5 a5a5 a5a5     ................
  409d28:	a5a5 a5a5 6542 6d61 4220 6c61 006c 0000     ....Beam Ball...
  409d38:	4352 6520 7473 756f 6f72 2f75 2f72 006e     RC estourou/r/n.
  409d48:	6974 656d 2072 6f63 666e 6769 7275 6461     timer configurad
  409d58:	0d6f 0000 6e45 7274 6965 4920 5253 0d20     o...Entrei ISR .
  409d68:	000a 0000 3a43 0020 6425 0000 7245 6f72     ....C: .%d..Erro
  409d78:	2072 6553 646e 6e69 2067 6164 6174 7420     r Sending data t
  409d88:	206f 5178 6575 6575 6553 736e 726f 0a0d     o xQueueSensor..
  409d98:	0000 0000 6554 6d72 6e69 6965 4920 5253     ....Terminei ISR
  409da8:	0d20 000a 7245 6f72 2072 6552 6563 7669      ...Error Receiv
  409db8:	6e69 2067 6164 6174 6620 6f72 206d 5178     ing data from xQ
  409dc8:	6575 6575 6f4d 6f74 0a72 0000 3a50 0020     ueueMotor...P: .
  409dd8:	2e25 6632 0000 0000 7245 6f72 2072 6552     %.2f....Error Re
  409de8:	6563 7669 6e69 2067 6164 6174 6620 6f72     ceiving data fro
  409df8:	206d 5178 6575 6575 6553 736e 726f 000a     m xQueueSensor..
  409e08:	4453 203a 0000 0000 504d 203a 0000 0000     SD: ....MP: ....
  409e18:	7245 6f72 2072 6553 646e 6e69 2067 6164     Error Sending da
  409e28:	6174 7420 206f 5178 6575 6575 6f4d 6f74     ta to xQueueMoto
  409e38:	0a72 0000 7245 6f72 2072 6552 6563 7669     r...Error Receiv
  409e48:	6e69 2067 6164 6174 6620 6f72 206d 5178     ing data from xQ
  409e58:	6575 6575 6553 736e 726f 0a0d 0000 0000     ueueSensor......
  409e68:	3a44 0020 7245 6f72 2072 6553 646e 6e69     D: .Error Sendin
  409e78:	2067 6164 6174 7420 206f 5178 6575 6575     g data to xQueue
  409e88:	6f43 746e 6f72 656c 000a 0000 2d2d 202d     Controle....--- 
  409e98:	6174 6b73 2320 2023 7525 0000 7473 6361     task ## %u..stac
  409ea8:	206b 766f 7265 6c66 776f 2520 2078 7325     k overflow %x %s
  409eb8:	0a0d 0000 6f43 666e 6769 7275 6361 6f61     ....Configuracao
  409ec8:	5320 6e65 6f73 2072 5349 2052 0a0d 0000      Sensor ISR ....
  409ed8:	6554 6d72 6e69 6965 4320 6e6f 6966 2067     Terminei Config 
  409ee8:	6553 736e 726f 4920 5253 0d20 000a 0000     Sensor ISR .....
  409ef8:	7551 7565 2065 6f44 656e 0d21 000a 0000     Queue Done!.....
  409f08:	6f43 666e 6769 4420 6e6f 2165 0000 0000     Config Done!....
  409f18:	2d2d 4620 6572 5265 4f54 2053 7845 6d61     -- FreeRTOS Exam
  409f28:	6c70 2065 2d2d 0d0a 0000 0000 4153 334d     ple --......SAM3
  409f38:	2d4e 4b45 0000 0000 2d2d 2520 0a73 000d     N-EK....-- %s...
  409f48:	3631 353a 3a37 3831 0000 0000 634f 2074     16:57:18....Oct 
  409f58:	3031 3220 3130 0037 2d2d 4320 6d6f 6970     10 2017.-- Compi
  409f68:	656c 3a64 2520 2073 7325 2d20 0a2d 000d     led: %s %s --...
  409f78:	6f4d 696e 6f74 0072 6146 6c69 6465 7420     Monitor.Failed t
  409f88:	206f 7263 6165 6574 4d20 6e6f 7469 726f     o create Monitor
  409f98:	7420 7361 0d6b 000a 654c 0064 6146 6c69      task...Led.Fail
  409fa8:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  409fb8:	2074 656c 2064 6174 6b73 0a0d 0000 0000     t led task......
  409fc8:	6552 6461 5320 6e65 6f73 0072 6146 6c69     Read Sensor.Fail
  409fd8:	6465 7420 206f 7263 6165 6574 5220 6165     ed to create Rea
  409fe8:	2064 6553 736e 726f 7420 7361 0d6b 000a     d Sensor task...
  409ff8:	614d 686c 2061 6564 4320 6e6f 7274 6c6f     Malha de Control
  40a008:	0065 0000 6146 6c69 6465 7420 206f 7263     e...Failed to cr
  40a018:	6165 6574 4d20 6c61 6168 6420 2065 6f43     eate Malha de Co
  40a028:	746e 6f72 656c 7420 7361 0d6b 000a 0000     ntrole task.....
  40a038:	7552 206e 6f4d 6f74 0072 0000 6146 6c69     Run Motor...Fail
  40a048:	6465 7420 206f 7263 6165 6574 5220 6e75     ed to create Run
  40a058:	4d20 746f 726f 7420 7361 0d6b 000a 0000      Motor task.....
  40a068:	6154 6b73 2073 7243 6165 6574 2164 0000     Tasks Created!..
  40a078:	0043 0000                                   C...

0040a07c <_global_impure_ptr>:
  40a07c:	0100 2000                                   ... 

0040a080 <zeroes.7035>:
  40a080:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40a090:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  40a0a0:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40a0b0:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  40a0c0:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  40a0d0:	0030 0000                                   0...

0040a0d4 <blanks.7034>:
  40a0d4:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040a0e4 <zeroes.6993>:
  40a0e4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040a0f4 <blanks.6992>:
  40a0f4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40a104:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40a114:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040a120 <__mprec_tens>:
  40a120:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40a130:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40a140:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40a150:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40a160:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40a170:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40a180:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40a190:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40a1a0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40a1b0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40a1c0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40a1d0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40a1e0:	9db4 79d9 7843 44ea                         ...yCx.D

0040a1e8 <__mprec_bigtens>:
  40a1e8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40a1f8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40a208:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040a210 <p05.5373>:
  40a210:	0005 0000 0019 0000 007d 0000               ........}...

0040a21c <_init>:
  40a21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a21e:	bf00      	nop
  40a220:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a222:	bc08      	pop	{r3}
  40a224:	469e      	mov	lr, r3
  40a226:	4770      	bx	lr

0040a228 <__init_array_start>:
  40a228:	00406275 	.word	0x00406275

0040a22c <__frame_dummy_init_array_entry>:
  40a22c:	004000e9                                ..@.

0040a230 <_fini>:
  40a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a232:	bf00      	nop
  40a234:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a236:	bc08      	pop	{r3}
  40a238:	469e      	mov	lr, r3
  40a23a:	4770      	bx	lr

0040a23c <__fini_array_start>:
  40a23c:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
2000000c:	f44f 7240 	mov.w	r2, #768	; 0x300
20000010:	4b1f      	ldr	r3, [pc, #124]	; (20000090 <SystemInit+0x84>)
20000012:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000014:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
20000018:	6a1b      	ldr	r3, [r3, #32]
2000001a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
2000001e:	d107      	bne.n	20000030 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000020:	4a1c      	ldr	r2, [pc, #112]	; (20000094 <SystemInit+0x88>)
20000022:	4b1d      	ldr	r3, [pc, #116]	; (20000098 <SystemInit+0x8c>)
20000024:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20000026:	461a      	mov	r2, r3
20000028:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002a:	f013 0f01 	tst.w	r3, #1
2000002e:	d0fb      	beq.n	20000028 <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000030:	4a1a      	ldr	r2, [pc, #104]	; (2000009c <SystemInit+0x90>)
20000032:	4b19      	ldr	r3, [pc, #100]	; (20000098 <SystemInit+0x8c>)
20000034:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000036:	461a      	mov	r2, r3
20000038:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000003a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
2000003e:	d0fb      	beq.n	20000038 <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4a15      	ldr	r2, [pc, #84]	; (20000098 <SystemInit+0x8c>)
20000042:	6b13      	ldr	r3, [r2, #48]	; 0x30
20000044:	f023 0303 	bic.w	r3, r3, #3
20000048:	f043 0301 	orr.w	r3, r3, #1
2000004c:	6313      	str	r3, [r2, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000004e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000050:	f013 0f08 	tst.w	r3, #8
20000054:	d0fb      	beq.n	2000004e <SystemInit+0x42>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20000056:	4a12      	ldr	r2, [pc, #72]	; (200000a0 <SystemInit+0x94>)
20000058:	4b0f      	ldr	r3, [pc, #60]	; (20000098 <SystemInit+0x8c>)
2000005a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2000005c:	461a      	mov	r2, r3
2000005e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000060:	f013 0f02 	tst.w	r3, #2
20000064:	d0fb      	beq.n	2000005e <SystemInit+0x52>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000066:	2211      	movs	r2, #17
20000068:	4b0b      	ldr	r3, [pc, #44]	; (20000098 <SystemInit+0x8c>)
2000006a:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000006c:	461a      	mov	r2, r3
2000006e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000070:	f013 0f08 	tst.w	r3, #8
20000074:	d0fb      	beq.n	2000006e <SystemInit+0x62>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000076:	2212      	movs	r2, #18
20000078:	4b07      	ldr	r3, [pc, #28]	; (20000098 <SystemInit+0x8c>)
2000007a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000007c:	461a      	mov	r2, r3
2000007e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000080:	f013 0f08 	tst.w	r3, #8
20000084:	d0fb      	beq.n	2000007e <SystemInit+0x72>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20000086:	4a07      	ldr	r2, [pc, #28]	; (200000a4 <SystemInit+0x98>)
20000088:	4b07      	ldr	r3, [pc, #28]	; (200000a8 <SystemInit+0x9c>)
2000008a:	601a      	str	r2, [r3, #0]
2000008c:	4770      	bx	lr
2000008e:	bf00      	nop
20000090:	400e0a00 	.word	0x400e0a00
20000094:	00370809 	.word	0x00370809
20000098:	400e0400 	.word	0x400e0400
2000009c:	01370809 	.word	0x01370809
200000a0:	20073f01 	.word	0x20073f01
200000a4:	02dc6c00 	.word	0x02dc6c00
200000a8:	200000f0 	.word	0x200000f0

200000ac <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000ac:	4b0c      	ldr	r3, [pc, #48]	; (200000e0 <system_init_flash+0x34>)
200000ae:	4298      	cmp	r0, r3
200000b0:	d803      	bhi.n	200000ba <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000b2:	2200      	movs	r2, #0
200000b4:	4b0b      	ldr	r3, [pc, #44]	; (200000e4 <system_init_flash+0x38>)
200000b6:	601a      	str	r2, [r3, #0]
200000b8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ba:	4b0b      	ldr	r3, [pc, #44]	; (200000e8 <system_init_flash+0x3c>)
200000bc:	4298      	cmp	r0, r3
200000be:	d804      	bhi.n	200000ca <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000c0:	f44f 7280 	mov.w	r2, #256	; 0x100
200000c4:	4b07      	ldr	r3, [pc, #28]	; (200000e4 <system_init_flash+0x38>)
200000c6:	601a      	str	r2, [r3, #0]
200000c8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ca:	4b08      	ldr	r3, [pc, #32]	; (200000ec <system_init_flash+0x40>)
200000cc:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000ce:	bf94      	ite	ls
200000d0:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000d4:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000d8:	4b02      	ldr	r3, [pc, #8]	; (200000e4 <system_init_flash+0x38>)
200000da:	601a      	str	r2, [r3, #0]
200000dc:	4770      	bx	lr
200000de:	bf00      	nop
200000e0:	01406f3f 	.word	0x01406f3f
200000e4:	400e0a00 	.word	0x400e0a00
200000e8:	01e847ff 	.word	0x01e847ff
200000ec:	02dc6bff 	.word	0x02dc6bff

200000f0 <SystemCoreClock>:
200000f0:	003d0900                                ..=.

200000f4 <uxCriticalNesting>:
200000f4:	aaaaaaaa                                ....

200000f8 <uxPreviousTask>:
200000f8:	000000ff                                ....

200000fc <xNextTaskUnblockTime>:
200000fc:	ffffffff                                ....

20000100 <impure_data>:
20000100:	00000000 200003ec 20000454 200004bc     ....... T.. ... 
	...
20000134:	0040a078 00000000 00000000 00000000     x.@.............
	...
200001a8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001b8:	0005deec 0000000b 00000000 00000000     ................
	...

20000528 <_impure_ptr>:
20000528:	20000100                                ... 

2000052c <__malloc_av_>:
	...
20000534:	2000052c 2000052c 20000534 20000534     ,.. ,.. 4.. 4.. 
20000544:	2000053c 2000053c 20000544 20000544     <.. <.. D.. D.. 
20000554:	2000054c 2000054c 20000554 20000554     L.. L.. T.. T.. 
20000564:	2000055c 2000055c 20000564 20000564     \.. \.. d.. d.. 
20000574:	2000056c 2000056c 20000574 20000574     l.. l.. t.. t.. 
20000584:	2000057c 2000057c 20000584 20000584     |.. |.. ... ... 
20000594:	2000058c 2000058c 20000594 20000594     ... ... ... ... 
200005a4:	2000059c 2000059c 200005a4 200005a4     ... ... ... ... 
200005b4:	200005ac 200005ac 200005b4 200005b4     ... ... ... ... 
200005c4:	200005bc 200005bc 200005c4 200005c4     ... ... ... ... 
200005d4:	200005cc 200005cc 200005d4 200005d4     ... ... ... ... 
200005e4:	200005dc 200005dc 200005e4 200005e4     ... ... ... ... 
200005f4:	200005ec 200005ec 200005f4 200005f4     ... ... ... ... 
20000604:	200005fc 200005fc 20000604 20000604     ... ... ... ... 
20000614:	2000060c 2000060c 20000614 20000614     ... ... ... ... 
20000624:	2000061c 2000061c 20000624 20000624     ... ... $.. $.. 
20000634:	2000062c 2000062c 20000634 20000634     ,.. ,.. 4.. 4.. 
20000644:	2000063c 2000063c 20000644 20000644     <.. <.. D.. D.. 
20000654:	2000064c 2000064c 20000654 20000654     L.. L.. T.. T.. 
20000664:	2000065c 2000065c 20000664 20000664     \.. \.. d.. d.. 
20000674:	2000066c 2000066c 20000674 20000674     l.. l.. t.. t.. 
20000684:	2000067c 2000067c 20000684 20000684     |.. |.. ... ... 
20000694:	2000068c 2000068c 20000694 20000694     ... ... ... ... 
200006a4:	2000069c 2000069c 200006a4 200006a4     ... ... ... ... 
200006b4:	200006ac 200006ac 200006b4 200006b4     ... ... ... ... 
200006c4:	200006bc 200006bc 200006c4 200006c4     ... ... ... ... 
200006d4:	200006cc 200006cc 200006d4 200006d4     ... ... ... ... 
200006e4:	200006dc 200006dc 200006e4 200006e4     ... ... ... ... 
200006f4:	200006ec 200006ec 200006f4 200006f4     ... ... ... ... 
20000704:	200006fc 200006fc 20000704 20000704     ... ... ... ... 
20000714:	2000070c 2000070c 20000714 20000714     ... ... ... ... 
20000724:	2000071c 2000071c 20000724 20000724     ... ... $.. $.. 
20000734:	2000072c 2000072c 20000734 20000734     ,.. ,.. 4.. 4.. 
20000744:	2000073c 2000073c 20000744 20000744     <.. <.. D.. D.. 
20000754:	2000074c 2000074c 20000754 20000754     L.. L.. T.. T.. 
20000764:	2000075c 2000075c 20000764 20000764     \.. \.. d.. d.. 
20000774:	2000076c 2000076c 20000774 20000774     l.. l.. t.. t.. 
20000784:	2000077c 2000077c 20000784 20000784     |.. |.. ... ... 
20000794:	2000078c 2000078c 20000794 20000794     ... ... ... ... 
200007a4:	2000079c 2000079c 200007a4 200007a4     ... ... ... ... 
200007b4:	200007ac 200007ac 200007b4 200007b4     ... ... ... ... 
200007c4:	200007bc 200007bc 200007c4 200007c4     ... ... ... ... 
200007d4:	200007cc 200007cc 200007d4 200007d4     ... ... ... ... 
200007e4:	200007dc 200007dc 200007e4 200007e4     ... ... ... ... 
200007f4:	200007ec 200007ec 200007f4 200007f4     ... ... ... ... 
20000804:	200007fc 200007fc 20000804 20000804     ... ... ... ... 
20000814:	2000080c 2000080c 20000814 20000814     ... ... ... ... 
20000824:	2000081c 2000081c 20000824 20000824     ... ... $.. $.. 
20000834:	2000082c 2000082c 20000834 20000834     ,.. ,.. 4.. 4.. 
20000844:	2000083c 2000083c 20000844 20000844     <.. <.. D.. D.. 
20000854:	2000084c 2000084c 20000854 20000854     L.. L.. T.. T.. 
20000864:	2000085c 2000085c 20000864 20000864     \.. \.. d.. d.. 
20000874:	2000086c 2000086c 20000874 20000874     l.. l.. t.. t.. 
20000884:	2000087c 2000087c 20000884 20000884     |.. |.. ... ... 
20000894:	2000088c 2000088c 20000894 20000894     ... ... ... ... 
200008a4:	2000089c 2000089c 200008a4 200008a4     ... ... ... ... 
200008b4:	200008ac 200008ac 200008b4 200008b4     ... ... ... ... 
200008c4:	200008bc 200008bc 200008c4 200008c4     ... ... ... ... 
200008d4:	200008cc 200008cc 200008d4 200008d4     ... ... ... ... 
200008e4:	200008dc 200008dc 200008e4 200008e4     ... ... ... ... 
200008f4:	200008ec 200008ec 200008f4 200008f4     ... ... ... ... 
20000904:	200008fc 200008fc 20000904 20000904     ... ... ... ... 
20000914:	2000090c 2000090c 20000914 20000914     ... ... ... ... 
20000924:	2000091c 2000091c 20000924 20000924     ... ... $.. $.. 

20000934 <__malloc_trim_threshold>:
20000934:	00020000                                ....

20000938 <__malloc_sbrk_base>:
20000938:	ffffffff                                ....

2000093c <lconv>:
2000093c:	0040a11c 00409fc4 00409fc4 00409fc4     ..@...@...@...@.
2000094c:	00409fc4 00409fc4 00409fc4 00409fc4     ..@...@...@...@.
2000095c:	00409fc4 00409fc4 ffffffff ffffffff     ..@...@.........
2000096c:	ffffffff 0000ffff                       ........

20000974 <lc_ctype_charset>:
20000974:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000994 <__mb_cur_max>:
20000994:	00000001                                ....

20000998 <__wctomb>:
20000998:	00408a15                                ..@.
