<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ECG_cwt</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.O_INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>input_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ECG_cwt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c7def199</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ECG_cwt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03435bbc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ECG_cwt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4428f239</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>input_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Zybo-Z7-Master.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_01.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_02.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_03.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_04.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_05.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_06.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_07.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_08.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/input_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/lineBuffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/proc_element.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_01.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_02.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_03.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_04.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_05.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_06.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_07.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_08.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/ECG_cwt.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cca9101a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_01.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_02.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_03.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_04.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_05.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_06.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_07.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/CWT_convolution_08.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/Morlet_s8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/input_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/lineBuffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/proc_element.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_01.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_02.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_03.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_04.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_05.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_06.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_07.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/signal_storage_08.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Synt_CWT.srcs/sources_1/new/ECG_cwt.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ECG_cwt_tb_func_synth.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ECG_cwt_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ECG_cwt_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ECG_cwt_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ECG_cwt_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-08-31T19:34:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13311868_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6064fe12_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702d3b67_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41961f87_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f026983_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b49ccda_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f9a2a2_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc8b406_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410096cf_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55790713_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4e7387_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650c1889_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad0eada_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d1586d_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba29ff7_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69981254_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e52100f_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfd0_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1512305c_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28664c69_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c0e991_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a0bd0d_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e10ec98_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1753dee7_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342d96f3_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6bf079_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b290c6_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6c399d_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f05de9_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e54501_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4450fa5a_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a43bc18_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e75646_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60108608_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e85681_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51129700_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef6cda4_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a10da5_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f70367_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605fd82a_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26addc89_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5017d9_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4986a04b_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d4e2e51_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49325c71_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d3e17f_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d954b00_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65c49c2a_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6344d763_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@109d7a23_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536c8e08_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fefa719_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af349f4_ARCHIVE_LOCATION">e:/VHDL/Synt_CWT</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="56d75cf9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="acb4e683"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="72ce8fef"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8f4bc45f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
