module top;//creating a module
parameter clkfreq = 50_000_000;//defining a parameter for clock frequency
input clk, rst;//creating input ports for clock and reset
output reg [7:0] count = 8'b0;//creating an output register for count
always @ (posedge clk or posedge rst)//always block for positive edge of clock and reset
begin
	if (rst)//checking if the reset signal is high
		count <= 8'b0;//resetting the count to 0
	else
		count <= count + 1;//incrementing the count by 1
end
endmodule