// Seed: 2809837040
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  logic id_4;
  assign id_4 = 1;
  wire id_5, id_6, id_7;
  parameter id_8 = {"", 1};
  assign module_1.id_6 = 0;
endmodule
program module_1 #(
    parameter id_1 = 32'd98,
    parameter id_2 = 32'd25
) (
    input supply0 id_0,
    output tri1 _id_1,
    input wor _id_2,
    output wand id_3,
    output supply0 id_4[id_1  &  1 'b0 : id_2],
    input supply0 id_5,
    output wire id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_0
  );
  id_9 :
  assert property (@(id_0 or -1 or posedge 1) -1) if ("") $unsigned(13);
  ;
endprogram
