<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/sama5/chip/_sama5d4x_mpddrc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_a9922c4637614f4cea8d90394e766553.html">sama5</a></li><li class="navelem"><a class="el" href="dir_9a30e0bde4478ac7ebcf1c0042f4dec5.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">_sama5d4x_mpddrc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/sama5/chip/_sama5d4x_mpddrc.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2014 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMA5_CHIP__SAMA5D4X_MPDDRC_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMA5_CHIP__SAMA5D4X_MPDDRC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* MPDDRC Register Offsets ******************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_MR_OFFSET                 0x0000 </span><span class="comment">/* MPDDRC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_RTR_OFFSET                0x0004 </span><span class="comment">/* MPDDRC Refresh Timer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_CR_OFFSET                 0x0008 </span><span class="comment">/* MPDDRC Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TPR0_OFFSET               0x000c </span><span class="comment">/* MPDDRC Timing Parameter 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TPR1_OFFSET               0x0010 </span><span class="comment">/* MPDDRC Timing Parameter 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TPR2_OFFSET               0x0014 </span><span class="comment">/* MPDDRC Timing Parameter 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* 0x0018 Reserved */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_LPR_OFFSET                0x001c </span><span class="comment">/* MPDDRC Low-power Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_MD_OFFSET                 0x0020 </span><span class="comment">/* MPDDRC Memory Device Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* 0x0024 Reserved */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_LPDDR2_LPR_OFFSET         0x0028 </span><span class="comment">/* MPDDRC LPDDR2 Low-power Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_LPDDR2_CALMR4_OFFSET      0x002c </span><span class="comment">/* MPDDRC LPDDR2 Calibration and MR4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_LPDDR2_TIMCAL_OFFSET      0x0030 </span><span class="comment">/* MPDDRC LPDDR2 Timing Calibration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_IO_CALIBR_OFFSET          0x0034 </span><span class="comment">/* MPDDRC IO Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_OCMS_OFFSET               0x0038 </span><span class="comment">/* MPDDRC OCMS Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_OCMS_KEY1_OFFSET          0x003c </span><span class="comment">/* MPDDRC OCMS KEY1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_OCMS_KEY2_OFFSET          0x0040 </span><span class="comment">/* MPDDRC OCMS KEY2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_CONF_ARBITER_OFFSET       0x0044 </span><span class="comment">/* MPDDRC Configuration Arbiter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TIMEOUT_OFFSET            0x0048 </span><span class="comment">/* MPDDRC Time-out Port 0/1/2/3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_REQ_PORT_0123_OFFSET      0x004c </span><span class="comment">/* MPDDRC Request Port 0/1/2/3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_REQ_PORT_4567_OFFSET      0x0050 </span><span class="comment">/* MPDDRC Request Port 4/5/6/7 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_BDW_PORT_0123_OFFSET      0x0054 </span><span class="comment">/* MPDDRC Bandwidth Port 0/1/2/3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_BDW_PORT_4567_OFFSET      0x0058 </span><span class="comment">/* MPDDRC Bandwidth Port 4/5/6/7 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_RD_DATA_PATH_OFFSET       0x005c </span><span class="comment">/* MPDDRC Read Datapath Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SAM_MPPDRC_SAW_OFFSET(n)             (0x0060+((n) &lt;&lt; 2))</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW0_OFFSET               0x0060 </span><span class="comment">/* MPDDRC Smart Adaptation Wrapper 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW1_OFFSET               0x0064 </span><span class="comment">/* MPDDRC Smart Adaptation Wrapper 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW2_OFFSET               0x0068 </span><span class="comment">/* MPDDRC Smart Adaptation Wrapper 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW3_OFFSET               0x006c </span><span class="comment">/* MPDDRC Smart Adaptation Wrapper 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* 0x0060-0x00e0 Reserved */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_WPCR_OFFSET               0x00e4 </span><span class="comment">/* MPDDRC Write Protect Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_WPSR_OFFSET               0x00e8 </span><span class="comment">/* MPDDRC Write Protect Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_OS_OFFSET             0x0100 </span><span class="comment">/* MPDDRC DLL Offset Selection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_MO_OFFSET             0x0104 </span><span class="comment">/* MPDDRC DLL MASTER Offset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SO0_OFFSET            0x0108 </span><span class="comment">/* MPDDRC DLL SLAVE Offset 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SO1_OFFSET            0x010c </span><span class="comment">/* MPDDRC DLL SLAVE Offset 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_WRO_OFFSET            0x0110 </span><span class="comment">/* MPDDRC DLL CLKWR Offset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_ADO_OFFSET            0x0114 </span><span class="comment">/* MPDDRC DLL CLKAD Offset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SM_OFFSET(n)          (0x0118+((n)&lt;&lt;2))</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM0_OFFSET            0x0118 </span><span class="comment">/* MPDDRC DLL Status MASTER0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM1_OFFSET            0x011c </span><span class="comment">/* MPDDRC DLL Status MASTER1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM2_OFFSET            0x0120 </span><span class="comment">/* MPDDRC DLL Status MASTER2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM3_OFFSET            0x0124 </span><span class="comment">/* MPDDRC DLL Status MASTER3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SSL_OFFSET(n)         (0x0128+((n)&lt;&lt;2))</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL0_OFFSET           0x0128 </span><span class="comment">/* MPDDRC DLL Status SLAVE0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL1_OFFSET           0x012c </span><span class="comment">/* MPDDRC DLL Status SLAVE1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL2_OFFSET           0x0130 </span><span class="comment">/* MPDDRC DLL Status SLAVE2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL3_OFFSET           0x0134 </span><span class="comment">/* MPDDRC DLL Status SLAVE3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL4_OFFSET           0x0138 </span><span class="comment">/* MPDDRC DLL Status SLAVE4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL5_OFFSET           0x013c </span><span class="comment">/* MPDDRC DLL Status SLAVE5 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL6_OFFSET           0x0140 </span><span class="comment">/* MPDDRC DLL Status SLAVE6 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL7_OFFSET           0x0144 </span><span class="comment">/* MPDDRC DLL Status SLAVE7 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SWR_OFFSET(n)         (0x0148+((n)&lt;&lt;2))</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR0_OFFSET           0x0148 </span><span class="comment">/* MPDDRC DLL Status CLKWR0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR1_OFFSET           0x014c </span><span class="comment">/* MPDDRC DLL Status CLKWR1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR2_OFFSET           0x0150 </span><span class="comment">/* MPDDRC DLL StatusCLKWR2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR3_OFFSET           0x0154 </span><span class="comment">/* MPDDRC DLL Status CLKWR3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SAD_OFFSET            0x0158 </span><span class="comment">/* MPDDRC DLL Status CLKAD Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* 0x015c-0x01fxc Reserved */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* MPDDRC Register Addresses ****************************************************************/</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_MR                        (SAM_MPDDRC_VBASE+SAM_MPDDRC_MR_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_RTR                       (SAM_MPDDRC_VBASE+SAM_MPDDRC_RTR_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_CR                        (SAM_MPDDRC_VBASE+SAM_MPDDRC_CR_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TPR0                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_TPR0_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TPR1                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_TPR1_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TPR2                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_TPR2_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_LPR                       (SAM_MPDDRC_VBASE+SAM_MPDDRC_LPR_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_MD                        (SAM_MPDDRC_VBASE+SAM_MPDDRC_MD_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_LPDDR2_LPR                (SAM_MPDDRC_VBASE+SAM_MPDDRC_LPDDR2_LPR_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_LPDDR2_CALMR4             (SAM_MPDDRC_VBASE+SAM_MPDDRC_LPDDR2_CALMR4_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_LPDDR2_TIMCAL             (SAM_MPDDRC_VBASE+SAM_MPDDRC_LPDDR2_TIMCAL_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_IO_CALIBR                 (SAM_MPDDRC_VBASE+SAM_MPDDRC_IO_CALIBR_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_OCMS                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_OCMS_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_OCMS_KEY1                 (SAM_MPDDRC_VBASE+SAM_MPDDRC_OCMS_KEY1_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_OCMS_KEY2                 (SAM_MPDDRC_VBASE+SAM_MPDDRC_OCMS_KEY2_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_CONF_ARBITER              (SAM_MPDDRC_VBASE+SAM_MPDDRC_CONF_ARBITER_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_TIMEOUT                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_TIMEOUT_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_REQ_PORT_0123             (SAM_MPDDRC_VBASE+SAM_MPDDRC_REQ_PORT_0123_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_REQ_PORT_4567             (SAM_MPDDRC_VBASE+SAM_MPDDRC_REQ_PORT_4567_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_BDW_PORT_0123             (SAM_MPDDRC_VBASE+SAM_MPDDRC_BDW_PORT_0123_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_BDW_PORT_4567             (SAM_MPDDRC_VBASE+SAM_MPDDRC_BDW_PORT_4567_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_RD_DATA_PATH              (SAM_MPDDRC_VBASE+SAM_MPDDRC_RD_DATA_PATH_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SAM_MPPDRC_SAW(n)                    (SAM_MPDDRC_VBASE+SAM_MPPDRC_SAW_OFFSET(n)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW0                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_SAW0_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW1                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_SAW1_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW2                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_SAW2_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_SAW3                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_SAW3_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_WPCR                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_WPCR_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_WPSR                      (SAM_MPDDRC_VBASE+SAM_MPDDRC_WPSR_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_OS                    (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_OS_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_MO                    (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_MO_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SO0                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SO0_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SO1                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SO1_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_WRO                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_WRO_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_ADO                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_ADO_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SM(n)                 (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SM_OFFSET(n))</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM0                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SM0_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM1                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SM1_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM2                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SM2_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SM3                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SM3_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SSL(n)                (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL_OFFSET(n))</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL0                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL0_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL1                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL1_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL2                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL2_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL3                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL3_OFFSET)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL4                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL4_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL5                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL5_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL6                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL6_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SSL7                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SSL7_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SWR(n)                (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SWR_OFFSET(n))</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR0                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SWR0_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR1                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SWR1_OFFSET)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR2                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SWR2_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MPDDRC_DLL_SWR3                  (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SWR3_OFFSET)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SAM_MPDDRC_DLL_SAD                   (SAM_MPDDRC_VBASE+SAM_MPDDRC_DLL_SAD_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* MPDDRC Register Bit Definitions **********************************************************/</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* MPDDRC Mode Register */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define MPDDRC_MR_MODE_SHIFT                 (0)       </span><span class="comment">/* Bits 0-2: MPDDRC Command Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_MR_MODE_MASK                  (7 &lt;&lt; MPDDRC_MR_MODE_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_NORMAL              (0 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* Normal Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_NOP                 (1 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* NOP when device accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_PRCGALL             (2 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* &#39;All Banks Precharge&#39; when device accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_LMR                 (3 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* &#39;Load Mode Register&#39; command when device accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_RFSH                (4 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* &#39;Auto-Refresh&#39; when device accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_EXTLMR              (5 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* &#39;Extended Load Mode Register&#39; when device accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_DEEP                (6 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* Deep power mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MODE_LPDDR2              (7 &lt;&lt; MPDDRC_MR_MODE_SHIFT) </span><span class="comment">/* LPDDR2 Mode Register&#39; when device accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_MR_MRS_SHIFT                  (8)       </span><span class="comment">/* Bits 8-15: Mode Register Select LPDDR2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_MR_MRS_MASK                   (0xff &lt;&lt; MPDDRC_MR_MRS_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MR_MRS(n)                   ((n) &lt;&lt; MPDDRC_MR_MRS_SHIFT)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* MPDDRC Refresh Timer Register */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define MPDDRC_RTR_COUNT_SHIFT               (0)       </span><span class="comment">/* Bits 0-11: MPDDRC Refresh Timer Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_RTR_COUNT_MASK                (0xfff &lt;&lt; MPDDRC_RTR_COUNT_SHIFT)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_RTR_COUNT(n)                ((n) &lt;&lt; MPDDRC_RTR_COUNT_SHIFT)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_RTR_ADJ_REF                   (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Adjust Refresh Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_RTR_REF_PB                    (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Refresh Per Bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_RTR_MR4_VALUE_SHIFT           (20)      </span><span class="comment">/* Bits 20-22: Content of MR4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_RTR_MR4_VALUE_MASK            (7 &lt;&lt; MPDDRC_RTR_MR4_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_RTR_MR4_VALUE(n)            ((n) &lt;&lt; MPDDRC_RTR_MR4_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* MPDDRC Configuration Register */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define MPDDRC_CR_NC_SHIFT                   (0)       </span><span class="comment">/* Bits 0-1: Number of Column Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_NC_MASK                    (3 &lt;&lt; MPDDRC_CR_NC_SHIFT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NC_9                     (0 &lt;&lt; MPDDRC_CR_NC_SHIFT) </span><span class="comment">/* 9 DDR column bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NC_10                    (1 &lt;&lt; MPDDRC_CR_NC_SHIFT) </span><span class="comment">/* 10 DDR column bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NC_11                    (2 &lt;&lt; MPDDRC_CR_NC_SHIFT) </span><span class="comment">/* 11 DDR column bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NC_12                    (3 &lt;&lt; MPDDRC_CR_NC_SHIFT) </span><span class="comment">/* 12 DDR column bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_NR_SHIFT                   (2)       </span><span class="comment">/* Bits 2-3: Number of Row Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_NR_MASK                    (3 &lt;&lt; MPDDRC_CR_NR_SHIFT)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NR_11                    (0 &lt;&lt; MPDDRC_CR_NR_SHIFT) </span><span class="comment">/* 00 ROW_11 11 row bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NR_12                    (1 &lt;&lt; MPDDRC_CR_NR_SHIFT) </span><span class="comment">/* 01 ROW_12 12 row bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NR_13                    (2 &lt;&lt; MPDDRC_CR_NR_SHIFT) </span><span class="comment">/* 10 ROW_13 13 row bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_NR_14                    (3 &lt;&lt; MPDDRC_CR_NR_SHIFT) </span><span class="comment">/* 11 ROW_14 14 row bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_CAS_SHIFT                  (4)       </span><span class="comment">/* Bits 4-6: CAS Latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_CAS_MASK                   (7 &lt;&lt; MPDDRC_CR_CAS_SHIFT)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_CAS_2                    (2 &lt;&lt; MPDDRC_CR_CAS_SHIFT) </span><span class="comment">/* 010 DDR_CAS2 LPDDR1 CAS Latency 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_CAS_3                    (3 &lt;&lt; MPDDRC_CR_CAS_SHIFT) </span><span class="comment">/* 011 DDR_CAS3 DDR2/LPDDR2/LPDDR1 CAS Latency 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_CAS_4                    (4 &lt;&lt; MPDDRC_CR_CAS_SHIFT) </span><span class="comment">/* 100 DDR_CAS4 DDR2/LPDDR2 CAS Latency 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_CAS_5                    (5 &lt;&lt; MPDDRC_CR_CAS_SHIFT) </span><span class="comment">/* 101 DDR_CAS5 DDR2/LPDDR2 CAS Latency 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_CAS_6                    (6 &lt;&lt; MPDDRC_CR_CAS_SHIFT) </span><span class="comment">/* 110 DDR_CAS6 DDR2 CAS Latency 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_DLL                        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Reset DLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_DIC_DS                     (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Output Driver Impedance Control(Drive Strength) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_DIS_DLL                    (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Disable DLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_ZQ_SHIFT                   (10)      </span><span class="comment">/* Bits 10-11: ZQ Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_ZQ_MASK                    (3 &lt;&lt; MPDDRC_CR_ZQ_SHIFT)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_ZQ_INIT                  (0 &lt;&lt; MPDDRC_CR_ZQ_SHIFT) </span><span class="comment">/* Calibration command after initialization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_ZQ_LONG                  (1 &lt;&lt; MPDDRC_CR_ZQ_SHIFT) </span><span class="comment">/* Long calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_ZQ_SHORT                 (2 &lt;&lt; MPDDRC_CR_ZQ_SHIFT) </span><span class="comment">/* Short calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_ZQ_RESET                 (3 &lt;&lt; MPDDRC_CR_ZQ_SHIFT) </span><span class="comment">/* ZQ Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_OCD_SHIFT                  (12)      </span><span class="comment">/* Bits 12-14: Off-chip Driver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_OCD_MASK                   (7 &lt;&lt; MPDDRC_CR_OCD_SHIFT)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_OCD_EXIT                 (0 &lt;&lt; MPDDRC_CR_OCD_SHIFT) </span><span class="comment">/* OCD calibration mode exit, maintain setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_OCD_DEFAULT              (7 &lt;&lt; MPDDRC_CR_OCD_SHIFT) </span><span class="comment">/* OCD calibration default */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_DQMS                       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Mask Data is Shared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_ENRDM                      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Enable Read Measure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_LC_LPDDR1                  (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Low-cost Low-power DDR1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_NB                         (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Number of Banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_4BANKS                   (0)       </span><span class="comment">/* 4 banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CR_8BANKS                   MPDDRC_CR_NB </span><span class="comment">/* 8 banks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_NDQS                       (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Not DQS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_DECOD                      (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Type of Decoding */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CR_UNAL                       (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Support Unaligned Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* MPDDRC Timing Parameter 0 Register */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define MPDDRC_TPR0_TRAS_SHIFT               (0)       </span><span class="comment">/* Bits 0-3: Active to Precharge Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRAS_MASK                (15 &lt;&lt; MPDDRC_TPR0_TRAS_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TRAS(n)                ((n) &lt;&lt; MPDDRC_TPR0_TRAS_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRCD_SHIFT               (4)       </span><span class="comment">/* Bits 4-7: Row to Column Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRCD_MASK                (15 &lt;&lt; MPDDRC_TPR0_TRCD_SHIFT)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TRCD(n)                ((n) &lt;&lt; MPDDRC_TPR0_TRCD_SHIFT)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TWR_SHIFT                (8)       </span><span class="comment">/* Bits 8-11: Write Recovery Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TWR_MASK                 (15 &lt;&lt; MPDDRC_TPR0_TWR_SHIFT)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TWR(n)                 ((n) &lt;&lt; MPDDRC_TPR0_TWR_SHIFT)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRC_SHIFT                (12)      </span><span class="comment">/* Bits 12-15: Row Cycle Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRC_MASK                 (15 &lt;&lt; MPDDRC_TPR0_TRC_SHIFT)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TRC(n)                 ((n) &lt;&lt; MPDDRC_TPR0_TRC_SHIFT)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRP_SHIFT                (16)      </span><span class="comment">/* Bits 16-19: Row Precharge Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRP_MASK                 (15 &lt;&lt; MPDDRC_TPR0_TRP_SHIFT)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TRP(n)                 ((n) &lt;&lt; MPDDRC_TPR0_TRP_SHIFT)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRRD_SHIFT               (20)      </span><span class="comment">/* Bits 20-23: Active BankA to Active BankB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TRRD_MASK                (15 &lt;&lt; MPDDRC_TPR0_TRRD_SHIFT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TRRD(n)                ((n) &lt;&lt; MPDDRC_TPR0_TRRD_SHIFT)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TWTR_SHIFT               (24)      </span><span class="comment">/* Bits 24-26: Internal Write to Read Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TWTR_MASK                (7 &lt;&lt; MPDDRC_TPR0_TWTR_SHIFT)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TWTR(n)                ((n) &lt;&lt; MPDDRC_TPR0_TWTR_SHIFT)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_RDC_WRRD                 (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Reduce Write to Read Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TMRD_SHIFT               (28)      </span><span class="comment">/* Bits 18-31: Load Mode Register Command to Activate or Refresh Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR0_TMRD_MASK                (15 &lt;&lt; MPDDRC_TPR0_TMRD_SHIFT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR0_TMRD(n)                ((n) &lt;&lt; MPDDRC_TPR0_TMRD_SHIFT)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* MPDDRC Timing Parameter 1 Register */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define MPDDRC_TPR1_TRFC_SHIFT               (0)       </span><span class="comment">/* Bits 0-6: Row Cycle Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TRFC_MASK                (0x7f &lt;&lt; MPDDRC_TPR1_TRFC_SHIFT)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR1_TRFC(n)                ((n) &lt;&lt; MPDDRC_TPR1_TRFC_SHIFT)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TXSNR_SHIFT              (8)       </span><span class="comment">/* Bits 8-15: Exit Self Refresh Delay to Non Read Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TXSNR_MASK               (0xff &lt;&lt; MPDDRC_TPR1_TXSNR_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR1_TXSNR(n)               ((n) &lt;&lt; MPDDRC_TPR1_TXSNR_SHIFT)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TXSRD_SHIFT              (16)      </span><span class="comment">/* Bits 16-23: Exit Self Refresh Delay to Read Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TXSRD_MASK               (0xff &lt;&lt; MPDDRC_TPR1_TXSRD_SHIFT)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR1_TXSRD(n)               ((n) &lt;&lt; MPDDRC_TPR1_TXSRD_SHIFT)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TXP_SHIFT                (24)      </span><span class="comment">/* Bits 24-27: Exit Power-down Delay to First Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR1_TXP_MASK                 (15 &lt;&lt; MPDDRC_TPR1_TXP_SHIFT)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR1_TXP(n)                 ((n) &lt;&lt; MPDDRC_TPR1_TXP_SHIFT)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* MPDDRC Timing Parameter 2 Register */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define MPDDRC_TPR2_TXARD_SHIFT              (0)       </span><span class="comment">/* Bits 0-3: Exit Active Power Down Delay to Read Command in Mode &#39;Fast Exit&#39; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TXARD_MASK               (15 &lt;&lt; MPDDRC_TPR2_TXARD_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR2_TXARD(n)               ((n) &lt;&lt; MPDDRC_TPR2_TXARD_SHIFT)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TXARDS_SHIFT             (4)       </span><span class="comment">/* Bits 4-7: Exit Active Power Down Delay to Read Command in Mode &#39;Slow Exit&#39; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TXARDS_MASK              (15 &lt;&lt; MPDDRC_TPR2_TXARDS_SHIFT)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR2_TXARDS(n)              ((n) &lt;&lt; MPDDRC_TPR2_TXARDS_SHIFT)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TRPA_SHIFT               (8)       </span><span class="comment">/* Bits 8-11: Row Precharge All Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TRPA_MASK                (15 &lt;&lt; MPDDRC_TPR2_TRPA_SHIFT)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR2_TRPA(n)                ((n) &lt;&lt; MPDDRC_TPR2_TRPA_SHIFT)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TRTP_SHIFT               (12)      </span><span class="comment">/* Bits 12-14: Read to Precharge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TRTP_MASK                (7 &lt;&lt; MPDDRC_TPR2_TRTP_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR2_TRTP(n)                ((n) &lt;&lt; MPDDRC_TPR2_TRTP_SHIFT)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TFAW_SHIFT               (16)      </span><span class="comment">/* Bits 16-19: Four Active Windows */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TPR2_TFAW_MASK                (15 &lt;&lt; MPDDRC_TPR2_TFAW_SHIFT)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TPR2_TFAW(n)                ((n) &lt;&lt; MPDDRC_TPR2_TFAW_SHIFT)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* MPDDRC Low-power Register */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define MPDDRC_LPR_LPCB_SHIFT                (0)       </span><span class="comment">/* Bits 0-1: Low-power Command*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_LPCB_MASK                 (3 &lt;&lt; MPDDRC_LPR_LPCB_SHIFT)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_LPCB_DISABLED           (0 &lt;&lt; MPDDRC_LPR_LPCB_SHIFT) </span><span class="comment">/* Low-power Feature is inhibited */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_LPCB_SELFREFRESH        (1 &lt;&lt; MPDDRC_LPR_LPCB_SHIFT) </span><span class="comment">/* Issues a &#39;Self Refresh&#39; to device, clocks deactivated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_LPCB_POWERDOWN          (2 &lt;&lt; MPDDRC_LPR_LPCB_SHIFT) </span><span class="comment">/* Issues a &#39;Power-down&#39; to device after each access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_LPCB_DEEPPWD            (3 &lt;&lt; MPDDRC_LPR_LPCB_SHIFT) </span><span class="comment">/* TIssues a &#39;Deep Power-down&#39; to Low-power device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_CLK_FR                    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Clock Frozen Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_LPDDR2_PWOFF              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  LPDDR2 Power Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_PASR_SHIFT                (4)       </span><span class="comment">/* Bits 4-6: Partial Array Self Refresh */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_PASR_MASK                 (7 &lt;&lt; MPDDRC_LPR_PASR_SHIFT)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_PASR(n)                 ((n) &lt;&lt; MPDDRC_LPR_PASR_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_DS_SHIFT                  (8)       </span><span class="comment">/* Bits 8-10: Drive Strength */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_DS_MASK                   (7 &lt;&lt; MPDDRC_LPR_DS_SHIFT)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_DS(n)                   ((n) &lt;&lt; MPDDRC_LPR_DS_SHIFT)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_TIMEOUT_SHIFT             (12)      </span><span class="comment">/* Bits 12-13: Enter Low-power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_TIMEOUT_MASK              (3 &lt;&lt; MPDDRC_LPR_TIMEOUT_SHIFT)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_TIMEOUT_0CLKS           (0 &lt;&lt; MPDDRC_LPR_TIMEOUT_SHIFT) </span><span class="comment">/* Activates low-power mode after the end of transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_TIMEOUT_64CLKS          (1 &lt;&lt; MPDDRC_LPR_TIMEOUT_SHIFT) </span><span class="comment">/* Activates low-power mode 64 clocks after the end of transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_TIMEOUT_128CLKS         (2 &lt;&lt; MPDDRC_LPR_TIMEOUT_SHIFT) </span><span class="comment">/* 28 Activates low-power mode 128 clocks after the end of transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_APDE                      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16:  ctive Power Down Exit Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_APDE_FAST               (0)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_APDE_SLOW               MPDDRC_LPR_APDE</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_UPD_MR_SHIFT              (20)      </span><span class="comment">/* Bits 20-21: Update Load Mode Register and Extended Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPR_UPD_MR_MASK               (3 &lt;&lt; MPDDRC_LPR_UPD_MR_SHIFT)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_UPD_MR_DISABLED         (0 &lt;&lt; MPDDRC_LPR_UPD_MR_SHIFT) </span><span class="comment">/* DISABLED Update is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_UPD_MR_SHARED           (1 &lt;&lt; MPDDRC_LPR_UPD_MR_SHIFT) </span><span class="comment">/* MPDDRC shares external bus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPR_UPD_MR_UNSHARED         (2 &lt;&lt; MPDDRC_LPR_UPD_MR_SHIFT) </span><span class="comment">/* MPDDRC does not share external bus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* MPDDRC Memory Device Register */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define MPDDRC_MD_SHIFT                      (0)       </span><span class="comment">/* Bits 0-2: Memory Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_MD_MASK                       (7 &lt;&lt; MPDDRC_MD_SHIFT)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MD_DDR_SDRAM                (2 &lt;&lt; MPDDRC_MD_SHIFT) </span><span class="comment">/* DDR1-SDRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MD_LPDDR_SDRAM              (3 &lt;&lt; MPDDRC_MD_SHIFT) </span><span class="comment">/* Low-power DDR1-SDRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MD_DDR2_SDRAM               (6 &lt;&lt; MPDDRC_MD_SHIFT) </span><span class="comment">/* DDR2-SDRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MD_LPDDR2_SDRAM             (7 &lt;&lt; MPDDRC_MD_SHIFT) </span><span class="comment">/* Low-power DDR2-SDRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_MD_DBW                        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Data Bus Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MD_DBW32                    (0)       </span><span class="comment">/* Data bus width is 32 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_MD_DBW16                    MPDDRC_MD_DBW </span><span class="comment">/* Data bus width is 16 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* MPDDRC LPDDR2 Low-power Register */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define MPDDRC_LPDDR2_LPR_BK_MASK_PASR_SHIFT (0)  </span><span class="comment">/* Bits 0-7: Bank Mask Bit/PASR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_LPR_BK_MASK_PASR_MASK  (0xff &lt;&lt; MPDDRC_LPDDR2_LPR_BK_MASK_PASR_SHIFT)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPDDR2_LPR_BK_MASK_PASR(n)  ((n) &lt;&lt; MPDDRC_LPDDR2_LPR_BK_MASK_PASR_SHIFT)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_LPR_SEG_MASK_SHIFT     (8)  </span><span class="comment">/* Bits 8-23: Segment Mask*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_LPR_SEG_MASK_MASK      (0xffff &lt;&lt; MPDDRC_LPDDR2_LPR_SEG_MASK_SHIFT)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPDDR2_LPR_SEG_MASK(n)      ((n) &lt;&lt; MPDDRC_LPDDR2_LPR_SEG_MASK_SHIFT)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_LPR_DS_SHIFT           (24) </span><span class="comment">/* Bits 24-27: Drive strength */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_LPR_DS_MASK            (15 &lt;&lt; MPDDRC_LPDDR2_LPR_DS_SHIFT)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPDDR2_LPR_DS(n)            ((n) &lt;&lt; MPDDRC_LPDDR2_LPR_DS_SHIFT)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* MPDDRC LPDDR2 Calibration and MR4 Register */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define MPDDRC_LPDDR2_CALMR4_COUNT_CAL_SHIFT (0)  </span><span class="comment">/* Bits 0-15: LPDDR2 Calibration Timer Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_CALMR4_COUNT_CAL_MASK  (0xffff &lt;&lt; MPDDRC_LPDDR2_CALMR4_COUNT_CAL_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPDDR2_CALMR4_COUNT_CAL(n)  ((n) &lt;&lt; MPDDRC_LPDDR2_CALMR4_COUNT_CAL_SHIFT)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_CALMR4_MR4_READ_SHIFT  (16) </span><span class="comment">/* Bits 16-31: Mode Register 4 Read Interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_CALMR4_MR4_READ_MASK   (0xffff &lt;&lt; MPDDRC_LPDDR2_CALMR4_MR4_READ_SHIFT)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPDDR2_CALMR4_MR4_READ(n)   ((n) &lt;&lt; MPDDRC_LPDDR2_CALMR4_MR4_READ_SHIFT)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* MPDDRC LPDDR2 Timing Calibration Register */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define MPDDRC_LPDDR2_TIMCAL_ZQCS_SHIFT      (0)       </span><span class="comment">/* Bits 0-7: ZQ Calibration Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_LPDDR2_TIMCAL_ZQCS_MASK       (0xff &lt;&lt; MPDDRC_LPDDR2_TIMCAL_ZQCS_SHIFT)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_LPDDR2_TIMCAL_ZQCS(n)       ((n) &lt;&lt; MPDDRC_LPDDR2_TIMCAL_ZQCS_SHIFT)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* MPDDRC IO Calibration */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define MPDDRC_IO_CALIBR_RDIV_SHIFT          (0)       </span><span class="comment">/* Bits 0-2: Resistor Divider, Output Driver Impedance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_RDIV_MASK           (7 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_RZQ34_NA          (1 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT) </span><span class="comment">/* LPDDR2 RZQ = 34.3 Ohm DDR2/LPDDR1: Not applicable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_RZQ40_33          (2 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT) </span><span class="comment">/* LPDDR2:RZQ = 40 Ohm   DDR2/LPDDR1: RZQ = 33.3 Ohm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_RZQ48_40          (3 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT) </span><span class="comment">/* LPDDR2:RZQ = 48 Ohm   DDR2/LPDDR1: RZQ = 40 Ohm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_RZQ60_50          (4 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT) </span><span class="comment">/* LPDDR2:RZQ = 60 Ohm   DDR2/LPDDR1: RZQ = 50 Ohm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_RZQ80_67          (6 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT) </span><span class="comment">/* LPDDR2 RZQ = 80 Ohm   DDR2/LPDDR1: RZQ = 66.7 Ohm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_RZQ120_100        (7 &lt;&lt; MPDDRC_IO_CALIBR_RDIV_SHIFT) </span><span class="comment">/* LPDDR2:RZQ = 120 Oh m DDR2/LPDDR1: RZQ = 100 Ohm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_EN_CALIB            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Enable of the Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_TZQIO_SHIFT         (8)       </span><span class="comment">/* Bits 8-10: IO Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_TZQIO_MASK          (7 &lt;&lt; MPDDRC_IO_CALIBR_TZQIO_SHIFT)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_TZQIO(n)          ((n) &lt;&lt; MPDDRC_IO_CALIBR_TZQIO_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_CALCODEP_SHIFT      (16)      </span><span class="comment">/* Bits 16-19: Number of Transistor P */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_CALCODEP_MASK       (15 &lt;&lt; MPDDRC_IO_CALIBR_CALCODEP_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_CALCODEP(n)       ((n) &lt;&lt; MPDDRC_IO_CALIBR_CALCODEP_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_CALCODEN_SHIFT      (20)      </span><span class="comment">/* Bits 20-23: Number of Transistor N */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_IO_CALIBR_CALCODEN_MASK       (15 &lt;&lt; MPDDRC_IO_CALIBR_CALCODEN_SHIFT)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_IO_CALIBR_CALCODEN(n)       ((n) &lt;&lt; MPDDRC_IO_CALIBR_CALCODEN_SHIFT)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* MPDDRC OCMS Register */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define MPDDRC_OCMS_SCR_EN                   (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Scrambling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* MPDDRC OCMS KEY1 Register (32-bit key value) */</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* MPDDRC OCMS KEY2 Register (32-bit key value) */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* MPDDRC Configuration Arbiter Register */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define MPDDRC_CONF_ARBITER_ARB_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: Type of Arbitration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CONF_ARBITER_ARB_MASK         (3 &lt;&lt; MPDDRC_CONF_ARBITER_ARB_SHIFT)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_ARB_ROUND      (0 &lt;&lt; MPDDRC_CONF_ARBITER_ARB_SHIFT) </span><span class="comment">/* Round Robin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_ARB_NB_REQUEST (1 &lt;&lt; MPDDRC_CONF_ARBITER_ARB_SHIFT) </span><span class="comment">/* Request Policy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_ARB_BANDWIDTH  (2 &lt;&lt; MPDDRC_CONF_ARBITER_ARB_SHIFT) </span><span class="comment">/* Bandwidth Policy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CONF_ARBITER_BDW_BURST        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Bandwidth is Reached or Bandwidth and Current Burst Access is Ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CONF_ARBITER_BDW_MAX_CUR      (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Bandwidth Max or Current */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CONF_ARBITER_RQ_WD_P(n)       (1 &lt;&lt; ((n)+8) </span><span class="comment">/* Bits 8-15:  Request or Word from Port n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P0       (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Request or Word from Port 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P1       (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Request or Word from Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P2       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Request or Word from Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P3       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Request or Word from Port 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P4       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Request or Word from Port 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P5       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Request or Word from Port 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P6       (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Request or Word from Port 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_RQ_WD_P7       (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Request or Word from Port 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_CONF_ARBITER_MA_PR_P(n)       (1 &lt;&lt; ((n)+16)) </span><span class="comment">/* Bits 16-23: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P0       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P1       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P2       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P3       (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P4       (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P5       (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P6       (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_CONF_ARBITER_MA_PR_P7       (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Master or Software Provide Information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* MPDDRC Time-out Port 0/1/2/3 Register */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define MPDDRC_TIMEOUT_TIMEOUT_P_SHIFT(n)    ((n)&lt;&lt;4)  </span><span class="comment">/* Time-out for Port n, n=0..7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_TIMEOUT_TIMEOUT_P_MASK(n)     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P_SHIFT(n))</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P(n,v)      ((uint32_t)(v) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P_SHIFT(n))</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P0_SHIFT    (0)       </span><span class="comment">/* Bits 4-7: Time-out for Port 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P0_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P0_SHIFT)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P0(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P0_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P1_SHIFT    (4)       </span><span class="comment">/* Bits 0-3: Time-out for Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P1_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P1_SHIFT)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P1(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P1_SHIFT)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P2_SHIFT    (8)       </span><span class="comment">/* Bits 8-7: Time-out for Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P2_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P2_SHIFT)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P2(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P2_SHIFT)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P3_SHIFT    (12)      </span><span class="comment">/* Bits 12-15: Time-out for Port 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P3_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P3_SHIFT)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P3(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P3_SHIFT)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P4_SHIFT    (16)      </span><span class="comment">/* Bits 16-19: Time-out for Port 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P4_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P4_SHIFT)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P4(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P4_SHIFT)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P5_SHIFT    (20)      </span><span class="comment">/* Bits 20-23: Time-out for Port 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P5_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P5_SHIFT)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P5(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P5_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P6_SHIFT    (24)      </span><span class="comment">/* Bits 24-27: Time-out for Port 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P6_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P6_SHIFT)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P6(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P6_SHIFT)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P7_SHIFT    (28)      </span><span class="comment">/* Bits 28-31: Time-out for Port 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_TIMEOUT_TIMEOUT_P7_MASK     (15 &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P7_SHIFT)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_TIMEOUT_TIMEOUT_P7(n)     ((uint32_t)(n) &lt;&lt; MPDDRC_TIMEOUT_TIMEOUT_P7_SHIFT)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* MPDDRC Request Port 0/1/2/3 Register */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P_SHIFT(n) ((n)&lt;&lt;8) </span><span class="comment">/* Number of Requests/Words/Allocation from Port n, n=0..3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P_MASK(n)  (0xff &lt;&lt; PDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P(n,v)   ((uint32_t)(v) &lt;&lt; PDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P0_SHIFT (0)  </span><span class="comment">/* Bits 0-7: Number of Requests/Words/Allocation from Port 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P0_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P0_SHIFT)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P0(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P0_SHIFT)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P1_SHIFT (8)  </span><span class="comment">/* Bits 8-15: Number of Requests/Words/Allocation from Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P1_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P1_SHIFT)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P1(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P1_SHIFT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P2_SHIFT (16) </span><span class="comment">/* Bits 16-23: Number of Requests/Words/Allocation from Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P2_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P2_SHIFT)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P2(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P2_SHIFT)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P3_SHIFT (24) </span><span class="comment">/* Bits 24-31: Number of Requests/Words/Allocation from Port 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P3_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P3_SHIFT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P3(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_0123_NRQ_NWD_BDW_P3_SHIFT)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* MPDDRC Request Port 4/5/6/7 Register */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P_SHIFT(n) ((n)&lt;&lt;8) </span><span class="comment">/* Number of Requests/Words/Allocation from port n, n=4..7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P_MASK(n)  (0xff &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P(n,v)   ((uint32_t)(v) &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P4_SHIFT (0)  </span><span class="comment">/* Bits 0-7: Number of Requests/Words/Allocation from port 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P4_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P4_SHIFT)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P4(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P4_SHIFT)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P5_SHIFT (8)  </span><span class="comment">/* Bits 8-15: Number of Requests/Words/Allocation from port 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P5_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P5_SHIFT)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P5(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P5_SHIFT)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P6_SHIFT (16) </span><span class="comment">/* Bits 16-23: Number of Requests/Words/Allocation from port 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P6_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P6_SHIFT)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P6(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P6_SHIFT)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P7_SHIFT (24) </span><span class="comment">/* Bits 24-31: Number of Requests/Words/Allocation from port 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P7_MASK  (0xff &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P7_SHIFT)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P7(n)  ((uint32_t)(n) &lt;&lt; MPDDRC_REQ_PORT_4567_NRQ_NWD_BDW_P7_SHIFT)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* MPDDRC Bandwidth Port 0/1/2/3 Register */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define MPDDRC_BDW_PORT_0123_BDW_P_SHIFT(n)  ((n)&lt;&lt;8)  </span><span class="comment">/* Current/Maximum Bandwidth from Port n, n=0..3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_BDW_PORT_0123_BDW_P_MASK(n)   (0x7f &lt;&lt; PDDRC_BDW_PORT_0123_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P(n,v)    ((uint32_t)(v) &lt;&lt; PDDRC_BDW_PORT_0123_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P0_SHIFT  (0)       </span><span class="comment">/* Bits 0-6: Current/Maximum Bandwidth from Port 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P0_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P0_SHIFT)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_0123_BDW_P0(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P0_SHIFT)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P1_SHIFT  (8)       </span><span class="comment">/* Bits 8-14: Current/Maximum Bandwidth from Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P1_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P1_SHIFT)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_0123_BDW_P1(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P1_SHIFT)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P2_SHIFT  (16)      </span><span class="comment">/* Bits 16-22: Current/Maximum Bandwidth from Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P2_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P2_SHIFT)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_0123_BDW_P2(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P2_SHIFT)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P3_SHIFT  (24)      </span><span class="comment">/* Bits 24-30: Current/Maximum Bandwidth from Port 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_0123_BDW_P3_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P3_SHIFT)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_0123_BDW_P3(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_0123_BDW_P3_SHIFT)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* MPDDRC Bandwidth Port 4/5/6/7 Register */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define MPDDRC_BDW_PORT_4567_BDW_P_SHIFT(n)  ((n)&lt;&lt;8)  </span><span class="comment">/* Current/Maximum Bandwidth from Port n, n=4..7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_BDW_PORT_4567_BDW_P_MASK(n)   (0x7f &lt;&lt; PDDRC_BDW_PORT_4567_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P(n,v)    ((uint32_t)(v) &lt;&lt; PDDRC_BDW_PORT_4567_BDW_P_SHIFT(n))</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P4_SHIFT  (0)       </span><span class="comment">/* Bits 0-6: Current/Maximum Bandwidth from Port 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P4_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P4_SHIFT)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_4567_BDW_P4(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P4_SHIFT)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P5_SHIFT  (8)       </span><span class="comment">/* Bits 8-14: Current/Maximum Bandwidth from Port 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P5_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P5_SHIFT)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_4567_BDW_P5(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P5_SHIFT)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P6_SHIFT  (16)      </span><span class="comment">/* Bits 16-22: Current/Maximum Bandwidth from Port 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P6_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P6_SHIFT)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_4567_BDW_P6(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P6_SHIFT)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P7_SHIFT  (24)      </span><span class="comment">/* Bits 24-30: Current/Maximum Bandwidth from Port 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_BDW_PORT_4567_BDW_P7_MASK   (0x7f &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P7_SHIFT)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_BDW_PORT_4567_BDW_P7(n)   ((uint32_t)(n) &lt;&lt; MPDDRC_BDW_PORT_4567_BDW_P7_SHIFT)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/* MPDDRC Read Datapath Register */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_SHIFT     (0) </span><span class="comment">/* Bits 0-1: Shift Sampling Point of Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_MASK      (3 &lt;&lt; MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_SHIFT)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_NONE    (0 &lt;&lt; MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_SHIFT) </span><span class="comment">/* Initial sampling point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_1CYCLE  (1 &lt;&lt; MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_SHIFT) </span><span class="comment">/* Sampling shifted by 1 cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_2CYCLES (2 &lt;&lt; MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_SHIFT) </span><span class="comment">/* Sampling point shifted by 2 cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_3CYCLES (3 &lt;&lt; MPDDRC_RD_DATA_PATH_SHIFT_SAMPLING_SHIFT) </span><span class="comment">/* Sampling point shifted by 3 cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/* MPDDRC Smart Adaptation Wrapper 0-3 Register */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define MPDDRC_SAW_FLUSH_MAX_SHIFT           (0)       </span><span class="comment">/* Bits 0-7: Clears FIFO Content */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_SAW_FLUSH_MAX_MASK            (0xff &lt;&lt; MPDDRC_SAW_FLUSH_MAX_SHIFT)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_FLUSH_MAX(n)            ((uint32_t)(n) &lt;&lt; MPDDRC_SAW_FLUSH_MAX_SHIFT)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_SAW_INCR_THRESH_SHIFT         (8)       </span><span class="comment">/* Bits 8-13: Incremental Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_SAW_INCR_THRESH_MASK          (0x3f &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_INCR_THRESH_1WORD       (1 &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT)  </span><span class="comment">/* 1 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_INCR_THRESH_2WORDS      (2 &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT)  </span><span class="comment">/* 2 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_INCR_THRESH_4WORDS      (4 &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT)  </span><span class="comment">/* 4 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_INCR_THRESH_8WORDS      (8 &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT)  </span><span class="comment">/* 8 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_INCR_THRESH_16WORDS     (16 &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT) </span><span class="comment">/* 16 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_INCR_THRESH_32WORDS     (21 &lt;&lt; MPDDRC_SAW_INCR_THRESH_SHIFT) </span><span class="comment">/* 32 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_SAW_PFCH_THRESH_SHIFT         (16)      </span><span class="comment">/* Bits 16-21: Prefetch Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_SAW_PFCH_THRESH_MASK          (0x3f &lt;&lt; MPDDRC_SAW_PFCH_THRESH_SHIFT)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_PFCH_THRESH_2WORDS      (2 &lt;&lt; MPDDRC_SAW_PFCH_THRESH_SHIFT) </span><span class="comment">/* 2 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_PFCH_THRESH_4WORDS      (4 &lt;&lt; MPDDRC_SAW_PFCH_THRESH_SHIFT) </span><span class="comment">/* 4 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_SAW_PFCH_THRESH_8WORDS      (8 &lt;&lt; MPDDRC_SAW_PFCH_THRESH_SHIFT) </span><span class="comment">/* 8 word/dword max */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* MPDDRC Write Protect Control Register */</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define MPDDRC_WPCR_WPEN                     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_WPCR_WPKEY_SHIFT              (8)       </span><span class="comment">/* Bits 8-31: Write Protection KEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_WPCR_WPKEY_MASK               (0x00ffffff &lt;&lt; MPDDRC_WPCR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define MPDDRC_WPCR_WPKEY                  (0x00444452 &lt;&lt; MPDDRC_WPCR_WPKEY_SHIFT)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* MPDDRC Write Protect Status Register */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define MPDDRC_WPSR_WPVS                     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Write Protection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_WPSR_WPVSRC_SHIFT             (8)       </span><span class="comment">/* Bits 8-23: Write Protection Violation Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_WPSR_WPVSRC_MASK              (0xffff &lt;&lt; MPDDRC_WPSR_WPVSRC_SHIFT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/* MPDDRC DLL Offset Selection Register */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_OS_SELOFF                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Offset Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* MPDDRC DLL MASTER Offset Register */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_MO_M0OFF_SHIFT            (0)       </span><span class="comment">/* Bits 0-7: Master 0 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_MO_M0OFF_MASK             (0xff &lt; MPDDRC_DLL_MO_M0OFF_SHIFT)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_MO_M0OFF(n)             ((uint32_t)(n) &lt; MPDDRC_DLL_MO_M0OFF_SHIFT)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* MPDDRC DLL SLAVE Offset 0 Register */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_SO0_SOFF_SHIFT(n)         (0)       </span><span class="comment">/* SLAVEn Delay Line Offset, n=0..3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SO0_SOFF_MASK(n)          (0xff &lt; MPDDRC_DLL_SO0_SOFF_SHIFT(n))</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_SOFF(n,v)           ((uint32_t)(v) &lt; MPDDRC_DLL_SO0_SOFF_SHIFT(n))</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S0OFF_SHIFT         (0)       </span><span class="comment">/* Bits 0-7: SLAVE0 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S0OFF_MASK          (0xff &lt; MPDDRC_DLL_SO0_S0OFF_SHIFT)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO0_S0OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO0_S0OFF_SHIFT)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S1OFF_SHIFT         (8)       </span><span class="comment">/* Bits 8-15: SLAVE1 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S1OFF_MASK          (0xff &lt; MPDDRC_DLL_SO0_S1OFF_SHIFT)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO0_S1OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO0_S1OFF_SHIFT)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S2OFF_SHIFT         (16)      </span><span class="comment">/* Bits 16-23: SLAVE2 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S2OFF_MASK          (0xff &lt; MPDDRC_DLL_SO0_S2OFF_SHIFT)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO0_S2OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO0_S2OFF_SHIFT)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S3OFF_SHIFT         (24)      </span><span class="comment">/* Bits 24-31: SLAVE3 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO0_S3OFF_MASK          (0xff &lt; MPDDRC_DLL_SO0_S3OFF_SHIFT)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO0_S3OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO0_S3OFF_SHIFT)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* MPDDRC DLL SLAVE Offset 1 Register */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_SO1_SOFF_SHIFT(n)         (0)       </span><span class="comment">/* SLAVEn Delay Line Offset, n=4..7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SO1_SOFF_MASK(n)          (0xff &lt; MPDDRC_DLL_SO1_SOFF_SHIFT(n))</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_SOFF(n,v)           ((uint32_t)(v) &lt; MPDDRC_DLL_SO1_SOFF_SHIFT(n))</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S4OFF_SHIFT         (0)       </span><span class="comment">/* Bits 0-7: SLAVE4 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S4OFF_MASK          (0xff &lt; MPDDRC_DLL_SO1_S4OFF_SHIFT)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO1_S4OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO1_S4OFF_SHIFT)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S5OFF_SHIFT         (8)       </span><span class="comment">/* Bits 8-15: SLAVE5 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S5OFF_MASK          (0xff &lt; MPDDRC_DLL_SO1_S5OFF_SHIFT)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO1_S5OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO1_S5OFF_SHIFT)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S6OFF_SHIFT         (16)      </span><span class="comment">/* Bits 16-23: SLAVE6 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S6OFF_MASK          (0xff &lt; MPDDRC_DLL_SO1_S6OFF_SHIFT)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO1_S6OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO1_S6OFF_SHIFT)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S7OFF_SHIFT         (24)      </span><span class="comment">/* Bits 24-31: SLAVE7 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SO1_S7OFF_MASK          (0xff &lt; MPDDRC_DLL_SO1_S7OFF_SHIFT)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define MPDDRC_DLL_SO1_S7OFF(n)          ((uint32_t)(n) &lt; MPDDRC_DLL_SO1_S7OFF_SHIFT)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* MPDDRC DLL CLKWR Offset Register */</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_WRO_WROFF_SHIFT(n)        (0)       </span><span class="comment">/* CLKWRn Delay Line Offset, n=0..3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_WRO_WROFF_MASK(n)         (0xff &lt; MPDDRC_DLL_WRO_WROFF_SHIFT(n))</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WROFF(n,v)          ((uint32_t)(n) &lt; MPDDRC_DLL_WRO_WROFF_SHIFT(n))</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR0OFF_SHIFT        (0)       </span><span class="comment">/* Bits 0-7: CLKWR0 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR0OFF_MASK         (0xff &lt; MPDDRC_DLL_WRO_WR0OFF_SHIFT)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR0OFF(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_WRO_WR0OFF_SHIFT)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR1OFF_SHIFT        (8)       </span><span class="comment">/* Bits 8-15: CLKWR1 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR1OFF_MASK         (0xff &lt; MPDDRC_DLL_WRO_WR1OFF_SHIFT)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR1OFF(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_WRO_WR1OFF_SHIFT)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR2OFF_SHIFT        (16)      </span><span class="comment">/* Bits 16-23: CLKWR2 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR2OFF_MASK         (0xff &lt; MPDDRC_DLL_WRO_WR2OFF_SHIFT)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR2OFF(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_WRO_WR2OFF_SHIFT)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR3OFF_SHIFT        (24)      </span><span class="comment">/* Bits 24-31: CLKWR3 Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR3OFF_MASK         (0xff &lt; MPDDRC_DLL_WRO_WR3OFF_SHIFT)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_WRO_WR3OFF(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_WRO_WR3OFF_SHIFT)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* MPDDRC DLL CLKAD Offset Register */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_ADO_ADOFF_SHIFT           (0)       </span><span class="comment">/* Bits 0-7: CLKAD Delay Line Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_ADO_ADOFF_MASK            (0xff &lt; MPDDRC_DLL_ADO_ADOFF_SHIFT)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_ADO_ADOFF(n)            ((uint32_t)(n) &lt; MPDDRC_DLL_ADO_ADOFF_SHIFT)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/* MPDDRC DLL Status MASTER 0..3 Register */</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_SM_MDINC                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  MASTER Delay Increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SM_MDDEC                  (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  MASTER Delay Decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SM_MDOVF                  (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  MASTER Delay Overflow Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SM_MDLVAL_SHIFT           (8)       </span><span class="comment">/* Bits 8-15: MASTER Delay Lock Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SM_MDLVAL_MASK            (0xff &lt; MPDDRC_DLL_SM_MDLVAL_SHIFT)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SM_MDLVAL(n)            ((uint32_t)(n) &lt; MPDDRC_DLL_SM_MDLVAL_SHIFT)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SM_MDCNT_SHIFT            (20)       </span><span class="comment">/* Bits 20-27: MASTER Delay Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SM_MDCNT_MASK             (0xff &lt; MPDDRC_DLL_SM_MDCNT_SHIFT)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SM_MDCNT(n)             ((uint32_t)(n) &lt; MPDDRC_DLL_SM_MDCNT_SHIFT)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* MPDDRC DLL Status SLAVE 0..7 Register */</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_SSL_SDCOVF                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  SLAVE Delay Correction Overflow Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SSL_SDCUDF                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  SLAVE Delay Correction Underflow Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SSL_SDERF                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  SLAVE Delay Correction Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SSL_SDCNT_SHIFT           (8)       </span><span class="comment">/* Bits 8-15: SLAVE Delay Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SSL_SDCNT_MASK            (0xff &lt; MPDDRC_DLL_SSL_SDCNT_SHIFT)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SSL_SDCNT(n)            ((uint32_t)(n) &lt; MPDDRC_DLL_SSL_SDCNT_SHIFT)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SSL_SDCVAL_SHIFT          (20)      </span><span class="comment">/* Bits 20-27: SLAVE Delay Correction Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SSL_SDCVAL_MASK           (0xff &lt; MPDDRC_DLL_SSL_SDCVAL_SHIFT)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SSL_SDCVAL(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_SSL_SDCVAL_SHIFT)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* MPDDRC DLL Status CLKWR 0..3 Register */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_SWR_WRDCNT_SHIFT          (0)       </span><span class="comment">/* Bits 0-7: CLKWRx Delay Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SWR_WRDCNT_MASK           (0xff &lt; MPDDRC_DLL_SWR_WRDCNT_SHIFT)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SWR_WRDCNT(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_SWR_WRDCNT_SHIFT)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/* MPDDRC DLL Status CLKAD Register */</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define MPDDRC_DLL_SAD_ADDCNT_SHIFT          (0)       </span><span class="comment">/* Bits 0-7: CLKAD Delay Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPDDRC_DLL_SAD_ADDCNT_MASK           (0xff &lt; MPDDRC_DLL_SAD_ADDCNT_SHIFT)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MPDDRC_DLL_SAD_ADDCNT(n)           ((uint32_t)(n) &lt; MPDDRC_DLL_SAD_ADDCNT_SHIFT)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMA5_CHIP__SAMA5D4X_MPDDRC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
