
009_2_USART_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000322c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  080033b4  080033b4  000133b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034c0  080034c0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080034c0  080034c0  000134c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034c8  080034c8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034c8  080034c8  000134c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034cc  080034cc  000134cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080034d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000070  08003540  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08003540  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008257  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017eb  00000000  00000000  000282f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000750  00000000  00000000  00029ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000688  00000000  00000000  0002a238  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020dce  00000000  00000000  0002a8c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000067d1  00000000  00000000  0004b68e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c265d  00000000  00000000  00051e5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001144bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002220  00000000  00000000  00114538  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800339c 	.word	0x0800339c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	0800339c 	.word	0x0800339c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f92b 	bl	800074c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f002 f8e0 	bl	80026c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f943 	bl	80007b6 <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f90b 	bl	8000762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000008 	.word	0x20000008
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	2000009c 	.word	0x2000009c

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	2000009c 	.word	0x2000009c

080005ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c8:	4013      	ands	r3, r2
 80005ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005de:	4a04      	ldr	r2, [pc, #16]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	60d3      	str	r3, [r2, #12]
}
 80005e4:	bf00      	nop
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f8:	4b04      	ldr	r3, [pc, #16]	; (800060c <__NVIC_GetPriorityGrouping+0x18>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0a1b      	lsrs	r3, r3, #8
 80005fe:	f003 0307 	and.w	r3, r3, #7
}
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061e:	2b00      	cmp	r3, #0
 8000620:	db0b      	blt.n	800063a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	f003 021f 	and.w	r2, r3, #31
 8000628:	4907      	ldr	r1, [pc, #28]	; (8000648 <__NVIC_EnableIRQ+0x38>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	095b      	lsrs	r3, r3, #5
 8000630:	2001      	movs	r0, #1
 8000632:	fa00 f202 	lsl.w	r2, r0, r2
 8000636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	e000e100 	.word	0xe000e100

0800064c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	6039      	str	r1, [r7, #0]
 8000656:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065c:	2b00      	cmp	r3, #0
 800065e:	db0a      	blt.n	8000676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	b2da      	uxtb	r2, r3
 8000664:	490c      	ldr	r1, [pc, #48]	; (8000698 <__NVIC_SetPriority+0x4c>)
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	0112      	lsls	r2, r2, #4
 800066c:	b2d2      	uxtb	r2, r2
 800066e:	440b      	add	r3, r1
 8000670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000674:	e00a      	b.n	800068c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	b2da      	uxtb	r2, r3
 800067a:	4908      	ldr	r1, [pc, #32]	; (800069c <__NVIC_SetPriority+0x50>)
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	f003 030f 	and.w	r3, r3, #15
 8000682:	3b04      	subs	r3, #4
 8000684:	0112      	lsls	r2, r2, #4
 8000686:	b2d2      	uxtb	r2, r2
 8000688:	440b      	add	r3, r1
 800068a:	761a      	strb	r2, [r3, #24]
}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	e000e100 	.word	0xe000e100
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b089      	sub	sp, #36	; 0x24
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60f8      	str	r0, [r7, #12]
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006b4:	69fb      	ldr	r3, [r7, #28]
 80006b6:	f1c3 0307 	rsb	r3, r3, #7
 80006ba:	2b04      	cmp	r3, #4
 80006bc:	bf28      	it	cs
 80006be:	2304      	movcs	r3, #4
 80006c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	3304      	adds	r3, #4
 80006c6:	2b06      	cmp	r3, #6
 80006c8:	d902      	bls.n	80006d0 <NVIC_EncodePriority+0x30>
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3b03      	subs	r3, #3
 80006ce:	e000      	b.n	80006d2 <NVIC_EncodePriority+0x32>
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d4:	f04f 32ff 	mov.w	r2, #4294967295
 80006d8:	69bb      	ldr	r3, [r7, #24]
 80006da:	fa02 f303 	lsl.w	r3, r2, r3
 80006de:	43da      	mvns	r2, r3
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	401a      	ands	r2, r3
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e8:	f04f 31ff 	mov.w	r1, #4294967295
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	fa01 f303 	lsl.w	r3, r1, r3
 80006f2:	43d9      	mvns	r1, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f8:	4313      	orrs	r3, r2
         );
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3724      	adds	r7, #36	; 0x24
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
	...

08000708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	3b01      	subs	r3, #1
 8000714:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000718:	d301      	bcc.n	800071e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800071a:	2301      	movs	r3, #1
 800071c:	e00f      	b.n	800073e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800071e:	4a0a      	ldr	r2, [pc, #40]	; (8000748 <SysTick_Config+0x40>)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3b01      	subs	r3, #1
 8000724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000726:	210f      	movs	r1, #15
 8000728:	f04f 30ff 	mov.w	r0, #4294967295
 800072c:	f7ff ff8e 	bl	800064c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <SysTick_Config+0x40>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000736:	4b04      	ldr	r3, [pc, #16]	; (8000748 <SysTick_Config+0x40>)
 8000738:	2207      	movs	r2, #7
 800073a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800073c:	2300      	movs	r3, #0
}
 800073e:	4618      	mov	r0, r3
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	e000e010 	.word	0xe000e010

0800074c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ff29 	bl	80005ac <__NVIC_SetPriorityGrouping>
}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000762:	b580      	push	{r7, lr}
 8000764:	b086      	sub	sp, #24
 8000766:	af00      	add	r7, sp, #0
 8000768:	4603      	mov	r3, r0
 800076a:	60b9      	str	r1, [r7, #8]
 800076c:	607a      	str	r2, [r7, #4]
 800076e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000774:	f7ff ff3e 	bl	80005f4 <__NVIC_GetPriorityGrouping>
 8000778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	68b9      	ldr	r1, [r7, #8]
 800077e:	6978      	ldr	r0, [r7, #20]
 8000780:	f7ff ff8e 	bl	80006a0 <NVIC_EncodePriority>
 8000784:	4602      	mov	r2, r0
 8000786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800078a:	4611      	mov	r1, r2
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff ff5d 	bl	800064c <__NVIC_SetPriority>
}
 8000792:	bf00      	nop
 8000794:	3718      	adds	r7, #24
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	b082      	sub	sp, #8
 800079e:	af00      	add	r7, sp, #0
 80007a0:	4603      	mov	r3, r0
 80007a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff31 	bl	8000610 <__NVIC_EnableIRQ>
}
 80007ae:	bf00      	nop
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff ffa2 	bl	8000708 <SysTick_Config>
 80007c4:	4603      	mov	r3, r0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80007d8:	2300      	movs	r3, #0
 80007da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80007dc:	f7ff feda 	bl	8000594 <HAL_GetTick>
 80007e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d101      	bne.n	80007ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80007e8:	2301      	movs	r3, #1
 80007ea:	e099      	b.n	8000920 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2202      	movs	r2, #2
 80007f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f022 0201 	bic.w	r2, r2, #1
 800080a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800080c:	e00f      	b.n	800082e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800080e:	f7ff fec1 	bl	8000594 <HAL_GetTick>
 8000812:	4602      	mov	r2, r0
 8000814:	693b      	ldr	r3, [r7, #16]
 8000816:	1ad3      	subs	r3, r2, r3
 8000818:	2b05      	cmp	r3, #5
 800081a:	d908      	bls.n	800082e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2220      	movs	r2, #32
 8000820:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2203      	movs	r2, #3
 8000826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800082a:	2303      	movs	r3, #3
 800082c:	e078      	b.n	8000920 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f003 0301 	and.w	r3, r3, #1
 8000838:	2b00      	cmp	r3, #0
 800083a:	d1e8      	bne.n	800080e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000844:	697a      	ldr	r2, [r7, #20]
 8000846:	4b38      	ldr	r3, [pc, #224]	; (8000928 <HAL_DMA_Init+0x158>)
 8000848:	4013      	ands	r3, r2
 800084a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	685a      	ldr	r2, [r3, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800085a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	691b      	ldr	r3, [r3, #16]
 8000860:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000866:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000872:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	6a1b      	ldr	r3, [r3, #32]
 8000878:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800087a:	697a      	ldr	r2, [r7, #20]
 800087c:	4313      	orrs	r3, r2
 800087e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000884:	2b04      	cmp	r3, #4
 8000886:	d107      	bne.n	8000898 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000890:	4313      	orrs	r3, r2
 8000892:	697a      	ldr	r2, [r7, #20]
 8000894:	4313      	orrs	r3, r2
 8000896:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	697a      	ldr	r2, [r7, #20]
 800089e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	f023 0307 	bic.w	r3, r3, #7
 80008ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008b4:	697a      	ldr	r2, [r7, #20]
 80008b6:	4313      	orrs	r3, r2
 80008b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008be:	2b04      	cmp	r3, #4
 80008c0:	d117      	bne.n	80008f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d00e      	beq.n	80008f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f000 fa77 	bl	8000dc8 <DMA_CheckFifoParam>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d008      	beq.n	80008f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2240      	movs	r2, #64	; 0x40
 80008e4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2201      	movs	r2, #1
 80008ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80008ee:	2301      	movs	r3, #1
 80008f0:	e016      	b.n	8000920 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f000 fa2e 	bl	8000d5c <DMA_CalcBaseAndBitshift>
 8000900:	4603      	mov	r3, r0
 8000902:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000908:	223f      	movs	r2, #63	; 0x3f
 800090a:	409a      	lsls	r2, r3
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2200      	movs	r2, #0
 8000914:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	2201      	movs	r2, #1
 800091a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3718      	adds	r7, #24
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	f010803f 	.word	0xf010803f

0800092c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800093a:	2300      	movs	r3, #0
 800093c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000942:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800094a:	2b01      	cmp	r3, #1
 800094c:	d101      	bne.n	8000952 <HAL_DMA_Start_IT+0x26>
 800094e:	2302      	movs	r3, #2
 8000950:	e048      	b.n	80009e4 <HAL_DMA_Start_IT+0xb8>
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	2201      	movs	r2, #1
 8000956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000960:	b2db      	uxtb	r3, r3
 8000962:	2b01      	cmp	r3, #1
 8000964:	d137      	bne.n	80009d6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	2202      	movs	r2, #2
 800096a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2200      	movs	r2, #0
 8000972:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	68f8      	ldr	r0, [r7, #12]
 800097c:	f000 f9c0 	bl	8000d00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000984:	223f      	movs	r2, #63	; 0x3f
 8000986:	409a      	lsls	r2, r3
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f042 0216 	orr.w	r2, r2, #22
 800099a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	695a      	ldr	r2, [r3, #20]
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80009aa:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d007      	beq.n	80009c4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f042 0208 	orr.w	r2, r2, #8
 80009c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f042 0201 	orr.w	r2, r2, #1
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	e005      	b.n	80009e2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2200      	movs	r2, #0
 80009da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80009de:	2302      	movs	r3, #2
 80009e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80009e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80009f8:	4b92      	ldr	r3, [pc, #584]	; (8000c44 <HAL_DMA_IRQHandler+0x258>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a92      	ldr	r2, [pc, #584]	; (8000c48 <HAL_DMA_IRQHandler+0x25c>)
 80009fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000a02:	0a9b      	lsrs	r3, r3, #10
 8000a04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a16:	2208      	movs	r2, #8
 8000a18:	409a      	lsls	r2, r3
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d01a      	beq.n	8000a58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f003 0304 	and.w	r3, r3, #4
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d013      	beq.n	8000a58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f022 0204 	bic.w	r2, r2, #4
 8000a3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a44:	2208      	movs	r2, #8
 8000a46:	409a      	lsls	r2, r3
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a50:	f043 0201 	orr.w	r2, r3, #1
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4013      	ands	r3, r2
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d012      	beq.n	8000a8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d00b      	beq.n	8000a8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	409a      	lsls	r2, r3
 8000a7e:	693b      	ldr	r3, [r7, #16]
 8000a80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a86:	f043 0202 	orr.w	r2, r3, #2
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a92:	2204      	movs	r2, #4
 8000a94:	409a      	lsls	r2, r3
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d012      	beq.n	8000ac4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f003 0302 	and.w	r3, r3, #2
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d00b      	beq.n	8000ac4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	409a      	lsls	r2, r3
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000abc:	f043 0204 	orr.w	r2, r3, #4
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ac8:	2210      	movs	r2, #16
 8000aca:	409a      	lsls	r2, r3
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d043      	beq.n	8000b5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f003 0308 	and.w	r3, r3, #8
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d03c      	beq.n	8000b5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ae6:	2210      	movs	r2, #16
 8000ae8:	409a      	lsls	r2, r3
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d018      	beq.n	8000b2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d108      	bne.n	8000b1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d024      	beq.n	8000b5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	4798      	blx	r3
 8000b1a:	e01f      	b.n	8000b5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d01b      	beq.n	8000b5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	4798      	blx	r3
 8000b2c:	e016      	b.n	8000b5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d107      	bne.n	8000b4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f022 0208 	bic.w	r2, r2, #8
 8000b4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d003      	beq.n	8000b5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b60:	2220      	movs	r2, #32
 8000b62:	409a      	lsls	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4013      	ands	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	f000 808e 	beq.w	8000c8a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f003 0310 	and.w	r3, r3, #16
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	f000 8086 	beq.w	8000c8a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b82:	2220      	movs	r2, #32
 8000b84:	409a      	lsls	r2, r3
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b05      	cmp	r3, #5
 8000b94:	d136      	bne.n	8000c04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f022 0216 	bic.w	r2, r2, #22
 8000ba4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	695a      	ldr	r2, [r3, #20]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000bb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d103      	bne.n	8000bc6 <HAL_DMA_IRQHandler+0x1da>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d007      	beq.n	8000bd6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f022 0208 	bic.w	r2, r2, #8
 8000bd4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bda:	223f      	movs	r2, #63	; 0x3f
 8000bdc:	409a      	lsls	r2, r3
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2201      	movs	r2, #1
 8000bee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d07d      	beq.n	8000cf6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	4798      	blx	r3
        }
        return;
 8000c02:	e078      	b.n	8000cf6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d01c      	beq.n	8000c4c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d108      	bne.n	8000c32 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d030      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	4798      	blx	r3
 8000c30:	e02b      	b.n	8000c8a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d027      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	4798      	blx	r3
 8000c42:	e022      	b.n	8000c8a <HAL_DMA_IRQHandler+0x29e>
 8000c44:	20000008 	.word	0x20000008
 8000c48:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10f      	bne.n	8000c7a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f022 0210 	bic.w	r2, r2, #16
 8000c68:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2201      	movs	r2, #1
 8000c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d003      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d032      	beq.n	8000cf8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d022      	beq.n	8000ce4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2205      	movs	r2, #5
 8000ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f022 0201 	bic.w	r2, r2, #1
 8000cb4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d307      	bcc.n	8000cd2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d1f2      	bne.n	8000cb6 <HAL_DMA_IRQHandler+0x2ca>
 8000cd0:	e000      	b.n	8000cd4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8000cd2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d005      	beq.n	8000cf8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	4798      	blx	r3
 8000cf4:	e000      	b.n	8000cf8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8000cf6:	bf00      	nop
    }
  }
}
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop

08000d00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
 8000d0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000d1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	2b40      	cmp	r3, #64	; 0x40
 8000d2c:	d108      	bne.n	8000d40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8000d3e:	e007      	b.n	8000d50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	68ba      	ldr	r2, [r7, #8]
 8000d46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	60da      	str	r2, [r3, #12]
}
 8000d50:	bf00      	nop
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	3b10      	subs	r3, #16
 8000d6c:	4a14      	ldr	r2, [pc, #80]	; (8000dc0 <DMA_CalcBaseAndBitshift+0x64>)
 8000d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d72:	091b      	lsrs	r3, r3, #4
 8000d74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000d76:	4a13      	ldr	r2, [pc, #76]	; (8000dc4 <DMA_CalcBaseAndBitshift+0x68>)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	d909      	bls.n	8000d9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000d92:	f023 0303 	bic.w	r3, r3, #3
 8000d96:	1d1a      	adds	r2, r3, #4
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	659a      	str	r2, [r3, #88]	; 0x58
 8000d9c:	e007      	b.n	8000dae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000da6:	f023 0303 	bic.w	r3, r3, #3
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	aaaaaaab 	.word	0xaaaaaaab
 8000dc4:	0800343c 	.word	0x0800343c

08000dc8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d11f      	bne.n	8000e22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	d855      	bhi.n	8000e94 <DMA_CheckFifoParam+0xcc>
 8000de8:	a201      	add	r2, pc, #4	; (adr r2, 8000df0 <DMA_CheckFifoParam+0x28>)
 8000dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dee:	bf00      	nop
 8000df0:	08000e01 	.word	0x08000e01
 8000df4:	08000e13 	.word	0x08000e13
 8000df8:	08000e01 	.word	0x08000e01
 8000dfc:	08000e95 	.word	0x08000e95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d045      	beq.n	8000e98 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000e10:	e042      	b.n	8000e98 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e16:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000e1a:	d13f      	bne.n	8000e9c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000e20:	e03c      	b.n	8000e9c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	699b      	ldr	r3, [r3, #24]
 8000e26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e2a:	d121      	bne.n	8000e70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	2b03      	cmp	r3, #3
 8000e30:	d836      	bhi.n	8000ea0 <DMA_CheckFifoParam+0xd8>
 8000e32:	a201      	add	r2, pc, #4	; (adr r2, 8000e38 <DMA_CheckFifoParam+0x70>)
 8000e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e38:	08000e49 	.word	0x08000e49
 8000e3c:	08000e4f 	.word	0x08000e4f
 8000e40:	08000e49 	.word	0x08000e49
 8000e44:	08000e61 	.word	0x08000e61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	73fb      	strb	r3, [r7, #15]
      break;
 8000e4c:	e02f      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d024      	beq.n	8000ea4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8000e5e:	e021      	b.n	8000ea4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000e68:	d11e      	bne.n	8000ea8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8000e6e:	e01b      	b.n	8000ea8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d902      	bls.n	8000e7c <DMA_CheckFifoParam+0xb4>
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d003      	beq.n	8000e82 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8000e7a:	e018      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8000e80:	e015      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d00e      	beq.n	8000eac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	73fb      	strb	r3, [r7, #15]
      break;
 8000e92:	e00b      	b.n	8000eac <DMA_CheckFifoParam+0xe4>
      break;
 8000e94:	bf00      	nop
 8000e96:	e00a      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      break;
 8000e98:	bf00      	nop
 8000e9a:	e008      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      break;
 8000e9c:	bf00      	nop
 8000e9e:	e006      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      break;
 8000ea0:	bf00      	nop
 8000ea2:	e004      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      break;
 8000ea4:	bf00      	nop
 8000ea6:	e002      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      break;   
 8000ea8:	bf00      	nop
 8000eaa:	e000      	b.n	8000eae <DMA_CheckFifoParam+0xe6>
      break;
 8000eac:	bf00      	nop
    }
  } 
  
  return status; 
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b089      	sub	sp, #36	; 0x24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
 8000ed6:	e16b      	b.n	80011b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ed8:	2201      	movs	r2, #1
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	f040 815a 	bne.w	80011aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d003      	beq.n	8000f06 <HAL_GPIO_Init+0x4a>
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	2b12      	cmp	r3, #18
 8000f04:	d123      	bne.n	8000f4e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	08da      	lsrs	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3208      	adds	r2, #8
 8000f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	220f      	movs	r2, #15
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4013      	ands	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	691a      	ldr	r2, [r3, #16]
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	f003 0307 	and.w	r3, r3, #7
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	08da      	lsrs	r2, r3, #3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3208      	adds	r2, #8
 8000f48:	69b9      	ldr	r1, [r7, #24]
 8000f4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	2203      	movs	r2, #3
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4013      	ands	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0203 	and.w	r2, r3, #3
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d00b      	beq.n	8000fa2 <HAL_GPIO_Init+0xe6>
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d007      	beq.n	8000fa2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f96:	2b11      	cmp	r3, #17
 8000f98:	d003      	beq.n	8000fa2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	2b12      	cmp	r3, #18
 8000fa0:	d130      	bne.n	8001004 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	2203      	movs	r2, #3
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	68da      	ldr	r2, [r3, #12]
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd8:	2201      	movs	r2, #1
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	091b      	lsrs	r3, r3, #4
 8000fee:	f003 0201 	and.w	r2, r3, #1
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	2203      	movs	r2, #3
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103c:	2b00      	cmp	r3, #0
 800103e:	f000 80b4 	beq.w	80011aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	4b5f      	ldr	r3, [pc, #380]	; (80011c4 <HAL_GPIO_Init+0x308>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104a:	4a5e      	ldr	r2, [pc, #376]	; (80011c4 <HAL_GPIO_Init+0x308>)
 800104c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001050:	6453      	str	r3, [r2, #68]	; 0x44
 8001052:	4b5c      	ldr	r3, [pc, #368]	; (80011c4 <HAL_GPIO_Init+0x308>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800105e:	4a5a      	ldr	r2, [pc, #360]	; (80011c8 <HAL_GPIO_Init+0x30c>)
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	089b      	lsrs	r3, r3, #2
 8001064:	3302      	adds	r3, #2
 8001066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	f003 0303 	and.w	r3, r3, #3
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	220f      	movs	r2, #15
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4013      	ands	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a51      	ldr	r2, [pc, #324]	; (80011cc <HAL_GPIO_Init+0x310>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d02b      	beq.n	80010e2 <HAL_GPIO_Init+0x226>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a50      	ldr	r2, [pc, #320]	; (80011d0 <HAL_GPIO_Init+0x314>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d025      	beq.n	80010de <HAL_GPIO_Init+0x222>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4f      	ldr	r2, [pc, #316]	; (80011d4 <HAL_GPIO_Init+0x318>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d01f      	beq.n	80010da <HAL_GPIO_Init+0x21e>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a4e      	ldr	r2, [pc, #312]	; (80011d8 <HAL_GPIO_Init+0x31c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d019      	beq.n	80010d6 <HAL_GPIO_Init+0x21a>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a4d      	ldr	r2, [pc, #308]	; (80011dc <HAL_GPIO_Init+0x320>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d013      	beq.n	80010d2 <HAL_GPIO_Init+0x216>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a4c      	ldr	r2, [pc, #304]	; (80011e0 <HAL_GPIO_Init+0x324>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d00d      	beq.n	80010ce <HAL_GPIO_Init+0x212>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a4b      	ldr	r2, [pc, #300]	; (80011e4 <HAL_GPIO_Init+0x328>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d007      	beq.n	80010ca <HAL_GPIO_Init+0x20e>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a4a      	ldr	r2, [pc, #296]	; (80011e8 <HAL_GPIO_Init+0x32c>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d101      	bne.n	80010c6 <HAL_GPIO_Init+0x20a>
 80010c2:	2307      	movs	r3, #7
 80010c4:	e00e      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010c6:	2308      	movs	r3, #8
 80010c8:	e00c      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010ca:	2306      	movs	r3, #6
 80010cc:	e00a      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010ce:	2305      	movs	r3, #5
 80010d0:	e008      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010d2:	2304      	movs	r3, #4
 80010d4:	e006      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010d6:	2303      	movs	r3, #3
 80010d8:	e004      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010da:	2302      	movs	r3, #2
 80010dc:	e002      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010de:	2301      	movs	r3, #1
 80010e0:	e000      	b.n	80010e4 <HAL_GPIO_Init+0x228>
 80010e2:	2300      	movs	r3, #0
 80010e4:	69fa      	ldr	r2, [r7, #28]
 80010e6:	f002 0203 	and.w	r2, r2, #3
 80010ea:	0092      	lsls	r2, r2, #2
 80010ec:	4093      	lsls	r3, r2
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010f4:	4934      	ldr	r1, [pc, #208]	; (80011c8 <HAL_GPIO_Init+0x30c>)
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	3302      	adds	r3, #2
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001102:	4b3a      	ldr	r3, [pc, #232]	; (80011ec <HAL_GPIO_Init+0x330>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001126:	4a31      	ldr	r2, [pc, #196]	; (80011ec <HAL_GPIO_Init+0x330>)
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800112c:	4b2f      	ldr	r3, [pc, #188]	; (80011ec <HAL_GPIO_Init+0x330>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001150:	4a26      	ldr	r2, [pc, #152]	; (80011ec <HAL_GPIO_Init+0x330>)
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001156:	4b25      	ldr	r3, [pc, #148]	; (80011ec <HAL_GPIO_Init+0x330>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	43db      	mvns	r3, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4013      	ands	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800117a:	4a1c      	ldr	r2, [pc, #112]	; (80011ec <HAL_GPIO_Init+0x330>)
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001180:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <HAL_GPIO_Init+0x330>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	43db      	mvns	r3, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4013      	ands	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d003      	beq.n	80011a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011a4:	4a11      	ldr	r2, [pc, #68]	; (80011ec <HAL_GPIO_Init+0x330>)
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3301      	adds	r3, #1
 80011ae:	61fb      	str	r3, [r7, #28]
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	2b0f      	cmp	r3, #15
 80011b4:	f67f ae90 	bls.w	8000ed8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011b8:	bf00      	nop
 80011ba:	3724      	adds	r7, #36	; 0x24
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40013800 	.word	0x40013800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40020400 	.word	0x40020400
 80011d4:	40020800 	.word	0x40020800
 80011d8:	40020c00 	.word	0x40020c00
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40021400 	.word	0x40021400
 80011e4:	40021800 	.word	0x40021800
 80011e8:	40021c00 	.word	0x40021c00
 80011ec:	40013c00 	.word	0x40013c00

080011f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	807b      	strh	r3, [r7, #2]
 80011fc:	4613      	mov	r3, r2
 80011fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001200:	787b      	ldrb	r3, [r7, #1]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001206:	887a      	ldrh	r2, [r7, #2]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800120c:	e003      	b.n	8001216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800120e:	887b      	ldrh	r3, [r7, #2]
 8001210:	041a      	lsls	r2, r3, #16
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	619a      	str	r2, [r3, #24]
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
	...

08001224 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e22d      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b00      	cmp	r3, #0
 8001240:	d075      	beq.n	800132e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001242:	4ba3      	ldr	r3, [pc, #652]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 030c 	and.w	r3, r3, #12
 800124a:	2b04      	cmp	r3, #4
 800124c:	d00c      	beq.n	8001268 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800124e:	4ba0      	ldr	r3, [pc, #640]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001256:	2b08      	cmp	r3, #8
 8001258:	d112      	bne.n	8001280 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800125a:	4b9d      	ldr	r3, [pc, #628]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001262:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001266:	d10b      	bne.n	8001280 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001268:	4b99      	ldr	r3, [pc, #612]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d05b      	beq.n	800132c <HAL_RCC_OscConfig+0x108>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d157      	bne.n	800132c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e208      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001288:	d106      	bne.n	8001298 <HAL_RCC_OscConfig+0x74>
 800128a:	4b91      	ldr	r3, [pc, #580]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a90      	ldr	r2, [pc, #576]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	e01d      	b.n	80012d4 <HAL_RCC_OscConfig+0xb0>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012a0:	d10c      	bne.n	80012bc <HAL_RCC_OscConfig+0x98>
 80012a2:	4b8b      	ldr	r3, [pc, #556]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a8a      	ldr	r2, [pc, #552]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	4b88      	ldr	r3, [pc, #544]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a87      	ldr	r2, [pc, #540]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	e00b      	b.n	80012d4 <HAL_RCC_OscConfig+0xb0>
 80012bc:	4b84      	ldr	r3, [pc, #528]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a83      	ldr	r2, [pc, #524]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b81      	ldr	r3, [pc, #516]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a80      	ldr	r2, [pc, #512]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d013      	beq.n	8001304 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012dc:	f7ff f95a 	bl	8000594 <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012e4:	f7ff f956 	bl	8000594 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b64      	cmp	r3, #100	; 0x64
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e1cd      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f6:	4b76      	ldr	r3, [pc, #472]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0xc0>
 8001302:	e014      	b.n	800132e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001304:	f7ff f946 	bl	8000594 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800130c:	f7ff f942 	bl	8000594 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b64      	cmp	r3, #100	; 0x64
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e1b9      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800131e:	4b6c      	ldr	r3, [pc, #432]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0xe8>
 800132a:	e000      	b.n	800132e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800132c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d063      	beq.n	8001402 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800133a:	4b65      	ldr	r3, [pc, #404]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f003 030c 	and.w	r3, r3, #12
 8001342:	2b00      	cmp	r3, #0
 8001344:	d00b      	beq.n	800135e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001346:	4b62      	ldr	r3, [pc, #392]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800134e:	2b08      	cmp	r3, #8
 8001350:	d11c      	bne.n	800138c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001352:	4b5f      	ldr	r3, [pc, #380]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d116      	bne.n	800138c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800135e:	4b5c      	ldr	r3, [pc, #368]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <HAL_RCC_OscConfig+0x152>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d001      	beq.n	8001376 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e18d      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001376:	4b56      	ldr	r3, [pc, #344]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	4952      	ldr	r1, [pc, #328]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001386:	4313      	orrs	r3, r2
 8001388:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800138a:	e03a      	b.n	8001402 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d020      	beq.n	80013d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001394:	4b4f      	ldr	r3, [pc, #316]	; (80014d4 <HAL_RCC_OscConfig+0x2b0>)
 8001396:	2201      	movs	r2, #1
 8001398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139a:	f7ff f8fb 	bl	8000594 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013a2:	f7ff f8f7 	bl	8000594 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e16e      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b4:	4b46      	ldr	r3, [pc, #280]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c0:	4b43      	ldr	r3, [pc, #268]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	691b      	ldr	r3, [r3, #16]
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	4940      	ldr	r1, [pc, #256]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80013d0:	4313      	orrs	r3, r2
 80013d2:	600b      	str	r3, [r1, #0]
 80013d4:	e015      	b.n	8001402 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013d6:	4b3f      	ldr	r3, [pc, #252]	; (80014d4 <HAL_RCC_OscConfig+0x2b0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013dc:	f7ff f8da 	bl	8000594 <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e4:	f7ff f8d6 	bl	8000594 <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e14d      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013f6:	4b36      	ldr	r3, [pc, #216]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1f0      	bne.n	80013e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0308 	and.w	r3, r3, #8
 800140a:	2b00      	cmp	r3, #0
 800140c:	d030      	beq.n	8001470 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d016      	beq.n	8001444 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001416:	4b30      	ldr	r3, [pc, #192]	; (80014d8 <HAL_RCC_OscConfig+0x2b4>)
 8001418:	2201      	movs	r2, #1
 800141a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800141c:	f7ff f8ba 	bl	8000594 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001424:	f7ff f8b6 	bl	8000594 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e12d      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001436:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0x200>
 8001442:	e015      	b.n	8001470 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001444:	4b24      	ldr	r3, [pc, #144]	; (80014d8 <HAL_RCC_OscConfig+0x2b4>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800144a:	f7ff f8a3 	bl	8000594 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001452:	f7ff f89f 	bl	8000594 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e116      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001464:	4b1a      	ldr	r3, [pc, #104]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001466:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 80a0 	beq.w	80015be <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001482:	4b13      	ldr	r3, [pc, #76]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10f      	bne.n	80014ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	4b0f      	ldr	r3, [pc, #60]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800149c:	6413      	str	r3, [r2, #64]	; 0x40
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <HAL_RCC_OscConfig+0x2ac>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80014aa:	2301      	movs	r3, #1
 80014ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <HAL_RCC_OscConfig+0x2b8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d121      	bne.n	80014fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ba:	4b08      	ldr	r3, [pc, #32]	; (80014dc <HAL_RCC_OscConfig+0x2b8>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a07      	ldr	r2, [pc, #28]	; (80014dc <HAL_RCC_OscConfig+0x2b8>)
 80014c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014c6:	f7ff f865 	bl	8000594 <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014cc:	e011      	b.n	80014f2 <HAL_RCC_OscConfig+0x2ce>
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800
 80014d4:	42470000 	.word	0x42470000
 80014d8:	42470e80 	.word	0x42470e80
 80014dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e0:	f7ff f858 	bl	8000594 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e0cf      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f2:	4b6a      	ldr	r3, [pc, #424]	; (800169c <HAL_RCC_OscConfig+0x478>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d106      	bne.n	8001514 <HAL_RCC_OscConfig+0x2f0>
 8001506:	4b66      	ldr	r3, [pc, #408]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800150a:	4a65      	ldr	r2, [pc, #404]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6713      	str	r3, [r2, #112]	; 0x70
 8001512:	e01c      	b.n	800154e <HAL_RCC_OscConfig+0x32a>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	2b05      	cmp	r3, #5
 800151a:	d10c      	bne.n	8001536 <HAL_RCC_OscConfig+0x312>
 800151c:	4b60      	ldr	r3, [pc, #384]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 800151e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001520:	4a5f      	ldr	r2, [pc, #380]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001522:	f043 0304 	orr.w	r3, r3, #4
 8001526:	6713      	str	r3, [r2, #112]	; 0x70
 8001528:	4b5d      	ldr	r3, [pc, #372]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 800152a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152c:	4a5c      	ldr	r2, [pc, #368]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	6713      	str	r3, [r2, #112]	; 0x70
 8001534:	e00b      	b.n	800154e <HAL_RCC_OscConfig+0x32a>
 8001536:	4b5a      	ldr	r3, [pc, #360]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800153a:	4a59      	ldr	r2, [pc, #356]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 800153c:	f023 0301 	bic.w	r3, r3, #1
 8001540:	6713      	str	r3, [r2, #112]	; 0x70
 8001542:	4b57      	ldr	r3, [pc, #348]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001546:	4a56      	ldr	r2, [pc, #344]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001548:	f023 0304 	bic.w	r3, r3, #4
 800154c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d015      	beq.n	8001582 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001556:	f7ff f81d 	bl	8000594 <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800155c:	e00a      	b.n	8001574 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800155e:	f7ff f819 	bl	8000594 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f241 3288 	movw	r2, #5000	; 0x1388
 800156c:	4293      	cmp	r3, r2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e08e      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001574:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0ee      	beq.n	800155e <HAL_RCC_OscConfig+0x33a>
 8001580:	e014      	b.n	80015ac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001582:	f7ff f807 	bl	8000594 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001588:	e00a      	b.n	80015a0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800158a:	f7ff f803 	bl	8000594 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	f241 3288 	movw	r2, #5000	; 0x1388
 8001598:	4293      	cmp	r3, r2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e078      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015a0:	4b3f      	ldr	r3, [pc, #252]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 80015a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1ee      	bne.n	800158a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015ac:	7dfb      	ldrb	r3, [r7, #23]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d105      	bne.n	80015be <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015b2:	4b3b      	ldr	r3, [pc, #236]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	4a3a      	ldr	r2, [pc, #232]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 80015b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d064      	beq.n	8001690 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015c6:	4b36      	ldr	r3, [pc, #216]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 030c 	and.w	r3, r3, #12
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d05c      	beq.n	800168c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d141      	bne.n	800165e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015da:	4b32      	ldr	r3, [pc, #200]	; (80016a4 <HAL_RCC_OscConfig+0x480>)
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e0:	f7fe ffd8 	bl	8000594 <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015e8:	f7fe ffd4 	bl	8000594 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e04b      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015fa:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1f0      	bne.n	80015e8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69da      	ldr	r2, [r3, #28]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a1b      	ldr	r3, [r3, #32]
 800160e:	431a      	orrs	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	019b      	lsls	r3, r3, #6
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161c:	085b      	lsrs	r3, r3, #1
 800161e:	3b01      	subs	r3, #1
 8001620:	041b      	lsls	r3, r3, #16
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001628:	061b      	lsls	r3, r3, #24
 800162a:	491d      	ldr	r1, [pc, #116]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 800162c:	4313      	orrs	r3, r2
 800162e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001630:	4b1c      	ldr	r3, [pc, #112]	; (80016a4 <HAL_RCC_OscConfig+0x480>)
 8001632:	2201      	movs	r2, #1
 8001634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001636:	f7fe ffad 	bl	8000594 <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800163c:	e008      	b.n	8001650 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800163e:	f7fe ffa9 	bl	8000594 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e020      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001650:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d0f0      	beq.n	800163e <HAL_RCC_OscConfig+0x41a>
 800165c:	e018      	b.n	8001690 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <HAL_RCC_OscConfig+0x480>)
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7fe ff96 	bl	8000594 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166c:	f7fe ff92 	bl	8000594 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e009      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <HAL_RCC_OscConfig+0x47c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1f0      	bne.n	800166c <HAL_RCC_OscConfig+0x448>
 800168a:	e001      	b.n	8001690 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e000      	b.n	8001692 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40007000 	.word	0x40007000
 80016a0:	40023800 	.word	0x40023800
 80016a4:	42470060 	.word	0x42470060

080016a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d101      	bne.n	80016bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e0ca      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016bc:	4b67      	ldr	r3, [pc, #412]	; (800185c <HAL_RCC_ClockConfig+0x1b4>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 030f 	and.w	r3, r3, #15
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d90c      	bls.n	80016e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ca:	4b64      	ldr	r3, [pc, #400]	; (800185c <HAL_RCC_ClockConfig+0x1b4>)
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d2:	4b62      	ldr	r3, [pc, #392]	; (800185c <HAL_RCC_ClockConfig+0x1b4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d001      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e0b6      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d020      	beq.n	8001732 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0304 	and.w	r3, r3, #4
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016fc:	4b58      	ldr	r3, [pc, #352]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	4a57      	ldr	r2, [pc, #348]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001702:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001706:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0308 	and.w	r3, r3, #8
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001714:	4b52      	ldr	r3, [pc, #328]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	4a51      	ldr	r2, [pc, #324]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 800171a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800171e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001720:	4b4f      	ldr	r3, [pc, #316]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	494c      	ldr	r1, [pc, #304]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 800172e:	4313      	orrs	r3, r2
 8001730:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	d044      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d107      	bne.n	8001756 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001746:	4b46      	ldr	r3, [pc, #280]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d119      	bne.n	8001786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e07d      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d003      	beq.n	8001766 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001762:	2b03      	cmp	r3, #3
 8001764:	d107      	bne.n	8001776 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001766:	4b3e      	ldr	r3, [pc, #248]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d109      	bne.n	8001786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e06d      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001776:	4b3a      	ldr	r3, [pc, #232]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e065      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001786:	4b36      	ldr	r3, [pc, #216]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f023 0203 	bic.w	r2, r3, #3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	4933      	ldr	r1, [pc, #204]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001794:	4313      	orrs	r3, r2
 8001796:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001798:	f7fe fefc 	bl	8000594 <HAL_GetTick>
 800179c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800179e:	e00a      	b.n	80017b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a0:	f7fe fef8 	bl	8000594 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e04d      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b6:	4b2a      	ldr	r3, [pc, #168]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 020c 	and.w	r2, r3, #12
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d1eb      	bne.n	80017a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017c8:	4b24      	ldr	r3, [pc, #144]	; (800185c <HAL_RCC_ClockConfig+0x1b4>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 030f 	and.w	r3, r3, #15
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d20c      	bcs.n	80017f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d6:	4b21      	ldr	r3, [pc, #132]	; (800185c <HAL_RCC_ClockConfig+0x1b4>)
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	b2d2      	uxtb	r2, r2
 80017dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017de:	4b1f      	ldr	r3, [pc, #124]	; (800185c <HAL_RCC_ClockConfig+0x1b4>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d001      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e030      	b.n	8001852 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d008      	beq.n	800180e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017fc:	4b18      	ldr	r3, [pc, #96]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	4915      	ldr	r1, [pc, #84]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 800180a:	4313      	orrs	r3, r2
 800180c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0308 	and.w	r3, r3, #8
 8001816:	2b00      	cmp	r3, #0
 8001818:	d009      	beq.n	800182e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800181a:	4b11      	ldr	r3, [pc, #68]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	00db      	lsls	r3, r3, #3
 8001828:	490d      	ldr	r1, [pc, #52]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 800182a:	4313      	orrs	r3, r2
 800182c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800182e:	f000 f81d 	bl	800186c <HAL_RCC_GetSysClockFreq>
 8001832:	4601      	mov	r1, r0
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <HAL_RCC_ClockConfig+0x1b8>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	091b      	lsrs	r3, r3, #4
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	4a09      	ldr	r2, [pc, #36]	; (8001864 <HAL_RCC_ClockConfig+0x1bc>)
 8001840:	5cd3      	ldrb	r3, [r2, r3]
 8001842:	fa21 f303 	lsr.w	r3, r1, r3
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_RCC_ClockConfig+0x1c0>)
 8001848:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800184a:	2000      	movs	r0, #0
 800184c:	f7fe fe5e 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40023c00 	.word	0x40023c00
 8001860:	40023800 	.word	0x40023800
 8001864:	08003444 	.word	0x08003444
 8001868:	20000008 	.word	0x20000008

0800186c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800186c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	2300      	movs	r3, #0
 800187c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800187e:	2300      	movs	r3, #0
 8001880:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001882:	4b50      	ldr	r3, [pc, #320]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 030c 	and.w	r3, r3, #12
 800188a:	2b04      	cmp	r3, #4
 800188c:	d007      	beq.n	800189e <HAL_RCC_GetSysClockFreq+0x32>
 800188e:	2b08      	cmp	r3, #8
 8001890:	d008      	beq.n	80018a4 <HAL_RCC_GetSysClockFreq+0x38>
 8001892:	2b00      	cmp	r3, #0
 8001894:	f040 808d 	bne.w	80019b2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001898:	4b4b      	ldr	r3, [pc, #300]	; (80019c8 <HAL_RCC_GetSysClockFreq+0x15c>)
 800189a:	60bb      	str	r3, [r7, #8]
       break;
 800189c:	e08c      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800189e:	4b4b      	ldr	r3, [pc, #300]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80018a0:	60bb      	str	r3, [r7, #8]
      break;
 80018a2:	e089      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018a4:	4b47      	ldr	r3, [pc, #284]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x158>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018ac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ae:	4b45      	ldr	r3, [pc, #276]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x158>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d023      	beq.n	8001902 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ba:	4b42      	ldr	r3, [pc, #264]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x158>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	099b      	lsrs	r3, r3, #6
 80018c0:	f04f 0400 	mov.w	r4, #0
 80018c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018c8:	f04f 0200 	mov.w	r2, #0
 80018cc:	ea03 0501 	and.w	r5, r3, r1
 80018d0:	ea04 0602 	and.w	r6, r4, r2
 80018d4:	4a3d      	ldr	r2, [pc, #244]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80018d6:	fb02 f106 	mul.w	r1, r2, r6
 80018da:	2200      	movs	r2, #0
 80018dc:	fb02 f205 	mul.w	r2, r2, r5
 80018e0:	440a      	add	r2, r1
 80018e2:	493a      	ldr	r1, [pc, #232]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80018e4:	fba5 0101 	umull	r0, r1, r5, r1
 80018e8:	1853      	adds	r3, r2, r1
 80018ea:	4619      	mov	r1, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f04f 0400 	mov.w	r4, #0
 80018f2:	461a      	mov	r2, r3
 80018f4:	4623      	mov	r3, r4
 80018f6:	f7fe fc67 	bl	80001c8 <__aeabi_uldivmod>
 80018fa:	4603      	mov	r3, r0
 80018fc:	460c      	mov	r4, r1
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	e049      	b.n	8001996 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001902:	4b30      	ldr	r3, [pc, #192]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	099b      	lsrs	r3, r3, #6
 8001908:	f04f 0400 	mov.w	r4, #0
 800190c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	ea03 0501 	and.w	r5, r3, r1
 8001918:	ea04 0602 	and.w	r6, r4, r2
 800191c:	4629      	mov	r1, r5
 800191e:	4632      	mov	r2, r6
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	f04f 0400 	mov.w	r4, #0
 8001928:	0154      	lsls	r4, r2, #5
 800192a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800192e:	014b      	lsls	r3, r1, #5
 8001930:	4619      	mov	r1, r3
 8001932:	4622      	mov	r2, r4
 8001934:	1b49      	subs	r1, r1, r5
 8001936:	eb62 0206 	sbc.w	r2, r2, r6
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	f04f 0400 	mov.w	r4, #0
 8001942:	0194      	lsls	r4, r2, #6
 8001944:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001948:	018b      	lsls	r3, r1, #6
 800194a:	1a5b      	subs	r3, r3, r1
 800194c:	eb64 0402 	sbc.w	r4, r4, r2
 8001950:	f04f 0100 	mov.w	r1, #0
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	00e2      	lsls	r2, r4, #3
 800195a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800195e:	00d9      	lsls	r1, r3, #3
 8001960:	460b      	mov	r3, r1
 8001962:	4614      	mov	r4, r2
 8001964:	195b      	adds	r3, r3, r5
 8001966:	eb44 0406 	adc.w	r4, r4, r6
 800196a:	f04f 0100 	mov.w	r1, #0
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	02a2      	lsls	r2, r4, #10
 8001974:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001978:	0299      	lsls	r1, r3, #10
 800197a:	460b      	mov	r3, r1
 800197c:	4614      	mov	r4, r2
 800197e:	4618      	mov	r0, r3
 8001980:	4621      	mov	r1, r4
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f04f 0400 	mov.w	r4, #0
 8001988:	461a      	mov	r2, r3
 800198a:	4623      	mov	r3, r4
 800198c:	f7fe fc1c 	bl	80001c8 <__aeabi_uldivmod>
 8001990:	4603      	mov	r3, r0
 8001992:	460c      	mov	r4, r1
 8001994:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001996:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	0c1b      	lsrs	r3, r3, #16
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	3301      	adds	r3, #1
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ae:	60bb      	str	r3, [r7, #8]
      break;
 80019b0:	e002      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019b2:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80019b4:	60bb      	str	r3, [r7, #8]
      break;
 80019b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019b8:	68bb      	ldr	r3, [r7, #8]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	00f42400 	.word	0x00f42400
 80019cc:	017d7840 	.word	0x017d7840

080019d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019d4:	4b03      	ldr	r3, [pc, #12]	; (80019e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	20000008 	.word	0x20000008

080019e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019ec:	f7ff fff0 	bl	80019d0 <HAL_RCC_GetHCLKFreq>
 80019f0:	4601      	mov	r1, r0
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	0a9b      	lsrs	r3, r3, #10
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	4a03      	ldr	r2, [pc, #12]	; (8001a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	08003454 	.word	0x08003454

08001a10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a14:	f7ff ffdc 	bl	80019d0 <HAL_RCC_GetHCLKFreq>
 8001a18:	4601      	mov	r1, r0
 8001a1a:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	0b5b      	lsrs	r3, r3, #13
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	4a03      	ldr	r2, [pc, #12]	; (8001a34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a26:	5cd3      	ldrb	r3, [r2, r3]
 8001a28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40023800 	.word	0x40023800
 8001a34:	08003454 	.word	0x08003454

08001a38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e03f      	b.n	8001aca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d106      	bne.n	8001a64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 fe56 	bl	8002710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2224      	movs	r2, #36	; 0x24
 8001a68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f000 fa5f 	bl	8001f40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	691a      	ldr	r2, [r3, #16]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	695a      	ldr	r2, [r3, #20]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001aa0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	68da      	ldr	r2, [r3, #12]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ab0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2220      	movs	r2, #32
 8001abc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b088      	sub	sp, #32
 8001ad6:	af02      	add	r7, sp, #8
 8001ad8:	60f8      	str	r0, [r7, #12]
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b20      	cmp	r3, #32
 8001af0:	f040 8083 	bne.w	8001bfa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d002      	beq.n	8001b00 <HAL_UART_Transmit+0x2e>
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e07b      	b.n	8001bfc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d101      	bne.n	8001b12 <HAL_UART_Transmit+0x40>
 8001b0e:	2302      	movs	r3, #2
 8001b10:	e074      	b.n	8001bfc <HAL_UART_Transmit+0x12a>
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2201      	movs	r2, #1
 8001b16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2221      	movs	r2, #33	; 0x21
 8001b24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001b28:	f7fe fd34 	bl	8000594 <HAL_GetTick>
 8001b2c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	88fa      	ldrh	r2, [r7, #6]
 8001b32:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	88fa      	ldrh	r2, [r7, #6]
 8001b38:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001b3a:	e042      	b.n	8001bc2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	3b01      	subs	r3, #1
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b52:	d122      	bne.n	8001b9a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f000 f970 	bl	8001e44 <UART_WaitOnFlagUntilTimeout>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e046      	b.n	8001bfc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b80:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d103      	bne.n	8001b92 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	3302      	adds	r3, #2
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	e017      	b.n	8001bc2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	3301      	adds	r3, #1
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	e013      	b.n	8001bc2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	2180      	movs	r1, #128	; 0x80
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f000 f94d 	bl	8001e44 <UART_WaitOnFlagUntilTimeout>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e023      	b.n	8001bfc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	60ba      	str	r2, [r7, #8]
 8001bba:	781a      	ldrb	r2, [r3, #0]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1b7      	bne.n	8001b3c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2140      	movs	r1, #64	; 0x40
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	f000 f934 	bl	8001e44 <UART_WaitOnFlagUntilTimeout>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e00a      	b.n	8001bfc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2220      	movs	r2, #32
 8001bea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e000      	b.n	8001bfc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001bfa:	2302      	movs	r3, #2
  }
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b20      	cmp	r3, #32
 8001c1c:	d166      	bne.n	8001cec <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_UART_Receive_DMA+0x26>
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e05f      	b.n	8001cee <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d101      	bne.n	8001c3c <HAL_UART_Receive_DMA+0x38>
 8001c38:	2302      	movs	r3, #2
 8001c3a:	e058      	b.n	8001cee <HAL_UART_Receive_DMA+0xea>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001c44:	68ba      	ldr	r2, [r7, #8]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	88fa      	ldrh	r2, [r7, #6]
 8001c4e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2200      	movs	r2, #0
 8001c54:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2222      	movs	r2, #34	; 0x22
 8001c5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c62:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <HAL_UART_Receive_DMA+0xf4>)
 8001c64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c6a:	4a24      	ldr	r2, [pc, #144]	; (8001cfc <HAL_UART_Receive_DMA+0xf8>)
 8001c6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c72:	4a23      	ldr	r2, [pc, #140]	; (8001d00 <HAL_UART_Receive_DMA+0xfc>)
 8001c74:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8001c7e:	f107 0308 	add.w	r3, r7, #8
 8001c82:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	4619      	mov	r1, r3
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	f7fe fe49 	bl	800092c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cc6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	695a      	ldr	r2, [r3, #20]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0201 	orr.w	r2, r2, #1
 8001cd6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	695a      	ldr	r2, [r3, #20]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ce6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	e000      	b.n	8001cee <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8001cec:	2302      	movs	r3, #2
  }
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	08001d2d 	.word	0x08001d2d
 8001cfc:	08001d95 	.word	0x08001d95
 8001d00:	08001db1 	.word	0x08001db1

08001d04 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d38:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d11e      	bne.n	8001d86 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d5c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695a      	ldr	r2, [r3, #20]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f022 0201 	bic.w	r2, r2, #1
 8001d6c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	695a      	ldr	r2, [r3, #20]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d7c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2220      	movs	r2, #32
 8001d82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 fbfe 	bl	8002588 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001da0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	f7ff ffae 	bl	8001d04 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001da8:	bf00      	nop
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dcc:	2b80      	cmp	r3, #128	; 0x80
 8001dce:	bf0c      	ite	eq
 8001dd0:	2301      	moveq	r3, #1
 8001dd2:	2300      	movne	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b21      	cmp	r3, #33	; 0x21
 8001de2:	d108      	bne.n	8001df6 <UART_DMAError+0x46>
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d005      	beq.n	8001df6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2200      	movs	r2, #0
 8001dee:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8001df0:	68b8      	ldr	r0, [r7, #8]
 8001df2:	f000 f871 	bl	8001ed8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	695b      	ldr	r3, [r3, #20]
 8001dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e00:	2b40      	cmp	r3, #64	; 0x40
 8001e02:	bf0c      	ite	eq
 8001e04:	2301      	moveq	r3, #1
 8001e06:	2300      	movne	r3, #0
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b22      	cmp	r3, #34	; 0x22
 8001e16:	d108      	bne.n	8001e2a <UART_DMAError+0x7a>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d005      	beq.n	8001e2a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2200      	movs	r2, #0
 8001e22:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8001e24:	68b8      	ldr	r0, [r7, #8]
 8001e26:	f000 f86d 	bl	8001f04 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2e:	f043 0210 	orr.w	r2, r3, #16
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001e36:	68b8      	ldr	r0, [r7, #8]
 8001e38:	f7ff ff6e 	bl	8001d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001e3c:	bf00      	nop
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	603b      	str	r3, [r7, #0]
 8001e50:	4613      	mov	r3, r2
 8001e52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e54:	e02c      	b.n	8001eb0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5c:	d028      	beq.n	8001eb0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d007      	beq.n	8001e74 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e64:	f7fe fb96 	bl	8000594 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d21d      	bcs.n	8001eb0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001e82:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	695a      	ldr	r2, [r3, #20]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0201 	bic.w	r2, r2, #1
 8001e92:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2220      	movs	r2, #32
 8001e98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2220      	movs	r2, #32
 8001ea0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e00f      	b.n	8001ed0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	bf0c      	ite	eq
 8001ec0:	2301      	moveq	r3, #1
 8001ec2:	2300      	movne	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d0c3      	beq.n	8001e56 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ece:	2300      	movs	r3, #0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001eee:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2220      	movs	r2, #32
 8001ef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	695a      	ldr	r2, [r3, #20]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f40:	b5b0      	push	{r4, r5, r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001f80:	f023 030c 	bic.w	r3, r3, #12
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6812      	ldr	r2, [r2, #0]
 8001f88:	68f9      	ldr	r1, [r7, #12]
 8001f8a:	430b      	orrs	r3, r1
 8001f8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	699a      	ldr	r2, [r3, #24]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	69db      	ldr	r3, [r3, #28]
 8001fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fac:	f040 80e4 	bne.w	8002178 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4aab      	ldr	r2, [pc, #684]	; (8002264 <UART_SetConfig+0x324>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d004      	beq.n	8001fc4 <UART_SetConfig+0x84>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4aaa      	ldr	r2, [pc, #680]	; (8002268 <UART_SetConfig+0x328>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d16c      	bne.n	800209e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001fc4:	f7ff fd24 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	4613      	mov	r3, r2
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	009a      	lsls	r2, r3, #2
 8001fd2:	441a      	add	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	4aa3      	ldr	r2, [pc, #652]	; (800226c <UART_SetConfig+0x32c>)
 8001fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe4:	095b      	lsrs	r3, r3, #5
 8001fe6:	011c      	lsls	r4, r3, #4
 8001fe8:	f7ff fd12 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8001fec:	4602      	mov	r2, r0
 8001fee:	4613      	mov	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	009a      	lsls	r2, r3, #2
 8001ff6:	441a      	add	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	fbb2 f5f3 	udiv	r5, r2, r3
 8002002:	f7ff fd05 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002006:	4602      	mov	r2, r0
 8002008:	4613      	mov	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	4413      	add	r3, r2
 800200e:	009a      	lsls	r2, r3, #2
 8002010:	441a      	add	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	fbb2 f3f3 	udiv	r3, r2, r3
 800201c:	4a93      	ldr	r2, [pc, #588]	; (800226c <UART_SetConfig+0x32c>)
 800201e:	fba2 2303 	umull	r2, r3, r2, r3
 8002022:	095b      	lsrs	r3, r3, #5
 8002024:	2264      	movs	r2, #100	; 0x64
 8002026:	fb02 f303 	mul.w	r3, r2, r3
 800202a:	1aeb      	subs	r3, r5, r3
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	3332      	adds	r3, #50	; 0x32
 8002030:	4a8e      	ldr	r2, [pc, #568]	; (800226c <UART_SetConfig+0x32c>)
 8002032:	fba2 2303 	umull	r2, r3, r2, r3
 8002036:	095b      	lsrs	r3, r3, #5
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800203e:	441c      	add	r4, r3
 8002040:	f7ff fce6 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002044:	4602      	mov	r2, r0
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	009a      	lsls	r2, r3, #2
 800204e:	441a      	add	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	fbb2 f5f3 	udiv	r5, r2, r3
 800205a:	f7ff fcd9 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 800205e:	4602      	mov	r2, r0
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	009a      	lsls	r2, r3, #2
 8002068:	441a      	add	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	4a7d      	ldr	r2, [pc, #500]	; (800226c <UART_SetConfig+0x32c>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	2264      	movs	r2, #100	; 0x64
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	1aeb      	subs	r3, r5, r3
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	3332      	adds	r3, #50	; 0x32
 8002088:	4a78      	ldr	r2, [pc, #480]	; (800226c <UART_SetConfig+0x32c>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	f003 0207 	and.w	r2, r3, #7
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4422      	add	r2, r4
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	e154      	b.n	8002348 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800209e:	f7ff fca3 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 80020a2:	4602      	mov	r2, r0
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	009a      	lsls	r2, r3, #2
 80020ac:	441a      	add	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b8:	4a6c      	ldr	r2, [pc, #432]	; (800226c <UART_SetConfig+0x32c>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	011c      	lsls	r4, r3, #4
 80020c2:	f7ff fc91 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 80020c6:	4602      	mov	r2, r0
 80020c8:	4613      	mov	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	009a      	lsls	r2, r3, #2
 80020d0:	441a      	add	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	fbb2 f5f3 	udiv	r5, r2, r3
 80020dc:	f7ff fc84 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 80020e0:	4602      	mov	r2, r0
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	009a      	lsls	r2, r3, #2
 80020ea:	441a      	add	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f6:	4a5d      	ldr	r2, [pc, #372]	; (800226c <UART_SetConfig+0x32c>)
 80020f8:	fba2 2303 	umull	r2, r3, r2, r3
 80020fc:	095b      	lsrs	r3, r3, #5
 80020fe:	2264      	movs	r2, #100	; 0x64
 8002100:	fb02 f303 	mul.w	r3, r2, r3
 8002104:	1aeb      	subs	r3, r5, r3
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	3332      	adds	r3, #50	; 0x32
 800210a:	4a58      	ldr	r2, [pc, #352]	; (800226c <UART_SetConfig+0x32c>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	095b      	lsrs	r3, r3, #5
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002118:	441c      	add	r4, r3
 800211a:	f7ff fc65 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 800211e:	4602      	mov	r2, r0
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	009a      	lsls	r2, r3, #2
 8002128:	441a      	add	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	fbb2 f5f3 	udiv	r5, r2, r3
 8002134:	f7ff fc58 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 8002138:	4602      	mov	r2, r0
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	009a      	lsls	r2, r3, #2
 8002142:	441a      	add	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	fbb2 f3f3 	udiv	r3, r2, r3
 800214e:	4a47      	ldr	r2, [pc, #284]	; (800226c <UART_SetConfig+0x32c>)
 8002150:	fba2 2303 	umull	r2, r3, r2, r3
 8002154:	095b      	lsrs	r3, r3, #5
 8002156:	2264      	movs	r2, #100	; 0x64
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	1aeb      	subs	r3, r5, r3
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	3332      	adds	r3, #50	; 0x32
 8002162:	4a42      	ldr	r2, [pc, #264]	; (800226c <UART_SetConfig+0x32c>)
 8002164:	fba2 2303 	umull	r2, r3, r2, r3
 8002168:	095b      	lsrs	r3, r3, #5
 800216a:	f003 0207 	and.w	r2, r3, #7
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4422      	add	r2, r4
 8002174:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002176:	e0e7      	b.n	8002348 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a39      	ldr	r2, [pc, #228]	; (8002264 <UART_SetConfig+0x324>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d004      	beq.n	800218c <UART_SetConfig+0x24c>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a38      	ldr	r2, [pc, #224]	; (8002268 <UART_SetConfig+0x328>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d171      	bne.n	8002270 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800218c:	f7ff fc40 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002190:	4602      	mov	r2, r0
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	009a      	lsls	r2, r3, #2
 800219a:	441a      	add	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a6:	4a31      	ldr	r2, [pc, #196]	; (800226c <UART_SetConfig+0x32c>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	095b      	lsrs	r3, r3, #5
 80021ae:	011c      	lsls	r4, r3, #4
 80021b0:	f7ff fc2e 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 80021b4:	4602      	mov	r2, r0
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	009a      	lsls	r2, r3, #2
 80021be:	441a      	add	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	fbb2 f5f3 	udiv	r5, r2, r3
 80021ca:	f7ff fc21 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 80021ce:	4602      	mov	r2, r0
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	009a      	lsls	r2, r3, #2
 80021d8:	441a      	add	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e4:	4a21      	ldr	r2, [pc, #132]	; (800226c <UART_SetConfig+0x32c>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	095b      	lsrs	r3, r3, #5
 80021ec:	2264      	movs	r2, #100	; 0x64
 80021ee:	fb02 f303 	mul.w	r3, r2, r3
 80021f2:	1aeb      	subs	r3, r5, r3
 80021f4:	011b      	lsls	r3, r3, #4
 80021f6:	3332      	adds	r3, #50	; 0x32
 80021f8:	4a1c      	ldr	r2, [pc, #112]	; (800226c <UART_SetConfig+0x32c>)
 80021fa:	fba2 2303 	umull	r2, r3, r2, r3
 80021fe:	095b      	lsrs	r3, r3, #5
 8002200:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002204:	441c      	add	r4, r3
 8002206:	f7ff fc03 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 800220a:	4602      	mov	r2, r0
 800220c:	4613      	mov	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	009a      	lsls	r2, r3, #2
 8002214:	441a      	add	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002220:	f7ff fbf6 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002224:	4602      	mov	r2, r0
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	009a      	lsls	r2, r3, #2
 800222e:	441a      	add	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	fbb2 f3f3 	udiv	r3, r2, r3
 800223a:	4a0c      	ldr	r2, [pc, #48]	; (800226c <UART_SetConfig+0x32c>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	095b      	lsrs	r3, r3, #5
 8002242:	2264      	movs	r2, #100	; 0x64
 8002244:	fb02 f303 	mul.w	r3, r2, r3
 8002248:	1aeb      	subs	r3, r5, r3
 800224a:	011b      	lsls	r3, r3, #4
 800224c:	3332      	adds	r3, #50	; 0x32
 800224e:	4a07      	ldr	r2, [pc, #28]	; (800226c <UART_SetConfig+0x32c>)
 8002250:	fba2 2303 	umull	r2, r3, r2, r3
 8002254:	095b      	lsrs	r3, r3, #5
 8002256:	f003 020f 	and.w	r2, r3, #15
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4422      	add	r2, r4
 8002260:	609a      	str	r2, [r3, #8]
 8002262:	e071      	b.n	8002348 <UART_SetConfig+0x408>
 8002264:	40011000 	.word	0x40011000
 8002268:	40011400 	.word	0x40011400
 800226c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002270:	f7ff fbba 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 8002274:	4602      	mov	r2, r0
 8002276:	4613      	mov	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4413      	add	r3, r2
 800227c:	009a      	lsls	r2, r3, #2
 800227e:	441a      	add	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	fbb2 f3f3 	udiv	r3, r2, r3
 800228a:	4a31      	ldr	r2, [pc, #196]	; (8002350 <UART_SetConfig+0x410>)
 800228c:	fba2 2303 	umull	r2, r3, r2, r3
 8002290:	095b      	lsrs	r3, r3, #5
 8002292:	011c      	lsls	r4, r3, #4
 8002294:	f7ff fba8 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 8002298:	4602      	mov	r2, r0
 800229a:	4613      	mov	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4413      	add	r3, r2
 80022a0:	009a      	lsls	r2, r3, #2
 80022a2:	441a      	add	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	fbb2 f5f3 	udiv	r5, r2, r3
 80022ae:	f7ff fb9b 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 80022b2:	4602      	mov	r2, r0
 80022b4:	4613      	mov	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	009a      	lsls	r2, r3, #2
 80022bc:	441a      	add	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c8:	4a21      	ldr	r2, [pc, #132]	; (8002350 <UART_SetConfig+0x410>)
 80022ca:	fba2 2303 	umull	r2, r3, r2, r3
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	2264      	movs	r2, #100	; 0x64
 80022d2:	fb02 f303 	mul.w	r3, r2, r3
 80022d6:	1aeb      	subs	r3, r5, r3
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	3332      	adds	r3, #50	; 0x32
 80022dc:	4a1c      	ldr	r2, [pc, #112]	; (8002350 <UART_SetConfig+0x410>)
 80022de:	fba2 2303 	umull	r2, r3, r2, r3
 80022e2:	095b      	lsrs	r3, r3, #5
 80022e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022e8:	441c      	add	r4, r3
 80022ea:	f7ff fb7d 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 80022ee:	4602      	mov	r2, r0
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	009a      	lsls	r2, r3, #2
 80022f8:	441a      	add	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	fbb2 f5f3 	udiv	r5, r2, r3
 8002304:	f7ff fb70 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 8002308:	4602      	mov	r2, r0
 800230a:	4613      	mov	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	009a      	lsls	r2, r3, #2
 8002312:	441a      	add	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	fbb2 f3f3 	udiv	r3, r2, r3
 800231e:	4a0c      	ldr	r2, [pc, #48]	; (8002350 <UART_SetConfig+0x410>)
 8002320:	fba2 2303 	umull	r2, r3, r2, r3
 8002324:	095b      	lsrs	r3, r3, #5
 8002326:	2264      	movs	r2, #100	; 0x64
 8002328:	fb02 f303 	mul.w	r3, r2, r3
 800232c:	1aeb      	subs	r3, r5, r3
 800232e:	011b      	lsls	r3, r3, #4
 8002330:	3332      	adds	r3, #50	; 0x32
 8002332:	4a07      	ldr	r2, [pc, #28]	; (8002350 <UART_SetConfig+0x410>)
 8002334:	fba2 2303 	umull	r2, r3, r2, r3
 8002338:	095b      	lsrs	r3, r3, #5
 800233a:	f003 020f 	and.w	r2, r3, #15
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4422      	add	r2, r4
 8002344:	609a      	str	r2, [r3, #8]
}
 8002346:	e7ff      	b.n	8002348 <UART_SetConfig+0x408>
 8002348:	bf00      	nop
 800234a:	3710      	adds	r7, #16
 800234c:	46bd      	mov	sp, r7
 800234e:	bdb0      	pop	{r4, r5, r7, pc}
 8002350:	51eb851f 	.word	0x51eb851f

08002354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002358:	f7fe f8b6 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800235c:	f000 f816 	bl	800238c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002360:	f000 f8bc 	bl	80024dc <MX_GPIO_Init>
  MX_DMA_Init();
 8002364:	f000 f89a 	bl	800249c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002368:	f000 f86e 	bl	8002448 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Starting my application...\r\n");
 800236c:	4804      	ldr	r0, [pc, #16]	; (8002380 <main+0x2c>)
 800236e:	f000 fc09 	bl	8002b84 <puts>

  HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx_buffer, 4);
 8002372:	2204      	movs	r2, #4
 8002374:	4903      	ldr	r1, [pc, #12]	; (8002384 <main+0x30>)
 8002376:	4804      	ldr	r0, [pc, #16]	; (8002388 <main+0x34>)
 8002378:	f7ff fc44 	bl	8001c04 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800237c:	e7fe      	b.n	800237c <main+0x28>
 800237e:	bf00      	nop
 8002380:	080033b4 	.word	0x080033b4
 8002384:	20000100 	.word	0x20000100
 8002388:	20000134 	.word	0x20000134

0800238c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b094      	sub	sp, #80	; 0x50
 8002390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002392:	f107 0320 	add.w	r3, r7, #32
 8002396:	2230      	movs	r2, #48	; 0x30
 8002398:	2100      	movs	r1, #0
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fb8e 	bl	8002abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023a0:	f107 030c 	add.w	r3, r7, #12
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
 80023ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b0:	2300      	movs	r3, #0
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	4b22      	ldr	r3, [pc, #136]	; (8002440 <SystemClock_Config+0xb4>)
 80023b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b8:	4a21      	ldr	r2, [pc, #132]	; (8002440 <SystemClock_Config+0xb4>)
 80023ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023be:	6413      	str	r3, [r2, #64]	; 0x40
 80023c0:	4b1f      	ldr	r3, [pc, #124]	; (8002440 <SystemClock_Config+0xb4>)
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023cc:	2300      	movs	r3, #0
 80023ce:	607b      	str	r3, [r7, #4]
 80023d0:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <SystemClock_Config+0xb8>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a1b      	ldr	r2, [pc, #108]	; (8002444 <SystemClock_Config+0xb8>)
 80023d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <SystemClock_Config+0xb8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023e8:	2302      	movs	r3, #2
 80023ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023ec:	2301      	movs	r3, #1
 80023ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023f0:	2310      	movs	r3, #16
 80023f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023f4:	2300      	movs	r3, #0
 80023f6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023f8:	f107 0320 	add.w	r3, r7, #32
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fe ff11 	bl	8001224 <HAL_RCC_OscConfig>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002408:	f000 f952 	bl	80026b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800240c:	230f      	movs	r3, #15
 800240e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002410:	2300      	movs	r3, #0
 8002412:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800241c:	2300      	movs	r3, #0
 800241e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002420:	f107 030c 	add.w	r3, r7, #12
 8002424:	2100      	movs	r1, #0
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff f93e 	bl	80016a8 <HAL_RCC_ClockConfig>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002432:	f000 f93d 	bl	80026b0 <Error_Handler>
  }
}
 8002436:	bf00      	nop
 8002438:	3750      	adds	r7, #80	; 0x50
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40023800 	.word	0x40023800
 8002444:	40007000 	.word	0x40007000

08002448 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800244c:	4b11      	ldr	r3, [pc, #68]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 800244e:	4a12      	ldr	r2, [pc, #72]	; (8002498 <MX_USART2_UART_Init+0x50>)
 8002450:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002452:	4b10      	ldr	r3, [pc, #64]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 8002454:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002458:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800245a:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 800245c:	2200      	movs	r2, #0
 800245e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 8002462:	2200      	movs	r2, #0
 8002464:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002466:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800246c:	4b09      	ldr	r3, [pc, #36]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 800246e:	220c      	movs	r2, #12
 8002470:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002472:	4b08      	ldr	r3, [pc, #32]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 8002474:	2200      	movs	r2, #0
 8002476:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 800247a:	2200      	movs	r2, #0
 800247c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800247e:	4805      	ldr	r0, [pc, #20]	; (8002494 <MX_USART2_UART_Init+0x4c>)
 8002480:	f7ff fada 	bl	8001a38 <HAL_UART_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800248a:	f000 f911 	bl	80026b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000134 	.word	0x20000134
 8002498:	40004400 	.word	0x40004400

0800249c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	607b      	str	r3, [r7, #4]
 80024a6:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <MX_DMA_Init+0x3c>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <MX_DMA_Init+0x3c>)
 80024ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024b0:	6313      	str	r3, [r2, #48]	; 0x30
 80024b2:	4b09      	ldr	r3, [pc, #36]	; (80024d8 <MX_DMA_Init+0x3c>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024ba:	607b      	str	r3, [r7, #4]
 80024bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	2100      	movs	r1, #0
 80024c2:	2010      	movs	r0, #16
 80024c4:	f7fe f94d 	bl	8000762 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80024c8:	2010      	movs	r0, #16
 80024ca:	f7fe f966 	bl	800079a <HAL_NVIC_EnableIRQ>

}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40023800 	.word	0x40023800

080024dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e2:	f107 030c 	add.w	r3, r7, #12
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	605a      	str	r2, [r3, #4]
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	60da      	str	r2, [r3, #12]
 80024f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	60bb      	str	r3, [r7, #8]
 80024f6:	4b19      	ldr	r3, [pc, #100]	; (800255c <MX_GPIO_Init+0x80>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	4a18      	ldr	r2, [pc, #96]	; (800255c <MX_GPIO_Init+0x80>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6313      	str	r3, [r2, #48]	; 0x30
 8002502:	4b16      	ldr	r3, [pc, #88]	; (800255c <MX_GPIO_Init+0x80>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	60bb      	str	r3, [r7, #8]
 800250c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	4b12      	ldr	r3, [pc, #72]	; (800255c <MX_GPIO_Init+0x80>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	4a11      	ldr	r2, [pc, #68]	; (800255c <MX_GPIO_Init+0x80>)
 8002518:	f043 0308 	orr.w	r3, r3, #8
 800251c:	6313      	str	r3, [r2, #48]	; 0x30
 800251e:	4b0f      	ldr	r3, [pc, #60]	; (800255c <MX_GPIO_Init+0x80>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	607b      	str	r3, [r7, #4]
 8002528:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800252a:	2200      	movs	r2, #0
 800252c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002530:	480b      	ldr	r0, [pc, #44]	; (8002560 <MX_GPIO_Init+0x84>)
 8002532:	f7fe fe5d 	bl	80011f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002536:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800253a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800253c:	2301      	movs	r3, #1
 800253e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2300      	movs	r3, #0
 8002546:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002548:	f107 030c 	add.w	r3, r7, #12
 800254c:	4619      	mov	r1, r3
 800254e:	4804      	ldr	r0, [pc, #16]	; (8002560 <MX_GPIO_Init+0x84>)
 8002550:	f7fe fcb4 	bl	8000ebc <HAL_GPIO_Init>

}
 8002554:	bf00      	nop
 8002556:	3720      	adds	r7, #32
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40023800 	.word	0x40023800
 8002560:	40020c00 	.word	0x40020c00

08002564 <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800256c:	1d39      	adds	r1, r7, #4
 800256e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002572:	2201      	movs	r2, #1
 8002574:	4803      	ldr	r0, [pc, #12]	; (8002584 <__io_putchar+0x20>)
 8002576:	f7ff faac 	bl	8001ad2 <HAL_UART_Transmit>

  return ch;
 800257a:	687b      	ldr	r3, [r7, #4]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000134 	.word	0x20000134

08002588 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */

  uint8_t rx_buff[3];

  for(int i = 0; i < 4; i++)
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	e00c      	b.n	80025b0 <HAL_UART_RxCpltCallback+0x28>
	  rx_buff[i] = rx_buffer[i];
 8002596:	4a3c      	ldr	r2, [pc, #240]	; (8002688 <HAL_UART_RxCpltCallback+0x100>)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	4413      	add	r3, r2
 800259c:	7819      	ldrb	r1, [r3, #0]
 800259e:	f107 0208 	add.w	r2, r7, #8
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	4413      	add	r3, r2
 80025a6:	460a      	mov	r2, r1
 80025a8:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 4; i++)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	3301      	adds	r3, #1
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	ddef      	ble.n	8002596 <HAL_UART_RxCpltCallback+0xe>

  for(int i = 0; i < 4; i++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	e007      	b.n	80025cc <HAL_UART_RxCpltCallback+0x44>
	  rx_buffer[i] = '\0';
 80025bc:	4a32      	ldr	r2, [pc, #200]	; (8002688 <HAL_UART_RxCpltCallback+0x100>)
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4413      	add	r3, r2
 80025c2:	2200      	movs	r2, #0
 80025c4:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 4; i++)
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	3301      	adds	r3, #1
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	2b03      	cmp	r3, #3
 80025d0:	ddf4      	ble.n	80025bc <HAL_UART_RxCpltCallback+0x34>

  // Check the command message
  if(rx_buff[0] == '*' && rx_buff[2] == '#')	// A valid command
 80025d2:	7a3b      	ldrb	r3, [r7, #8]
 80025d4:	2b2a      	cmp	r3, #42	; 0x2a
 80025d6:	d136      	bne.n	8002646 <HAL_UART_RxCpltCallback+0xbe>
 80025d8:	7abb      	ldrb	r3, [r7, #10]
 80025da:	2b23      	cmp	r3, #35	; 0x23
 80025dc:	d133      	bne.n	8002646 <HAL_UART_RxCpltCallback+0xbe>
  {
	  // if command is = 0 turn off led
	  // if command is = 1 turn on led
	  // else invalid command
	  if(rx_buff[1] == '0')
 80025de:	7a7b      	ldrb	r3, [r7, #9]
 80025e0:	2b30      	cmp	r3, #48	; 0x30
 80025e2:	d114      	bne.n	800260e <HAL_UART_RxCpltCallback+0x86>
	  {
		  if(led_state == true)
 80025e4:	4b29      	ldr	r3, [pc, #164]	; (800268c <HAL_UART_RxCpltCallback+0x104>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d00c      	beq.n	8002606 <HAL_UART_RxCpltCallback+0x7e>
		  {
			  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 80025ec:	2200      	movs	r2, #0
 80025ee:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80025f2:	4827      	ldr	r0, [pc, #156]	; (8002690 <HAL_UART_RxCpltCallback+0x108>)
 80025f4:	f7fe fdfc 	bl	80011f0 <HAL_GPIO_WritePin>
			  printf("Led Turned Off\r\n");
 80025f8:	4826      	ldr	r0, [pc, #152]	; (8002694 <HAL_UART_RxCpltCallback+0x10c>)
 80025fa:	f000 fac3 	bl	8002b84 <puts>
			  led_state = false;
 80025fe:	4b23      	ldr	r3, [pc, #140]	; (800268c <HAL_UART_RxCpltCallback+0x104>)
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]
	  if(rx_buff[1] == '0')
 8002604:	e028      	b.n	8002658 <HAL_UART_RxCpltCallback+0xd0>
		  }
		  else
		  {
			  printf("Led is already off\r\n");
 8002606:	4824      	ldr	r0, [pc, #144]	; (8002698 <HAL_UART_RxCpltCallback+0x110>)
 8002608:	f000 fabc 	bl	8002b84 <puts>
	  if(rx_buff[1] == '0')
 800260c:	e024      	b.n	8002658 <HAL_UART_RxCpltCallback+0xd0>
		  }
	  }
	  else if(rx_buff[1] == '1')
 800260e:	7a7b      	ldrb	r3, [r7, #9]
 8002610:	2b31      	cmp	r3, #49	; 0x31
 8002612:	d114      	bne.n	800263e <HAL_UART_RxCpltCallback+0xb6>
	  {
		  if(led_state == true)
 8002614:	4b1d      	ldr	r3, [pc, #116]	; (800268c <HAL_UART_RxCpltCallback+0x104>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_UART_RxCpltCallback+0x9c>
		  {
			  printf("Led already On\r\n");
 800261c:	481f      	ldr	r0, [pc, #124]	; (800269c <HAL_UART_RxCpltCallback+0x114>)
 800261e:	f000 fab1 	bl	8002b84 <puts>
	  if(rx_buff[1] == '0')
 8002622:	e019      	b.n	8002658 <HAL_UART_RxCpltCallback+0xd0>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_SET);
 8002624:	2201      	movs	r2, #1
 8002626:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800262a:	4819      	ldr	r0, [pc, #100]	; (8002690 <HAL_UART_RxCpltCallback+0x108>)
 800262c:	f7fe fde0 	bl	80011f0 <HAL_GPIO_WritePin>
			  printf("Led Turned On\r\n");
 8002630:	481b      	ldr	r0, [pc, #108]	; (80026a0 <HAL_UART_RxCpltCallback+0x118>)
 8002632:	f000 faa7 	bl	8002b84 <puts>
			  led_state = true;
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <HAL_UART_RxCpltCallback+0x104>)
 8002638:	2201      	movs	r2, #1
 800263a:	701a      	strb	r2, [r3, #0]
	  if(rx_buff[1] == '0')
 800263c:	e00c      	b.n	8002658 <HAL_UART_RxCpltCallback+0xd0>
		  }
	  }
	  else
	  {
		  printf("Invalid Command\r\n");
 800263e:	4819      	ldr	r0, [pc, #100]	; (80026a4 <HAL_UART_RxCpltCallback+0x11c>)
 8002640:	f000 faa0 	bl	8002b84 <puts>
	  if(rx_buff[1] == '0')
 8002644:	e008      	b.n	8002658 <HAL_UART_RxCpltCallback+0xd0>
	  }
  }
  else if(rx_buff[0] != '*' || rx_buff[2] != '#')	// A invalid command
 8002646:	7a3b      	ldrb	r3, [r7, #8]
 8002648:	2b2a      	cmp	r3, #42	; 0x2a
 800264a:	d102      	bne.n	8002652 <HAL_UART_RxCpltCallback+0xca>
 800264c:	7abb      	ldrb	r3, [r7, #10]
 800264e:	2b23      	cmp	r3, #35	; 0x23
 8002650:	d002      	beq.n	8002658 <HAL_UART_RxCpltCallback+0xd0>
  {
	  printf("Invalid Message\r\n");
 8002652:	4815      	ldr	r0, [pc, #84]	; (80026a8 <HAL_UART_RxCpltCallback+0x120>)
 8002654:	f000 fa96 	bl	8002b84 <puts>
  }

  for(int i = 0; i < 4; i++)
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	e008      	b.n	8002670 <HAL_UART_RxCpltCallback+0xe8>
	  rx_buff[i] = 0;
 800265e:	f107 0208 	add.w	r2, r7, #8
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	4413      	add	r3, r2
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 4; i++)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	3301      	adds	r3, #1
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2b03      	cmp	r3, #3
 8002674:	ddf3      	ble.n	800265e <HAL_UART_RxCpltCallback+0xd6>

  HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx_buffer, 4);
 8002676:	2204      	movs	r2, #4
 8002678:	4903      	ldr	r1, [pc, #12]	; (8002688 <HAL_UART_RxCpltCallback+0x100>)
 800267a:	480c      	ldr	r0, [pc, #48]	; (80026ac <HAL_UART_RxCpltCallback+0x124>)
 800267c:	f7ff fac2 	bl	8001c04 <HAL_UART_Receive_DMA>
}
 8002680:	bf00      	nop
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20000100 	.word	0x20000100
 800268c:	2000008c 	.word	0x2000008c
 8002690:	40020c00 	.word	0x40020c00
 8002694:	080033d0 	.word	0x080033d0
 8002698:	080033e0 	.word	0x080033e0
 800269c:	080033f4 	.word	0x080033f4
 80026a0:	08003404 	.word	0x08003404
 80026a4:	08003414 	.word	0x08003414
 80026a8:	08003428 	.word	0x08003428
 80026ac:	20000134 	.word	0x20000134

080026b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
	...

080026c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
 80026ca:	4b10      	ldr	r3, [pc, #64]	; (800270c <HAL_MspInit+0x4c>)
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ce:	4a0f      	ldr	r2, [pc, #60]	; (800270c <HAL_MspInit+0x4c>)
 80026d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d4:	6453      	str	r3, [r2, #68]	; 0x44
 80026d6:	4b0d      	ldr	r3, [pc, #52]	; (800270c <HAL_MspInit+0x4c>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026de:	607b      	str	r3, [r7, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	603b      	str	r3, [r7, #0]
 80026e6:	4b09      	ldr	r3, [pc, #36]	; (800270c <HAL_MspInit+0x4c>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	4a08      	ldr	r2, [pc, #32]	; (800270c <HAL_MspInit+0x4c>)
 80026ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026f0:	6413      	str	r3, [r2, #64]	; 0x40
 80026f2:	4b06      	ldr	r3, [pc, #24]	; (800270c <HAL_MspInit+0x4c>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	40023800 	.word	0x40023800

08002710 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b08a      	sub	sp, #40	; 0x28
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a30      	ldr	r2, [pc, #192]	; (80027f0 <HAL_UART_MspInit+0xe0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d15a      	bne.n	80027e8 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	4b2f      	ldr	r3, [pc, #188]	; (80027f4 <HAL_UART_MspInit+0xe4>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	4a2e      	ldr	r2, [pc, #184]	; (80027f4 <HAL_UART_MspInit+0xe4>)
 800273c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002740:	6413      	str	r3, [r2, #64]	; 0x40
 8002742:	4b2c      	ldr	r3, [pc, #176]	; (80027f4 <HAL_UART_MspInit+0xe4>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	4b28      	ldr	r3, [pc, #160]	; (80027f4 <HAL_UART_MspInit+0xe4>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	4a27      	ldr	r2, [pc, #156]	; (80027f4 <HAL_UART_MspInit+0xe4>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6313      	str	r3, [r2, #48]	; 0x30
 800275e:	4b25      	ldr	r3, [pc, #148]	; (80027f4 <HAL_UART_MspInit+0xe4>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800276a:	230c      	movs	r3, #12
 800276c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276e:	2302      	movs	r3, #2
 8002770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002772:	2301      	movs	r3, #1
 8002774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002776:	2303      	movs	r3, #3
 8002778:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800277a:	2307      	movs	r3, #7
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277e:	f107 0314 	add.w	r3, r7, #20
 8002782:	4619      	mov	r1, r3
 8002784:	481c      	ldr	r0, [pc, #112]	; (80027f8 <HAL_UART_MspInit+0xe8>)
 8002786:	f7fe fb99 	bl	8000ebc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800278a:	4b1c      	ldr	r3, [pc, #112]	; (80027fc <HAL_UART_MspInit+0xec>)
 800278c:	4a1c      	ldr	r2, [pc, #112]	; (8002800 <HAL_UART_MspInit+0xf0>)
 800278e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002790:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <HAL_UART_MspInit+0xec>)
 8002792:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002796:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002798:	4b18      	ldr	r3, [pc, #96]	; (80027fc <HAL_UART_MspInit+0xec>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800279e:	4b17      	ldr	r3, [pc, #92]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027a4:	4b15      	ldr	r3, [pc, #84]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027aa:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027ac:	4b13      	ldr	r3, [pc, #76]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027b2:	4b12      	ldr	r3, [pc, #72]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80027b8:	4b10      	ldr	r3, [pc, #64]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80027be:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027c0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80027c4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027c6:	4b0d      	ldr	r3, [pc, #52]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027cc:	480b      	ldr	r0, [pc, #44]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027ce:	f7fd ffff 	bl	80007d0 <HAL_DMA_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80027d8:	f7ff ff6a 	bl	80026b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a07      	ldr	r2, [pc, #28]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027e0:	635a      	str	r2, [r3, #52]	; 0x34
 80027e2:	4a06      	ldr	r2, [pc, #24]	; (80027fc <HAL_UART_MspInit+0xec>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027e8:	bf00      	nop
 80027ea:	3728      	adds	r7, #40	; 0x28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40004400 	.word	0x40004400
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020000 	.word	0x40020000
 80027fc:	200000a0 	.word	0x200000a0
 8002800:	40026088 	.word	0x40026088

08002804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002812:	b480      	push	{r7}
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002816:	e7fe      	b.n	8002816 <HardFault_Handler+0x4>

08002818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800281c:	e7fe      	b.n	800281c <MemManage_Handler+0x4>

0800281e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800281e:	b480      	push	{r7}
 8002820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002822:	e7fe      	b.n	8002822 <BusFault_Handler+0x4>

08002824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002828:	e7fe      	b.n	8002828 <UsageFault_Handler+0x4>

0800282a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800282a:	b480      	push	{r7}
 800282c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800282e:	bf00      	nop
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002846:	b480      	push	{r7}
 8002848:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002858:	f7fd fe88 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}

08002860 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <DMA1_Stream5_IRQHandler+0x10>)
 8002866:	f7fe f8c1 	bl	80009ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	200000a0 	.word	0x200000a0

08002874 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	e00a      	b.n	800289c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002886:	f3af 8000 	nop.w
 800288a:	4601      	mov	r1, r0
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	1c5a      	adds	r2, r3, #1
 8002890:	60ba      	str	r2, [r7, #8]
 8002892:	b2ca      	uxtb	r2, r1
 8002894:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	3301      	adds	r3, #1
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	697a      	ldr	r2, [r7, #20]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	dbf0      	blt.n	8002886 <_read+0x12>
	}

return len;
 80028a4:	687b      	ldr	r3, [r7, #4]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b086      	sub	sp, #24
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	60f8      	str	r0, [r7, #12]
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	e009      	b.n	80028d4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	60ba      	str	r2, [r7, #8]
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff fe4b 	bl	8002564 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	3301      	adds	r3, #1
 80028d2:	617b      	str	r3, [r7, #20]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	429a      	cmp	r2, r3
 80028da:	dbf1      	blt.n	80028c0 <_write+0x12>
	}
	return len;
 80028dc:	687b      	ldr	r3, [r7, #4]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <_close>:

int _close(int file)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
	return -1;
 80028ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800290e:	605a      	str	r2, [r3, #4]
	return 0;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <_isatty>:

int _isatty(int file)
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
	return 1;
 8002926:	2301      	movs	r3, #1
}
 8002928:	4618      	mov	r0, r3
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
	return 0;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002958:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <_sbrk+0x50>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d102      	bne.n	8002966 <_sbrk+0x16>
		heap_end = &end;
 8002960:	4b0f      	ldr	r3, [pc, #60]	; (80029a0 <_sbrk+0x50>)
 8002962:	4a10      	ldr	r2, [pc, #64]	; (80029a4 <_sbrk+0x54>)
 8002964:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <_sbrk+0x50>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800296c:	4b0c      	ldr	r3, [pc, #48]	; (80029a0 <_sbrk+0x50>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4413      	add	r3, r2
 8002974:	466a      	mov	r2, sp
 8002976:	4293      	cmp	r3, r2
 8002978:	d907      	bls.n	800298a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800297a:	f000 f875 	bl	8002a68 <__errno>
 800297e:	4602      	mov	r2, r0
 8002980:	230c      	movs	r3, #12
 8002982:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002984:	f04f 33ff 	mov.w	r3, #4294967295
 8002988:	e006      	b.n	8002998 <_sbrk+0x48>
	}

	heap_end += incr;
 800298a:	4b05      	ldr	r3, [pc, #20]	; (80029a0 <_sbrk+0x50>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4413      	add	r3, r2
 8002992:	4a03      	ldr	r2, [pc, #12]	; (80029a0 <_sbrk+0x50>)
 8002994:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002996:	68fb      	ldr	r3, [r7, #12]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20000090 	.word	0x20000090
 80029a4:	20000178 	.word	0x20000178

080029a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029ac:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <SystemInit+0x60>)
 80029ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b2:	4a15      	ldr	r2, [pc, #84]	; (8002a08 <SystemInit+0x60>)
 80029b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80029bc:	4b13      	ldr	r3, [pc, #76]	; (8002a0c <SystemInit+0x64>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a12      	ldr	r2, [pc, #72]	; (8002a0c <SystemInit+0x64>)
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80029c8:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <SystemInit+0x64>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80029ce:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <SystemInit+0x64>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a0e      	ldr	r2, [pc, #56]	; (8002a0c <SystemInit+0x64>)
 80029d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80029d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <SystemInit+0x64>)
 80029e0:	4a0b      	ldr	r2, [pc, #44]	; (8002a10 <SystemInit+0x68>)
 80029e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <SystemInit+0x64>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a08      	ldr	r2, [pc, #32]	; (8002a0c <SystemInit+0x64>)
 80029ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <SystemInit+0x64>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029f6:	4b04      	ldr	r3, [pc, #16]	; (8002a08 <SystemInit+0x60>)
 80029f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029fc:	609a      	str	r2, [r3, #8]
#endif
}
 80029fe:	bf00      	nop
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	e000ed00 	.word	0xe000ed00
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	24003010 	.word	0x24003010

08002a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002a18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a1a:	e003      	b.n	8002a24 <LoopCopyDataInit>

08002a1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a22:	3104      	adds	r1, #4

08002a24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a24:	480b      	ldr	r0, [pc, #44]	; (8002a54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a26:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a2c:	d3f6      	bcc.n	8002a1c <CopyDataInit>
  ldr  r2, =_sbss
 8002a2e:	4a0b      	ldr	r2, [pc, #44]	; (8002a5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a30:	e002      	b.n	8002a38 <LoopFillZerobss>

08002a32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002a32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a34:	f842 3b04 	str.w	r3, [r2], #4

08002a38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a38:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a3c:	d3f9      	bcc.n	8002a32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a3e:	f7ff ffb3 	bl	80029a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a42:	f000 f817 	bl	8002a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a46:	f7ff fc85 	bl	8002354 <main>
  bx  lr    
 8002a4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a4c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002a50:	080034d0 	.word	0x080034d0
  ldr  r0, =_sdata
 8002a54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a58:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8002a5c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8002a60:	20000178 	.word	0x20000178

08002a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a64:	e7fe      	b.n	8002a64 <ADC_IRQHandler>
	...

08002a68 <__errno>:
 8002a68:	4b01      	ldr	r3, [pc, #4]	; (8002a70 <__errno+0x8>)
 8002a6a:	6818      	ldr	r0, [r3, #0]
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	2000000c 	.word	0x2000000c

08002a74 <__libc_init_array>:
 8002a74:	b570      	push	{r4, r5, r6, lr}
 8002a76:	4e0d      	ldr	r6, [pc, #52]	; (8002aac <__libc_init_array+0x38>)
 8002a78:	4c0d      	ldr	r4, [pc, #52]	; (8002ab0 <__libc_init_array+0x3c>)
 8002a7a:	1ba4      	subs	r4, r4, r6
 8002a7c:	10a4      	asrs	r4, r4, #2
 8002a7e:	2500      	movs	r5, #0
 8002a80:	42a5      	cmp	r5, r4
 8002a82:	d109      	bne.n	8002a98 <__libc_init_array+0x24>
 8002a84:	4e0b      	ldr	r6, [pc, #44]	; (8002ab4 <__libc_init_array+0x40>)
 8002a86:	4c0c      	ldr	r4, [pc, #48]	; (8002ab8 <__libc_init_array+0x44>)
 8002a88:	f000 fc88 	bl	800339c <_init>
 8002a8c:	1ba4      	subs	r4, r4, r6
 8002a8e:	10a4      	asrs	r4, r4, #2
 8002a90:	2500      	movs	r5, #0
 8002a92:	42a5      	cmp	r5, r4
 8002a94:	d105      	bne.n	8002aa2 <__libc_init_array+0x2e>
 8002a96:	bd70      	pop	{r4, r5, r6, pc}
 8002a98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a9c:	4798      	blx	r3
 8002a9e:	3501      	adds	r5, #1
 8002aa0:	e7ee      	b.n	8002a80 <__libc_init_array+0xc>
 8002aa2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002aa6:	4798      	blx	r3
 8002aa8:	3501      	adds	r5, #1
 8002aaa:	e7f2      	b.n	8002a92 <__libc_init_array+0x1e>
 8002aac:	080034c8 	.word	0x080034c8
 8002ab0:	080034c8 	.word	0x080034c8
 8002ab4:	080034c8 	.word	0x080034c8
 8002ab8:	080034cc 	.word	0x080034cc

08002abc <memset>:
 8002abc:	4402      	add	r2, r0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d100      	bne.n	8002ac6 <memset+0xa>
 8002ac4:	4770      	bx	lr
 8002ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aca:	e7f9      	b.n	8002ac0 <memset+0x4>

08002acc <_puts_r>:
 8002acc:	b570      	push	{r4, r5, r6, lr}
 8002ace:	460e      	mov	r6, r1
 8002ad0:	4605      	mov	r5, r0
 8002ad2:	b118      	cbz	r0, 8002adc <_puts_r+0x10>
 8002ad4:	6983      	ldr	r3, [r0, #24]
 8002ad6:	b90b      	cbnz	r3, 8002adc <_puts_r+0x10>
 8002ad8:	f000 fa0c 	bl	8002ef4 <__sinit>
 8002adc:	69ab      	ldr	r3, [r5, #24]
 8002ade:	68ac      	ldr	r4, [r5, #8]
 8002ae0:	b913      	cbnz	r3, 8002ae8 <_puts_r+0x1c>
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	f000 fa06 	bl	8002ef4 <__sinit>
 8002ae8:	4b23      	ldr	r3, [pc, #140]	; (8002b78 <_puts_r+0xac>)
 8002aea:	429c      	cmp	r4, r3
 8002aec:	d117      	bne.n	8002b1e <_puts_r+0x52>
 8002aee:	686c      	ldr	r4, [r5, #4]
 8002af0:	89a3      	ldrh	r3, [r4, #12]
 8002af2:	071b      	lsls	r3, r3, #28
 8002af4:	d51d      	bpl.n	8002b32 <_puts_r+0x66>
 8002af6:	6923      	ldr	r3, [r4, #16]
 8002af8:	b1db      	cbz	r3, 8002b32 <_puts_r+0x66>
 8002afa:	3e01      	subs	r6, #1
 8002afc:	68a3      	ldr	r3, [r4, #8]
 8002afe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002b02:	3b01      	subs	r3, #1
 8002b04:	60a3      	str	r3, [r4, #8]
 8002b06:	b9e9      	cbnz	r1, 8002b44 <_puts_r+0x78>
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	da2e      	bge.n	8002b6a <_puts_r+0x9e>
 8002b0c:	4622      	mov	r2, r4
 8002b0e:	210a      	movs	r1, #10
 8002b10:	4628      	mov	r0, r5
 8002b12:	f000 f83f 	bl	8002b94 <__swbuf_r>
 8002b16:	3001      	adds	r0, #1
 8002b18:	d011      	beq.n	8002b3e <_puts_r+0x72>
 8002b1a:	200a      	movs	r0, #10
 8002b1c:	e011      	b.n	8002b42 <_puts_r+0x76>
 8002b1e:	4b17      	ldr	r3, [pc, #92]	; (8002b7c <_puts_r+0xb0>)
 8002b20:	429c      	cmp	r4, r3
 8002b22:	d101      	bne.n	8002b28 <_puts_r+0x5c>
 8002b24:	68ac      	ldr	r4, [r5, #8]
 8002b26:	e7e3      	b.n	8002af0 <_puts_r+0x24>
 8002b28:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <_puts_r+0xb4>)
 8002b2a:	429c      	cmp	r4, r3
 8002b2c:	bf08      	it	eq
 8002b2e:	68ec      	ldreq	r4, [r5, #12]
 8002b30:	e7de      	b.n	8002af0 <_puts_r+0x24>
 8002b32:	4621      	mov	r1, r4
 8002b34:	4628      	mov	r0, r5
 8002b36:	f000 f87f 	bl	8002c38 <__swsetup_r>
 8002b3a:	2800      	cmp	r0, #0
 8002b3c:	d0dd      	beq.n	8002afa <_puts_r+0x2e>
 8002b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8002b42:	bd70      	pop	{r4, r5, r6, pc}
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	da04      	bge.n	8002b52 <_puts_r+0x86>
 8002b48:	69a2      	ldr	r2, [r4, #24]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	dc06      	bgt.n	8002b5c <_puts_r+0x90>
 8002b4e:	290a      	cmp	r1, #10
 8002b50:	d004      	beq.n	8002b5c <_puts_r+0x90>
 8002b52:	6823      	ldr	r3, [r4, #0]
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	6022      	str	r2, [r4, #0]
 8002b58:	7019      	strb	r1, [r3, #0]
 8002b5a:	e7cf      	b.n	8002afc <_puts_r+0x30>
 8002b5c:	4622      	mov	r2, r4
 8002b5e:	4628      	mov	r0, r5
 8002b60:	f000 f818 	bl	8002b94 <__swbuf_r>
 8002b64:	3001      	adds	r0, #1
 8002b66:	d1c9      	bne.n	8002afc <_puts_r+0x30>
 8002b68:	e7e9      	b.n	8002b3e <_puts_r+0x72>
 8002b6a:	6823      	ldr	r3, [r4, #0]
 8002b6c:	200a      	movs	r0, #10
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	6022      	str	r2, [r4, #0]
 8002b72:	7018      	strb	r0, [r3, #0]
 8002b74:	e7e5      	b.n	8002b42 <_puts_r+0x76>
 8002b76:	bf00      	nop
 8002b78:	08003480 	.word	0x08003480
 8002b7c:	080034a0 	.word	0x080034a0
 8002b80:	08003460 	.word	0x08003460

08002b84 <puts>:
 8002b84:	4b02      	ldr	r3, [pc, #8]	; (8002b90 <puts+0xc>)
 8002b86:	4601      	mov	r1, r0
 8002b88:	6818      	ldr	r0, [r3, #0]
 8002b8a:	f7ff bf9f 	b.w	8002acc <_puts_r>
 8002b8e:	bf00      	nop
 8002b90:	2000000c 	.word	0x2000000c

08002b94 <__swbuf_r>:
 8002b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b96:	460e      	mov	r6, r1
 8002b98:	4614      	mov	r4, r2
 8002b9a:	4605      	mov	r5, r0
 8002b9c:	b118      	cbz	r0, 8002ba6 <__swbuf_r+0x12>
 8002b9e:	6983      	ldr	r3, [r0, #24]
 8002ba0:	b90b      	cbnz	r3, 8002ba6 <__swbuf_r+0x12>
 8002ba2:	f000 f9a7 	bl	8002ef4 <__sinit>
 8002ba6:	4b21      	ldr	r3, [pc, #132]	; (8002c2c <__swbuf_r+0x98>)
 8002ba8:	429c      	cmp	r4, r3
 8002baa:	d12a      	bne.n	8002c02 <__swbuf_r+0x6e>
 8002bac:	686c      	ldr	r4, [r5, #4]
 8002bae:	69a3      	ldr	r3, [r4, #24]
 8002bb0:	60a3      	str	r3, [r4, #8]
 8002bb2:	89a3      	ldrh	r3, [r4, #12]
 8002bb4:	071a      	lsls	r2, r3, #28
 8002bb6:	d52e      	bpl.n	8002c16 <__swbuf_r+0x82>
 8002bb8:	6923      	ldr	r3, [r4, #16]
 8002bba:	b363      	cbz	r3, 8002c16 <__swbuf_r+0x82>
 8002bbc:	6923      	ldr	r3, [r4, #16]
 8002bbe:	6820      	ldr	r0, [r4, #0]
 8002bc0:	1ac0      	subs	r0, r0, r3
 8002bc2:	6963      	ldr	r3, [r4, #20]
 8002bc4:	b2f6      	uxtb	r6, r6
 8002bc6:	4283      	cmp	r3, r0
 8002bc8:	4637      	mov	r7, r6
 8002bca:	dc04      	bgt.n	8002bd6 <__swbuf_r+0x42>
 8002bcc:	4621      	mov	r1, r4
 8002bce:	4628      	mov	r0, r5
 8002bd0:	f000 f926 	bl	8002e20 <_fflush_r>
 8002bd4:	bb28      	cbnz	r0, 8002c22 <__swbuf_r+0x8e>
 8002bd6:	68a3      	ldr	r3, [r4, #8]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	60a3      	str	r3, [r4, #8]
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	6022      	str	r2, [r4, #0]
 8002be2:	701e      	strb	r6, [r3, #0]
 8002be4:	6963      	ldr	r3, [r4, #20]
 8002be6:	3001      	adds	r0, #1
 8002be8:	4283      	cmp	r3, r0
 8002bea:	d004      	beq.n	8002bf6 <__swbuf_r+0x62>
 8002bec:	89a3      	ldrh	r3, [r4, #12]
 8002bee:	07db      	lsls	r3, r3, #31
 8002bf0:	d519      	bpl.n	8002c26 <__swbuf_r+0x92>
 8002bf2:	2e0a      	cmp	r6, #10
 8002bf4:	d117      	bne.n	8002c26 <__swbuf_r+0x92>
 8002bf6:	4621      	mov	r1, r4
 8002bf8:	4628      	mov	r0, r5
 8002bfa:	f000 f911 	bl	8002e20 <_fflush_r>
 8002bfe:	b190      	cbz	r0, 8002c26 <__swbuf_r+0x92>
 8002c00:	e00f      	b.n	8002c22 <__swbuf_r+0x8e>
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <__swbuf_r+0x9c>)
 8002c04:	429c      	cmp	r4, r3
 8002c06:	d101      	bne.n	8002c0c <__swbuf_r+0x78>
 8002c08:	68ac      	ldr	r4, [r5, #8]
 8002c0a:	e7d0      	b.n	8002bae <__swbuf_r+0x1a>
 8002c0c:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <__swbuf_r+0xa0>)
 8002c0e:	429c      	cmp	r4, r3
 8002c10:	bf08      	it	eq
 8002c12:	68ec      	ldreq	r4, [r5, #12]
 8002c14:	e7cb      	b.n	8002bae <__swbuf_r+0x1a>
 8002c16:	4621      	mov	r1, r4
 8002c18:	4628      	mov	r0, r5
 8002c1a:	f000 f80d 	bl	8002c38 <__swsetup_r>
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d0cc      	beq.n	8002bbc <__swbuf_r+0x28>
 8002c22:	f04f 37ff 	mov.w	r7, #4294967295
 8002c26:	4638      	mov	r0, r7
 8002c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	08003480 	.word	0x08003480
 8002c30:	080034a0 	.word	0x080034a0
 8002c34:	08003460 	.word	0x08003460

08002c38 <__swsetup_r>:
 8002c38:	4b32      	ldr	r3, [pc, #200]	; (8002d04 <__swsetup_r+0xcc>)
 8002c3a:	b570      	push	{r4, r5, r6, lr}
 8002c3c:	681d      	ldr	r5, [r3, #0]
 8002c3e:	4606      	mov	r6, r0
 8002c40:	460c      	mov	r4, r1
 8002c42:	b125      	cbz	r5, 8002c4e <__swsetup_r+0x16>
 8002c44:	69ab      	ldr	r3, [r5, #24]
 8002c46:	b913      	cbnz	r3, 8002c4e <__swsetup_r+0x16>
 8002c48:	4628      	mov	r0, r5
 8002c4a:	f000 f953 	bl	8002ef4 <__sinit>
 8002c4e:	4b2e      	ldr	r3, [pc, #184]	; (8002d08 <__swsetup_r+0xd0>)
 8002c50:	429c      	cmp	r4, r3
 8002c52:	d10f      	bne.n	8002c74 <__swsetup_r+0x3c>
 8002c54:	686c      	ldr	r4, [r5, #4]
 8002c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	0715      	lsls	r5, r2, #28
 8002c5e:	d42c      	bmi.n	8002cba <__swsetup_r+0x82>
 8002c60:	06d0      	lsls	r0, r2, #27
 8002c62:	d411      	bmi.n	8002c88 <__swsetup_r+0x50>
 8002c64:	2209      	movs	r2, #9
 8002c66:	6032      	str	r2, [r6, #0]
 8002c68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c6c:	81a3      	strh	r3, [r4, #12]
 8002c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c72:	e03e      	b.n	8002cf2 <__swsetup_r+0xba>
 8002c74:	4b25      	ldr	r3, [pc, #148]	; (8002d0c <__swsetup_r+0xd4>)
 8002c76:	429c      	cmp	r4, r3
 8002c78:	d101      	bne.n	8002c7e <__swsetup_r+0x46>
 8002c7a:	68ac      	ldr	r4, [r5, #8]
 8002c7c:	e7eb      	b.n	8002c56 <__swsetup_r+0x1e>
 8002c7e:	4b24      	ldr	r3, [pc, #144]	; (8002d10 <__swsetup_r+0xd8>)
 8002c80:	429c      	cmp	r4, r3
 8002c82:	bf08      	it	eq
 8002c84:	68ec      	ldreq	r4, [r5, #12]
 8002c86:	e7e6      	b.n	8002c56 <__swsetup_r+0x1e>
 8002c88:	0751      	lsls	r1, r2, #29
 8002c8a:	d512      	bpl.n	8002cb2 <__swsetup_r+0x7a>
 8002c8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c8e:	b141      	cbz	r1, 8002ca2 <__swsetup_r+0x6a>
 8002c90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c94:	4299      	cmp	r1, r3
 8002c96:	d002      	beq.n	8002c9e <__swsetup_r+0x66>
 8002c98:	4630      	mov	r0, r6
 8002c9a:	f000 fa19 	bl	80030d0 <_free_r>
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	6363      	str	r3, [r4, #52]	; 0x34
 8002ca2:	89a3      	ldrh	r3, [r4, #12]
 8002ca4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ca8:	81a3      	strh	r3, [r4, #12]
 8002caa:	2300      	movs	r3, #0
 8002cac:	6063      	str	r3, [r4, #4]
 8002cae:	6923      	ldr	r3, [r4, #16]
 8002cb0:	6023      	str	r3, [r4, #0]
 8002cb2:	89a3      	ldrh	r3, [r4, #12]
 8002cb4:	f043 0308 	orr.w	r3, r3, #8
 8002cb8:	81a3      	strh	r3, [r4, #12]
 8002cba:	6923      	ldr	r3, [r4, #16]
 8002cbc:	b94b      	cbnz	r3, 8002cd2 <__swsetup_r+0x9a>
 8002cbe:	89a3      	ldrh	r3, [r4, #12]
 8002cc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cc8:	d003      	beq.n	8002cd2 <__swsetup_r+0x9a>
 8002cca:	4621      	mov	r1, r4
 8002ccc:	4630      	mov	r0, r6
 8002cce:	f000 f9bf 	bl	8003050 <__smakebuf_r>
 8002cd2:	89a2      	ldrh	r2, [r4, #12]
 8002cd4:	f012 0301 	ands.w	r3, r2, #1
 8002cd8:	d00c      	beq.n	8002cf4 <__swsetup_r+0xbc>
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60a3      	str	r3, [r4, #8]
 8002cde:	6963      	ldr	r3, [r4, #20]
 8002ce0:	425b      	negs	r3, r3
 8002ce2:	61a3      	str	r3, [r4, #24]
 8002ce4:	6923      	ldr	r3, [r4, #16]
 8002ce6:	b953      	cbnz	r3, 8002cfe <__swsetup_r+0xc6>
 8002ce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002cf0:	d1ba      	bne.n	8002c68 <__swsetup_r+0x30>
 8002cf2:	bd70      	pop	{r4, r5, r6, pc}
 8002cf4:	0792      	lsls	r2, r2, #30
 8002cf6:	bf58      	it	pl
 8002cf8:	6963      	ldrpl	r3, [r4, #20]
 8002cfa:	60a3      	str	r3, [r4, #8]
 8002cfc:	e7f2      	b.n	8002ce4 <__swsetup_r+0xac>
 8002cfe:	2000      	movs	r0, #0
 8002d00:	e7f7      	b.n	8002cf2 <__swsetup_r+0xba>
 8002d02:	bf00      	nop
 8002d04:	2000000c 	.word	0x2000000c
 8002d08:	08003480 	.word	0x08003480
 8002d0c:	080034a0 	.word	0x080034a0
 8002d10:	08003460 	.word	0x08003460

08002d14 <__sflush_r>:
 8002d14:	898a      	ldrh	r2, [r1, #12]
 8002d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d1a:	4605      	mov	r5, r0
 8002d1c:	0710      	lsls	r0, r2, #28
 8002d1e:	460c      	mov	r4, r1
 8002d20:	d458      	bmi.n	8002dd4 <__sflush_r+0xc0>
 8002d22:	684b      	ldr	r3, [r1, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	dc05      	bgt.n	8002d34 <__sflush_r+0x20>
 8002d28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	dc02      	bgt.n	8002d34 <__sflush_r+0x20>
 8002d2e:	2000      	movs	r0, #0
 8002d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d36:	2e00      	cmp	r6, #0
 8002d38:	d0f9      	beq.n	8002d2e <__sflush_r+0x1a>
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002d40:	682f      	ldr	r7, [r5, #0]
 8002d42:	6a21      	ldr	r1, [r4, #32]
 8002d44:	602b      	str	r3, [r5, #0]
 8002d46:	d032      	beq.n	8002dae <__sflush_r+0x9a>
 8002d48:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d4a:	89a3      	ldrh	r3, [r4, #12]
 8002d4c:	075a      	lsls	r2, r3, #29
 8002d4e:	d505      	bpl.n	8002d5c <__sflush_r+0x48>
 8002d50:	6863      	ldr	r3, [r4, #4]
 8002d52:	1ac0      	subs	r0, r0, r3
 8002d54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d56:	b10b      	cbz	r3, 8002d5c <__sflush_r+0x48>
 8002d58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d5a:	1ac0      	subs	r0, r0, r3
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	4602      	mov	r2, r0
 8002d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d62:	6a21      	ldr	r1, [r4, #32]
 8002d64:	4628      	mov	r0, r5
 8002d66:	47b0      	blx	r6
 8002d68:	1c43      	adds	r3, r0, #1
 8002d6a:	89a3      	ldrh	r3, [r4, #12]
 8002d6c:	d106      	bne.n	8002d7c <__sflush_r+0x68>
 8002d6e:	6829      	ldr	r1, [r5, #0]
 8002d70:	291d      	cmp	r1, #29
 8002d72:	d848      	bhi.n	8002e06 <__sflush_r+0xf2>
 8002d74:	4a29      	ldr	r2, [pc, #164]	; (8002e1c <__sflush_r+0x108>)
 8002d76:	40ca      	lsrs	r2, r1
 8002d78:	07d6      	lsls	r6, r2, #31
 8002d7a:	d544      	bpl.n	8002e06 <__sflush_r+0xf2>
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	6062      	str	r2, [r4, #4]
 8002d80:	04d9      	lsls	r1, r3, #19
 8002d82:	6922      	ldr	r2, [r4, #16]
 8002d84:	6022      	str	r2, [r4, #0]
 8002d86:	d504      	bpl.n	8002d92 <__sflush_r+0x7e>
 8002d88:	1c42      	adds	r2, r0, #1
 8002d8a:	d101      	bne.n	8002d90 <__sflush_r+0x7c>
 8002d8c:	682b      	ldr	r3, [r5, #0]
 8002d8e:	b903      	cbnz	r3, 8002d92 <__sflush_r+0x7e>
 8002d90:	6560      	str	r0, [r4, #84]	; 0x54
 8002d92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d94:	602f      	str	r7, [r5, #0]
 8002d96:	2900      	cmp	r1, #0
 8002d98:	d0c9      	beq.n	8002d2e <__sflush_r+0x1a>
 8002d9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d9e:	4299      	cmp	r1, r3
 8002da0:	d002      	beq.n	8002da8 <__sflush_r+0x94>
 8002da2:	4628      	mov	r0, r5
 8002da4:	f000 f994 	bl	80030d0 <_free_r>
 8002da8:	2000      	movs	r0, #0
 8002daa:	6360      	str	r0, [r4, #52]	; 0x34
 8002dac:	e7c0      	b.n	8002d30 <__sflush_r+0x1c>
 8002dae:	2301      	movs	r3, #1
 8002db0:	4628      	mov	r0, r5
 8002db2:	47b0      	blx	r6
 8002db4:	1c41      	adds	r1, r0, #1
 8002db6:	d1c8      	bne.n	8002d4a <__sflush_r+0x36>
 8002db8:	682b      	ldr	r3, [r5, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0c5      	beq.n	8002d4a <__sflush_r+0x36>
 8002dbe:	2b1d      	cmp	r3, #29
 8002dc0:	d001      	beq.n	8002dc6 <__sflush_r+0xb2>
 8002dc2:	2b16      	cmp	r3, #22
 8002dc4:	d101      	bne.n	8002dca <__sflush_r+0xb6>
 8002dc6:	602f      	str	r7, [r5, #0]
 8002dc8:	e7b1      	b.n	8002d2e <__sflush_r+0x1a>
 8002dca:	89a3      	ldrh	r3, [r4, #12]
 8002dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dd0:	81a3      	strh	r3, [r4, #12]
 8002dd2:	e7ad      	b.n	8002d30 <__sflush_r+0x1c>
 8002dd4:	690f      	ldr	r7, [r1, #16]
 8002dd6:	2f00      	cmp	r7, #0
 8002dd8:	d0a9      	beq.n	8002d2e <__sflush_r+0x1a>
 8002dda:	0793      	lsls	r3, r2, #30
 8002ddc:	680e      	ldr	r6, [r1, #0]
 8002dde:	bf08      	it	eq
 8002de0:	694b      	ldreq	r3, [r1, #20]
 8002de2:	600f      	str	r7, [r1, #0]
 8002de4:	bf18      	it	ne
 8002de6:	2300      	movne	r3, #0
 8002de8:	eba6 0807 	sub.w	r8, r6, r7
 8002dec:	608b      	str	r3, [r1, #8]
 8002dee:	f1b8 0f00 	cmp.w	r8, #0
 8002df2:	dd9c      	ble.n	8002d2e <__sflush_r+0x1a>
 8002df4:	4643      	mov	r3, r8
 8002df6:	463a      	mov	r2, r7
 8002df8:	6a21      	ldr	r1, [r4, #32]
 8002dfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002dfc:	4628      	mov	r0, r5
 8002dfe:	47b0      	blx	r6
 8002e00:	2800      	cmp	r0, #0
 8002e02:	dc06      	bgt.n	8002e12 <__sflush_r+0xfe>
 8002e04:	89a3      	ldrh	r3, [r4, #12]
 8002e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e0a:	81a3      	strh	r3, [r4, #12]
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e10:	e78e      	b.n	8002d30 <__sflush_r+0x1c>
 8002e12:	4407      	add	r7, r0
 8002e14:	eba8 0800 	sub.w	r8, r8, r0
 8002e18:	e7e9      	b.n	8002dee <__sflush_r+0xda>
 8002e1a:	bf00      	nop
 8002e1c:	20400001 	.word	0x20400001

08002e20 <_fflush_r>:
 8002e20:	b538      	push	{r3, r4, r5, lr}
 8002e22:	690b      	ldr	r3, [r1, #16]
 8002e24:	4605      	mov	r5, r0
 8002e26:	460c      	mov	r4, r1
 8002e28:	b1db      	cbz	r3, 8002e62 <_fflush_r+0x42>
 8002e2a:	b118      	cbz	r0, 8002e34 <_fflush_r+0x14>
 8002e2c:	6983      	ldr	r3, [r0, #24]
 8002e2e:	b90b      	cbnz	r3, 8002e34 <_fflush_r+0x14>
 8002e30:	f000 f860 	bl	8002ef4 <__sinit>
 8002e34:	4b0c      	ldr	r3, [pc, #48]	; (8002e68 <_fflush_r+0x48>)
 8002e36:	429c      	cmp	r4, r3
 8002e38:	d109      	bne.n	8002e4e <_fflush_r+0x2e>
 8002e3a:	686c      	ldr	r4, [r5, #4]
 8002e3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e40:	b17b      	cbz	r3, 8002e62 <_fflush_r+0x42>
 8002e42:	4621      	mov	r1, r4
 8002e44:	4628      	mov	r0, r5
 8002e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e4a:	f7ff bf63 	b.w	8002d14 <__sflush_r>
 8002e4e:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <_fflush_r+0x4c>)
 8002e50:	429c      	cmp	r4, r3
 8002e52:	d101      	bne.n	8002e58 <_fflush_r+0x38>
 8002e54:	68ac      	ldr	r4, [r5, #8]
 8002e56:	e7f1      	b.n	8002e3c <_fflush_r+0x1c>
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <_fflush_r+0x50>)
 8002e5a:	429c      	cmp	r4, r3
 8002e5c:	bf08      	it	eq
 8002e5e:	68ec      	ldreq	r4, [r5, #12]
 8002e60:	e7ec      	b.n	8002e3c <_fflush_r+0x1c>
 8002e62:	2000      	movs	r0, #0
 8002e64:	bd38      	pop	{r3, r4, r5, pc}
 8002e66:	bf00      	nop
 8002e68:	08003480 	.word	0x08003480
 8002e6c:	080034a0 	.word	0x080034a0
 8002e70:	08003460 	.word	0x08003460

08002e74 <std>:
 8002e74:	2300      	movs	r3, #0
 8002e76:	b510      	push	{r4, lr}
 8002e78:	4604      	mov	r4, r0
 8002e7a:	e9c0 3300 	strd	r3, r3, [r0]
 8002e7e:	6083      	str	r3, [r0, #8]
 8002e80:	8181      	strh	r1, [r0, #12]
 8002e82:	6643      	str	r3, [r0, #100]	; 0x64
 8002e84:	81c2      	strh	r2, [r0, #14]
 8002e86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e8a:	6183      	str	r3, [r0, #24]
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	2208      	movs	r2, #8
 8002e90:	305c      	adds	r0, #92	; 0x5c
 8002e92:	f7ff fe13 	bl	8002abc <memset>
 8002e96:	4b05      	ldr	r3, [pc, #20]	; (8002eac <std+0x38>)
 8002e98:	6263      	str	r3, [r4, #36]	; 0x24
 8002e9a:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <std+0x3c>)
 8002e9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e9e:	4b05      	ldr	r3, [pc, #20]	; (8002eb4 <std+0x40>)
 8002ea0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ea2:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <std+0x44>)
 8002ea4:	6224      	str	r4, [r4, #32]
 8002ea6:	6323      	str	r3, [r4, #48]	; 0x30
 8002ea8:	bd10      	pop	{r4, pc}
 8002eaa:	bf00      	nop
 8002eac:	08003241 	.word	0x08003241
 8002eb0:	08003263 	.word	0x08003263
 8002eb4:	0800329b 	.word	0x0800329b
 8002eb8:	080032bf 	.word	0x080032bf

08002ebc <_cleanup_r>:
 8002ebc:	4901      	ldr	r1, [pc, #4]	; (8002ec4 <_cleanup_r+0x8>)
 8002ebe:	f000 b885 	b.w	8002fcc <_fwalk_reent>
 8002ec2:	bf00      	nop
 8002ec4:	08002e21 	.word	0x08002e21

08002ec8 <__sfmoreglue>:
 8002ec8:	b570      	push	{r4, r5, r6, lr}
 8002eca:	1e4a      	subs	r2, r1, #1
 8002ecc:	2568      	movs	r5, #104	; 0x68
 8002ece:	4355      	muls	r5, r2
 8002ed0:	460e      	mov	r6, r1
 8002ed2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002ed6:	f000 f949 	bl	800316c <_malloc_r>
 8002eda:	4604      	mov	r4, r0
 8002edc:	b140      	cbz	r0, 8002ef0 <__sfmoreglue+0x28>
 8002ede:	2100      	movs	r1, #0
 8002ee0:	e9c0 1600 	strd	r1, r6, [r0]
 8002ee4:	300c      	adds	r0, #12
 8002ee6:	60a0      	str	r0, [r4, #8]
 8002ee8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002eec:	f7ff fde6 	bl	8002abc <memset>
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	bd70      	pop	{r4, r5, r6, pc}

08002ef4 <__sinit>:
 8002ef4:	6983      	ldr	r3, [r0, #24]
 8002ef6:	b510      	push	{r4, lr}
 8002ef8:	4604      	mov	r4, r0
 8002efa:	bb33      	cbnz	r3, 8002f4a <__sinit+0x56>
 8002efc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002f00:	6503      	str	r3, [r0, #80]	; 0x50
 8002f02:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <__sinit+0x58>)
 8002f04:	4a12      	ldr	r2, [pc, #72]	; (8002f50 <__sinit+0x5c>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6282      	str	r2, [r0, #40]	; 0x28
 8002f0a:	4298      	cmp	r0, r3
 8002f0c:	bf04      	itt	eq
 8002f0e:	2301      	moveq	r3, #1
 8002f10:	6183      	streq	r3, [r0, #24]
 8002f12:	f000 f81f 	bl	8002f54 <__sfp>
 8002f16:	6060      	str	r0, [r4, #4]
 8002f18:	4620      	mov	r0, r4
 8002f1a:	f000 f81b 	bl	8002f54 <__sfp>
 8002f1e:	60a0      	str	r0, [r4, #8]
 8002f20:	4620      	mov	r0, r4
 8002f22:	f000 f817 	bl	8002f54 <__sfp>
 8002f26:	2200      	movs	r2, #0
 8002f28:	60e0      	str	r0, [r4, #12]
 8002f2a:	2104      	movs	r1, #4
 8002f2c:	6860      	ldr	r0, [r4, #4]
 8002f2e:	f7ff ffa1 	bl	8002e74 <std>
 8002f32:	2201      	movs	r2, #1
 8002f34:	2109      	movs	r1, #9
 8002f36:	68a0      	ldr	r0, [r4, #8]
 8002f38:	f7ff ff9c 	bl	8002e74 <std>
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	2112      	movs	r1, #18
 8002f40:	68e0      	ldr	r0, [r4, #12]
 8002f42:	f7ff ff97 	bl	8002e74 <std>
 8002f46:	2301      	movs	r3, #1
 8002f48:	61a3      	str	r3, [r4, #24]
 8002f4a:	bd10      	pop	{r4, pc}
 8002f4c:	0800345c 	.word	0x0800345c
 8002f50:	08002ebd 	.word	0x08002ebd

08002f54 <__sfp>:
 8002f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f56:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <__sfp+0x70>)
 8002f58:	681e      	ldr	r6, [r3, #0]
 8002f5a:	69b3      	ldr	r3, [r6, #24]
 8002f5c:	4607      	mov	r7, r0
 8002f5e:	b913      	cbnz	r3, 8002f66 <__sfp+0x12>
 8002f60:	4630      	mov	r0, r6
 8002f62:	f7ff ffc7 	bl	8002ef4 <__sinit>
 8002f66:	3648      	adds	r6, #72	; 0x48
 8002f68:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	d503      	bpl.n	8002f78 <__sfp+0x24>
 8002f70:	6833      	ldr	r3, [r6, #0]
 8002f72:	b133      	cbz	r3, 8002f82 <__sfp+0x2e>
 8002f74:	6836      	ldr	r6, [r6, #0]
 8002f76:	e7f7      	b.n	8002f68 <__sfp+0x14>
 8002f78:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002f7c:	b16d      	cbz	r5, 8002f9a <__sfp+0x46>
 8002f7e:	3468      	adds	r4, #104	; 0x68
 8002f80:	e7f4      	b.n	8002f6c <__sfp+0x18>
 8002f82:	2104      	movs	r1, #4
 8002f84:	4638      	mov	r0, r7
 8002f86:	f7ff ff9f 	bl	8002ec8 <__sfmoreglue>
 8002f8a:	6030      	str	r0, [r6, #0]
 8002f8c:	2800      	cmp	r0, #0
 8002f8e:	d1f1      	bne.n	8002f74 <__sfp+0x20>
 8002f90:	230c      	movs	r3, #12
 8002f92:	603b      	str	r3, [r7, #0]
 8002f94:	4604      	mov	r4, r0
 8002f96:	4620      	mov	r0, r4
 8002f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f9a:	4b0b      	ldr	r3, [pc, #44]	; (8002fc8 <__sfp+0x74>)
 8002f9c:	6665      	str	r5, [r4, #100]	; 0x64
 8002f9e:	e9c4 5500 	strd	r5, r5, [r4]
 8002fa2:	60a5      	str	r5, [r4, #8]
 8002fa4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002fa8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002fac:	2208      	movs	r2, #8
 8002fae:	4629      	mov	r1, r5
 8002fb0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002fb4:	f7ff fd82 	bl	8002abc <memset>
 8002fb8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002fbc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002fc0:	e7e9      	b.n	8002f96 <__sfp+0x42>
 8002fc2:	bf00      	nop
 8002fc4:	0800345c 	.word	0x0800345c
 8002fc8:	ffff0001 	.word	0xffff0001

08002fcc <_fwalk_reent>:
 8002fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fd0:	4680      	mov	r8, r0
 8002fd2:	4689      	mov	r9, r1
 8002fd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002fd8:	2600      	movs	r6, #0
 8002fda:	b914      	cbnz	r4, 8002fe2 <_fwalk_reent+0x16>
 8002fdc:	4630      	mov	r0, r6
 8002fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fe2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002fe6:	3f01      	subs	r7, #1
 8002fe8:	d501      	bpl.n	8002fee <_fwalk_reent+0x22>
 8002fea:	6824      	ldr	r4, [r4, #0]
 8002fec:	e7f5      	b.n	8002fda <_fwalk_reent+0xe>
 8002fee:	89ab      	ldrh	r3, [r5, #12]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d907      	bls.n	8003004 <_fwalk_reent+0x38>
 8002ff4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	d003      	beq.n	8003004 <_fwalk_reent+0x38>
 8002ffc:	4629      	mov	r1, r5
 8002ffe:	4640      	mov	r0, r8
 8003000:	47c8      	blx	r9
 8003002:	4306      	orrs	r6, r0
 8003004:	3568      	adds	r5, #104	; 0x68
 8003006:	e7ee      	b.n	8002fe6 <_fwalk_reent+0x1a>

08003008 <__swhatbuf_r>:
 8003008:	b570      	push	{r4, r5, r6, lr}
 800300a:	460e      	mov	r6, r1
 800300c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003010:	2900      	cmp	r1, #0
 8003012:	b096      	sub	sp, #88	; 0x58
 8003014:	4614      	mov	r4, r2
 8003016:	461d      	mov	r5, r3
 8003018:	da07      	bge.n	800302a <__swhatbuf_r+0x22>
 800301a:	2300      	movs	r3, #0
 800301c:	602b      	str	r3, [r5, #0]
 800301e:	89b3      	ldrh	r3, [r6, #12]
 8003020:	061a      	lsls	r2, r3, #24
 8003022:	d410      	bmi.n	8003046 <__swhatbuf_r+0x3e>
 8003024:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003028:	e00e      	b.n	8003048 <__swhatbuf_r+0x40>
 800302a:	466a      	mov	r2, sp
 800302c:	f000 f96e 	bl	800330c <_fstat_r>
 8003030:	2800      	cmp	r0, #0
 8003032:	dbf2      	blt.n	800301a <__swhatbuf_r+0x12>
 8003034:	9a01      	ldr	r2, [sp, #4]
 8003036:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800303a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800303e:	425a      	negs	r2, r3
 8003040:	415a      	adcs	r2, r3
 8003042:	602a      	str	r2, [r5, #0]
 8003044:	e7ee      	b.n	8003024 <__swhatbuf_r+0x1c>
 8003046:	2340      	movs	r3, #64	; 0x40
 8003048:	2000      	movs	r0, #0
 800304a:	6023      	str	r3, [r4, #0]
 800304c:	b016      	add	sp, #88	; 0x58
 800304e:	bd70      	pop	{r4, r5, r6, pc}

08003050 <__smakebuf_r>:
 8003050:	898b      	ldrh	r3, [r1, #12]
 8003052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003054:	079d      	lsls	r5, r3, #30
 8003056:	4606      	mov	r6, r0
 8003058:	460c      	mov	r4, r1
 800305a:	d507      	bpl.n	800306c <__smakebuf_r+0x1c>
 800305c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003060:	6023      	str	r3, [r4, #0]
 8003062:	6123      	str	r3, [r4, #16]
 8003064:	2301      	movs	r3, #1
 8003066:	6163      	str	r3, [r4, #20]
 8003068:	b002      	add	sp, #8
 800306a:	bd70      	pop	{r4, r5, r6, pc}
 800306c:	ab01      	add	r3, sp, #4
 800306e:	466a      	mov	r2, sp
 8003070:	f7ff ffca 	bl	8003008 <__swhatbuf_r>
 8003074:	9900      	ldr	r1, [sp, #0]
 8003076:	4605      	mov	r5, r0
 8003078:	4630      	mov	r0, r6
 800307a:	f000 f877 	bl	800316c <_malloc_r>
 800307e:	b948      	cbnz	r0, 8003094 <__smakebuf_r+0x44>
 8003080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003084:	059a      	lsls	r2, r3, #22
 8003086:	d4ef      	bmi.n	8003068 <__smakebuf_r+0x18>
 8003088:	f023 0303 	bic.w	r3, r3, #3
 800308c:	f043 0302 	orr.w	r3, r3, #2
 8003090:	81a3      	strh	r3, [r4, #12]
 8003092:	e7e3      	b.n	800305c <__smakebuf_r+0xc>
 8003094:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <__smakebuf_r+0x7c>)
 8003096:	62b3      	str	r3, [r6, #40]	; 0x28
 8003098:	89a3      	ldrh	r3, [r4, #12]
 800309a:	6020      	str	r0, [r4, #0]
 800309c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030a0:	81a3      	strh	r3, [r4, #12]
 80030a2:	9b00      	ldr	r3, [sp, #0]
 80030a4:	6163      	str	r3, [r4, #20]
 80030a6:	9b01      	ldr	r3, [sp, #4]
 80030a8:	6120      	str	r0, [r4, #16]
 80030aa:	b15b      	cbz	r3, 80030c4 <__smakebuf_r+0x74>
 80030ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80030b0:	4630      	mov	r0, r6
 80030b2:	f000 f93d 	bl	8003330 <_isatty_r>
 80030b6:	b128      	cbz	r0, 80030c4 <__smakebuf_r+0x74>
 80030b8:	89a3      	ldrh	r3, [r4, #12]
 80030ba:	f023 0303 	bic.w	r3, r3, #3
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	81a3      	strh	r3, [r4, #12]
 80030c4:	89a3      	ldrh	r3, [r4, #12]
 80030c6:	431d      	orrs	r5, r3
 80030c8:	81a5      	strh	r5, [r4, #12]
 80030ca:	e7cd      	b.n	8003068 <__smakebuf_r+0x18>
 80030cc:	08002ebd 	.word	0x08002ebd

080030d0 <_free_r>:
 80030d0:	b538      	push	{r3, r4, r5, lr}
 80030d2:	4605      	mov	r5, r0
 80030d4:	2900      	cmp	r1, #0
 80030d6:	d045      	beq.n	8003164 <_free_r+0x94>
 80030d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030dc:	1f0c      	subs	r4, r1, #4
 80030de:	2b00      	cmp	r3, #0
 80030e0:	bfb8      	it	lt
 80030e2:	18e4      	addlt	r4, r4, r3
 80030e4:	f000 f946 	bl	8003374 <__malloc_lock>
 80030e8:	4a1f      	ldr	r2, [pc, #124]	; (8003168 <_free_r+0x98>)
 80030ea:	6813      	ldr	r3, [r2, #0]
 80030ec:	4610      	mov	r0, r2
 80030ee:	b933      	cbnz	r3, 80030fe <_free_r+0x2e>
 80030f0:	6063      	str	r3, [r4, #4]
 80030f2:	6014      	str	r4, [r2, #0]
 80030f4:	4628      	mov	r0, r5
 80030f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030fa:	f000 b93c 	b.w	8003376 <__malloc_unlock>
 80030fe:	42a3      	cmp	r3, r4
 8003100:	d90c      	bls.n	800311c <_free_r+0x4c>
 8003102:	6821      	ldr	r1, [r4, #0]
 8003104:	1862      	adds	r2, r4, r1
 8003106:	4293      	cmp	r3, r2
 8003108:	bf04      	itt	eq
 800310a:	681a      	ldreq	r2, [r3, #0]
 800310c:	685b      	ldreq	r3, [r3, #4]
 800310e:	6063      	str	r3, [r4, #4]
 8003110:	bf04      	itt	eq
 8003112:	1852      	addeq	r2, r2, r1
 8003114:	6022      	streq	r2, [r4, #0]
 8003116:	6004      	str	r4, [r0, #0]
 8003118:	e7ec      	b.n	80030f4 <_free_r+0x24>
 800311a:	4613      	mov	r3, r2
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	b10a      	cbz	r2, 8003124 <_free_r+0x54>
 8003120:	42a2      	cmp	r2, r4
 8003122:	d9fa      	bls.n	800311a <_free_r+0x4a>
 8003124:	6819      	ldr	r1, [r3, #0]
 8003126:	1858      	adds	r0, r3, r1
 8003128:	42a0      	cmp	r0, r4
 800312a:	d10b      	bne.n	8003144 <_free_r+0x74>
 800312c:	6820      	ldr	r0, [r4, #0]
 800312e:	4401      	add	r1, r0
 8003130:	1858      	adds	r0, r3, r1
 8003132:	4282      	cmp	r2, r0
 8003134:	6019      	str	r1, [r3, #0]
 8003136:	d1dd      	bne.n	80030f4 <_free_r+0x24>
 8003138:	6810      	ldr	r0, [r2, #0]
 800313a:	6852      	ldr	r2, [r2, #4]
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	4401      	add	r1, r0
 8003140:	6019      	str	r1, [r3, #0]
 8003142:	e7d7      	b.n	80030f4 <_free_r+0x24>
 8003144:	d902      	bls.n	800314c <_free_r+0x7c>
 8003146:	230c      	movs	r3, #12
 8003148:	602b      	str	r3, [r5, #0]
 800314a:	e7d3      	b.n	80030f4 <_free_r+0x24>
 800314c:	6820      	ldr	r0, [r4, #0]
 800314e:	1821      	adds	r1, r4, r0
 8003150:	428a      	cmp	r2, r1
 8003152:	bf04      	itt	eq
 8003154:	6811      	ldreq	r1, [r2, #0]
 8003156:	6852      	ldreq	r2, [r2, #4]
 8003158:	6062      	str	r2, [r4, #4]
 800315a:	bf04      	itt	eq
 800315c:	1809      	addeq	r1, r1, r0
 800315e:	6021      	streq	r1, [r4, #0]
 8003160:	605c      	str	r4, [r3, #4]
 8003162:	e7c7      	b.n	80030f4 <_free_r+0x24>
 8003164:	bd38      	pop	{r3, r4, r5, pc}
 8003166:	bf00      	nop
 8003168:	20000094 	.word	0x20000094

0800316c <_malloc_r>:
 800316c:	b570      	push	{r4, r5, r6, lr}
 800316e:	1ccd      	adds	r5, r1, #3
 8003170:	f025 0503 	bic.w	r5, r5, #3
 8003174:	3508      	adds	r5, #8
 8003176:	2d0c      	cmp	r5, #12
 8003178:	bf38      	it	cc
 800317a:	250c      	movcc	r5, #12
 800317c:	2d00      	cmp	r5, #0
 800317e:	4606      	mov	r6, r0
 8003180:	db01      	blt.n	8003186 <_malloc_r+0x1a>
 8003182:	42a9      	cmp	r1, r5
 8003184:	d903      	bls.n	800318e <_malloc_r+0x22>
 8003186:	230c      	movs	r3, #12
 8003188:	6033      	str	r3, [r6, #0]
 800318a:	2000      	movs	r0, #0
 800318c:	bd70      	pop	{r4, r5, r6, pc}
 800318e:	f000 f8f1 	bl	8003374 <__malloc_lock>
 8003192:	4a21      	ldr	r2, [pc, #132]	; (8003218 <_malloc_r+0xac>)
 8003194:	6814      	ldr	r4, [r2, #0]
 8003196:	4621      	mov	r1, r4
 8003198:	b991      	cbnz	r1, 80031c0 <_malloc_r+0x54>
 800319a:	4c20      	ldr	r4, [pc, #128]	; (800321c <_malloc_r+0xb0>)
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	b91b      	cbnz	r3, 80031a8 <_malloc_r+0x3c>
 80031a0:	4630      	mov	r0, r6
 80031a2:	f000 f83d 	bl	8003220 <_sbrk_r>
 80031a6:	6020      	str	r0, [r4, #0]
 80031a8:	4629      	mov	r1, r5
 80031aa:	4630      	mov	r0, r6
 80031ac:	f000 f838 	bl	8003220 <_sbrk_r>
 80031b0:	1c43      	adds	r3, r0, #1
 80031b2:	d124      	bne.n	80031fe <_malloc_r+0x92>
 80031b4:	230c      	movs	r3, #12
 80031b6:	6033      	str	r3, [r6, #0]
 80031b8:	4630      	mov	r0, r6
 80031ba:	f000 f8dc 	bl	8003376 <__malloc_unlock>
 80031be:	e7e4      	b.n	800318a <_malloc_r+0x1e>
 80031c0:	680b      	ldr	r3, [r1, #0]
 80031c2:	1b5b      	subs	r3, r3, r5
 80031c4:	d418      	bmi.n	80031f8 <_malloc_r+0x8c>
 80031c6:	2b0b      	cmp	r3, #11
 80031c8:	d90f      	bls.n	80031ea <_malloc_r+0x7e>
 80031ca:	600b      	str	r3, [r1, #0]
 80031cc:	50cd      	str	r5, [r1, r3]
 80031ce:	18cc      	adds	r4, r1, r3
 80031d0:	4630      	mov	r0, r6
 80031d2:	f000 f8d0 	bl	8003376 <__malloc_unlock>
 80031d6:	f104 000b 	add.w	r0, r4, #11
 80031da:	1d23      	adds	r3, r4, #4
 80031dc:	f020 0007 	bic.w	r0, r0, #7
 80031e0:	1ac3      	subs	r3, r0, r3
 80031e2:	d0d3      	beq.n	800318c <_malloc_r+0x20>
 80031e4:	425a      	negs	r2, r3
 80031e6:	50e2      	str	r2, [r4, r3]
 80031e8:	e7d0      	b.n	800318c <_malloc_r+0x20>
 80031ea:	428c      	cmp	r4, r1
 80031ec:	684b      	ldr	r3, [r1, #4]
 80031ee:	bf16      	itet	ne
 80031f0:	6063      	strne	r3, [r4, #4]
 80031f2:	6013      	streq	r3, [r2, #0]
 80031f4:	460c      	movne	r4, r1
 80031f6:	e7eb      	b.n	80031d0 <_malloc_r+0x64>
 80031f8:	460c      	mov	r4, r1
 80031fa:	6849      	ldr	r1, [r1, #4]
 80031fc:	e7cc      	b.n	8003198 <_malloc_r+0x2c>
 80031fe:	1cc4      	adds	r4, r0, #3
 8003200:	f024 0403 	bic.w	r4, r4, #3
 8003204:	42a0      	cmp	r0, r4
 8003206:	d005      	beq.n	8003214 <_malloc_r+0xa8>
 8003208:	1a21      	subs	r1, r4, r0
 800320a:	4630      	mov	r0, r6
 800320c:	f000 f808 	bl	8003220 <_sbrk_r>
 8003210:	3001      	adds	r0, #1
 8003212:	d0cf      	beq.n	80031b4 <_malloc_r+0x48>
 8003214:	6025      	str	r5, [r4, #0]
 8003216:	e7db      	b.n	80031d0 <_malloc_r+0x64>
 8003218:	20000094 	.word	0x20000094
 800321c:	20000098 	.word	0x20000098

08003220 <_sbrk_r>:
 8003220:	b538      	push	{r3, r4, r5, lr}
 8003222:	4c06      	ldr	r4, [pc, #24]	; (800323c <_sbrk_r+0x1c>)
 8003224:	2300      	movs	r3, #0
 8003226:	4605      	mov	r5, r0
 8003228:	4608      	mov	r0, r1
 800322a:	6023      	str	r3, [r4, #0]
 800322c:	f7ff fb90 	bl	8002950 <_sbrk>
 8003230:	1c43      	adds	r3, r0, #1
 8003232:	d102      	bne.n	800323a <_sbrk_r+0x1a>
 8003234:	6823      	ldr	r3, [r4, #0]
 8003236:	b103      	cbz	r3, 800323a <_sbrk_r+0x1a>
 8003238:	602b      	str	r3, [r5, #0]
 800323a:	bd38      	pop	{r3, r4, r5, pc}
 800323c:	20000174 	.word	0x20000174

08003240 <__sread>:
 8003240:	b510      	push	{r4, lr}
 8003242:	460c      	mov	r4, r1
 8003244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003248:	f000 f896 	bl	8003378 <_read_r>
 800324c:	2800      	cmp	r0, #0
 800324e:	bfab      	itete	ge
 8003250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003252:	89a3      	ldrhlt	r3, [r4, #12]
 8003254:	181b      	addge	r3, r3, r0
 8003256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800325a:	bfac      	ite	ge
 800325c:	6563      	strge	r3, [r4, #84]	; 0x54
 800325e:	81a3      	strhlt	r3, [r4, #12]
 8003260:	bd10      	pop	{r4, pc}

08003262 <__swrite>:
 8003262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003266:	461f      	mov	r7, r3
 8003268:	898b      	ldrh	r3, [r1, #12]
 800326a:	05db      	lsls	r3, r3, #23
 800326c:	4605      	mov	r5, r0
 800326e:	460c      	mov	r4, r1
 8003270:	4616      	mov	r6, r2
 8003272:	d505      	bpl.n	8003280 <__swrite+0x1e>
 8003274:	2302      	movs	r3, #2
 8003276:	2200      	movs	r2, #0
 8003278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800327c:	f000 f868 	bl	8003350 <_lseek_r>
 8003280:	89a3      	ldrh	r3, [r4, #12]
 8003282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003286:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800328a:	81a3      	strh	r3, [r4, #12]
 800328c:	4632      	mov	r2, r6
 800328e:	463b      	mov	r3, r7
 8003290:	4628      	mov	r0, r5
 8003292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003296:	f000 b817 	b.w	80032c8 <_write_r>

0800329a <__sseek>:
 800329a:	b510      	push	{r4, lr}
 800329c:	460c      	mov	r4, r1
 800329e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032a2:	f000 f855 	bl	8003350 <_lseek_r>
 80032a6:	1c43      	adds	r3, r0, #1
 80032a8:	89a3      	ldrh	r3, [r4, #12]
 80032aa:	bf15      	itete	ne
 80032ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80032ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80032b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80032b6:	81a3      	strheq	r3, [r4, #12]
 80032b8:	bf18      	it	ne
 80032ba:	81a3      	strhne	r3, [r4, #12]
 80032bc:	bd10      	pop	{r4, pc}

080032be <__sclose>:
 80032be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c2:	f000 b813 	b.w	80032ec <_close_r>
	...

080032c8 <_write_r>:
 80032c8:	b538      	push	{r3, r4, r5, lr}
 80032ca:	4c07      	ldr	r4, [pc, #28]	; (80032e8 <_write_r+0x20>)
 80032cc:	4605      	mov	r5, r0
 80032ce:	4608      	mov	r0, r1
 80032d0:	4611      	mov	r1, r2
 80032d2:	2200      	movs	r2, #0
 80032d4:	6022      	str	r2, [r4, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	f7ff fae9 	bl	80028ae <_write>
 80032dc:	1c43      	adds	r3, r0, #1
 80032de:	d102      	bne.n	80032e6 <_write_r+0x1e>
 80032e0:	6823      	ldr	r3, [r4, #0]
 80032e2:	b103      	cbz	r3, 80032e6 <_write_r+0x1e>
 80032e4:	602b      	str	r3, [r5, #0]
 80032e6:	bd38      	pop	{r3, r4, r5, pc}
 80032e8:	20000174 	.word	0x20000174

080032ec <_close_r>:
 80032ec:	b538      	push	{r3, r4, r5, lr}
 80032ee:	4c06      	ldr	r4, [pc, #24]	; (8003308 <_close_r+0x1c>)
 80032f0:	2300      	movs	r3, #0
 80032f2:	4605      	mov	r5, r0
 80032f4:	4608      	mov	r0, r1
 80032f6:	6023      	str	r3, [r4, #0]
 80032f8:	f7ff faf5 	bl	80028e6 <_close>
 80032fc:	1c43      	adds	r3, r0, #1
 80032fe:	d102      	bne.n	8003306 <_close_r+0x1a>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	b103      	cbz	r3, 8003306 <_close_r+0x1a>
 8003304:	602b      	str	r3, [r5, #0]
 8003306:	bd38      	pop	{r3, r4, r5, pc}
 8003308:	20000174 	.word	0x20000174

0800330c <_fstat_r>:
 800330c:	b538      	push	{r3, r4, r5, lr}
 800330e:	4c07      	ldr	r4, [pc, #28]	; (800332c <_fstat_r+0x20>)
 8003310:	2300      	movs	r3, #0
 8003312:	4605      	mov	r5, r0
 8003314:	4608      	mov	r0, r1
 8003316:	4611      	mov	r1, r2
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	f7ff faf0 	bl	80028fe <_fstat>
 800331e:	1c43      	adds	r3, r0, #1
 8003320:	d102      	bne.n	8003328 <_fstat_r+0x1c>
 8003322:	6823      	ldr	r3, [r4, #0]
 8003324:	b103      	cbz	r3, 8003328 <_fstat_r+0x1c>
 8003326:	602b      	str	r3, [r5, #0]
 8003328:	bd38      	pop	{r3, r4, r5, pc}
 800332a:	bf00      	nop
 800332c:	20000174 	.word	0x20000174

08003330 <_isatty_r>:
 8003330:	b538      	push	{r3, r4, r5, lr}
 8003332:	4c06      	ldr	r4, [pc, #24]	; (800334c <_isatty_r+0x1c>)
 8003334:	2300      	movs	r3, #0
 8003336:	4605      	mov	r5, r0
 8003338:	4608      	mov	r0, r1
 800333a:	6023      	str	r3, [r4, #0]
 800333c:	f7ff faef 	bl	800291e <_isatty>
 8003340:	1c43      	adds	r3, r0, #1
 8003342:	d102      	bne.n	800334a <_isatty_r+0x1a>
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	b103      	cbz	r3, 800334a <_isatty_r+0x1a>
 8003348:	602b      	str	r3, [r5, #0]
 800334a:	bd38      	pop	{r3, r4, r5, pc}
 800334c:	20000174 	.word	0x20000174

08003350 <_lseek_r>:
 8003350:	b538      	push	{r3, r4, r5, lr}
 8003352:	4c07      	ldr	r4, [pc, #28]	; (8003370 <_lseek_r+0x20>)
 8003354:	4605      	mov	r5, r0
 8003356:	4608      	mov	r0, r1
 8003358:	4611      	mov	r1, r2
 800335a:	2200      	movs	r2, #0
 800335c:	6022      	str	r2, [r4, #0]
 800335e:	461a      	mov	r2, r3
 8003360:	f7ff fae8 	bl	8002934 <_lseek>
 8003364:	1c43      	adds	r3, r0, #1
 8003366:	d102      	bne.n	800336e <_lseek_r+0x1e>
 8003368:	6823      	ldr	r3, [r4, #0]
 800336a:	b103      	cbz	r3, 800336e <_lseek_r+0x1e>
 800336c:	602b      	str	r3, [r5, #0]
 800336e:	bd38      	pop	{r3, r4, r5, pc}
 8003370:	20000174 	.word	0x20000174

08003374 <__malloc_lock>:
 8003374:	4770      	bx	lr

08003376 <__malloc_unlock>:
 8003376:	4770      	bx	lr

08003378 <_read_r>:
 8003378:	b538      	push	{r3, r4, r5, lr}
 800337a:	4c07      	ldr	r4, [pc, #28]	; (8003398 <_read_r+0x20>)
 800337c:	4605      	mov	r5, r0
 800337e:	4608      	mov	r0, r1
 8003380:	4611      	mov	r1, r2
 8003382:	2200      	movs	r2, #0
 8003384:	6022      	str	r2, [r4, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	f7ff fa74 	bl	8002874 <_read>
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	d102      	bne.n	8003396 <_read_r+0x1e>
 8003390:	6823      	ldr	r3, [r4, #0]
 8003392:	b103      	cbz	r3, 8003396 <_read_r+0x1e>
 8003394:	602b      	str	r3, [r5, #0]
 8003396:	bd38      	pop	{r3, r4, r5, pc}
 8003398:	20000174 	.word	0x20000174

0800339c <_init>:
 800339c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800339e:	bf00      	nop
 80033a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033a2:	bc08      	pop	{r3}
 80033a4:	469e      	mov	lr, r3
 80033a6:	4770      	bx	lr

080033a8 <_fini>:
 80033a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033aa:	bf00      	nop
 80033ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ae:	bc08      	pop	{r3}
 80033b0:	469e      	mov	lr, r3
 80033b2:	4770      	bx	lr
