Info: Generated by version: 22.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif --family=Agilex --part=AGIB027R29A1E2VR0
Info: emif.emif.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: emif.emif.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: emif.emif.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: emif.emif.arch: Valid memory frequencies for the current PLL reference clock of 33.33 MHz and user clock rate, in MHz: 1599.84, 1466.52, 1333.2, 1199.88, 1066.56, 933.24, 799.92, 666.6
Info: emif.emif.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: emif: "Transforming system: emif"
Info: emif: "Naming system components in system: emif"
Info: emif: "Processing generation queue"
Info: emif: "Generating: emif"
Info: emif: "Generating: emif_altera_emif_fm_261_l3i6zza"
Info: emif: "Generating: emif_altera_emif_arch_fm_191_uenu7qa"
Info: emif: Done "emif" with 3 modules, 40 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif.ip --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif.ip --synthesis=VERILOG --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif --family=Agilex --part=AGIB027R29A1E2VR0
Info: emif.emif.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: emif.emif.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: emif.emif.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: emif.emif.arch: Valid memory frequencies for the current PLL reference clock of 33.33 MHz and user clock rate, in MHz: 1599.84, 1466.52, 1333.2, 1199.88, 1066.56, 933.24, 799.92, 666.6
Info: emif.emif.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: emif: "Transforming system: emif"
Info: emif: "Naming system components in system: emif"
Info: emif: "Processing generation queue"
Info: emif: "Generating: emif"
Info: emif: "Generating: emif_altera_emif_fm_261_l3i6zza"
Info: emif: "Generating: emif_altera_emif_arch_fm_191_uenu7qa"
Info: emif: Done "emif" with 3 modules, 50 files
Info: Finished: Create HDL design files for synthesis
