module top_module(
    input clk,
    input areset,    // Asynchronous reset to state B
    input in,
    output out);//  

    parameter A=0, B=1; 
    reg state, next_state;

    always @(*) begin
        case(state)
            A:next_state=(in)?A:B;//if in is 1 A=A ,else B
            B:next_state=(in)?B:A;//if in is 1 B=B,else A
        endcase
    end

    always @(posedge clk, posedge areset) begin
        if(areset)
            state<=B;
        else
            state<=next_state;
    end

    // Output logic only depends on state for moore
    assign out = (state ==B);

endmodule