INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 18 12:17:19 2015
# Process ID: 8172
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 746.535 ; gain = 187.109
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd:1]
[Wed Nov 18 12:24:25 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd:1]
[Wed Nov 18 12:25:11 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd:1]
[Wed Nov 18 12:27:24 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd:1]
[Wed Nov 18 12:28:22 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd:1]
[Wed Nov 18 12:29:47 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.runs/synth_1/runme.log
set_property top pipe_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1688132863 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:30:46 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 785.262 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 791.094 ; gain = 5.832
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 796.355 ; gain = 2.020
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2678235169 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:32:03 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 796.355 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 798.125 ; gain = 1.770
save_wave_config {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2282436990 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:41:24 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.918 ; gain = 0.000
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3957749287 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:47:58 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 840.918 ; gain = 0.000
run 5320 ns
run 5320 ns
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3963812584 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:49:04 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.918 ; gain = 0.000
run 5320 ns
run 5320 ns
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1376969169 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:53:38 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1975506488 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:57:16 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2805053398 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 12:58:35 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <16> is out of range [15:0] of array <xs> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:102]
ERROR: [VRFC 10-923] index value <16> is out of range [15:0] of array <ys> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:103]
ERROR: [VRFC 10-923] index value <16> is out of range [15:0] of array <zs> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:104]
ERROR: [VRFC 10-923] index value <16> is out of range [15:0] of array <xss> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:107]
ERROR: [VRFC 10-923] index value <16> is out of range [15:0] of array <yss> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:108]
ERROR: [VRFC 10-923] index value <16> is out of range [15:0] of array <zss> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:109]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipe_tb in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 18 13:01:09 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:01:09 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 18 13:06:12 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:06:12 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 840.918 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 862.785 ; gain = 21.867
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.785 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 747682483 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:09:33 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 862.785 ; gain = 0.000
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5320 ns
run 5320 ns
run 5320 ns
run 5320 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.785 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4293258070 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:14:30 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 862.785 ; gain = 0.000
run 5320 ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.785 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 285970802 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:17:52 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 862.785 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 888.441 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3857400895 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:18:57 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 888.441 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 888.441 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 888.441 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 18 13:24:47 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:24:47 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 888.441 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 888.441 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 18 13:25:38 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:25:38 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 888.441 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.797 ; gain = 16.355
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 17 [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:104]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipe_tb in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 879148867 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:37:35 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 897566117 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:40:01 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1283213558 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:41:46 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3834943163 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:44:12 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 195836112 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:45:05 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 369057214 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:46:38 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 904.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 906.297 ; gain = 1.500
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 907.000 ; gain = 0.703
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3922818353 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:47:46 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 907.000 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 908.137 ; gain = 1.137
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 908.293 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3978956207 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:48:22 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 908.293 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 908.293 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 909.750 ; gain = 1.457
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1310996716 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:49:06 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 909.750 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 912.895 ; gain = 3.145
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 914.105 ; gain = 1.211
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 686229318 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:50:03 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 914.105 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 922.031 ; gain = 7.926
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.031 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2326005493 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:51:31 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 922.031 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 922.031 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 928.363 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1970864278 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 13:56:30 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.363 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 928.363 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/atb_test.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd w ]
add_files -fileset sim_1 C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 18 15:21:42 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 15:21:42 2015...
create_project lab5 C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/lab5 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
set_property target_language VHDL [current_project]
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/myAXI_IP.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/LUT_NItoNO.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/my_AXImem.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/static_ip.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/LUT_group.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/my_AXIfifo.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/mypixfull_v1_0.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/pack_xtras.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/mypixfull_v1_0_S00_AXI.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/my_genpulse_sclr.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/LUT_NIto1.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_peripheral xilinx.com user mycordic_full 1.0 -dir C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:mycordic_full:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:mycordic_full:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:mycordic_full:1.0]
set_property  ip_repo_paths  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_mycordic_full_v1_0 -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0'.
update_compile_order -fileset sim_1
current_project lab5
current_project edit_mycordic_full_v1_0
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/CORDIC_FP_top.vhd}
update_compile_order -fileset sources_1
current_project lab5
current_project edit_mycordic_full_v1_0
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 15:55:08 2015...
