// Seed: 1572559814
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    inout tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input wor id_11,
    input tri0 id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    inout wire id_16,
    input uwire id_17,
    input wand id_18,
    output wire id_19,
    input uwire id_20,
    input tri1 id_21,
    output tri id_22,
    output supply0 id_23,
    output wire id_24,
    input tri0 id_25,
    input wor id_26,
    output wand id_27,
    inout tri0 id_28,
    output supply1 id_29,
    input tri1 id_30,
    output tri0 id_31
    , id_38,
    output tri1 id_32,
    output wor id_33,
    input tri0 id_34,
    input wire id_35,
    input wand id_36
);
  assign module_1[1] = id_8;
  or (
      id_28,
      id_16,
      id_8,
      id_35,
      id_0,
      id_12,
      id_13,
      id_5,
      id_11,
      id_25,
      id_34,
      id_21,
      id_38,
      id_18,
      id_36,
      id_7,
      id_20,
      id_9,
      id_3,
      id_4,
      id_30,
      id_26
  );
  module_0(
      id_38, id_38, id_38
  );
endmodule
