// SPDX-License-Identifier: GPL-2.0+
/*
 * (C) Copyright 2024 Rockchip Electronics Co., Ltd
 * Copyright (c) 2024 Radxa Computer (Shenzhen) Co., Ltd.
 */

/dts-v1/;
// #include <dt-bindings/gpio/gpio.h>
// #include <dt-bindings/pwm/pwm.h>
// #include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/input/input.h>
#include "rk3568.dtsi"
#include "rk3568-u-boot.dtsi"

/ {
	model = "Radxa ROCK 3 Model B";
	compatible = "radxa,rock-3b", "rockchip,rk3568";

	fan0: pwm-fan {
		u-boot,dm-pre-reloc;
		compatible = "pwm-fan";
		#cooling-cells = <2>;
		cooling-levels = <0 64 128 192 255>;
		pwms = <&pwm8 0 10000 0>;
	};

	fiq_debugger: fiq-debugger {
		u-boot,dm-pre-reloc;
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,wake-irq = <0>;
		/* If enable uart uses irq instead of fiq */
		rockchip,irq-mode-enable = <1>;
		rockchip,baudrate = <1500000>;  /* Only 115200 and 1500000 */
		interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&uart2m0_xfer>;
		status = "okay";
	};

	debug: debug@fd904000 {
		u-boot,dm-pre-reloc;
		compatible = "rockchip,debug";
		reg = <0x0 0xfd904000 0x0 0x1000>,
			<0x0 0xfd905000 0x0 0x1000>,
			<0x0 0xfd906000 0x0 0x1000>,
			<0x0 0xfd907000 0x0 0x1000>;
	};

	cspmu: cspmu@fd90c000 {
		u-boot,dm-pre-reloc;
		compatible = "rockchip,cspmu";
		reg = <0x0 0xfd90c000 0x0 0x1000>,
			<0x0 0xfd90d000 0x0 0x1000>,
			<0x0 0xfd90e000 0x0 0x1000>,
			<0x0 0xfd90f000 0x0 0x1000>;
	};

	audiopwmout_diff: audiopwmout-diff {
		u-boot,dm-pre-reloc;
		status = "disabled";
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "rockchip,audiopwmout-diff";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,bitclock-master = <&master>;
		simple-audio-card,frame-master = <&master>;
		simple-audio-card,cpu {
			sound-dai = <&i2s3_2ch>;
		};
		master: simple-audio-card,codec {
			sound-dai = <&dig_acodec>;
		};
	};

	hdmi_sound: hdmi0-sound {
		u-boot,dm-pre-reloc;
		status = "okay";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <128>;
		rockchip,card-name = "rockchip-hdmi0";
		rockchip,cpu = <&i2s0_8ch>;
		rockchip,codec = <&hdmi>;
		rockchip,jack-det;
	};

	pdmics: dummy-codec {
		u-boot,dm-pre-reloc;
		status = "disabled";
		compatible = "rockchip,dummy-codec";
		#sound-dai-cells = <0>;
	};

	pdm_mic_array: pdm-mic-array {
		u-boot,dm-pre-reloc;
		status = "disabled";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,pdm-mic-array";
		simple-audio-card,cpu {
			sound-dai = <&pdm>;
		};
		simple-audio-card,codec {
			sound-dai = <&pdmics>;
		};
	};

	rk809_sound: rk809-sound {
		u-boot,dm-pre-reloc;
		status = "okay";
		compatible = "rockchip,multicodecs-card";
		rockchip,card-name = "rockchip-rk809";
		hp-det-gpio = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
		rockchip,format = "i2s";
		rockchip,mclk-fs = <256>;
		rockchip,cpu = <&i2s1_8ch>;
		rockchip,codec = <&rk809_codec>;
		pinctrl-names = "default";
		pinctrl-0 = <&hp_det>;
	};

	dc_12v: dc-12v {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		regulator-name = "dc_12v";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
	};

	vcc3v3_sys: vcc3v3-sys {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&dc_12v>;
	};

	vcc5v0_sys: vcc5v0-sys {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		vin-supply = <&dc_12v>;
	};

	vcc5v0_host: vcc5v0-host-regulator {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc5v0_host_en>;
		regulator-name = "vcc5v0_host";
		regulator-always-on;
		regulator-boot-on;
	};

	vcc5v0_otg: vcc5v0-otg-regulator {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc5v0_otg_en>;
		regulator-name = "vcc5v0_otg";
		regulator-always-on;
		regulator-boot-on;
	};

	pcie30_avdd0v9: pcie30-avdd0v9 {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		regulator-name = "pcie30_avdd0v9";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <900000>;
		vin-supply = <&vcc3v3_sys>;
	};

	pcie30_avdd1v8: pcie30-avdd1v8 {
		u-boot,dm-pre-reloc;
		compatible = "regulator-fixed";
		regulator-name = "pcie30_avdd1v8";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		vin-supply = <&vcc3v3_sys>;
	};

	pcie30_3v3: gpio-regulator {
		u-boot,dm-pre-reloc;
		// compatible = "regulator-gpio";
		compatible = "regulator-fixed";
		regulator-name = "pcie30_3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
		regulator-boot-on;
		regulator-always-on;
		vin-supply = <&vcc5v0_sys>;
	};

	sdio_pwrseq: sdio-pwrseq {
		u-boot,dm-pre-reloc;
		compatible = "mmc-pwrseq-simple";
		clocks = <&rk809 1>;
		clock-names = "ext_clock";
		pinctrl-names = "default";
		pinctrl-0 = <&wifi_enable_h>;

		/*
		 * On the module itself this is one of these (depending
		 * on the actual card populated):
		 * - SDIO_RESET_L_WL_REG_ON
		 * - PDN (power down when low)
		 */
		reset-gpios = <&gpio3 RK_PD4 GPIO_ACTIVE_LOW>;
	};

	wireless_wlan: wireless-wlan {
		u-boot,dm-pre-reloc;
		compatible = "wlan-platdata";
		clocks = <&rk809 1>;
		clock-names = "clk_wifi";
		rockchip,grf = <&grf>;
		wifi_chip_type = "ap6275s";
		pinctrl-names = "default";
		pinctrl-0 = <&wifi_host_wake_irq>;
		WIFI,host_wake_irq = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	gpio_leds: gpio-leds {
		u-boot,dm-pre-reloc;
		compatible = "gpio-leds";
		status = "okay";

		user-led {
			gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
			default-state = "on";
			pinctrl-0 = <&user_led>;
		};
	};

	test-power {
		u-boot,dm-pre-reloc;
		status = "okay";
	};

	em05_modem: em05-modem {
		u-boot,dm-pre-reloc;
		compatible = "lte-em05-modem-platdata";
		pinctrl-names = "default";
		pinctrl-0 = <&em05_power_en &em05_airplane_mode &em05_reset>;
		em05,power-gpio = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
		em05,reset-gpio = <&gpio0 RK_PD6 GPIO_ACTIVE_HIGH>;
		em05,airplane-gpio = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};
};

&pwm3 {
	u-boot,dm-pre-reloc;
	status = "okay";

	compatible = "rockchip,remotectl-pwm";
	remote_pwm_id = <3>;
	handle_cpu_id = <1>;
	remote_support_psci = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pwm3_pins>;

	ir_key1 {
		rockchip,usercode = <0xff00>;
		rockchip,key_table =
			<0xba	KEY_CHANNELDOWN>,
			<0xb9	KEY_CHANNEL>,
			<0xb8	KEY_CHANNELUP>,
			<0xbb	KEY_VIDEO_PREV>,
			<0xbf	KEY_VIDEO_NEXT>,
			<0xbc	KEY_PLAYPAUSE>,
			<0xea	KEY_VOLUMEUP>,
			<0xf8	KEY_VOLUMEDOWN>,
			<0xf3	KEY_1>,
			<0xe7	KEY_2>,
			<0xa1	KEY_3>,
			<0xf7	KEY_4>,
			<0xe3	KEY_5>,
			<0xa5	KEY_6>,
			<0xbd	KEY_7>,
			<0xad	KEY_8>,
			<0xb5	KEY_9>,
			<0xe9	KEY_0>;
		};
};

&cpu0 {
	u-boot,dm-pre-reloc;
	cpu-supply = <&vdd_cpu>;
};

// &dfi {
// 	status = "okay";
// };

// &dmc {
// 	center-supply = <&vdd_logic>;
// 	status = "okay";
// };

&video_phy0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&gpu {
	u-boot,dm-pre-reloc;
	mali-supply = <&vdd_gpu>;
	status = "okay";
};

&hdmi {
	u-boot,dm-pre-reloc;
	pinctrl-0 = <&hdmitx_scl &hdmitx_sda>;
	status = "okay";
};

&hdmi_in_vp0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&hdmi_in_vp1 {
	u-boot,dm-pre-reloc;
	status = "disabled";
};

&hdmi_sound {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&i2c0 {
	u-boot,dm-pre-reloc;
	status = "okay";

	vdd_cpu: tcs4525@1c {
		compatible = "tcs,tcs452x";
		reg = <0x1c>;
		vin-supply = <&vcc5v0_sys>;
		regulator-compatible = "fan53555-reg";
		regulator-name = "vdd_cpu";
		regulator-min-microvolt = <712500>;
		regulator-max-microvolt = <1390000>;
		regulator-init-microvolt = <900000>;
		regulator-ramp-delay = <2300>;
		fcs,suspend-voltage-selector = <1>;
		regulator-boot-on;
		regulator-always-on;
		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	rk809: pmic@20 {
		compatible = "rockchip,rk809";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;

		pinctrl-names = "default", "pmic-sleep",
				"pmic-power-off", "pmic-reset";
		pinctrl-0 = <&pmic_int>;
		pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
		pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
		pinctrl-3 = <&soc_slppin_gpio>, <&rk817_slppin_rst>;

		rockchip,system-power-controller;
		wakeup-source;
		#clock-cells = <1>;
		clock-output-names = "rk808-clkout1", "rk808-clkout2";
		//fb-inner-reg-idxs = <2>;
		/* 1: rst regs (default in codes), 0: rst the pmic */
		pmic-reset-func = <0>;
		/* not save the PMIC_POWER_EN register in uboot */
		not-save-power-en = <1>;

		vcc1-supply = <&vcc3v3_sys>;
		vcc2-supply = <&vcc3v3_sys>;
		vcc3-supply = <&vcc3v3_sys>;
		vcc4-supply = <&vcc3v3_sys>;
		vcc5-supply = <&vcc3v3_sys>;
		vcc6-supply = <&vcc3v3_sys>;
		vcc7-supply = <&vcc3v3_sys>;
		vcc8-supply = <&vcc3v3_sys>;
		vcc9-supply = <&vcc3v3_sys>;

		pwrkey {
			u-boot,dm-pre-reloc;
			status = "okay";
		};

		pinctrl_rk8xx: pinctrl_rk8xx {
			u-boot,dm-pre-reloc;
			gpio-controller;
			#gpio-cells = <2>;

			rk817_slppin_null: rk817_slppin_null {
				u-boot,dm-pre-reloc;
				pins = "gpio_slp";
				function = "pin_fun0";
			};

			rk817_slppin_slp: rk817_slppin_slp {
				u-boot,dm-pre-reloc;
				pins = "gpio_slp";
				function = "pin_fun1";
			};

			rk817_slppin_pwrdn: rk817_slppin_pwrdn {
				u-boot,dm-pre-reloc;
				pins = "gpio_slp";
				function = "pin_fun2";
			};

			rk817_slppin_rst: rk817_slppin_rst {
				u-boot,dm-pre-reloc;
				pins = "gpio_slp";
				function = "pin_fun3";
			};
		};

		regulators {
			u-boot,dm-pre-reloc;
			vdd_logic: DCDC_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_logic";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_gpu: DCDC_REG2 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_gpu";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_ddr";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vdd_npu: DCDC_REG4 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_npu";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_image: LDO_REG1 {
				u-boot,dm-pre-reloc;
				regulator-boot-on;
				regulator-always-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda0v9_image";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v9: LDO_REG2 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda_0v9";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_pmu: LDO_REG3 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda0v9_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <900000>;
				};
			};

			vccio_acodec: LDO_REG4 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_acodec";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd: LDO_REG5 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_pmu: LDO_REG6 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcc3v3_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcca_1v8: LDO_REG7 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca_1v8";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pmu: LDO_REG8 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca1v8_image: LDO_REG9 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_image";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8: DCDC_REG5 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_1v8";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v3: SWITCH_REG1 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc_3v3";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_sd: SWITCH_REG2 {
				u-boot,dm-pre-reloc;
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc3v3_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};

		rk809_codec: codec {
			u-boot,dm-pre-reloc;
			#sound-dai-cells = <0>;
			compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
			clocks = <&cru I2S1_MCLKOUT>;
			clock-names = "mclk";
			assigned-clocks = <&cru I2S1_MCLKOUT>, <&cru I2S1_MCLK_TX_IOE>;
			assigned-clock-rates = <12288000>;
			assigned-clock-parents = <&cru I2S1_MCLKOUT_TX>, <&cru I2S1_MCLKOUT_TX>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2s1mclkm0>;
			hp-volume = <20>;
			spk-volume = <3>;
			mic-in-differential;
			status = "okay";
		};
	};
};

&i2c3 {
	u-boot,dm-pre-reloc;
	status = "okay";
	pinctrl-0 = <&i2c3m1_xfer>;	
};

&i2c5 {
	u-boot,dm-pre-reloc;
	status = "okay";	
	pinctrl-0 = <&i2c5m0_xfer>;

	hym8563: hym8563@51 {
		u-boot,dm-pre-reloc;
		compatible = "haoyu,hym8563";
		status = "okay";
		reg = <0x51>;
		#clock-cells = <0>;
		clock-frequency = <32768>;
		clock-output-names = "hym8563";
		pinctrl-names = "default";
		pinctrl-0 = <&hym8563_int>;
		interrupt-parent = <&gpio0>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
	};
};

&crypto {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&uart8 {
	u-boot,dm-pre-reloc;
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart8m0_xfer &uart8ctsnm0 &uart8rtsnm0>;

	bluetooth {
		u-boot,dm-pre-reloc;
		compatible = "brcm,bcm4345c5";
		clocks = <&rk809 1>;
		clock-names = "lpo";
		device-wakeup-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>;
		host-wakeup-gpios = <&gpio4 RK_PB5 GPIO_ACTIVE_HIGH>;
		shutdown-gpios = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>;
		max-speed = <1000000>;
		pinctrl-names = "default";
		pinctrl-0 = <&bt_host_wake_l &bt_wake_l &bt_enable_h>;
		vbat-supply = <&vcc3v3_sys>;
		vddio-supply = <&vcc_1v8>;
	};
};

&pwm8 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&i2s0_8ch {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&i2s1_8ch {
	u-boot,dm-pre-reloc;
	status = "okay";
	rockchip,clk-trcm = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&i2s1sclktxm0
			 &i2s1lrcktxm0
			 &i2s1sdi0m0
			 &i2s1sdo0m0>;
};

&iep {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&iep_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&jpegd {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&jpegd_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&mpp_srv {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&pmu_io_domains {
	u-boot,dm-pre-reloc;
	status = "okay";
	pmuio2-supply = <&vcc3v3_pmu>;
	vccio1-supply = <&vccio_acodec>;
	vccio3-supply = <&vccio_sd>;
	vccio4-supply = <&vcc_1v8>;
	vccio5-supply = <&vcc_3v3>;
	vccio6-supply = <&vcc_1v8>;
	vccio7-supply = <&vcc_3v3>;
};

&rk_rga {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&rkvdec {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&rkvdec_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&rkvenc {
	u-boot,dm-pre-reloc;
	venc-supply = <&vdd_logic>;
	status = "okay";
};

&rkvenc_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&saradc {
	u-boot,dm-pre-reloc;
	status = "okay";
	vref-supply = <&vcca_1v8>;
};

&sdhci {
	u-boot,dm-pre-reloc;
	bus-width = <8>;
	supports-emmc;
	non-removable;
	max-frequency = <200000000>;
	status = "okay";
};

&sdmmc0 {
	u-boot,dm-pre-reloc;
	max-frequency = <150000000>;
	supports-sd;
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	disable-wp;
	sd-uhs-sdr104;
	vmmc-supply = <&vcc3v3_sd>;
	vqmmc-supply = <&vccio_sd>;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
	status = "okay";
};

&sdmmc2 {
	u-boot,dm-pre-reloc;
	max-frequency = <150000000>;
	supports-sdio;
	bus-width = <4>;
	disable-wp;
	cap-sd-highspeed;
	cap-sdio-irq;
	keep-power-in-suspend;
	mmc-pwrseq = <&sdio_pwrseq>;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc2m0_bus4 &sdmmc2m0_cmd &sdmmc2m0_clk>;
	sd-uhs-sdr104;
	status = "okay";
};

&sfc {
	u-boot,dm-pre-reloc;
	status = "okay";
	max-freq = <50000000>;
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&fspi_pins>;

	spi_flash: spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "jedec,spi-nor";
		reg = <0x0>;
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		status = "okay";
	};
};

&tsadc {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&u2phy0_host {
	u-boot,dm-pre-reloc;
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&u2phy0_otg {
	u-boot,dm-pre-reloc;
	vbus-supply = <&vcc5v0_otg>;
	status = "okay";
};

&u2phy1_host {
	u-boot,dm-pre-reloc;
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&u2phy1_otg {
	u-boot,dm-pre-reloc;
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

// /* USB OTG/USB Host_1 USB 2.0 Comb PHY_0 */
// &usb2phy0 {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// /* USB Host_2/USB Host_3 USB 2.0 Comb PHY_1 */
// &usb2phy1 {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// /* USB 2.0 Host_2 EHCI controller for high speed */
// &usb_host0_ehci {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// /* USB 2.0 Host_2 OHCI controller for full/low speed */
// &usb_host0_ohci {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// /* USB 2.0 Host_3 EHCI controller for high speed */
// &usb_host1_ehci {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// /* USB 2.0 Host_3 OHCI controller for full/low speed */
// &usb_host1_ohci {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// &usbdrd_dwc3 {
// 	u-boot,dm-pre-reloc;
// 	extcon=<&usb2phy0>;
// 	maximum-speed = "high-speed";
// 	status="okay";
// };

// /* USB 3.0 OTG controller */
// &usbdrd30 {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// &usbhost_dwc3 {
// 	u-boot,dm-pre-reloc;
// 	maximum-speed = "high-speed";
// 	status = "okay";
// };

// /* USB 3.0 Host_1 controller */
// &usbhost30 {
// 	u-boot,dm-pre-reloc;
// 	status = "okay";
// };

// /* USB 3.0 OTG/SATA Combo PHY_0 */
// &combphy0_us {
// 	u-boot,dm-pre-reloc;
// //	rockchip,dis-u3otg0-port;
// 	status = "okay";
// };

// /* USB 3.0 Host/SATA/QSGMII Combo PHY_1 */
// &combphy1_usq {
// 	u-boot,dm-pre-reloc;
// //	rockchip,dis-u3otg1-port;
// 	status = "okay";
// };

&combphy2_psq {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&pcie2x1 {
	u-boot,dm-pre-reloc;
	reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&vcc3v3_sys>;
	status = "okay";
};

&sata0 {
	u-boot,dm-pre-reloc;
	status = "disabled";
};

&sata1 {
	u-boot,dm-pre-reloc;
	status = "disabled";
};

&sata2 {
	u-boot,dm-pre-reloc;
	status = "disabled";
};

&vdpu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&vdpu_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&vepu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&vepu_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&vop {
	u-boot,dm-pre-reloc;
	status = "okay";
	assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
	assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
};

&vop_mmu {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&gmac0 {
	u-boot,dm-pre-reloc;
	phy-mode = "rgmii";
	clock_in_out = "output";

	snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>;
	assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>;
	assigned-clock-rates = <0>, <125000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac0_miim
			 &gmac0_tx_bus2
			 &gmac0_rx_bus2
			 &gmac0_rgmii_clk
			 &gmac0_rgmii_bus>;

	tx_delay = <0x36>;
	rx_delay = <0x2d>;

	phy-handle = <&rgmii_phy0>;
	status = "okay";
};

&gmac1 {
	u-boot,dm-pre-reloc;
	phy-mode = "rgmii";
	clock_in_out = "output";

	snps,reset-gpio = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	//snps,reset-delays-us = <0 20000 100000>;
	snps,reset-delays-us = <0 50000 150000>;

	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
	assigned-clock-rates = <0>, <125000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac1m1_miim
			 &gmac1m1_tx_bus2
			 &gmac1m1_rx_bus2
			 &gmac1m1_rgmii_clk
			 &gmac1m1_rgmii_bus>;

	tx_delay = <0x47>;
	rx_delay = <0x28>;

	phy-handle = <&rgmii_phy1>;
	status = "okay";
};

&mdio0 {
	u-boot,dm-pre-reloc;
	rgmii_phy0: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x0>;
	};
};

&mdio1 {
	u-boot,dm-pre-reloc;
	rgmii_phy1: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x0>;
	};
};

&pcie30phy {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&pcie3x1 {
	u-boot,dm-pre-reloc;
	rockchip,bifurcation;
	reset-gpios = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
	pinctrl-names = "default";
	pinctrl-0 = <&pcie30x1m1_pins>; 
	vpcie3v3-supply = <&pcie30_3v3>;
	status = "disabled";
};

// PCIe M Key

&pcie3x2 {
	u-boot,dm-pre-reloc;
	pinctrl-names = "default";
	pinctrl-0 = <&pcie30x2m1_pins>;
	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&pcie30_3v3>;
	status = "okay";
};

&pcie30_phy_grf {
	u-boot,dm-pre-reloc;
};

&gpio0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&gpio1 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&gpio2 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&gpio3 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&gpio4 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&rng {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&can1 {
	u-boot,dm-pre-reloc;
	assigned-clocks = <&cru CLK_CAN1>;
	assigned-clock-rates = <100000000>;
	pinctrl-names = "default";
	pinctrl-0 = <&can1m0_pins>;
	status = "disabled";
};

&pinctrl {
	u-boot,dm-spl;

	pmic {
		u-boot,dm-pre-reloc;
		pmic_int: pmic_int {
			u-boot,dm-pre-reloc;
			rockchip,pins =
				<0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		soc_slppin_gpio: soc_slppin_gpio {
			u-boot,dm-pre-reloc;
			rockchip,pins =
				<0 RK_PA2 RK_FUNC_GPIO &pcfg_output_low>;
		};

		soc_slppin_slp: soc_slppin_slp {
			u-boot,dm-pre-reloc;
			rockchip,pins =
				<0 RK_PA2 1 &pcfg_pull_none>;
		};

		soc_slppin_rst: soc_slppin_rst {
			u-boot,dm-pre-reloc;
			rockchip,pins =
				<0 RK_PA2 2 &pcfg_pull_none>;
		};
	};

	usb {
		vcc5v0_host_en: vcc5v0-host-en {
			u-boot,dm-pre-reloc;
			rockchip,pins = <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		vcc5v0_otg_en: vcc5v0-otg-en {
			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	sdio-pwrseq {
		wifi_enable_h: wifi-enable-h {
			u-boot,dm-pre-reloc;
			rockchip,pins = <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	wireless-wlan {
		wifi_host_wake_irq: wifi-host-wake-irq {
			u-boot,dm-pre-reloc;
			rockchip,pins = <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	bt {
		bt_enable_h: bt-enable-h {
			u-boot,dm-pre-reloc;
			rockchip,pins = <4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		bt_host_wake_l: bt-host-wake-l {
			u-boot,dm-pre-reloc;
			rockchip,pins = <4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		bt_wake_l: bt-wake-l {
			u-boot,dm-pre-reloc;
			rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	headphone {
		hp_det: hp-det {
			u-boot,dm-pre-reloc;
			rockchip,pins = <3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	hym8563 {
		hym8563_int: hym8563-int {
			u-boot,dm-pre-reloc;
			rockchip,pins =
				<0 RK_PD3 0 &pcfg_pull_up>;
		};
	};

	leds {
		user_led: user-led {
			u-boot,dm-pre-reloc;
			rockchip,pins = <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	lte-em05-modem {
		em05_airplane_mode: em05-airplane-mode {
			u-boot,dm-pre-reloc;
			rockchip,pins = <1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		em05_power_en: em05-power-en {
			u-boot,dm-pre-reloc;
			rockchip,pins = <0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		em05_reset: em05-reset {
			u-boot,dm-pre-reloc;
			rockchip,pins = <0 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};
