---
!clock: Clock
!edge: posedge
bitWidth: 4
---
Enable  D       Q
1       0b0000  0b0000
1       0b0001  0b0001
1       0b0010  0b0010
0       0b0011  0b0010
0       0b1111  0b0010
1       0b1010  0b1010
1       0b0101  0b0101