#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12af044b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12af04620 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x12af1b5b0_0 .net "active", 0 0, v0x12af19b10_0;  1 drivers
v0x12af1b640_0 .var "clk", 0 0;
v0x12af1b6d0_0 .var "clk_enable", 0 0;
v0x12af1b760_0 .net "data_address", 31 0, L_0x12af1ef60;  1 drivers
v0x12af1b7f0_0 .net "data_read", 0 0, L_0x12af1dba0;  1 drivers
v0x12af1b8c0_0 .var "data_readdata", 31 0;
v0x12af1b950_0 .net "data_write", 0 0, L_0x12af1db30;  1 drivers
v0x12af1ba00_0 .net "data_writedata", 31 0, L_0x12af1e910;  1 drivers
v0x12af1bab0_0 .net "instr_address", 31 0, L_0x12af20180;  1 drivers
v0x12af1bbe0_0 .var "instr_readdata", 31 0;
v0x12af1bc70_0 .net "register_v0", 31 0, L_0x12af1e8a0;  1 drivers
v0x12af1bd40_0 .var "reset", 0 0;
S_0x12af04bb0 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x12af04620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12af1db30 .functor BUFZ 1, L_0x12af1d6c0, C4<0>, C4<0>, C4<0>;
L_0x12af1dba0 .functor BUFZ 1, L_0x12af1d620, C4<0>, C4<0>, C4<0>;
L_0x12af1e290 .functor BUFZ 1, L_0x12af1d4f0, C4<0>, C4<0>, C4<0>;
L_0x12af1e910 .functor BUFZ 32, L_0x12af1e7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12af1eaa0 .functor BUFZ 32, L_0x12af1e500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12af1ef60 .functor BUFZ 32, v0x12af154c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12af1f720 .functor OR 1, L_0x12af1f3c0, L_0x12af1f640, C4<0>, C4<0>;
L_0x12af1ff50 .functor OR 1, L_0x12af1fce0, L_0x12af1fb00, C4<0>, C4<0>;
L_0x12af20040 .functor AND 1, L_0x12af1f9c0, L_0x12af1ff50, C4<1>, C4<1>;
L_0x12af20180 .functor BUFZ 32, v0x12af171b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12af188f0_0 .net *"_ivl_11", 4 0, L_0x12af1de90;  1 drivers
v0x12af18980_0 .net *"_ivl_13", 4 0, L_0x12af1df30;  1 drivers
L_0x120040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af18a10_0 .net/2u *"_ivl_26", 15 0, L_0x120040208;  1 drivers
v0x12af18aa0_0 .net *"_ivl_29", 15 0, L_0x12af1eb50;  1 drivers
L_0x120040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12af18b30_0 .net/2u *"_ivl_36", 31 0, L_0x120040298;  1 drivers
v0x12af18be0_0 .net *"_ivl_40", 31 0, L_0x12af1f270;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af18c90_0 .net *"_ivl_43", 25 0, L_0x1200402e0;  1 drivers
L_0x120040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12af18d40_0 .net/2u *"_ivl_44", 31 0, L_0x120040328;  1 drivers
v0x12af18df0_0 .net *"_ivl_46", 0 0, L_0x12af1f3c0;  1 drivers
v0x12af18f00_0 .net *"_ivl_48", 31 0, L_0x12af1f4a0;  1 drivers
L_0x120040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af18fa0_0 .net *"_ivl_51", 25 0, L_0x120040370;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12af19050_0 .net/2u *"_ivl_52", 31 0, L_0x1200403b8;  1 drivers
v0x12af19100_0 .net *"_ivl_54", 0 0, L_0x12af1f640;  1 drivers
v0x12af191a0_0 .net *"_ivl_58", 31 0, L_0x12af1f850;  1 drivers
L_0x120040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af19250_0 .net *"_ivl_61", 25 0, L_0x120040400;  1 drivers
L_0x120040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af19300_0 .net/2u *"_ivl_62", 31 0, L_0x120040448;  1 drivers
v0x12af193b0_0 .net *"_ivl_64", 0 0, L_0x12af1f9c0;  1 drivers
v0x12af19540_0 .net *"_ivl_66", 31 0, L_0x12af1fa60;  1 drivers
L_0x120040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af195d0_0 .net *"_ivl_69", 25 0, L_0x120040490;  1 drivers
L_0x1200404d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x12af19670_0 .net/2u *"_ivl_70", 31 0, L_0x1200404d8;  1 drivers
v0x12af19720_0 .net *"_ivl_72", 0 0, L_0x12af1fce0;  1 drivers
v0x12af197c0_0 .net *"_ivl_74", 31 0, L_0x12af1fd80;  1 drivers
L_0x120040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af19870_0 .net *"_ivl_77", 25 0, L_0x120040520;  1 drivers
L_0x120040568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12af19920_0 .net/2u *"_ivl_78", 31 0, L_0x120040568;  1 drivers
v0x12af199d0_0 .net *"_ivl_80", 0 0, L_0x12af1fb00;  1 drivers
v0x12af19a70_0 .net *"_ivl_83", 0 0, L_0x12af1ff50;  1 drivers
v0x12af19b10_0 .var "active", 0 0;
v0x12af19bb0_0 .net "alu_control_out", 3 0, v0x12af15910_0;  1 drivers
v0x12af19c90_0 .net "alu_fcode", 5 0, L_0x12af1e9c0;  1 drivers
v0x12af19d20_0 .net "alu_op", 1 0, L_0x12af1d990;  1 drivers
v0x12af19db0_0 .net "alu_op1", 31 0, L_0x12af1eaa0;  1 drivers
v0x12af19e40_0 .net "alu_op2", 31 0, L_0x12af1ede0;  1 drivers
v0x12af19ed0_0 .net "alu_out", 31 0, v0x12af154c0_0;  1 drivers
v0x12af19460_0 .net "alu_src", 0 0, L_0x12af1d310;  1 drivers
v0x12af1a160_0 .net "alu_z_flag", 0 0, L_0x12af1f050;  1 drivers
v0x12af1a1f0_0 .net "branch", 0 0, L_0x12af1d770;  1 drivers
v0x12af1a2a0_0 .net "clk", 0 0, v0x12af1b640_0;  1 drivers
v0x12af1a370_0 .net "clk_enable", 0 0, v0x12af1b6d0_0;  1 drivers
v0x12af1a400_0 .net "curr_addr", 31 0, v0x12af171b0_0;  1 drivers
v0x12af1a4b0_0 .net "curr_addr_p4", 31 0, L_0x12af1f170;  1 drivers
v0x12af1a540_0 .net "data_address", 31 0, L_0x12af1ef60;  alias, 1 drivers
v0x12af1a5d0_0 .net "data_read", 0 0, L_0x12af1dba0;  alias, 1 drivers
v0x12af1a660_0 .net "data_readdata", 31 0, v0x12af1b8c0_0;  1 drivers
v0x12af1a700_0 .net "data_write", 0 0, L_0x12af1db30;  alias, 1 drivers
v0x12af1a7a0_0 .net "data_writedata", 31 0, L_0x12af1e910;  alias, 1 drivers
v0x12af1a850_0 .net "instr_address", 31 0, L_0x12af20180;  alias, 1 drivers
v0x12af1a900_0 .net "instr_opcode", 5 0, L_0x12af1cb00;  1 drivers
v0x12af1a9c0_0 .net "instr_readdata", 31 0, v0x12af1bbe0_0;  1 drivers
v0x12af1aa60_0 .net "j_type", 0 0, L_0x12af1f720;  1 drivers
v0x12af1ab00_0 .net "jr_type", 0 0, L_0x12af20040;  1 drivers
v0x12af1aba0_0 .net "mem_read", 0 0, L_0x12af1d620;  1 drivers
v0x12af1ac50_0 .net "mem_to_reg", 0 0, L_0x12af1d440;  1 drivers
v0x12af1ad00_0 .net "mem_write", 0 0, L_0x12af1d6c0;  1 drivers
v0x12af1adb0_0 .var "next_instr_addr", 31 0;
v0x12af1ae60_0 .net "offset", 31 0, L_0x12af1ed40;  1 drivers
v0x12af1aef0_0 .net "reg_a_read_data", 31 0, L_0x12af1e500;  1 drivers
v0x12af1afa0_0 .net "reg_a_read_index", 4 0, L_0x12af1dc50;  1 drivers
v0x12af1b050_0 .net "reg_b_read_data", 31 0, L_0x12af1e7b0;  1 drivers
v0x12af1b100_0 .net "reg_b_read_index", 4 0, L_0x12af1dd30;  1 drivers
v0x12af1b1b0_0 .net "reg_dst", 0 0, L_0x12af1d220;  1 drivers
v0x12af1b260_0 .net "reg_write", 0 0, L_0x12af1d4f0;  1 drivers
v0x12af1b310_0 .net "reg_write_data", 31 0, L_0x12af1e0f0;  1 drivers
v0x12af1b3c0_0 .net "reg_write_enable", 0 0, L_0x12af1e290;  1 drivers
v0x12af1b470_0 .net "reg_write_index", 4 0, L_0x12af1dfd0;  1 drivers
v0x12af1b520_0 .net "register_v0", 31 0, L_0x12af1e8a0;  alias, 1 drivers
v0x12af19f80_0 .net "reset", 0 0, v0x12af1bd40_0;  1 drivers
E_0x12af04080/0 .event edge, v0x12af166a0_0, v0x12af155b0_0, v0x12af1a4b0_0, v0x12af1ae60_0;
E_0x12af04080/1 .event edge, v0x12af1aa60_0, v0x12af1a9c0_0, v0x12af1ab00_0, v0x12af17cf0_0;
E_0x12af04080 .event/or E_0x12af04080/0, E_0x12af04080/1;
L_0x12af1cb00 .part v0x12af1bbe0_0, 26, 6;
L_0x12af1dc50 .part v0x12af1bbe0_0, 21, 5;
L_0x12af1dd30 .part v0x12af1bbe0_0, 16, 5;
L_0x12af1de90 .part v0x12af1bbe0_0, 11, 5;
L_0x12af1df30 .part v0x12af1bbe0_0, 16, 5;
L_0x12af1dfd0 .functor MUXZ 5, L_0x12af1df30, L_0x12af1de90, L_0x12af1d220, C4<>;
L_0x12af1e0f0 .functor MUXZ 32, v0x12af154c0_0, v0x12af1b8c0_0, L_0x12af1d440, C4<>;
L_0x12af1e9c0 .part v0x12af1bbe0_0, 0, 6;
L_0x12af1eb50 .part v0x12af1bbe0_0, 0, 16;
L_0x12af1ed40 .concat [ 16 16 0 0], L_0x12af1eb50, L_0x120040208;
L_0x12af1ede0 .functor MUXZ 32, L_0x12af1e7b0, L_0x12af1ed40, L_0x12af1d310, C4<>;
L_0x12af1f170 .arith/sum 32, v0x12af171b0_0, L_0x120040298;
L_0x12af1f270 .concat [ 6 26 0 0], L_0x12af1cb00, L_0x1200402e0;
L_0x12af1f3c0 .cmp/eq 32, L_0x12af1f270, L_0x120040328;
L_0x12af1f4a0 .concat [ 6 26 0 0], L_0x12af1cb00, L_0x120040370;
L_0x12af1f640 .cmp/eq 32, L_0x12af1f4a0, L_0x1200403b8;
L_0x12af1f850 .concat [ 6 26 0 0], L_0x12af1cb00, L_0x120040400;
L_0x12af1f9c0 .cmp/eq 32, L_0x12af1f850, L_0x120040448;
L_0x12af1fa60 .concat [ 6 26 0 0], L_0x12af1e9c0, L_0x120040490;
L_0x12af1fce0 .cmp/eq 32, L_0x12af1fa60, L_0x1200404d8;
L_0x12af1fd80 .concat [ 6 26 0 0], L_0x12af1e9c0, L_0x120040520;
L_0x12af1fb00 .cmp/eq 32, L_0x12af1fd80, L_0x120040568;
S_0x12af04f30 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x12af04bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x120040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af051e0_0 .net/2u *"_ivl_0", 31 0, L_0x120040250;  1 drivers
v0x12af152a0_0 .net "control", 3 0, v0x12af15910_0;  alias, 1 drivers
v0x12af15350_0 .net "op1", 31 0, L_0x12af1eaa0;  alias, 1 drivers
v0x12af15410_0 .net "op2", 31 0, L_0x12af1ede0;  alias, 1 drivers
v0x12af154c0_0 .var "result", 31 0;
v0x12af155b0_0 .net "z_flag", 0 0, L_0x12af1f050;  alias, 1 drivers
E_0x12af051a0 .event edge, v0x12af15410_0, v0x12af15350_0, v0x12af152a0_0;
L_0x12af1f050 .cmp/eq 32, v0x12af154c0_0, L_0x120040250;
S_0x12af156d0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x12af04bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12af15910_0 .var "alu_control_out", 3 0;
v0x12af159d0_0 .net "alu_fcode", 5 0, L_0x12af1e9c0;  alias, 1 drivers
v0x12af15a70_0 .net "alu_opcode", 1 0, L_0x12af1d990;  alias, 1 drivers
E_0x12af158e0 .event edge, v0x12af15a70_0, v0x12af159d0_0;
S_0x12af15b80 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x12af04bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12af1d220 .functor BUFZ 1, L_0x12af1cd50, C4<0>, C4<0>, C4<0>;
L_0x12af1d310 .functor OR 1, L_0x12af1ce70, L_0x12af1cfd0, C4<0>, C4<0>;
L_0x12af1d440 .functor BUFZ 1, L_0x12af1ce70, C4<0>, C4<0>, C4<0>;
L_0x12af1d4f0 .functor OR 1, L_0x12af1cd50, L_0x12af1ce70, C4<0>, C4<0>;
L_0x12af1d620 .functor BUFZ 1, L_0x12af1ce70, C4<0>, C4<0>, C4<0>;
L_0x12af1d6c0 .functor BUFZ 1, L_0x12af1cfd0, C4<0>, C4<0>, C4<0>;
L_0x12af1d770 .functor BUFZ 1, L_0x12af1d110, C4<0>, C4<0>, C4<0>;
L_0x12af1d8a0 .functor BUFZ 1, L_0x12af1cd50, C4<0>, C4<0>, C4<0>;
L_0x12af1da30 .functor BUFZ 1, L_0x12af1d110, C4<0>, C4<0>, C4<0>;
v0x12af15e80_0 .net *"_ivl_0", 31 0, L_0x12af1cc20;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12af15f30_0 .net/2u *"_ivl_12", 5 0, L_0x1200400e8;  1 drivers
L_0x120040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12af15fe0_0 .net/2u *"_ivl_16", 5 0, L_0x120040130;  1 drivers
L_0x120040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af160a0_0 .net *"_ivl_3", 25 0, L_0x120040010;  1 drivers
v0x12af16150_0 .net *"_ivl_37", 0 0, L_0x12af1d8a0;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12af16240_0 .net/2u *"_ivl_4", 31 0, L_0x120040058;  1 drivers
v0x12af162f0_0 .net *"_ivl_42", 0 0, L_0x12af1da30;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12af163a0_0 .net/2u *"_ivl_8", 5 0, L_0x1200400a0;  1 drivers
v0x12af16450_0 .net "alu_op", 1 0, L_0x12af1d990;  alias, 1 drivers
v0x12af16580_0 .net "alu_src", 0 0, L_0x12af1d310;  alias, 1 drivers
v0x12af16610_0 .net "beq", 0 0, L_0x12af1d110;  1 drivers
v0x12af166a0_0 .net "branch", 0 0, L_0x12af1d770;  alias, 1 drivers
v0x12af16730_0 .net "instr_opcode", 5 0, L_0x12af1cb00;  alias, 1 drivers
v0x12af167c0_0 .var "jump", 0 0;
v0x12af16850_0 .net "lw", 0 0, L_0x12af1ce70;  1 drivers
v0x12af168f0_0 .net "mem_read", 0 0, L_0x12af1d620;  alias, 1 drivers
v0x12af16990_0 .net "mem_to_reg", 0 0, L_0x12af1d440;  alias, 1 drivers
v0x12af16b30_0 .net "mem_write", 0 0, L_0x12af1d6c0;  alias, 1 drivers
v0x12af16bd0_0 .net "r_format", 0 0, L_0x12af1cd50;  1 drivers
v0x12af16c70_0 .net "reg_dst", 0 0, L_0x12af1d220;  alias, 1 drivers
v0x12af16d10_0 .net "reg_write", 0 0, L_0x12af1d4f0;  alias, 1 drivers
v0x12af16db0_0 .net "sw", 0 0, L_0x12af1cfd0;  1 drivers
L_0x12af1cc20 .concat [ 6 26 0 0], L_0x12af1cb00, L_0x120040010;
L_0x12af1cd50 .cmp/eq 32, L_0x12af1cc20, L_0x120040058;
L_0x12af1ce70 .cmp/eq 6, L_0x12af1cb00, L_0x1200400a0;
L_0x12af1cfd0 .cmp/eq 6, L_0x12af1cb00, L_0x1200400e8;
L_0x12af1d110 .cmp/eq 6, L_0x12af1cb00, L_0x120040130;
L_0x12af1d990 .concat8 [ 1 1 0 0], L_0x12af1da30, L_0x12af1d8a0;
S_0x12af16f40 .scope module, "cpu_pc" "pc" 4 148, 8 1 0, S_0x12af04bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12af17100_0 .net "clk", 0 0, v0x12af1b640_0;  alias, 1 drivers
v0x12af171b0_0 .var "curr_addr", 31 0;
v0x12af17260_0 .net "next_addr", 31 0, v0x12af1adb0_0;  1 drivers
v0x12af17320_0 .net "reset", 0 0, v0x12af1bd40_0;  alias, 1 drivers
E_0x12af170b0 .event posedge, v0x12af17100_0;
S_0x12af17420 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x12af04bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12af1e500 .functor BUFZ 32, L_0x12af1e340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12af1e7b0 .functor BUFZ 32, L_0x12af1e5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12af180e0_2 .array/port v0x12af180e0, 2;
L_0x12af1e8a0 .functor BUFZ 32, v0x12af180e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12af17790_0 .net *"_ivl_0", 31 0, L_0x12af1e340;  1 drivers
v0x12af17830_0 .net *"_ivl_10", 6 0, L_0x12af1e690;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12af178d0_0 .net *"_ivl_13", 1 0, L_0x1200401c0;  1 drivers
v0x12af17980_0 .net *"_ivl_2", 6 0, L_0x12af1e3e0;  1 drivers
L_0x120040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12af17a30_0 .net *"_ivl_5", 1 0, L_0x120040178;  1 drivers
v0x12af17b20_0 .net *"_ivl_8", 31 0, L_0x12af1e5f0;  1 drivers
v0x12af17bd0_0 .net "r_clk", 0 0, v0x12af1b640_0;  alias, 1 drivers
v0x12af17c60_0 .net "r_clk_enable", 0 0, v0x12af1b6d0_0;  alias, 1 drivers
v0x12af17cf0_0 .net "read_data1", 31 0, L_0x12af1e500;  alias, 1 drivers
v0x12af17e20_0 .net "read_data2", 31 0, L_0x12af1e7b0;  alias, 1 drivers
v0x12af17ed0_0 .net "read_reg1", 4 0, L_0x12af1dc50;  alias, 1 drivers
v0x12af17f80_0 .net "read_reg2", 4 0, L_0x12af1dd30;  alias, 1 drivers
v0x12af18030_0 .net "register_v0", 31 0, L_0x12af1e8a0;  alias, 1 drivers
v0x12af180e0 .array "registers", 0 31, 31 0;
v0x12af18480_0 .net "reset", 0 0, v0x12af1bd40_0;  alias, 1 drivers
v0x12af18530_0 .net "write_control", 0 0, L_0x12af1e290;  alias, 1 drivers
v0x12af185c0_0 .net "write_data", 31 0, L_0x12af1e0f0;  alias, 1 drivers
v0x12af18750_0 .net "write_reg", 4 0, L_0x12af1dfd0;  alias, 1 drivers
L_0x12af1e340 .array/port v0x12af180e0, L_0x12af1e3e0;
L_0x12af1e3e0 .concat [ 5 2 0 0], L_0x12af1dc50, L_0x120040178;
L_0x12af1e5f0 .array/port v0x12af180e0, L_0x12af1e690;
L_0x12af1e690 .concat [ 5 2 0 0], L_0x12af1dd30, L_0x1200401c0;
S_0x12af04790 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12af20290 .functor BUFZ 32, L_0x12af201f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12af1be00_0 .net *"_ivl_0", 31 0, L_0x12af201f0;  1 drivers
o0x120009ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12af1be90_0 .net "clk", 0 0, o0x120009ed0;  0 drivers
o0x120009f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12af1bf30_0 .net "data_address", 31 0, o0x120009f00;  0 drivers
o0x120009f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x12af1bfd0_0 .net "data_read", 0 0, o0x120009f30;  0 drivers
v0x12af1c070_0 .net "data_readdata", 31 0, L_0x12af20290;  1 drivers
o0x120009f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x12af1c160_0 .net "data_write", 0 0, o0x120009f90;  0 drivers
o0x120009fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12af1c200_0 .net "data_writedata", 31 0, o0x120009fc0;  0 drivers
v0x12af1c2b0_0 .var/i "i", 31 0;
v0x12af1c360 .array "ram", 0 65535, 31 0;
E_0x12af1bdd0 .event posedge, v0x12af1be90_0;
L_0x12af201f0 .array/port v0x12af1c360, o0x120009f00;
S_0x12af04990 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12af04b00 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12af204c0 .functor BUFZ 32, L_0x12af20340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12af1c740_0 .net *"_ivl_0", 31 0, L_0x12af20340;  1 drivers
v0x12af1c800_0 .net *"_ivl_3", 29 0, L_0x12af203e0;  1 drivers
o0x12000a1d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12af1c8a0_0 .net "instr_address", 31 0, o0x12000a1d0;  0 drivers
v0x12af1c940_0 .net "instr_readdata", 31 0, L_0x12af204c0;  1 drivers
v0x12af1c9f0 .array "memory1", 0 65535, 31 0;
L_0x12af20340 .array/port v0x12af1c9f0, L_0x12af203e0;
L_0x12af203e0 .part o0x12000a1d0, 0, 30;
S_0x12af1c4f0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12af04990;
 .timescale 0 0;
v0x12af1c6b0_0 .var/i "i", 31 0;
    .scope S_0x12af17420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af180e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12af17420;
T_1 ;
    %wait E_0x12af170b0;
    %load/vec4 v0x12af18480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12af17c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12af18530_0;
    %load/vec4 v0x12af18750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12af185c0_0;
    %load/vec4 v0x12af18750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af180e0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12af156d0;
T_2 ;
    %wait E_0x12af158e0;
    %load/vec4 v0x12af15a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12af15a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12af15a70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12af159d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12af15910_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12af04f30;
T_3 ;
    %wait E_0x12af051a0;
    %load/vec4 v0x12af152a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12af15350_0;
    %load/vec4 v0x12af15410_0;
    %and;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12af15350_0;
    %load/vec4 v0x12af15410_0;
    %or;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12af15350_0;
    %load/vec4 v0x12af15410_0;
    %add;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12af15350_0;
    %load/vec4 v0x12af15410_0;
    %sub;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12af15350_0;
    %load/vec4 v0x12af15410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12af15350_0;
    %load/vec4 v0x12af15410_0;
    %or;
    %inv;
    %assign/vec4 v0x12af154c0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12af16f40;
T_4 ;
    %wait E_0x12af170b0;
    %load/vec4 v0x12af17320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12af171b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12af17260_0;
    %assign/vec4 v0x12af171b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12af04bb0;
T_5 ;
    %wait E_0x12af04080;
    %load/vec4 v0x12af1a1f0_0;
    %load/vec4 v0x12af1a160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12af1a4b0_0;
    %load/vec4 v0x12af1ae60_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12af1adb0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12af1aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12af1a4b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12af1a9c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12af1adb0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12af1ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12af1aef0_0;
    %store/vec4 v0x12af1adb0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12af1a4b0_0;
    %store/vec4 v0x12af1adb0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12af04620;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12af1b640_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12af1b640_0;
    %inv;
    %store/vec4 v0x12af1b640_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x12af04620;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12af1b6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12af1bd40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x12af1bbe0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12af1b8c0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x12af1bbe0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x12af1bbe0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x12af1ba00_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x12af1ba00_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12af04790;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12af1c2b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12af1c2b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12af1c2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af1c360, 0, 4;
    %load/vec4 v0x12af1c2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12af1c2b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12af04790;
T_9 ;
    %wait E_0x12af1bdd0;
    %load/vec4 v0x12af1c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12af1c200_0;
    %ix/getv 3, v0x12af1bf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12af1c360, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12af04990;
T_10 ;
    %fork t_1, S_0x12af1c4f0;
    %jmp t_0;
    .scope S_0x12af1c4f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12af1c6b0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12af1c6b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12af1c6b0_0;
    %store/vec4a v0x12af1c9f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12af1c6b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12af1c6b0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af1c9f0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af1c9f0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12af1c9f0, 4, 0;
    %end;
    .scope S_0x12af04990;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
