###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad43.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 20:32:13 2015
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix sfilt_postRouteSPreOP -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin \acc_reg[43] /CLK 
Endpoint:   \acc_reg[43] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  6.750
= Slack Time                   -2.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.916 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.719 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.505 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.271 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -2.041 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.752 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.593 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.105 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.413 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.664 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    0.951 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.130 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.469 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.790 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.071 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.346 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.668 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    2.976 | 
     | add_51/U111  | B ^ -> Y v   | NOR2X1   | 0.250 | 0.310 |   6.202 |    3.286 | 
     | add_51/U107  | B v -> Y ^   | NAND2X1  | 0.163 | 0.190 |   6.392 |    3.476 | 
     | add_51/U101  | A ^ -> Y ^   | XOR2X1   | 0.141 | 0.161 |   6.554 |    3.638 | 
     | U839         | A ^ -> Y v   | NAND2X1  | 0.168 | 0.071 |   6.624 |    3.708 | 
     | U841         | B v -> Y ^   | NAND3X1  | 0.113 | 0.126 |   6.750 |    3.834 | 
     | \acc_reg[43] | D ^          | DFFSR    | 0.113 | 0.000 |   6.750 |    3.834 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.916 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    3.114 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.314 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.561 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.805 | 
     | \acc_reg[43] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.809 | 
     +--------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \acc_reg[41] /CLK 
Endpoint:   \acc_reg[41] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  6.743
= Slack Time                   -2.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.914 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.716 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.503 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.269 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -2.039 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.750 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.590 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.107 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.415 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.666 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    0.953 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.133 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.471 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.792 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.073 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.348 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.670 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    2.978 | 
     | add_51/U122  | B ^ -> Y v   | NOR2X1   | 0.208 | 0.266 |   6.158 |    3.244 | 
     | add_51/U118  | B v -> Y ^   | NAND2X1  | 0.198 | 0.195 |   6.353 |    3.439 | 
     | add_51/U110  | A ^ -> Y ^   | XOR2X1   | 0.131 | 0.159 |   6.511 |    3.597 | 
     | U847         | A ^ -> Y v   | NAND2X1  | 0.199 | 0.092 |   6.603 |    3.689 | 
     | U849         | B v -> Y ^   | NAND3X1  | 0.114 | 0.139 |   6.742 |    3.828 | 
     | \acc_reg[41] | D ^          | DFFSR    | 0.114 | 0.001 |   6.743 |    3.829 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.914 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    3.111 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.312 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.559 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.798 | 
     | \acc_reg[41] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.802 | 
     +--------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \acc_reg[39] /CLK 
Endpoint:   \acc_reg[39] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  6.695
= Slack Time                   -2.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.865 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.668 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.454 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.220 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.990 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.701 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.541 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.156 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.464 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.715 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.002 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.182 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.520 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.841 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.122 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.397 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.719 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.027 | 
     | add_51/U131  | B ^ -> Y v   | NOR2X1   | 0.225 | 0.287 |   6.179 |    3.314 | 
     | add_51/U127  | B v -> Y ^   | NAND2X1  | 0.184 | 0.194 |   6.374 |    3.509 | 
     | add_51/U121  | A ^ -> Y ^   | XOR2X1   | 0.099 | 0.137 |   6.511 |    3.646 | 
     | U855         | A ^ -> Y v   | NAND2X1  | 0.166 | 0.064 |   6.574 |    3.709 | 
     | U857         | B v -> Y ^   | NAND3X1  | 0.104 | 0.121 |   6.695 |    3.830 | 
     | \acc_reg[39] | D ^          | DFFSR    | 0.104 | 0.000 |   6.695 |    3.830 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.865 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    3.063 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.263 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.510 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.749 | 
     | \acc_reg[39] | CLK ^      | DFFSR   | 0.137 | 0.003 |   0.887 |    3.752 | 
     +--------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \acc_reg[33] /CLK 
Endpoint:   \acc_reg[33] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  6.675
= Slack Time                   -2.853
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.853 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.655 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.442 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.208 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.978 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.689 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.529 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.169 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.477 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.727 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.014 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.194 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.533 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.853 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.134 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.409 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.732 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.040 | 
     | add_51/U164  | B ^ -> Y v   | NOR2X1   | 0.212 | 0.270 |   6.162 |    3.310 | 
     | add_51/U160  | B v -> Y ^   | NAND2X1  | 0.169 | 0.165 |   6.328 |    3.475 | 
     | add_51/U152  | A ^ -> Y ^   | XOR2X1   | 0.115 | 0.144 |   6.472 |    3.619 | 
     | U879         | A ^ -> Y v   | NAND2X1  | 0.180 | 0.081 |   6.553 |    3.700 | 
     | U881         | B v -> Y ^   | NAND3X1  | 0.102 | 0.122 |   6.675 |    3.822 | 
     | \acc_reg[33] | D ^          | DFFSR    | 0.102 | 0.000 |   6.675 |    3.822 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.853 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    3.050 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    3.263 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.499 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    3.728 | 
     | \acc_reg[33] | CLK ^      | DFFSR   | 0.139 | 0.004 |   0.879 |    3.732 | 
     +--------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \acc_reg[42] /CLK 
Endpoint:   \acc_reg[42] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  6.621
= Slack Time                   -2.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.790 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.592 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.379 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.145 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.915 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.626 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.466 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.231 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.539 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.790 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.077 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.257 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.595 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.916 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.197 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.472 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.794 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.102 | 
     | add_51/U111  | B ^ -> Y v   | NOR2X1   | 0.250 | 0.310 |   6.202 |    3.413 | 
     | add_51/U106  | A v -> Y ^   | XNOR2X1  | 0.168 | 0.189 |   6.391 |    3.601 | 
     | U843         | A ^ -> Y v   | NAND2X1  | 0.199 | 0.098 |   6.489 |    3.699 | 
     | U845         | B v -> Y ^   | NAND3X1  | 0.105 | 0.131 |   6.620 |    3.830 | 
     | \acc_reg[42] | D ^          | DFFSR    | 0.105 | 0.000 |   6.621 |    3.831 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.790 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.987 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.188 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.435 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.674 | 
     | \acc_reg[42] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.678 | 
     +--------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \acc_reg[45] /CLK 
Endpoint:   \acc_reg[45] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  6.615
= Slack Time                   -2.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.780 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.582 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.369 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.135 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.905 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.616 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.456 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.241 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.549 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.800 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.087 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.267 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.606 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.926 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.207 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.482 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.804 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.112 | 
     | add_51/U102  | B ^ -> Y v   | NOR2X1   | 0.168 | 0.214 |   6.106 |    3.326 | 
     | add_51/U98   | B v -> Y ^   | NAND2X1  | 0.149 | 0.141 |   6.248 |    3.468 | 
     | add_51/U88   | A ^ -> Y ^   | XOR2X1   | 0.165 | 0.175 |   6.422 |    3.643 | 
     | U831         | A ^ -> Y v   | NAND2X1  | 0.165 | 0.072 |   6.494 |    3.714 | 
     | U833         | B v -> Y ^   | NAND3X1  | 0.106 | 0.121 |   6.615 |    3.835 | 
     | \acc_reg[45] | D ^          | DFFSR    | 0.106 | 0.000 |   6.615 |    3.836 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.780 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.977 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.178 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.425 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.669 | 
     | \acc_reg[45] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.673 | 
     +--------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \acc_reg[47] /CLK 
Endpoint:   \acc_reg[47] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  6.608
= Slack Time                   -2.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.773 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.575 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.362 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.128 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.898 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.609 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.449 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.248 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.556 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.807 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.094 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.274 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.612 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.933 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.214 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.489 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.811 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.046 | 
     | add_51/U89   | B ^ -> Y v   | NOR2X1   | 0.200 | 0.208 |   6.027 |    3.254 | 
     | add_51/U85   | B v -> Y ^   | NAND2X1  | 0.183 | 0.187 |   6.214 |    3.441 | 
     | add_51/U79   | A ^ -> Y ^   | XOR2X1   | 0.168 | 0.181 |   6.395 |    3.622 | 
     | U823         | A ^ -> Y v   | NAND2X1  | 0.187 | 0.089 |   6.484 |    3.711 | 
     | U825         | B v -> Y ^   | NAND3X1  | 0.100 | 0.124 |   6.608 |    3.835 | 
     | \acc_reg[47] | D ^          | DFFSR    | 0.100 | 0.000 |   6.608 |    3.835 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.773 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.970 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.171 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.418 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.662 | 
     | \acc_reg[47] | CLK ^      | DFFSR   | 0.138 | 0.002 |   0.891 |    3.664 | 
     +--------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \acc_reg[61] /CLK 
Endpoint:   \acc_reg[61] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.832
- Arrival Time                  6.587
= Slack Time                   -2.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.755 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.558 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.345 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.111 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.881 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.591 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.432 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.266 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.574 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.824 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.112 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.291 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.630 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.951 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.232 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.506 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.829 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.137 | 
     | add_51/U375  | A ^ -> Y v   | INVX1    | 0.197 | 0.241 |   6.134 |    3.378 | 
     | add_51/U11   | B v -> Y ^   | NAND2X1  | 0.129 | 0.154 |   6.288 |    3.532 | 
     | add_51/U341  | A ^ -> Y ^   | XNOR2X1  | 0.096 | 0.125 |   6.413 |    3.658 | 
     | U767         | A ^ -> Y v   | NAND2X1  | 0.156 | 0.062 |   6.475 |    3.720 | 
     | U769         | B v -> Y ^   | NAND3X1  | 0.099 | 0.113 |   6.587 |    3.832 | 
     | \acc_reg[61] | D ^          | DFFSR    | 0.099 | 0.000 |   6.587 |    3.832 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.755 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.953 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.154 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.400 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.639 | 
     | \acc_reg[61] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.643 | 
     +--------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \acc_reg[59] /CLK 
Endpoint:   \acc_reg[59] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.838
- Arrival Time                  6.566
= Slack Time                   -2.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.728 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.531 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.318 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.083 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.854 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.564 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.405 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.293 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.601 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.852 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.139 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.318 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.657 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.978 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.259 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.533 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.856 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.091 | 
     | add_51/U27   | A ^ -> Y v   | NOR2X1   | 0.201 | 0.229 |   6.047 |    3.319 | 
     | add_51/U23   | B v -> Y ^   | NAND2X1  | 0.167 | 0.161 |   6.208 |    3.480 | 
     | add_51/U18   | A ^ -> Y ^   | XOR2X1   | 0.122 | 0.148 |   6.357 |    3.629 | 
     | U775         | A ^ -> Y v   | NAND2X1  | 0.185 | 0.086 |   6.442 |    3.714 | 
     | U777         | B v -> Y ^   | NAND3X1  | 0.099 | 0.123 |   6.566 |    3.837 | 
     | \acc_reg[59] | D ^          | DFFSR    | 0.099 | 0.000 |   6.566 |    3.838 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.728 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.926 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.126 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.373 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.617 | 
     | \acc_reg[59] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.622 | 
     +--------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \acc_reg[51] /CLK 
Endpoint:   \acc_reg[51] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  6.560
= Slack Time                   -2.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.726 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.529 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.315 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.081 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.851 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.562 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.403 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.295 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.603 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.854 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.141 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.320 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.659 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.980 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.261 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.536 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.858 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.166 | 
     | add_51/U69   | B ^ -> Y v   | NOR2X1   | 0.167 | 0.214 |   6.106 |    3.380 | 
     | add_51/U65   | B v -> Y ^   | NAND2X1  | 0.140 | 0.130 |   6.236 |    3.509 | 
     | add_51/U59   | A ^ -> Y ^   | XOR2X1   | 0.097 | 0.127 |   6.362 |    3.636 | 
     | U807         | A ^ -> Y v   | NAND2X1  | 0.166 | 0.064 |   6.426 |    3.700 | 
     | U809         | B v -> Y ^   | NAND3X1  | 0.117 | 0.133 |   6.559 |    3.833 | 
     | \acc_reg[51] | D ^          | DFFSR    | 0.117 | 0.001 |   6.560 |    3.834 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.726 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.924 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.124 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.371 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.615 | 
     | \acc_reg[51] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.619 | 
     +--------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \acc_reg[35] /CLK 
Endpoint:   \acc_reg[35] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  6.549
= Slack Time                   -2.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.718 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.521 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.308 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.073 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.844 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.554 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.395 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.303 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.611 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.862 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.149 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.328 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.667 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.988 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.269 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.543 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.866 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.174 | 
     | add_51/U153  | B ^ -> Y v   | NOR2X1   | 0.161 | 0.208 |   6.101 |    3.382 | 
     | add_51/U149  | B v -> Y ^   | NAND2X1  | 0.160 | 0.137 |   6.238 |    3.520 | 
     | add_51/U143  | A ^ -> Y ^   | XOR2X1   | 0.089 | 0.125 |   6.363 |    3.645 | 
     | U871         | A ^ -> Y v   | NAND2X1  | 0.165 | 0.066 |   6.430 |    3.712 | 
     | U873         | B v -> Y ^   | NAND3X1  | 0.102 | 0.119 |   6.548 |    3.830 | 
     | \acc_reg[35] | D ^          | DFFSR    | 0.102 | 0.000 |   6.549 |    3.830 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.718 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.916 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    3.129 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.364 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    3.603 | 
     | \acc_reg[35] | CLK ^      | DFFSR   | 0.136 | 0.002 |   0.887 |    3.605 | 
     +--------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \acc_reg[40] /CLK 
Endpoint:   \acc_reg[40] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  6.540
= Slack Time                   -2.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.711 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.513 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.300 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.066 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.836 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.547 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.387 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.311 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.619 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.869 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.156 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.336 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.675 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    1.995 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.276 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.551 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.874 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.182 | 
     | add_51/U122  | B ^ -> Y v   | NOR2X1   | 0.208 | 0.266 |   6.158 |    3.447 | 
     | add_51/U117  | A v -> Y ^   | XNOR2X1  | 0.121 | 0.153 |   6.311 |    3.600 | 
     | U851         | A ^ -> Y v   | NAND2X1  | 0.206 | 0.096 |   6.407 |    3.696 | 
     | U853         | B v -> Y ^   | NAND3X1  | 0.109 | 0.133 |   6.540 |    3.829 | 
     | \acc_reg[40] | D ^          | DFFSR    | 0.109 | 0.000 |   6.540 |    3.830 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.711 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.908 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.109 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.356 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.595 | 
     | \acc_reg[40] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.598 | 
     +--------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \acc_reg[37] /CLK 
Endpoint:   \acc_reg[37] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  6.538
= Slack Time                   -2.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.705 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.507 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.294 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.060 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.830 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.541 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.381 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.316 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.624 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.875 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.162 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.342 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.681 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.001 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.282 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.557 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.879 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.187 | 
     | add_51/U144  | B ^ -> Y v   | NOR2X1   | 0.172 | 0.225 |   6.117 |    3.412 | 
     | add_51/U140  | B v -> Y ^   | NAND2X1  | 0.158 | 0.132 |   6.249 |    3.544 | 
     | add_51/U130  | A ^ -> Y ^   | XOR2X1   | 0.073 | 0.113 |   6.363 |    3.658 | 
     | U863         | A ^ -> Y v   | NAND2X1  | 0.159 | 0.060 |   6.423 |    3.718 | 
     | U865         | B v -> Y ^   | NAND3X1  | 0.099 | 0.115 |   6.538 |    3.833 | 
     | \acc_reg[37] | D ^          | DFFSR    | 0.099 | 0.000 |   6.538 |    3.833 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.705 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.902 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    3.115 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.351 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    3.590 | 
     | \acc_reg[37] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.889 |    3.594 | 
     +--------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \acc_reg[60] /CLK 
Endpoint:   \acc_reg[60] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.112
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  6.533
= Slack Time                   -2.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.700 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.503 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.290 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.056 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.826 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.536 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.377 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.321 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.629 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.879 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.167 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.346 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.685 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.006 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.287 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.561 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.884 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.119 | 
     | add_51/U27   | A ^ -> Y v   | NOR2X1   | 0.201 | 0.229 |   6.047 |    3.347 | 
     | add_51/U19   | B v -> Y ^   | NAND2X1  | 0.136 | 0.161 |   6.208 |    3.508 | 
     | add_51/U342  | A ^ -> Y ^   | XNOR2X1  | 0.098 | 0.128 |   6.336 |    3.636 | 
     | U771         | A ^ -> Y v   | NAND2X1  | 0.161 | 0.061 |   6.397 |    3.697 | 
     | U773         | B v -> Y ^   | NAND3X1  | 0.124 | 0.135 |   6.532 |    3.832 | 
     | \acc_reg[60] | D ^          | DFFSR    | 0.124 | 0.001 |   6.533 |    3.833 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.700 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.898 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.099 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.345 | 
     | clk__L4_I36  | A ^ -> Y ^ | CLKBUF1 | 0.147 | 0.248 |   0.893 |    3.593 | 
     | \acc_reg[60] | CLK ^      | DFFSR   | 0.147 | 0.002 |   0.894 |    3.595 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \acc_reg[38] /CLK 
Endpoint:   \acc_reg[38] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  6.512
= Slack Time                   -2.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.682 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.484 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.271 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.037 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.807 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.518 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.358 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.340 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.647 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.898 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.185 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.365 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.704 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.024 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.305 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.580 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.903 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.210 | 
     | add_51/U131  | B ^ -> Y v   | NOR2X1   | 0.225 | 0.287 |   6.179 |    3.498 | 
     | add_51/U126  | A v -> Y ^   | XNOR2X1  | 0.127 | 0.159 |   6.339 |    3.657 | 
     | U859         | A ^ -> Y v   | NAND2X1  | 0.153 | 0.060 |   6.399 |    3.717 | 
     | U861         | B v -> Y ^   | NAND3X1  | 0.101 | 0.112 |   6.511 |    3.830 | 
     | \acc_reg[38] | D ^          | DFFSR    | 0.101 | 0.000 |   6.512 |    3.830 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.682 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.879 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.080 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.327 | 
     | clk__L4_I37  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.884 |    3.566 | 
     | \acc_reg[38] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.886 |    3.568 | 
     +--------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \acc_reg[44] /CLK 
Endpoint:   \acc_reg[44] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  6.497
= Slack Time                   -2.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.663 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.466 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.253 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.019 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.789 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.499 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.340 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.358 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.666 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.916 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.204 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.383 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.722 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.043 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.324 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.598 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.921 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.229 | 
     | add_51/U102  | B ^ -> Y v   | NOR2X1   | 0.168 | 0.214 |   6.106 |    3.443 | 
     | add_51/U97   | A v -> Y ^   | XNOR2X1  | 0.180 | 0.185 |   6.292 |    3.628 | 
     | U835         | A ^ -> Y v   | NAND2X1  | 0.171 | 0.078 |   6.370 |    3.707 | 
     | U837         | B v -> Y ^   | NAND3X1  | 0.112 | 0.127 |   6.497 |    3.834 | 
     | \acc_reg[44] | D ^          | DFFSR    | 0.112 | 0.000 |   6.497 |    3.834 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.663 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.861 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.062 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.308 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.552 | 
     | \acc_reg[44] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    3.556 | 
     +--------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \acc_reg[55] /CLK 
Endpoint:   \acc_reg[55] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.838
- Arrival Time                  6.498
= Slack Time                   -2.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.660 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.463 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.250 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -2.016 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.786 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.496 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.337 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.361 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.669 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.919 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.207 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.386 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.725 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.045 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.326 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.601 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.924 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.232 | 
     | add_51/U47   | B ^ -> Y v   | NOR2X1   | 0.157 | 0.194 |   6.086 |    3.425 | 
     | add_51/U43   | B v -> Y ^   | NAND2X1  | 0.152 | 0.130 |   6.216 |    3.556 | 
     | add_51/U37   | A ^ -> Y ^   | XOR2X1   | 0.073 | 0.113 |   6.329 |    3.668 | 
     | U791         | A ^ -> Y v   | NAND2X1  | 0.158 | 0.057 |   6.386 |    3.725 | 
     | U793         | B v -> Y ^   | NAND3X1  | 0.098 | 0.112 |   6.498 |    3.837 | 
     | \acc_reg[55] | D ^          | DFFSR    | 0.098 | 0.000 |   6.498 |    3.838 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.660 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.858 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.059 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.305 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.550 | 
     | \acc_reg[55] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.554 | 
     +--------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \acc_reg[34] /CLK 
Endpoint:   \acc_reg[34] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.111
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  6.456
= Slack Time                   -2.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.639 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.442 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.229 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.995 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.765 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.475 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.316 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.382 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.690 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.940 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.228 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.407 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.746 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.067 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.348 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.622 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.945 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.253 | 
     | add_51/U153  | B ^ -> Y v   | NOR2X1   | 0.161 | 0.208 |   6.101 |    3.461 | 
     | add_51/U148  | A v -> Y ^   | XNOR2X1  | 0.109 | 0.139 |   6.239 |    3.600 | 
     | U875         | A ^ -> Y v   | NAND2X1  | 0.174 | 0.076 |   6.315 |    3.676 | 
     | U877         | B v -> Y ^   | NAND3X1  | 0.124 | 0.140 |   6.455 |    3.815 | 
     | \acc_reg[34] | D ^          | DFFSR    | 0.124 | 0.001 |   6.456 |    3.816 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.639 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.837 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    3.050 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.285 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    3.514 | 
     | \acc_reg[34] | CLK ^      | DFFSR   | 0.139 | 0.002 |   0.877 |    3.517 | 
     +--------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \acc_reg[53] /CLK 
Endpoint:   \acc_reg[53] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  6.462
= Slack Time                   -2.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.624 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.427 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.214 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.980 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.750 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.460 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.301 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.397 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.705 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.955 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.243 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.422 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.761 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.081 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.362 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.637 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.960 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.194 | 
     | add_51/U60   | A ^ -> Y v   | NOR2X1   | 0.132 | 0.164 |   5.983 |    3.358 | 
     | add_51/U56   | B v -> Y ^   | NAND2X1  | 0.132 | 0.118 |   6.101 |    3.476 | 
     | add_51/U46   | A ^ -> Y ^   | XOR2X1   | 0.097 | 0.126 |   6.227 |    3.602 | 
     | U799         | A ^ -> Y v   | NAND2X1  | 0.216 | 0.104 |   6.331 |    3.706 | 
     | U801         | B v -> Y ^   | NAND3X1  | 0.098 | 0.131 |   6.462 |    3.837 | 
     | \acc_reg[53] | D ^          | DFFSR    | 0.098 | 0.000 |   6.462 |    3.837 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.624 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.822 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.023 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.269 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.514 | 
     | \acc_reg[53] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.518 | 
     +--------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \acc_reg[32] /CLK 
Endpoint:   \acc_reg[32] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  6.450
= Slack Time                   -2.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.624 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.426 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.213 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.979 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.749 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.460 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.300 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.398 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.705 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.956 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.243 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.423 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.762 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.082 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.363 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.638 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.961 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.268 | 
     | add_51/U164  | B ^ -> Y v   | NOR2X1   | 0.212 | 0.270 |   6.162 |    3.539 | 
     | add_51/U159  | A v -> Y ^   | XNOR2X1  | 0.081 | 0.128 |   6.291 |    3.667 | 
     | U883         | A ^ -> Y v   | NAND2X1  | 0.141 | 0.052 |   6.343 |    3.719 | 
     | U885         | B v -> Y ^   | NAND3X1  | 0.100 | 0.106 |   6.449 |    3.826 | 
     | \acc_reg[32] | D ^          | DFFSR    | 0.100 | 0.000 |   6.450 |    3.826 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.624 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.821 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    3.034 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.270 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    3.499 | 
     | \acc_reg[32] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.882 |    3.506 | 
     +--------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \acc_reg[49] /CLK 
Endpoint:   \acc_reg[49] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  6.447
= Slack Time                   -2.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.611 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.414 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.201 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.967 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.737 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.447 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.288 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.410 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.718 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.968 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.256 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.435 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.774 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.095 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.376 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.650 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.973 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.208 | 
     | add_51/U80   | B ^ -> Y v   | NOR2X1   | 0.155 | 0.189 |   6.008 |    3.396 | 
     | add_51/U76   | B v -> Y ^   | NAND2X1  | 0.142 | 0.135 |   6.142 |    3.531 | 
     | add_51/U68   | A ^ -> Y ^   | XOR2X1   | 0.101 | 0.130 |   6.273 |    3.661 | 
     | U815         | A ^ -> Y v   | NAND2X1  | 0.159 | 0.060 |   6.333 |    3.722 | 
     | U817         | B v -> Y ^   | NAND3X1  | 0.099 | 0.114 |   6.447 |    3.836 | 
     | \acc_reg[49] | D ^          | DFFSR    | 0.099 | 0.000 |   6.447 |    3.836 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.611 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.809 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    3.010 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.256 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.500 | 
     | \acc_reg[49] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    3.503 | 
     +--------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \acc_reg[31] /CLK 
Endpoint:   \acc_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  6.433
= Slack Time                   -2.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.608 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.410 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.197 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.963 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.733 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.444 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.284 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.413 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.721 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.972 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.259 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.439 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.778 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.098 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.379 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.654 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.976 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.284 | 
     | add_51/U375  | A ^ -> Y v   | INVX1    | 0.197 | 0.241 |   6.134 |    3.526 | 
     | add_51/U163  | A v -> Y ^   | XNOR2X1  | 0.095 | 0.136 |   6.269 |    3.662 | 
     | U887         | A ^ -> Y v   | NAND2X1  | 0.147 | 0.057 |   6.326 |    3.718 | 
     | U889         | B v -> Y ^   | NAND3X1  | 0.097 | 0.106 |   6.432 |    3.825 | 
     | \acc_reg[31] | D ^          | DFFSR    | 0.097 | 0.000 |   6.433 |    3.825 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.608 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.805 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    3.018 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.254 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    3.483 | 
     | \acc_reg[31] | CLK ^      | DFFSR   | 0.139 | 0.005 |   0.880 |    3.488 | 
     +--------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \acc_reg[63] /CLK 
Endpoint:   \acc_reg[63] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  6.432
= Slack Time                   -2.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.599 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.402 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.189 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.955 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.725 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.435 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.276 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.422 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.730 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.980 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.268 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.447 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.786 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.107 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.388 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.662 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.985 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.219 | 
     | add_51/U6    | A ^ -> Y v   | NOR2X1   | 0.104 | 0.134 |   5.953 |    3.354 | 
     | add_51/U4    | B v -> YC v  | HAX1     | 0.091 | 0.172 |   6.125 |    3.526 | 
     | add_51/U3    | A v -> Y ^   | XOR2X1   | 0.094 | 0.119 |   6.244 |    3.645 | 
     | U1011        | A ^ -> Y v   | NAND2X1  | 0.164 | 0.062 |   6.307 |    3.707 | 
     | U1013        | B v -> Y ^   | NAND3X1  | 0.109 | 0.125 |   6.432 |    3.832 | 
     | \acc_reg[63] | D ^          | DFFSR    | 0.109 | 0.000 |   6.432 |    3.833 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.599 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.797 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.998 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.244 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.483 | 
     | \acc_reg[63] | CLK ^      | DFFSR   | 0.137 | 0.007 |   0.891 |    3.490 | 
     +--------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \acc_reg[57] /CLK 
Endpoint:   \acc_reg[57] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  6.428
= Slack Time                   -2.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.593 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.396 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.182 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.948 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.718 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.429 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.270 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.428 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.736 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.987 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.274 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.454 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.792 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.113 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.394 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.669 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    2.991 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.226 | 
     | add_51/U38   | A ^ -> Y v   | NOR2X1   | 0.137 | 0.170 |   5.989 |    3.396 | 
     | add_51/U34   | B v -> Y ^   | NAND2X1  | 0.135 | 0.120 |   6.109 |    3.516 | 
     | add_51/U26   | A ^ -> Y ^   | XOR2X1   | 0.104 | 0.131 |   6.240 |    3.647 | 
     | U783         | A ^ -> Y v   | NAND2X1  | 0.162 | 0.066 |   6.306 |    3.713 | 
     | U785         | B v -> Y ^   | NAND3X1  | 0.111 | 0.122 |   6.428 |    3.835 | 
     | \acc_reg[57] | D ^          | DFFSR    | 0.111 | 0.000 |   6.428 |    3.835 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.593 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.791 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.991 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.238 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.482 | 
     | \acc_reg[57] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.486 | 
     +--------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \acc_reg[50] /CLK 
Endpoint:   \acc_reg[50] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  6.414
= Slack Time                   -2.580
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.580 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.383 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.170 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.936 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.706 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.416 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.257 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.441 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.749 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    0.999 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.287 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.466 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.805 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.126 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.407 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.681 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.004 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.312 | 
     | add_51/U69   | B ^ -> Y v   | NOR2X1   | 0.167 | 0.214 |   6.106 |    3.526 | 
     | add_51/U64   | A v -> Y ^   | XNOR2X1  | 0.093 | 0.129 |   6.235 |    3.654 | 
     | U811         | A ^ -> Y v   | NAND2X1  | 0.152 | 0.056 |   6.290 |    3.710 | 
     | U813         | B v -> Y ^   | NAND3X1  | 0.116 | 0.123 |   6.414 |    3.833 | 
     | \acc_reg[50] | D ^          | DFFSR    | 0.116 | 0.001 |   6.414 |    3.834 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.580 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.778 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.979 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.225 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.469 | 
     | \acc_reg[50] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.473 | 
     +--------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \acc_reg[36] /CLK 
Endpoint:   \acc_reg[36] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  6.399
= Slack Time                   -2.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.567 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.370 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.157 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.923 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.693 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.403 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.244 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.454 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.762 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.012 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.300 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.479 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.818 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.139 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.420 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.694 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.017 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.325 | 
     | add_51/U144  | B ^ -> Y v   | NOR2X1   | 0.172 | 0.225 |   6.117 |    3.549 | 
     | add_51/U139  | A v -> Y ^   | XNOR2X1  | 0.078 | 0.120 |   6.237 |    3.670 | 
     | U867         | A ^ -> Y v   | NAND2X1  | 0.144 | 0.054 |   6.291 |    3.723 | 
     | U869         | B v -> Y ^   | NAND3X1  | 0.098 | 0.108 |   6.399 |    3.831 | 
     | \acc_reg[36] | D ^          | DFFSR    | 0.098 | 0.000 |   6.399 |    3.831 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.567 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.765 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.978 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    3.213 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    3.452 | 
     | \acc_reg[36] | CLK ^      | DFFSR   | 0.136 | 0.002 |   0.887 |    3.454 | 
     +--------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \acc_reg[54] /CLK 
Endpoint:   \acc_reg[54] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  6.381
= Slack Time                   -2.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.543 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.346 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.133 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.899 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.669 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.379 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.220 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.478 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.786 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.036 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.324 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.503 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.842 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.162 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.443 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.718 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.041 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.368 | 0.308 |   5.892 |    3.349 | 
     | add_51/U47   | B ^ -> Y v   | NOR2X1   | 0.157 | 0.194 |   6.086 |    3.542 | 
     | add_51/U42   | A v -> Y ^   | XNOR2X1  | 0.082 | 0.120 |   6.206 |    3.663 | 
     | U795         | A ^ -> Y v   | NAND2X1  | 0.163 | 0.060 |   6.266 |    3.723 | 
     | U797         | B v -> Y ^   | NAND3X1  | 0.098 | 0.115 |   6.380 |    3.837 | 
     | \acc_reg[54] | D ^          | DFFSR    | 0.098 | 0.000 |   6.381 |    3.837 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.543 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.741 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.942 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.188 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.433 | 
     | \acc_reg[54] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.436 | 
     +--------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \acc_reg[58] /CLK 
Endpoint:   \acc_reg[58] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  6.373
= Slack Time                   -2.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.543 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.346 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.132 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.898 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.668 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.379 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.220 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.478 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.786 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.037 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.324 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.503 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.842 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.163 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.444 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.719 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.041 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.276 | 
     | add_51/U27   | A ^ -> Y v   | NOR2X1   | 0.201 | 0.229 |   6.047 |    3.504 | 
     | add_51/U22   | A v -> Y ^   | XNOR2X1  | 0.087 | 0.130 |   6.178 |    3.635 | 
     | U779         | A ^ -> Y v   | NAND2X1  | 0.172 | 0.066 |   6.244 |    3.701 | 
     | U781         | B v -> Y ^   | NAND3X1  | 0.115 | 0.129 |   6.373 |    3.830 | 
     | \acc_reg[58] | D ^          | DFFSR    | 0.115 | 0.000 |   6.373 |    3.830 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.543 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.741 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.941 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.188 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.427 | 
     | \acc_reg[58] | CLK ^      | DFFSR   | 0.137 | 0.005 |   0.889 |    3.432 | 
     +--------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \acc_reg[46] /CLK 
Endpoint:   \acc_reg[46] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  6.376
= Slack Time                   -2.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.542 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.344 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.131 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.897 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.667 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.378 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.218 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.480 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.788 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.038 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.325 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.505 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.844 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.164 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.445 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.720 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.043 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.277 | 
     | add_51/U89   | B ^ -> Y v   | NOR2X1   | 0.200 | 0.208 |   6.027 |    3.486 | 
     | add_51/U84   | A v -> Y ^   | XNOR2X1  | 0.122 | 0.153 |   6.180 |    3.638 | 
     | U827         | A ^ -> Y v   | NAND2X1  | 0.175 | 0.073 |   6.253 |    3.712 | 
     | U829         | B v -> Y ^   | NAND3X1  | 0.103 | 0.123 |   6.376 |    3.834 | 
     | \acc_reg[46] | D ^          | DFFSR    | 0.103 | 0.000 |   6.376 |    3.834 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.542 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.739 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.940 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.187 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.431 | 
     | \acc_reg[46] | CLK ^      | DFFSR   | 0.138 | 0.002 |   0.891 |    3.433 | 
     +--------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \acc_reg[56] /CLK 
Endpoint:   \acc_reg[56] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  6.346
= Slack Time                   -2.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.511 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.313 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.100 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.866 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.636 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.347 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.187 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.510 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.818 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.069 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.356 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.536 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.875 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.195 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.476 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.751 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.073 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.308 | 
     | add_51/U38   | A ^ -> Y v   | NOR2X1   | 0.137 | 0.170 |   5.989 |    3.478 | 
     | add_51/U33   | A v -> Y ^   | XNOR2X1  | 0.104 | 0.132 |   6.121 |    3.610 | 
     | U787         | A ^ -> Y v   | NAND2X1  | 0.201 | 0.089 |   6.210 |    3.700 | 
     | U789         | B v -> Y ^   | NAND3X1  | 0.108 | 0.135 |   6.346 |    3.835 | 
     | \acc_reg[56] | D ^          | DFFSR    | 0.108 | 0.000 |   6.346 |    3.835 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.511 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.708 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.909 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.156 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.400 | 
     | \acc_reg[56] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.404 | 
     +--------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \acc_reg[18] /CLK 
Endpoint:   \acc_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  6.320
= Slack Time                   -2.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.506 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.308 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.095 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.861 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.631 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.342 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.182 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.515 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.823 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.074 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.361 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.541 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.880 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.200 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.481 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.756 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.218 | 0.243 |   5.505 |    2.999 | 
     | add_51/U246  | B ^ -> Y v   | NOR2X1   | 0.134 | 0.158 |   5.663 |    3.157 | 
     | add_51/U242  | B v -> Y ^   | NAND2X1  | 0.133 | 0.130 |   5.793 |    3.287 | 
     | add_51/U234  | A ^ -> Y ^   | XOR2X1   | 0.247 | 0.224 |   6.017 |    3.512 | 
     | U939         | A ^ -> Y v   | NAND2X1  | 0.262 | 0.158 |   6.175 |    3.669 | 
     | U941         | B v -> Y ^   | NAND3X1  | 0.100 | 0.145 |   6.320 |    3.814 | 
     | \acc_reg[18] | D ^          | DFFSR    | 0.100 | 0.000 |   6.320 |    3.814 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.506 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.703 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.911 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    3.149 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    3.374 | 
     | \acc_reg[18] | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.870 |    3.376 | 
     +--------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \acc_reg[10] /CLK 
Endpoint:   \acc_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.811
- Arrival Time                  6.315
= Slack Time                   -2.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.505 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.307 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.094 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.860 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.630 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.341 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.181 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.517 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.824 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.075 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.362 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.542 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.881 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.201 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.482 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.283 | 0.294 |   5.281 |    2.776 | 
     | add_51/U289  | B v -> Y ^   | NAND2X1  | 0.216 | 0.249 |   5.529 |    3.025 | 
     | add_51/U284  | B ^ -> Y v   | NOR2X1   | 0.174 | 0.199 |   5.728 |    3.223 | 
     | add_51/U349  | A v -> Y ^   | XOR2X1   | 0.224 | 0.218 |   5.946 |    3.441 | 
     | U971         | A ^ -> Y v   | NAND2X1  | 0.318 | 0.201 |   6.147 |    3.642 | 
     | U973         | B v -> Y ^   | NAND3X1  | 0.113 | 0.168 |   6.315 |    3.810 | 
     | \acc_reg[10] | D ^          | DFFSR    | 0.113 | 0.000 |   6.315 |    3.811 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.505 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.702 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.910 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.644 |    3.148 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    3.371 | 
     | \acc_reg[10] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.869 |    3.374 | 
     +--------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \acc_reg[48] /CLK 
Endpoint:   \acc_reg[48] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  6.335
= Slack Time                   -2.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.499 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.301 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.088 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.854 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.624 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.335 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.175 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.522 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.830 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.081 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.368 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.548 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.887 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.207 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.488 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.763 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.085 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.320 | 
     | add_51/U80   | B ^ -> Y v   | NOR2X1   | 0.155 | 0.189 |   6.008 |    3.509 | 
     | add_51/U75   | A v -> Y ^   | XNOR2X1  | 0.121 | 0.147 |   6.155 |    3.656 | 
     | U819         | A ^ -> Y v   | NAND2X1  | 0.161 | 0.064 |   6.219 |    3.720 | 
     | U821         | B v -> Y ^   | NAND3X1  | 0.100 | 0.116 |   6.335 |    3.836 | 
     | \acc_reg[48] | D ^          | DFFSR    | 0.100 | 0.000 |   6.335 |    3.836 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.499 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.696 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.897 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.144 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.388 | 
     | \acc_reg[48] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    3.391 | 
     +--------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \acc_reg[14] /CLK 
Endpoint:   \acc_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.811
- Arrival Time                  6.308
= Slack Time                   -2.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.496 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.299 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.086 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.852 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.622 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.332 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.173 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.525 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.833 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.083 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.371 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.550 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.889 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.209 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.490 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.283 | 0.294 |   5.281 |    2.784 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.154 | 0.189 |   5.469 |    2.973 | 
     | add_51/U268  | B ^ -> Y v   | NOR2X1   | 0.134 | 0.141 |   5.611 |    3.114 | 
     | add_51/U264  | B v -> Y ^   | NAND2X1  | 0.129 | 0.131 |   5.742 |    3.246 | 
     | add_51/U348  | A ^ -> Y ^   | XNOR2X1  | 0.212 | 0.202 |   5.944 |    3.448 | 
     | U955         | A ^ -> Y v   | NAND2X1  | 0.311 | 0.192 |   6.136 |    3.640 | 
     | U957         | B v -> Y ^   | NAND3X1  | 0.117 | 0.171 |   6.308 |    3.811 | 
     | \acc_reg[14] | D ^          | DFFSR    | 0.117 | 0.000 |   6.308 |    3.811 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.496 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.694 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.902 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    3.140 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    3.364 | 
     | \acc_reg[14] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    3.367 | 
     +--------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \acc_reg[52] /CLK 
Endpoint:   \acc_reg[52] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  6.326
= Slack Time                   -2.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.489 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.291 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.078 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.844 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.614 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.325 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.165 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.532 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.840 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.091 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.378 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.558 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.897 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.217 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.498 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.773 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.095 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.330 | 
     | add_51/U60   | A ^ -> Y v   | NOR2X1   | 0.132 | 0.164 |   5.983 |    3.494 | 
     | add_51/U55   | A v -> Y ^   | XNOR2X1  | 0.075 | 0.112 |   6.095 |    3.606 | 
     | U803         | A ^ -> Y v   | NAND2X1  | 0.222 | 0.099 |   6.194 |    3.705 | 
     | U805         | B v -> Y ^   | NAND3X1  | 0.100 | 0.132 |   6.326 |    3.837 | 
     | \acc_reg[52] | D ^          | DFFSR    | 0.100 | 0.000 |   6.326 |    3.837 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.489 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.686 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.887 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.134 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.378 | 
     | \acc_reg[52] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.382 | 
     +--------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \acc_reg[62] /CLK 
Endpoint:   \acc_reg[62] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  6.306
= Slack Time                   -2.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.475 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.277 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.064 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.830 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.600 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.311 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.151 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.546 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.854 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.105 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.392 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.572 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.910 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.231 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.512 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.787 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.257 | 0.323 |   5.584 |    3.109 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.215 | 0.234 |   5.819 |    3.344 | 
     | add_51/U6    | A ^ -> Y v   | NOR2X1   | 0.104 | 0.134 |   5.953 |    3.478 | 
     | add_51/U4    | B v -> YS ^  | HAX1     | 0.059 | 0.184 |   6.137 |    3.662 | 
     | U763         | A ^ -> Y v   | NAND2X1  | 0.159 | 0.056 |   6.193 |    3.718 | 
     | U765         | B v -> Y ^   | NAND3X1  | 0.100 | 0.113 |   6.306 |    3.831 | 
     | \acc_reg[62] | D ^          | DFFSR    | 0.100 | 0.000 |   6.306 |    3.831 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.475 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.673 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.873 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    3.120 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.359 | 
     | \acc_reg[62] | CLK ^      | DFFSR   | 0.137 | 0.003 |   0.887 |    3.362 | 
     +--------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \acc_reg[12] /CLK 
Endpoint:   \acc_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  6.267
= Slack Time                   -2.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.455 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.257 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -2.044 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.810 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.580 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.291 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.131 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.567 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.875 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.125 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.412 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.592 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.931 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.251 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.532 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.283 | 0.294 |   5.281 |    2.826 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.154 | 0.189 |   5.469 |    3.015 | 
     | add_51/U370  | A ^ -> Y v   | INVX2    | 0.112 | 0.117 |   5.586 |    3.132 | 
     | add_51/U273  | B v -> Y ^   | NAND2X1  | 0.150 | 0.140 |   5.727 |    3.272 | 
     | add_51/U347  | A ^ -> Y ^   | XNOR2X1  | 0.196 | 0.195 |   5.922 |    3.467 | 
     | U963         | A ^ -> Y v   | NAND2X1  | 0.294 | 0.176 |   6.098 |    3.643 | 
     | U965         | B v -> Y ^   | NAND3X1  | 0.115 | 0.169 |   6.266 |    3.812 | 
     | \acc_reg[12] | D ^          | DFFSR    | 0.115 | 0.000 |   6.267 |    3.812 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.455 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.652 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.860 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    3.098 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    3.323 | 
     | \acc_reg[12] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    3.326 | 
     +--------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \acc_reg[22] /CLK 
Endpoint:   \acc_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  6.219
= Slack Time                   -2.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.402 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.205 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.992 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.758 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.528 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.238 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.079 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.619 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.927 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.177 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.465 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.644 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.983 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.304 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.585 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.859 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.113 | 0.151 |   5.413 |    3.010 | 
     | add_51/U226  | B ^ -> Y v   | NOR2X1   | 0.118 | 0.119 |   5.531 |    3.129 | 
     | add_51/U222  | B v -> Y ^   | NAND2X1  | 0.143 | 0.114 |   5.646 |    3.243 | 
     | add_51/U212  | A ^ -> Y ^   | XOR2X1   | 0.267 | 0.240 |   5.885 |    3.483 | 
     | U923         | A ^ -> Y v   | NAND2X1  | 0.269 | 0.169 |   6.054 |    3.652 | 
     | U925         | B v -> Y ^   | NAND3X1  | 0.115 | 0.164 |   6.218 |    3.816 | 
     | \acc_reg[22] | D ^          | DFFSR    | 0.115 | 0.000 |   6.219 |    3.816 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.402 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.600 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.807 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    3.046 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.229 |   0.872 |    3.275 | 
     | \acc_reg[22] | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.876 |    3.278 | 
     +--------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \acc_reg[13] /CLK 
Endpoint:   \acc_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  6.203
= Slack Time                   -2.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.389 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.191 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.978 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.744 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.514 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.225 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.065 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.632 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.940 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.191 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.478 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.658 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    1.997 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.317 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.598 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.283 | 0.294 |   5.281 |    2.892 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.154 | 0.189 |   5.469 |    3.081 | 
     | add_51/U268  | B ^ -> Y v   | NOR2X1   | 0.134 | 0.141 |   5.611 |    3.222 | 
     | add_51/U350  | A v -> Y ^   | XOR2X1   | 0.269 | 0.244 |   5.855 |    3.466 | 
     | U959         | A ^ -> Y v   | NAND2X1  | 0.299 | 0.195 |   6.050 |    3.661 | 
     | U961         | B v -> Y ^   | NAND3X1  | 0.107 | 0.153 |   6.203 |    3.814 | 
     | \acc_reg[13] | D ^          | DFFSR    | 0.107 | 0.000 |   6.203 |    3.814 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.389 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.586 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.794 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    3.032 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    3.257 | 
     | \acc_reg[13] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    3.260 | 
     +--------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \acc_reg[15] /CLK 
Endpoint:   \acc_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  6.174
= Slack Time                   -2.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.362 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.165 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.951 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.717 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.487 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.198 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.039 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.659 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.967 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.218 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.505 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.684 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.023 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.344 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.625 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.900 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.218 | 0.243 |   5.505 |    3.143 | 
     | add_51/U250  | A ^ -> Y ^   | XOR2X1   | 0.269 | 0.256 |   5.761 |    3.399 | 
     | U951         | A ^ -> Y v   | NAND2X1  | 0.353 | 0.238 |   5.999 |    3.637 | 
     | U953         | B v -> Y ^   | NAND3X1  | 0.113 | 0.175 |   6.174 |    3.812 | 
     | \acc_reg[15] | D ^          | DFFSR    | 0.113 | 0.000 |   6.174 |    3.812 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.362 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.560 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.767 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    3.006 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    3.230 | 
     | \acc_reg[15] | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.871 |    3.233 | 
     +--------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \acc_reg[28] /CLK 
Endpoint:   \acc_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  6.179
= Slack Time                   -2.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.353 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.156 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.943 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.709 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.479 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.189 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.030 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.668 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.976 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.226 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.514 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.693 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.032 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.353 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.634 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.908 | 
     | add_51/U192  | A v -> Y ^   | NAND2X1  | 0.182 | 0.220 |   5.482 |    3.128 | 
     | add_51/U374  | A ^ -> Y v   | INVX1    | 0.129 | 0.142 |   5.624 |    3.271 | 
     | add_51/U187  | B v -> Y ^   | NAND2X1  | 0.137 | 0.122 |   5.746 |    3.393 | 
     | add_51/U181  | A ^ -> Y ^   | XOR2X1   | 0.140 | 0.156 |   5.902 |    3.549 | 
     | U899         | A ^ -> Y v   | NAND2X1  | 0.239 | 0.129 |   6.031 |    3.678 | 
     | U901         | B v -> Y ^   | NAND3X1  | 0.109 | 0.148 |   6.179 |    3.826 | 
     | \acc_reg[28] | D ^          | DFFSR    | 0.109 | 0.000 |   6.179 |    3.826 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.353 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.551 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.764 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.999 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.234 |   0.880 |    3.233 | 
     | \acc_reg[28] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.884 |    3.237 | 
     +--------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \acc_reg[16] /CLK 
Endpoint:   \acc_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  6.162
= Slack Time                   -2.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.342 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.145 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.932 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.697 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.468 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.178 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.019 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.679 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.987 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.238 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.525 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.704 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.043 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.364 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.645 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.919 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.218 | 0.243 |   5.505 |    3.163 | 
     | add_51/U251  | B ^ -> Y v   | NOR2X1   | 0.102 | 0.120 |   5.625 |    3.283 | 
     | add_51/U245  | A v -> Y ^   | XNOR2X1  | 0.194 | 0.188 |   5.813 |    3.471 | 
     | U947         | A ^ -> Y v   | NAND2X1  | 0.312 | 0.191 |   6.004 |    3.662 | 
     | U949         | B v -> Y ^   | NAND3X1  | 0.104 | 0.158 |   6.162 |    3.819 | 
     | \acc_reg[16] | D ^          | DFFSR    | 0.104 | 0.000 |   6.162 |    3.820 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.342 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.540 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.747 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.644 |    2.986 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.229 |   0.872 |    3.214 | 
     | \acc_reg[16] | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.877 |    3.219 | 
     +--------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \acc_reg[20] /CLK 
Endpoint:   \acc_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  6.156
= Slack Time                   -2.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.338 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.140 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.927 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.693 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.463 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.174 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.014 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.683 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.991 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.242 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.529 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.709 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.047 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.368 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.649 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.924 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.113 | 0.151 |   5.413 |    3.075 | 
     | add_51/U373  | A ^ -> Y v   | INVX1    | 0.119 | 0.122 |   5.534 |    3.196 | 
     | add_51/U231  | B v -> Y ^   | NAND2X1  | 0.123 | 0.122 |   5.656 |    3.318 | 
     | add_51/U225  | A ^ -> Y ^   | XOR2X1   | 0.214 | 0.201 |   5.857 |    3.519 | 
     | U931         | A ^ -> Y v   | NAND2X1  | 0.249 | 0.144 |   6.001 |    3.663 | 
     | U933         | B v -> Y ^   | NAND3X1  | 0.118 | 0.155 |   6.156 |    3.818 | 
     | \acc_reg[20] | D ^          | DFFSR    | 0.118 | 0.000 |   6.156 |    3.818 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.338 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.535 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.743 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    2.985 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.226 |   0.873 |    3.211 | 
     | \acc_reg[20] | CLK ^      | DFFSR   | 0.139 | 0.005 |   0.878 |    3.216 | 
     +--------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \acc_reg[26] /CLK 
Endpoint:   \acc_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  6.160
= Slack Time                   -2.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.331 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.133 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.920 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.686 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.456 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.167 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.007 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.690 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    0.998 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.249 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.536 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.716 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.055 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.375 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.656 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.931 | 
     | add_51/U214  | B v -> Y ^   | NAND2X1  | 0.124 | 0.160 |   5.421 |    3.091 | 
     | add_51/U204  | B ^ -> Y v   | NOR2X1   | 0.161 | 0.158 |   5.580 |    3.249 | 
     | add_51/U200  | B v -> Y ^   | NAND2X1  | 0.167 | 0.153 |   5.733 |    3.402 | 
     | add_51/U190  | A ^ -> Y ^   | XOR2X1   | 0.189 | 0.193 |   5.925 |    3.594 | 
     | U907         | A ^ -> Y v   | NAND2X1  | 0.203 | 0.110 |   6.035 |    3.704 | 
     | U909         | B v -> Y ^   | NAND3X1  | 0.097 | 0.125 |   6.160 |    3.829 | 
     | \acc_reg[26] | D ^          | DFFSR    | 0.097 | 0.000 |   6.160 |    3.829 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.331 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.528 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.742 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.977 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.234 |   0.880 |    3.211 | 
     | \acc_reg[26] | CLK ^      | DFFSR   | 0.137 | 0.005 |   0.885 |    3.216 | 
     +--------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \acc_reg[27] /CLK 
Endpoint:   \acc_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  6.152
= Slack Time                   -2.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.328 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.130 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.917 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.683 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.453 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.164 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |   -0.004 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.693 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    1.001 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.252 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.539 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.719 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.057 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.378 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.659 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.934 | 
     | add_51/U192  | A v -> Y ^   | NAND2X1  | 0.182 | 0.220 |   5.482 |    3.154 | 
     | add_51/U374  | A ^ -> Y v   | INVX1    | 0.129 | 0.142 |   5.624 |    3.296 | 
     | add_51/U186  | A v -> Y ^   | XNOR2X1  | 0.208 | 0.199 |   5.823 |    3.495 | 
     | U903         | A ^ -> Y v   | NAND2X1  | 0.268 | 0.163 |   5.986 |    3.658 | 
     | U905         | B v -> Y ^   | NAND3X1  | 0.117 | 0.166 |   6.152 |    3.824 | 
     | \acc_reg[27] | D ^          | DFFSR    | 0.117 | 0.001 |   6.152 |    3.824 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.328 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.525 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.739 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.974 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.234 |   0.880 |    3.208 | 
     | \acc_reg[27] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.884 |    3.212 | 
     +--------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \acc_reg[11] /CLK 
Endpoint:   \acc_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  6.120
= Slack Time                   -2.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.302 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.104 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.891 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.657 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.427 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.138 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |    0.022 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.719 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    1.027 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.278 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.565 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.745 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.083 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.404 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.685 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.283 | 0.294 |   5.281 |    2.979 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.154 | 0.189 |   5.469 |    3.167 | 
     | add_51/U370  | A ^ -> Y v   | INVX2    | 0.112 | 0.117 |   5.586 |    3.284 | 
     | add_51/U346  | A v -> Y ^   | XOR2X1   | 0.219 | 0.210 |   5.796 |    3.494 | 
     | U967         | A ^ -> Y v   | NAND2X1  | 0.272 | 0.171 |   5.967 |    3.665 | 
     | U969         | B v -> Y ^   | NAND3X1  | 0.110 | 0.153 |   6.120 |    3.818 | 
     | \acc_reg[11] | D ^          | DFFSR    | 0.110 | 0.000 |   6.120 |    3.818 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.302 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.499 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.707 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.644 |    2.945 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.229 |   0.872 |    3.174 | 
     | \acc_reg[11] | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.877 |    3.179 | 
     +--------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \acc_reg[30] /CLK 
Endpoint:   \acc_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.828
- Arrival Time                  6.101
= Slack Time                   -2.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.274 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.076 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.863 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.629 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.399 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.110 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |    0.050 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.747 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    1.055 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.306 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.593 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.773 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.112 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.432 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.713 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    2.988 | 
     | add_51/U192  | A v -> Y ^   | NAND2X1  | 0.182 | 0.220 |   5.482 |    3.208 | 
     | add_51/U182  | B ^ -> Y v   | NOR2X1   | 0.143 | 0.162 |   5.644 |    3.370 | 
     | add_51/U178  | B v -> Y ^   | NAND2X1  | 0.130 | 0.129 |   5.773 |    3.499 | 
     | add_51/U168  | A ^ -> Y ^   | XOR2X1   | 0.104 | 0.131 |   5.904 |    3.630 | 
     | U891         | A ^ -> Y v   | NAND2X1  | 0.169 | 0.072 |   5.976 |    3.702 | 
     | U893         | B v -> Y ^   | NAND3X1  | 0.107 | 0.125 |   6.101 |    3.827 | 
     | \acc_reg[30] | D ^          | DFFSR    | 0.107 | 0.000 |   6.101 |    3.828 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.274 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.471 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.684 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.920 | 
     | clk__L4_I18  | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.235 |   0.881 |    3.155 | 
     | \acc_reg[30] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.885 |    3.159 | 
     +--------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \acc_reg[21] /CLK 
Endpoint:   \acc_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  6.055
= Slack Time                   -2.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.241 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.043 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.830 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.596 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.366 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.077 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |    0.083 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.780 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    1.088 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.339 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.626 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.806 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.145 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.465 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.746 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    3.021 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.113 | 0.151 |   5.413 |    3.172 | 
     | add_51/U226  | B ^ -> Y v   | NOR2X1   | 0.118 | 0.119 |   5.531 |    3.291 | 
     | add_51/U221  | A v -> Y ^   | XNOR2X1  | 0.252 | 0.227 |   5.759 |    3.518 | 
     | U927         | A ^ -> Y v   | NAND2X1  | 0.255 | 0.154 |   5.913 |    3.672 | 
     | U929         | B v -> Y ^   | NAND3X1  | 0.101 | 0.142 |   6.055 |    3.814 | 
     | \acc_reg[21] | D ^          | DFFSR    | 0.101 | 0.000 |   6.055 |    3.814 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.241 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.438 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.646 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.884 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    3.109 | 
     | \acc_reg[21] | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.870 |    3.111 | 
     +--------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \acc_reg[17] /CLK 
Endpoint:   \acc_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  6.055
= Slack Time                   -2.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.231 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.034 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.821 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.587 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.357 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.067 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |    0.092 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.790 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    1.098 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.348 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.636 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.815 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.154 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.475 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.756 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.253 | 0.275 |   5.262 |    3.030 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.218 | 0.243 |   5.505 |    3.274 | 
     | add_51/U246  | B ^ -> Y v   | NOR2X1   | 0.134 | 0.158 |   5.663 |    3.432 | 
     | add_51/U241  | A v -> Y ^   | XNOR2X1  | 0.191 | 0.190 |   5.852 |    3.621 | 
     | U943         | A ^ -> Y v   | NAND2X1  | 0.177 | 0.086 |   5.938 |    3.707 | 
     | U945         | B v -> Y ^   | NAND3X1  | 0.097 | 0.117 |   6.055 |    3.824 | 
     | \acc_reg[17] | D ^          | DFFSR    | 0.097 | 0.000 |   6.055 |    3.824 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.231 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.429 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.636 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    2.878 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.226 |   0.873 |    3.104 | 
     | \acc_reg[17] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.880 |    3.111 | 
     +--------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \acc_reg[8] /CLK 
Endpoint:   \acc_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  6.043
= Slack Time                   -2.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.231 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -2.033 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -1.820 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -1.586 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -1.356 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.252 | 0.289 |   1.164 |   -1.067 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.757 | 1.160 |   2.324 |    0.093 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.482 | 0.698 |   3.021 |    0.791 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.260 | 0.308 |   3.329 |    1.099 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.171 | 0.250 |   3.580 |    1.349 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.356 | 0.287 |   3.867 |    1.636 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.171 | 0.180 |   4.047 |    1.816 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.395 | 0.339 |   4.385 |    2.155 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.273 | 0.320 |   4.706 |    2.475 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.249 | 0.281 |   4.987 |    2.756 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.283 | 0.294 |   5.281 |    3.050 | 
     | add_51/U295  | B v -> Y ^   | NAND2X1  | 0.204 | 0.234 |   5.514 |    3.284 | 
     | add_51/U353  | A ^ -> Y ^   | XNOR2X1  | 0.202 | 0.204 |   5.719 |    3.488 | 
     | U979         | A ^ -> Y v   | NAND2X1  | 0.272 | 0.165 |   5.884 |    3.653 | 
     | U981         | B v -> Y ^   | NAND3X1  | 0.108 | 0.159 |   6.043 |    3.812 | 
     | \acc_reg[8]  | D ^          | DFFSR    | 0.108 | 0.000 |   6.043 |    3.812 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    2.231 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.428 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.636 | 
     | clk__L3_I0  | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.874 | 
     | clk__L4_I4  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    3.097 | 
     | \acc_reg[8] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.870 |    3.100 | 
     +-------------------------------------------------------------------------+ 

