

================================================================
== Vivado HLS Report for 'advios_adviosThread'
================================================================
* Date:           Sun Oct  6 13:25:09 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab7_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: v_V (9)  [1/1] 0.00ns
:0  %v_V = alloca i4

ST_1: StgValue_6 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !67

ST_1: StgValue_7 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !71

ST_1: StgValue_8 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !75

ST_1: StgValue_9 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !79

ST_1: StgValue_10 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !83

ST_1: StgValue_11 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %oneSecPulse), !map !87

ST_1: StgValue_12 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %advios_switchs_V), !map !91

ST_1: StgValue_13 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %advios_clkCount), !map !95

ST_1: StgValue_14 (18)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:25
:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:26
:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:27
:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_17 (21)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:28
:12  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_18 (22)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:29
:13  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_19 (23)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:30
:14  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [13 x i8]* @p_str15) nounwind

ST_1: tmp_3 (24)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:30
:15  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_21 (25)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:30
:16  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (26)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:30
:17  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_23 (27)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:28
:18  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str16, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str17)

ST_1: empty (28)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:31
:19  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_4 (29)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:31
:20  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_3)


 <State 2>: 1.59ns
ST_2: StgValue_26 (30)  [1/1] 1.59ns
:21  store i4 0, i4* %v_V

ST_2: StgValue_27 (31)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:31
:22  br label %1


 <State 3>: 3.10ns
ST_3: val_V (33)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:37
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_3: val_V_1 (34)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:38
:1  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: tmp (35)  [1/1] 3.10ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:39
:2  %tmp = icmp eq i4 %val_V, 0

ST_3: StgValue_31 (36)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:39
:3  br i1 %tmp, label %2, label %6

ST_3: v_V_1 (38)  [1/1] 2.07ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:62
:0  %v_V_1 = and i4 %val_V_1, %val_V

ST_3: StgValue_33 (39)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:62
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V_1)

ST_3: StgValue_34 (40)  [1/1] 0.00ns
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: v_V_load_1 (42)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:41
:0  %v_V_load_1 = load i4* %v_V

ST_3: StgValue_36 (43)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:41
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V_load_1)

ST_3: tmp_2 (44)  [1/1] 3.10ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:43
:2  %tmp_2 = icmp eq i4 %val_V_1, -8

ST_3: StgValue_38 (45)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:43
:3  br i1 %tmp_2, label %3, label %4

ST_3: tmp_1 (47)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:51
:0  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %oneSecPulse)

ST_3: StgValue_40 (48)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:51
:1  br i1 %tmp_1, label %5, label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 4>: 3.94ns
ST_4: v_V_load (50)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:54
:0  %v_V_load = load i4* %v_V

ST_4: cnt_V (51)  [1/1] 2.35ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:54
:1  %cnt_V = add i4 %v_V_load, 1

ST_4: StgValue_43 (52)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:55
:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %cnt_V)

ST_4: StgValue_44 (53)  [1/1] 1.59ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:55
:3  store i4 %cnt_V, i4* %v_V

ST_4: StgValue_45 (54)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:56
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_4: StgValue_46 (56)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:45
:0  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 0)

ST_4: StgValue_47 (57)  [1/1] 1.59ns
:1  store i4 0, i4* %v_V

ST_4: StgValue_48 (58)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:47
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_4: StgValue_49 (60)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: StgValue_50 (61)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:67
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.59ns
The critical path consists of the following:
	'store' operation of constant 0 on local variable 'v.V' [30]  (1.59 ns)

 <State 3>: 3.1ns
The critical path consists of the following:
	wire read on port 'ctrl' (../Assignment_lab7/Assignment_lab7/Advios.cpp:37) [33]  (0 ns)
	'icmp' operation ('tmp', ../Assignment_lab7/Assignment_lab7/Advios.cpp:39) [35]  (3.1 ns)

 <State 4>: 3.94ns
The critical path consists of the following:
	'load' operation ('v_V_load', ../Assignment_lab7/Assignment_lab7/Advios.cpp:54) on local variable 'v.V' [50]  (0 ns)
	'add' operation ('cnt.V', ../Assignment_lab7/Assignment_lab7/Advios.cpp:54) [51]  (2.35 ns)
	'store' operation (../Assignment_lab7/Assignment_lab7/Advios.cpp:55) of variable 'cnt.V', ../Assignment_lab7/Assignment_lab7/Advios.cpp:54 on local variable 'v.V' [53]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
