// Seed: 1303493879
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    input wor id_14,
    input tri1 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign id_12 = 1;
endmodule
