; BTOR description generated by Yosys 0.19+14 (git sha1 2326b9f90, clang 10.0.0-4ubuntu1 -fPIC -Os) for module i2c_master_top.
1 sort bitvec 1
2 input 1 arst_i ; i2c_master_top.v:117.9-117.15
3 input 1 scl_pad_i ; i2c_master_top.v:129.9-129.18
4 input 1 sda_pad_i ; i2c_master_top.v:132.9-132.18
5 sort bitvec 3
6 input 5 wb_adr_i ; i2c_master_top.v:118.15-118.23
7 input 1 wb_clk_i ; i2c_master_top.v:115.9-115.17
8 input 1 wb_cyc_i ; i2c_master_top.v:123.9-123.17
9 sort bitvec 8
10 input 9 wb_dat_i ; i2c_master_top.v:119.15-119.23
11 input 1 wb_rst_i ; i2c_master_top.v:116.9-116.17
12 input 1 wb_stb_i ; i2c_master_top.v:122.9-122.17
13 input 1 wb_we_i ; i2c_master_top.v:121.9-121.16
14 const 1 0
15 output 14 scl_pad_o ; i2c_master_top.v:130.10-130.19
16 const 1 1
17 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$802
18 state 1 $anyconst$46 ; i2c_master_top.v:69.52-69.61
19 next 1 18 18
20 state 1 $anyconst$1 ; i2c_master_top.v:24.66-24.75
21 next 1 20 20
22 ite 1 20 18 14 $ternary$i2c_master_top.v:152$91 ; i2c_master_top.v:152.28-152.84
23 xor 1 2 22 $xor$i2c_master_top.v:152$92 ; i2c_master_top.v:152.18-152.85
24 ite 1 23 17 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$803
25 output 24 scl_padoen_o ; i2c_master_top.v:131.10-131.22
26 output 14 sda_pad_o ; i2c_master_top.v:133.10-133.19
27 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$804
28 ite 1 23 27 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$805
29 output 28 sda_padoen_o ; i2c_master_top.v:134.10-134.22
30 state 1
31 output 30 wb_ack_o ; i2c_master_top.v:124.10-124.18
32 state 9
33 output 32 wb_dat_o ; i2c_master_top.v:120.16-120.24
34 state 1 $anyconst$89 ; i2c_master_top.v:112.54-112.63
35 next 1 34 34
36 state 1 $anyconst$44 ; i2c_master_top.v:67.68-67.77
37 next 1 36 36
38 ite 1 36 34 14 $ternary$i2c_master_top.v:261$169 ; i2c_master_top.v:261.74-261.128
39 state 1 $auto$async2sync.cc:139:execute$863
40 ite 1 23 39 38 $auto$async2sync.cc:151:execute$864
41 output 40 wb_inta_o ; i2c_master_top.v:125.10-125.19
42 sort bitvec 32
43 const 9 00000000
44 state 9 $anyconst$71 ; i2c_master_top.v:94.60-94.69
45 next 9 44 44
46 state 1 $anyconst$26 ; i2c_master_top.v:49.68-49.77
47 next 1 46 46
48 ite 9 46 44 43 $ternary$i2c_master_top.v:190$123 ; i2c_master_top.v:190.67-190.121
49 state 9 $auto$async2sync.cc:139:execute$883
50 ite 9 23 49 48 $auto$async2sync.cc:151:execute$884
51 uext 42 50 24
52 const 42 00000000000000000000000000000100
53 state 42 $anyconst$75 ; i2c_master_top.v:98.61-98.70
54 next 42 53 53
55 state 1 $anyconst$30 ; i2c_master_top.v:53.68-53.77
56 next 1 55 55
57 ite 42 55 53 52 $ternary$i2c_master_top.v:207$138 ; i2c_master_top.v:207.18-207.69
58 srl 42 51 57
59 neg 42 57
60 sll 42 51 59
61 const 42 00000000000000000000000000000000
62 slt 1 57 61
63 ite 42 62 60 58 $shiftx$i2c_master_top.v:0$139 ; i2c_master_top.v:0.0-0.0
64 slice 1 63 0 0
65 uext 1 64 0 byte_controller.write ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:93.14-93.19
66 uext 42 50 24
67 const 42 00000000000000000000000000000110
68 state 42 $anyconst$73 ; i2c_master_top.v:96.61-96.70
69 next 42 68 68
70 state 1 $anyconst$28 ; i2c_master_top.v:51.68-51.77
71 next 1 70 70
72 ite 42 70 68 67 $ternary$i2c_master_top.v:203$134 ; i2c_master_top.v:203.19-203.70
73 srl 42 66 72
74 neg 42 72
75 sll 42 66 74
76 slt 1 72 61
77 ite 42 76 75 73 $shiftx$i2c_master_top.v:0$135 ; i2c_master_top.v:0.0-0.0
78 slice 1 77 0 0
79 uext 1 78 0 byte_controller.stop ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:91.14-91.18
80 uext 42 50 24
81 const 42 00000000000000000000000000000111
82 state 42 $anyconst$72 ; i2c_master_top.v:95.61-95.70
83 next 42 82 82
84 state 1 $anyconst$27 ; i2c_master_top.v:50.68-50.77
85 next 1 84 84
86 ite 42 84 82 81 $ternary$i2c_master_top.v:201$132 ; i2c_master_top.v:201.19-201.70
87 srl 42 80 86
88 neg 42 86
89 sll 42 80 88
90 slt 1 86 61
91 ite 42 90 89 87 $shiftx$i2c_master_top.v:0$133 ; i2c_master_top.v:0.0-0.0
92 slice 1 91 0 0
93 uext 1 92 0 byte_controller.start ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:90.14-90.19
94 state 9 $flatten\byte_controller.$auto$async2sync.cc:171:execute$860
95 ite 9 23 94 43 $flatten\byte_controller.$auto$async2sync.cc:180:execute$861
96 uext 9 95 0 byte_controller.sr ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:133.12-133.14
97 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$852
98 ite 1 23 97 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$853
99 uext 1 98 0 byte_controller.shift ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:134.12-134.17
100 uext 1 28 0 byte_controller.sda_oen ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:112.9-112.16
101 uext 1 14 0 byte_controller.sda_o ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:111.9-111.14
102 uext 1 4 0 byte_controller.sda_i ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:110.9-110.14
103 uext 1 24 0 byte_controller.scl_oen ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:109.9-109.16
104 uext 1 14 0 byte_controller.scl_o ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:108.9-108.14
105 uext 1 3 0 byte_controller.scl_i ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:107.9-107.14
106 uext 1 11 0 byte_controller.rst ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:83.8-83.11
107 uext 42 50 24
108 const 42 00000000000000000000000000000101
109 state 42 $anyconst$74 ; i2c_master_top.v:97.61-97.70
110 next 42 109 109
111 state 1 $anyconst$29 ; i2c_master_top.v:52.68-52.77
112 next 1 111 111
113 ite 42 111 109 108 $ternary$i2c_master_top.v:205$136 ; i2c_master_top.v:205.18-205.69
114 srl 42 107 113
115 neg 42 113
116 sll 42 107 115
117 slt 1 113 61
118 ite 42 117 116 114 $shiftx$i2c_master_top.v:0$137 ; i2c_master_top.v:0.0-0.0
119 slice 1 118 0 0
120 uext 1 119 0 byte_controller.read ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:92.14-92.18
121 uext 1 23 0 byte_controller.nReset ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:84.8-84.14
122 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$854
123 ite 1 23 122 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$855
124 uext 1 123 0 byte_controller.ld ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:134.19-134.21
125 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$814
126 ite 1 23 125 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$815
127 uext 1 126 0 byte_controller.i2c_busy ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:102.15-102.23
128 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$810
129 ite 1 23 128 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$811
130 uext 1 129 0 byte_controller.i2c_al ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:103.15-103.21
131 or 1 119 64 $flatten\byte_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$173 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.15-167.27
132 or 1 131 78 $flatten\byte_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$174 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.15-167.34
133 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$844
134 ite 1 23 133 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$845
135 not 1 134 $flatten\byte_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$175 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.38-167.46
136 and 1 132 135 $flatten\byte_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167$176 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:167.14-167.46
137 uext 1 136 0 byte_controller.go ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:137.13-137.15
138 state 9 $anyconst$64 ; i2c_master_top.v:87.60-87.69
139 next 9 138 138
140 state 1 $anyconst$19 ; i2c_master_top.v:42.68-42.77
141 next 1 140 140
142 ite 9 140 138 43 $ternary$i2c_master_top.v:175$112 ; i2c_master_top.v:175.15-175.69
143 state 9 $auto$async2sync.cc:139:execute$891
144 ite 9 23 143 142 $auto$async2sync.cc:151:execute$892
145 uext 42 144 24
146 state 42 $anyconst$78 ; i2c_master_top.v:101.61-101.70
147 next 42 146 146
148 state 1 $anyconst$33 ; i2c_master_top.v:56.68-56.77
149 next 1 148 148
150 ite 42 148 146 81 $ternary$i2c_master_top.v:212$145 ; i2c_master_top.v:212.24-212.75
151 srl 42 145 150
152 neg 42 150
153 sll 42 145 152
154 slt 1 150 61
155 ite 42 154 153 151 $shiftx$i2c_master_top.v:0$146 ; i2c_master_top.v:0.0-0.0
156 slice 1 155 0 0
157 uext 1 156 0 byte_controller.ena ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:85.8-85.11
158 uext 9 95 0 byte_controller.dout ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:104.15-104.19
159 state 9 $anyconst$65 ; i2c_master_top.v:88.60-88.69
160 next 9 159 159
161 state 1 $anyconst$20 ; i2c_master_top.v:43.68-43.77
162 next 1 161 161
163 ite 9 161 159 43 $ternary$i2c_master_top.v:176$113 ; i2c_master_top.v:176.15-176.69
164 state 9 $auto$async2sync.cc:139:execute$895
165 ite 9 23 164 163 $auto$async2sync.cc:151:execute$896
166 uext 9 165 0 byte_controller.din ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:95.14-95.17
167 const 5 000
168 state 5 $flatten\byte_controller.$auto$async2sync.cc:171:execute$858
169 ite 5 23 168 167 $flatten\byte_controller.$auto$async2sync.cc:180:execute$859
170 uext 5 169 0 byte_controller.dcnt ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:138.13-138.17
171 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$850
172 ite 1 23 171 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$851
173 uext 1 172 0 byte_controller.core_txd ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:129.13-129.21
174 state 1 byte_controller.bit_controller.dout
175 uext 1 174 0 byte_controller.core_rxd ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:130.23-130.31
176 sort bitvec 4
177 const 176 0000
178 state 176 $flatten\byte_controller.$auto$async2sync.cc:171:execute$848
179 ite 176 23 178 177 $flatten\byte_controller.$auto$async2sync.cc:180:execute$849
180 uext 176 179 0 byte_controller.core_cmd ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:128.13-128.21
181 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$800
182 ite 1 23 181 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$801
183 uext 1 182 0 byte_controller.core_ack ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:130.13-130.21
184 uext 1 134 0 byte_controller.cmd_ack ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:98.15-98.22
185 sort bitvec 16
186 const 185 1111111111111111
187 state 185 $anyconst$63 ; i2c_master_top.v:86.61-86.70
188 next 185 187 187
189 state 1 $anyconst$18 ; i2c_master_top.v:41.68-41.77
190 next 1 189 189
191 ite 185 189 187 186 $ternary$i2c_master_top.v:174$111 ; i2c_master_top.v:174.16-174.74
192 state 185 $auto$async2sync.cc:139:execute$887
193 ite 185 23 192 191 $auto$async2sync.cc:151:execute$888
194 uext 185 193 0 byte_controller.clk_cnt ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:87.15-87.22
195 uext 1 7 0 byte_controller.clk ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:82.8-82.11
196 sort bitvec 5
197 const 196 00000
198 state 196 $flatten\byte_controller.$auto$async2sync.cc:171:execute$856
199 ite 196 23 198 197 $flatten\byte_controller.$auto$async2sync.cc:180:execute$857
200 uext 196 199 0 byte_controller.c_state ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:199.12-199.19
201 state 1 $flatten\byte_controller.$auto$async2sync.cc:171:execute$846
202 ite 1 23 201 14 $flatten\byte_controller.$auto$async2sync.cc:180:execute$847
203 uext 1 202 0 byte_controller.ack_out ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:100.15-100.22
204 uext 42 50 24
205 const 42 00000000000000000000000000000011
206 state 42 $anyconst$76 ; i2c_master_top.v:99.61-99.70
207 next 42 206 206
208 state 1 $anyconst$31 ; i2c_master_top.v:54.68-54.77
209 next 1 208 208
210 ite 42 208 206 205 $ternary$i2c_master_top.v:209$140 ; i2c_master_top.v:209.19-209.70
211 srl 42 204 210
212 neg 42 210
213 sll 42 204 212
214 slt 1 210 61
215 ite 42 214 213 211 $shiftx$i2c_master_top.v:0$141 ; i2c_master_top.v:0.0-0.0
216 slice 1 215 0 0
217 uext 1 216 0 byte_controller.ack_in ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:94.14-94.20
218 uext 1 129 0 byte_controller.bit_controller.al ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:154.23-154.25|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
219 uext 1 126 0 byte_controller.bit_controller.busy ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:153.23-153.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
220 sort bitvec 2
221 const 220 00
222 state 220 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$834
223 ite 220 23 222 221 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$835
224 uext 220 223 0 byte_controller.bit_controller.cSCL ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:172.16-172.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
225 state 220 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$836
226 ite 220 23 225 221 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$837
227 uext 220 226 0 byte_controller.bit_controller.cSDA ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:172.22-172.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
228 sort bitvec 18
229 const 228 000000000000000000
230 state 228 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$806
231 ite 228 23 230 229 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$807
232 uext 228 231 0 byte_controller.bit_controller.c_state ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:185.16-185.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
233 uext 1 7 0 byte_controller.bit_controller.clk ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:144.23-144.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
234 uext 185 193 0 byte_controller.bit_controller.clk_cnt ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:149.23-149.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
235 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$838
236 ite 1 23 235 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$839
237 uext 1 236 0 byte_controller.bit_controller.clk_en ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:178.16-178.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
238 uext 176 179 0 byte_controller.bit_controller.cmd ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:151.23-151.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
239 uext 1 182 0 byte_controller.bit_controller.cmd_ack ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:152.23-152.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
240 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$812
241 ite 1 23 240 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$813
242 uext 1 241 0 byte_controller.bit_controller.cmd_stop ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:339.9-339.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
243 const 185 0000000000000000
244 state 185 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$840
245 ite 185 23 244 243 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$841
246 uext 185 245 0 byte_controller.bit_controller.cnt ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:180.16-180.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
247 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$824
248 ite 1 23 247 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$825
249 uext 1 248 0 byte_controller.bit_controller.dSCL ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:175.16-175.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
250 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$826
251 ite 1 23 250 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$827
252 uext 1 251 0 byte_controller.bit_controller.dSDA ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:175.22-175.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
253 uext 1 172 0 byte_controller.bit_controller.din ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:156.23-156.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
254 state 1 byte_controller.bit_controller.dscl_oen
255 uext 1 156 0 byte_controller.bit_controller.ena ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:147.23-147.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
256 const 5 111
257 state 5 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$828
258 ite 5 23 257 256 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$829
259 uext 5 258 0 byte_controller.bit_controller.fSCL ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:173.16-173.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
260 state 5 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$830
261 ite 5 23 260 256 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$831
262 uext 5 261 0 byte_controller.bit_controller.fSDA ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:173.22-173.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
263 sort bitvec 14
264 const 263 00000000000000
265 state 263 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$832
266 ite 263 23 265 264 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$833
267 uext 263 266 0 byte_controller.bit_controller.filter_cnt ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:181.16-181.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
268 uext 1 23 0 byte_controller.bit_controller.nReset ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:146.23-146.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
269 uext 1 11 0 byte_controller.bit_controller.rst ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:145.23-145.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
270 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$820
271 ite 1 23 270 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$821
272 uext 1 271 0 byte_controller.bit_controller.sSCL ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:174.16-174.20|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
273 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$822
274 ite 1 23 273 16 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$823
275 uext 1 274 0 byte_controller.bit_controller.sSDA ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:174.22-174.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
276 uext 1 3 0 byte_controller.bit_controller.scl_i ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:159.23-159.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
277 uext 1 14 0 byte_controller.bit_controller.scl_o ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:160.23-160.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
278 uext 1 24 0 byte_controller.bit_controller.scl_oen ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:161.23-161.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
279 not 1 271 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200$192 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200.57-200.62|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
280 and 1 248 279 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:204$198 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:204.23-204.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
281 and 1 280 24 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:204$199 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:204.23-204.45|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
282 uext 1 281 0 byte_controller.bit_controller.scl_sync ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:204.10-204.18|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
283 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$808
284 ite 1 23 283 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$809
285 uext 1 284 0 byte_controller.bit_controller.sda_chk ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:177.16-177.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
286 uext 1 4 0 byte_controller.bit_controller.sda_i ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:162.23-162.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
287 uext 1 14 0 byte_controller.bit_controller.sda_o ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:163.23-163.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
288 uext 1 28 0 byte_controller.bit_controller.sda_oen ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:164.23-164.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
289 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$842
290 ite 1 23 289 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$843
291 uext 1 290 0 byte_controller.bit_controller.slave_wait ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:179.16-179.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
292 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$816
293 ite 1 23 292 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$817
294 uext 1 293 0 byte_controller.bit_controller.sta_condition ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:308.9-308.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
295 state 1 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:171:execute$818
296 ite 1 23 295 14 $flatten\byte_controller.\bit_controller.$auto$async2sync.cc:180:execute$819
297 uext 1 296 0 byte_controller.bit_controller.sto_condition ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:309.9-309.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
298 uext 1 20 0 __synth_change_literal_0 ; i2c_master_top.v:24.7-24.31
299 state 1 $anyconst$2 ; i2c_master_top.v:25.66-25.75
300 next 1 299 299
301 uext 1 299 0 __synth_change_literal_1 ; i2c_master_top.v:25.7-25.31
302 state 1 $anyconst$11 ; i2c_master_top.v:34.68-34.77
303 next 1 302 302
304 uext 1 302 0 __synth_change_literal_10 ; i2c_master_top.v:34.7-34.32
305 state 1 $anyconst$12 ; i2c_master_top.v:35.68-35.77
306 next 1 305 305
307 uext 1 305 0 __synth_change_literal_11 ; i2c_master_top.v:35.7-35.32
308 state 1 $anyconst$13 ; i2c_master_top.v:36.68-36.77
309 next 1 308 308
310 uext 1 308 0 __synth_change_literal_12 ; i2c_master_top.v:36.7-36.32
311 state 1 $anyconst$14 ; i2c_master_top.v:37.68-37.77
312 next 1 311 311
313 uext 1 311 0 __synth_change_literal_13 ; i2c_master_top.v:37.7-37.32
314 state 1 $anyconst$15 ; i2c_master_top.v:38.68-38.77
315 next 1 314 314
316 uext 1 314 0 __synth_change_literal_14 ; i2c_master_top.v:38.7-38.32
317 state 1 $anyconst$16 ; i2c_master_top.v:39.68-39.77
318 next 1 317 317
319 uext 1 317 0 __synth_change_literal_15 ; i2c_master_top.v:39.7-39.32
320 state 1 $anyconst$17 ; i2c_master_top.v:40.68-40.77
321 next 1 320 320
322 uext 1 320 0 __synth_change_literal_16 ; i2c_master_top.v:40.7-40.32
323 uext 1 189 0 __synth_change_literal_17 ; i2c_master_top.v:41.7-41.32
324 uext 1 140 0 __synth_change_literal_18 ; i2c_master_top.v:42.7-42.32
325 uext 1 161 0 __synth_change_literal_19 ; i2c_master_top.v:43.7-43.32
326 state 1 $anyconst$3 ; i2c_master_top.v:26.66-26.75
327 next 1 326 326
328 uext 1 326 0 __synth_change_literal_2 ; i2c_master_top.v:26.7-26.31
329 state 1 $anyconst$21 ; i2c_master_top.v:44.68-44.77
330 next 1 329 329
331 uext 1 329 0 __synth_change_literal_20 ; i2c_master_top.v:44.7-44.32
332 state 1 $anyconst$22 ; i2c_master_top.v:45.68-45.77
333 next 1 332 332
334 uext 1 332 0 __synth_change_literal_21 ; i2c_master_top.v:45.7-45.32
335 state 1 $anyconst$23 ; i2c_master_top.v:46.68-46.77
336 next 1 335 335
337 uext 1 335 0 __synth_change_literal_22 ; i2c_master_top.v:46.7-46.32
338 state 1 $anyconst$24 ; i2c_master_top.v:47.68-47.77
339 next 1 338 338
340 uext 1 338 0 __synth_change_literal_23 ; i2c_master_top.v:47.7-47.32
341 state 1 $anyconst$25 ; i2c_master_top.v:48.68-48.77
342 next 1 341 341
343 uext 1 341 0 __synth_change_literal_24 ; i2c_master_top.v:48.7-48.32
344 uext 1 46 0 __synth_change_literal_25 ; i2c_master_top.v:49.7-49.32
345 uext 1 84 0 __synth_change_literal_26 ; i2c_master_top.v:50.7-50.32
346 uext 1 70 0 __synth_change_literal_27 ; i2c_master_top.v:51.7-51.32
347 uext 1 111 0 __synth_change_literal_28 ; i2c_master_top.v:52.7-52.32
348 uext 1 55 0 __synth_change_literal_29 ; i2c_master_top.v:53.7-53.32
349 state 1 $anyconst$4 ; i2c_master_top.v:27.66-27.75
350 next 1 349 349
351 uext 1 349 0 __synth_change_literal_3 ; i2c_master_top.v:27.7-27.31
352 uext 1 208 0 __synth_change_literal_30 ; i2c_master_top.v:54.7-54.32
353 state 1 $anyconst$32 ; i2c_master_top.v:55.68-55.77
354 next 1 353 353
355 uext 1 353 0 __synth_change_literal_31 ; i2c_master_top.v:55.7-55.32
356 uext 1 148 0 __synth_change_literal_32 ; i2c_master_top.v:56.7-56.32
357 state 1 $anyconst$34 ; i2c_master_top.v:57.68-57.77
358 next 1 357 357
359 uext 1 357 0 __synth_change_literal_33 ; i2c_master_top.v:57.7-57.32
360 state 1 $anyconst$35 ; i2c_master_top.v:58.68-58.77
361 next 1 360 360
362 uext 1 360 0 __synth_change_literal_34 ; i2c_master_top.v:58.7-58.32
363 state 1 $anyconst$36 ; i2c_master_top.v:59.68-59.77
364 next 1 363 363
365 uext 1 363 0 __synth_change_literal_35 ; i2c_master_top.v:59.7-59.32
366 state 1 $anyconst$37 ; i2c_master_top.v:60.68-60.77
367 next 1 366 366
368 uext 1 366 0 __synth_change_literal_36 ; i2c_master_top.v:60.7-60.32
369 state 1 $anyconst$38 ; i2c_master_top.v:61.68-61.77
370 next 1 369 369
371 uext 1 369 0 __synth_change_literal_37 ; i2c_master_top.v:61.7-61.32
372 state 1 $anyconst$39 ; i2c_master_top.v:62.68-62.77
373 next 1 372 372
374 uext 1 372 0 __synth_change_literal_38 ; i2c_master_top.v:62.7-62.32
375 state 1 $anyconst$40 ; i2c_master_top.v:63.68-63.77
376 next 1 375 375
377 uext 1 375 0 __synth_change_literal_39 ; i2c_master_top.v:63.7-63.32
378 state 1 $anyconst$5 ; i2c_master_top.v:28.66-28.75
379 next 1 378 378
380 uext 1 378 0 __synth_change_literal_4 ; i2c_master_top.v:28.7-28.31
381 state 1 $anyconst$41 ; i2c_master_top.v:64.68-64.77
382 next 1 381 381
383 uext 1 381 0 __synth_change_literal_40 ; i2c_master_top.v:64.7-64.32
384 state 1 $anyconst$42 ; i2c_master_top.v:65.68-65.77
385 next 1 384 384
386 uext 1 384 0 __synth_change_literal_41 ; i2c_master_top.v:65.7-65.32
387 state 1 $anyconst$43 ; i2c_master_top.v:66.68-66.77
388 next 1 387 387
389 uext 1 387 0 __synth_change_literal_42 ; i2c_master_top.v:66.7-66.32
390 uext 1 36 0 __synth_change_literal_43 ; i2c_master_top.v:67.7-67.32
391 state 1 $anyconst$45 ; i2c_master_top.v:68.68-68.77
392 next 1 391 391
393 uext 1 391 0 __synth_change_literal_44 ; i2c_master_top.v:68.7-68.32
394 state 1 $anyconst$6 ; i2c_master_top.v:29.66-29.75
395 next 1 394 394
396 uext 1 394 0 __synth_change_literal_5 ; i2c_master_top.v:29.7-29.31
397 state 1 $anyconst$7 ; i2c_master_top.v:30.66-30.75
398 next 1 397 397
399 uext 1 397 0 __synth_change_literal_6 ; i2c_master_top.v:30.7-30.31
400 state 1 $anyconst$8 ; i2c_master_top.v:31.66-31.75
401 next 1 400 400
402 uext 1 400 0 __synth_change_literal_7 ; i2c_master_top.v:31.7-31.31
403 state 1 $anyconst$9 ; i2c_master_top.v:32.66-32.75
404 next 1 403 403
405 uext 1 403 0 __synth_change_literal_8 ; i2c_master_top.v:32.7-32.31
406 state 1 $anyconst$10 ; i2c_master_top.v:33.66-33.75
407 next 1 406 406
408 uext 1 406 0 __synth_change_literal_9 ; i2c_master_top.v:33.7-33.31
409 uext 1 18 0 __synth_literal_0 ; i2c_master_top.v:69.7-69.24
410 state 5 $anyconst$47 ; i2c_master_top.v:70.58-70.67
411 next 5 410 410
412 uext 5 410 0 __synth_literal_1 ; i2c_master_top.v:70.13-70.30
413 state 5 $anyconst$56 ; i2c_master_top.v:79.60-79.69
414 next 5 413 413
415 uext 5 413 0 __synth_literal_10 ; i2c_master_top.v:79.13-79.31
416 state 5 $anyconst$57 ; i2c_master_top.v:80.60-80.69
417 next 5 416 416
418 uext 5 416 0 __synth_literal_11 ; i2c_master_top.v:80.13-80.31
419 state 5 $anyconst$58 ; i2c_master_top.v:81.60-81.69
420 next 5 419 419
421 uext 5 419 0 __synth_literal_12 ; i2c_master_top.v:81.13-81.31
422 state 5 $anyconst$59 ; i2c_master_top.v:82.60-82.69
423 next 5 422 422
424 uext 5 422 0 __synth_literal_13 ; i2c_master_top.v:82.13-82.31
425 state 185 $anyconst$60 ; i2c_master_top.v:83.61-83.70
426 next 185 425 425
427 uext 185 425 0 __synth_literal_14 ; i2c_master_top.v:83.14-83.32
428 state 9 $anyconst$61 ; i2c_master_top.v:84.60-84.69
429 next 9 428 428
430 uext 9 428 0 __synth_literal_15 ; i2c_master_top.v:84.13-84.31
431 state 9 $anyconst$62 ; i2c_master_top.v:85.60-85.69
432 next 9 431 431
433 uext 9 431 0 __synth_literal_16 ; i2c_master_top.v:85.13-85.31
434 uext 185 187 0 __synth_literal_17 ; i2c_master_top.v:86.14-86.32
435 uext 9 138 0 __synth_literal_18 ; i2c_master_top.v:87.13-87.31
436 uext 9 159 0 __synth_literal_19 ; i2c_master_top.v:88.13-88.31
437 state 5 $anyconst$48 ; i2c_master_top.v:71.58-71.67
438 next 5 437 437
439 uext 5 437 0 __synth_literal_2 ; i2c_master_top.v:71.13-71.30
440 state 176 $anyconst$66 ; i2c_master_top.v:89.60-89.69
441 next 176 440 440
442 uext 176 440 0 __synth_literal_20 ; i2c_master_top.v:89.13-89.31
443 state 220 $anyconst$67 ; i2c_master_top.v:90.60-90.69
444 next 220 443 443
445 uext 220 443 0 __synth_literal_21 ; i2c_master_top.v:90.13-90.31
446 state 1 $anyconst$68 ; i2c_master_top.v:91.54-91.63
447 next 1 446 446
448 uext 1 446 0 __synth_literal_22 ; i2c_master_top.v:91.7-91.25
449 state 5 $anyconst$69 ; i2c_master_top.v:92.60-92.69
450 next 5 449 449
451 uext 5 449 0 __synth_literal_23 ; i2c_master_top.v:92.13-92.31
452 state 9 $anyconst$70 ; i2c_master_top.v:93.60-93.69
453 next 9 452 452
454 uext 9 452 0 __synth_literal_24 ; i2c_master_top.v:93.13-93.31
455 uext 9 44 0 __synth_literal_25 ; i2c_master_top.v:94.13-94.31
456 uext 42 82 0 __synth_literal_26 ; i2c_master_top.v:95.14-95.32
457 uext 42 68 0 __synth_literal_27 ; i2c_master_top.v:96.14-96.32
458 uext 42 109 0 __synth_literal_28 ; i2c_master_top.v:97.14-97.32
459 uext 42 53 0 __synth_literal_29 ; i2c_master_top.v:98.14-98.32
460 state 5 $anyconst$49 ; i2c_master_top.v:72.58-72.67
461 next 5 460 460
462 uext 5 460 0 __synth_literal_3 ; i2c_master_top.v:72.13-72.30
463 uext 42 206 0 __synth_literal_30 ; i2c_master_top.v:99.14-99.32
464 state 9 $anyconst$77 ; i2c_master_top.v:100.60-100.69
465 next 9 464 464
466 uext 9 464 0 __synth_literal_31 ; i2c_master_top.v:100.13-100.31
467 uext 42 146 0 __synth_literal_32 ; i2c_master_top.v:101.14-101.32
468 state 42 $anyconst$79 ; i2c_master_top.v:102.61-102.70
469 next 42 468 468
470 uext 42 468 0 __synth_literal_33 ; i2c_master_top.v:102.14-102.32
471 state 1 $anyconst$80 ; i2c_master_top.v:103.54-103.63
472 next 1 471 471
473 uext 1 471 0 __synth_literal_34 ; i2c_master_top.v:103.7-103.25
474 state 1 $anyconst$81 ; i2c_master_top.v:104.54-104.63
475 next 1 474 474
476 uext 1 474 0 __synth_literal_35 ; i2c_master_top.v:104.7-104.25
477 state 1 $anyconst$82 ; i2c_master_top.v:105.54-105.63
478 next 1 477 477
479 uext 1 477 0 __synth_literal_36 ; i2c_master_top.v:105.7-105.25
480 state 1 $anyconst$83 ; i2c_master_top.v:106.54-106.63
481 next 1 480 480
482 uext 1 480 0 __synth_literal_37 ; i2c_master_top.v:106.7-106.25
483 state 1 $anyconst$84 ; i2c_master_top.v:107.54-107.63
484 next 1 483 483
485 uext 1 483 0 __synth_literal_38 ; i2c_master_top.v:107.7-107.25
486 state 1 $anyconst$85 ; i2c_master_top.v:108.54-108.63
487 next 1 486 486
488 uext 1 486 0 __synth_literal_39 ; i2c_master_top.v:108.7-108.25
489 state 5 $anyconst$50 ; i2c_master_top.v:73.58-73.67
490 next 5 489 489
491 uext 5 489 0 __synth_literal_4 ; i2c_master_top.v:73.13-73.30
492 state 1 $anyconst$86 ; i2c_master_top.v:109.54-109.63
493 next 1 492 492
494 uext 1 492 0 __synth_literal_40 ; i2c_master_top.v:109.7-109.25
495 state 1 $anyconst$87 ; i2c_master_top.v:110.54-110.63
496 next 1 495 495
497 uext 1 495 0 __synth_literal_41 ; i2c_master_top.v:110.7-110.25
498 state 1 $anyconst$88 ; i2c_master_top.v:111.54-111.63
499 next 1 498 498
500 uext 1 498 0 __synth_literal_42 ; i2c_master_top.v:111.7-111.25
501 uext 1 34 0 __synth_literal_43 ; i2c_master_top.v:112.7-112.25
502 state 5 $anyconst$90 ; i2c_master_top.v:113.60-113.69
503 next 5 502 502
504 uext 5 502 0 __synth_literal_44 ; i2c_master_top.v:113.13-113.31
505 state 5 $anyconst$51 ; i2c_master_top.v:74.58-74.67
506 next 5 505 505
507 uext 5 505 0 __synth_literal_5 ; i2c_master_top.v:74.13-74.30
508 state 5 $anyconst$52 ; i2c_master_top.v:75.58-75.67
509 next 5 508 508
510 uext 5 508 0 __synth_literal_6 ; i2c_master_top.v:75.13-75.30
511 state 5 $anyconst$53 ; i2c_master_top.v:76.58-76.67
512 next 5 511 511
513 uext 5 511 0 __synth_literal_7 ; i2c_master_top.v:76.13-76.30
514 state 5 $anyconst$54 ; i2c_master_top.v:77.58-77.67
515 next 5 514 514
516 uext 5 514 0 __synth_literal_8 ; i2c_master_top.v:77.13-77.30
517 state 9 $anyconst$55 ; i2c_master_top.v:78.58-78.67
518 next 9 517 517
519 uext 9 517 0 __synth_literal_9 ; i2c_master_top.v:78.13-78.30
520 uext 1 216 0 ack ; i2c_master_top.v:208.8-208.11
521 ite 1 372 483 14 $ternary$i2c_master_top.v:244$151 ; i2c_master_top.v:244.14-244.68
522 state 1 $auto$async2sync.cc:139:execute$879
523 ite 1 23 522 521 $auto$async2sync.cc:151:execute$880
524 uext 1 523 0 al ; i2c_master_top.v:150.7-150.9
525 uext 1 156 0 core_en ; i2c_master_top.v:142.8-142.15
526 uext 9 50 0 cr ; i2c_master_top.v:139.13-139.15
527 uext 9 144 0 ctr ; i2c_master_top.v:136.13-136.16
528 uext 1 134 0 done ; i2c_master_top.v:141.8-141.12
529 uext 1 129 0 i2c_al ; i2c_master_top.v:149.8-149.14
530 uext 1 126 0 i2c_busy ; i2c_master_top.v:148.8-148.16
531 sort bitvec 9
532 uext 531 50 1
533 ite 9 353 464 43 $ternary$i2c_master_top.v:211$143 ; i2c_master_top.v:211.20-211.71
534 concat 531 14 533
535 srl 531 532 534
536 neg 531 534
537 sll 531 532 536
538 const 531 000000000
539 slt 1 534 538
540 ite 531 539 537 535 $shiftx$i2c_master_top.v:0$144 ; i2c_master_top.v:0.0-0.0
541 slice 1 540 0 0
542 uext 1 541 0 iack ; i2c_master_top.v:210.8-210.12
543 uext 42 144 24
544 ite 42 357 468 67 $ternary$i2c_master_top.v:213$147 ; i2c_master_top.v:213.20-213.71
545 srl 42 543 544
546 neg 42 544
547 sll 42 543 546
548 slt 1 544 61
549 ite 42 548 547 545 $shiftx$i2c_master_top.v:0$148 ; i2c_master_top.v:0.0-0.0
550 slice 1 549 0 0
551 uext 1 550 0 ien ; i2c_master_top.v:143.8-143.11
552 ite 1 384 495 14 $ternary$i2c_master_top.v:247$154 ; i2c_master_top.v:247.20-247.74
553 state 1 $auto$async2sync.cc:139:execute$875
554 ite 1 23 553 552 $auto$async2sync.cc:151:execute$876
555 uext 1 554 0 irq_flag ; i2c_master_top.v:147.7-147.15
556 uext 1 202 0 irxack ; i2c_master_top.v:144.8-144.14
557 uext 185 193 0 prer ; i2c_master_top.v:135.14-135.18
558 uext 1 119 0 rd ; i2c_master_top.v:204.8-204.10
559 uext 1 23 0 rst_i ; i2c_master_top.v:151.8-151.13
560 ite 1 375 486 14 $ternary$i2c_master_top.v:245$152 ; i2c_master_top.v:245.17-245.71
561 state 1 $auto$async2sync.cc:139:execute$867
562 ite 1 23 561 560 $auto$async2sync.cc:151:execute$868
563 uext 1 562 0 rxack ; i2c_master_top.v:145.7-145.12
564 uext 9 95 0 rxr ; i2c_master_top.v:138.14-138.17
565 ite 1 381 492 14 $ternary$i2c_master_top.v:246$153 ; i2c_master_top.v:246.15-246.69
566 state 1 $auto$async2sync.cc:139:execute$871
567 ite 1 23 566 565 $auto$async2sync.cc:151:execute$872
568 ite 5 391 502 167 $ternary$i2c_master_top.v:268$172 ; i2c_master_top.v:268.20-268.74
569 concat 220 567 554
570 concat 196 568 569
571 sort bitvec 6
572 concat 571 523 570
573 sort bitvec 7
574 concat 573 126 572
575 concat 9 562 574
576 uext 9 575 0 sr ; i2c_master_top.v:140.14-140.16
577 uext 1 92 0 sta ; i2c_master_top.v:200.8-200.11
578 uext 1 78 0 sto ; i2c_master_top.v:202.8-202.11
579 uext 1 567 0 tip ; i2c_master_top.v:146.7-146.10
580 uext 9 165 0 txr ; i2c_master_top.v:137.13-137.16
581 and 1 13 30 $and$i2c_master_top.v:154$93 ; i2c_master_top.v:154.20-154.38
582 uext 1 581 0 wb_wacc ; i2c_master_top.v:153.8-153.15
583 uext 1 64 0 wr ; i2c_master_top.v:206.8-206.10
584 sort bitvec 17
585 const 584 10000000000000000
586 uext 228 585 1
587 eq 1 231 586 $flatten\byte_controller.\bit_controller.$procmux$269_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
588 sort bitvec 13
589 const 588 1000000000000
590 uext 228 589 5
591 eq 1 231 590 $flatten\byte_controller.\bit_controller.$procmux$270_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
592 const 196 10000
593 uext 228 592 13
594 eq 1 231 593 $flatten\byte_controller.\bit_controller.$procmux$272_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
595 const 263 10000000000000
596 uext 228 595 4
597 eq 1 231 596 $flatten\byte_controller.\bit_controller.$procmux$283_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
598 sort bitvec 10
599 const 598 1000000000
600 uext 228 599 8
601 eq 1 231 600 $flatten\byte_controller.\bit_controller.$procmux$287_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
602 const 571 100000
603 uext 228 602 12
604 eq 1 231 603 $flatten\byte_controller.\bit_controller.$procmux$291_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
605 concat 220 591 587
606 concat 5 594 605
607 concat 176 597 606
608 concat 196 601 607
609 concat 571 604 608
610 redor 1 609 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$787
611 ite 1 610 14 24
612 const 531 100000000
613 uext 228 612 9
614 eq 1 231 613 $flatten\byte_controller.\bit_controller.$procmux$271_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
615 const 185 1000000000000000
616 uext 228 615 2
617 eq 1 231 616 $flatten\byte_controller.\bit_controller.$procmux$281_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
618 sort bitvec 15
619 const 618 100000000000000
620 uext 228 619 3
621 eq 1 231 620 $flatten\byte_controller.\bit_controller.$procmux$282_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
622 sort bitvec 12
623 const 622 100000000000
624 uext 228 623 6
625 eq 1 231 624 $flatten\byte_controller.\bit_controller.$procmux$285_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
626 sort bitvec 11
627 const 626 10000000000
628 uext 228 627 7
629 eq 1 231 628 $flatten\byte_controller.\bit_controller.$procmux$286_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
630 const 9 10000000
631 uext 228 630 10
632 eq 1 231 631 $flatten\byte_controller.\bit_controller.$procmux$289_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
633 const 573 1000000
634 uext 228 633 11
635 eq 1 231 634 $flatten\byte_controller.\bit_controller.$procmux$290_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
636 const 176 1000
637 uext 228 636 14
638 eq 1 231 637 $flatten\byte_controller.\bit_controller.$procmux$293_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
639 const 5 100
640 uext 228 639 15
641 eq 1 231 640 $flatten\byte_controller.\bit_controller.$procmux$294_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
642 const 220 10
643 uext 228 642 16
644 eq 1 231 643 $flatten\byte_controller.\bit_controller.$procmux$295_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
645 concat 220 617 614
646 concat 5 621 645
647 concat 176 625 646
648 concat 196 629 647
649 concat 571 632 648
650 concat 573 635 649
651 concat 9 638 650
652 concat 531 641 651
653 concat 598 644 652
654 redor 1 653 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$789
655 ite 1 654 16 611 $flatten\byte_controller.\bit_controller.$procmux$359 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
656 ite 1 236 655 24 $flatten\byte_controller.\bit_controller.$procmux$376 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.15-405.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.11-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
657 or 1 11 129 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393$266 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.16-393.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
658 ite 1 657 16 656 $flatten\byte_controller.\bit_controller.$procmux$379 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.16-393.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.12-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
659 ite 1 23 658 16 $auto$ff.cc:521:unmap_srst$956
660 next 1 17 659 $flatten\byte_controller.\bit_controller.$procdff$732 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:384.5-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
661 concat 220 617 587
662 concat 5 621 661
663 concat 176 597 662
664 redor 1 663 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$781
665 ite 1 664 172 28
666 uext 228 16 17
667 eq 1 231 666 $flatten\byte_controller.\bit_controller.$procmux$296_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
668 concat 220 614 591
669 concat 5 625 668
670 concat 176 629 669
671 concat 196 601 670
672 concat 571 644 671
673 concat 573 667 672
674 redor 1 673 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$783
675 ite 1 674 16 665
676 concat 220 632 594
677 concat 5 635 676
678 concat 176 604 677
679 concat 196 638 678
680 concat 571 641 679
681 redor 1 680 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$785
682 ite 1 681 14 675 $flatten\byte_controller.\bit_controller.$procmux$335 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
683 ite 1 236 682 28 $flatten\byte_controller.\bit_controller.$procmux$353 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.15-405.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.11-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
684 ite 1 657 16 683 $flatten\byte_controller.\bit_controller.$procmux$356 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.16-393.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.12-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
685 ite 1 23 684 16 $auto$ff.cc:521:unmap_srst$954
686 next 1 27 685 $flatten\byte_controller.\bit_controller.$procdff$733 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:384.5-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
687 and 1 8 12 $and$i2c_master_top.v:156$95 ; i2c_master_top.v:156.45-156.64
688 not 1 30 $not$i2c_master_top.v:156$96 ; i2c_master_top.v:156.67-156.76
689 and 1 687 688 $and$i2c_master_top.v:156$97 ; i2c_master_top.v:156.45-156.76
690 next 1 30 689 $procdff$774 ; i2c_master_top.v:156.3-156.77
691 ite 9 406 517 43 $ternary$i2c_master_top.v:168$108 ; i2c_master_top.v:168.78-168.127
692 ite 5 403 514 256 $ternary$i2c_master_top.v:168$106 ; i2c_master_top.v:168.7-168.61
693 eq 1 6 692 $procmux$716_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
694 ite 9 693 691 32 $procmux$715 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
695 const 5 110
696 ite 5 400 511 695 $ternary$i2c_master_top.v:167$105 ; i2c_master_top.v:167.7-167.61
697 eq 1 6 696 $procmux$718_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
698 ite 9 697 50 694 $procmux$717 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
699 const 5 101
700 ite 5 397 508 699 $ternary$i2c_master_top.v:166$104 ; i2c_master_top.v:166.7-166.61
701 eq 1 6 700 $procmux$720_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
702 ite 9 701 165 698 $procmux$719 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
703 ite 5 394 505 639 $ternary$i2c_master_top.v:165$103 ; i2c_master_top.v:165.7-165.61
704 eq 1 6 703 $procmux$722_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
705 ite 9 704 575 702 $procmux$721 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
706 const 5 011
707 ite 5 378 489 706 $ternary$i2c_master_top.v:164$102 ; i2c_master_top.v:164.7-164.61
708 eq 1 6 707 $procmux$724_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
709 ite 9 708 95 705 $procmux$723 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
710 const 5 010
711 ite 5 349 460 710 $ternary$i2c_master_top.v:163$101 ; i2c_master_top.v:163.7-163.61
712 eq 1 6 711 $procmux$726_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
713 ite 9 712 144 709 $procmux$725 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
714 slice 9 193 15 8
715 const 5 001
716 ite 5 326 437 715 $ternary$i2c_master_top.v:162$100 ; i2c_master_top.v:162.7-162.61
717 eq 1 6 716 $procmux$728_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
718 ite 9 717 714 713 $procmux$727 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
719 slice 9 193 7 0
720 ite 5 299 410 167 $ternary$i2c_master_top.v:161$99 ; i2c_master_top.v:161.7-161.61
721 eq 1 6 720 $procmux$730_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
722 ite 9 721 719 718 $procmux$729 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:160.5-169.12
723 next 9 32 722 $procdff$773 ; i2c_master_top.v:159.3-170.6
724 and 1 554 550 $logic_and$i2c_master_top.v:263$171 ; i2c_master_top.v:263.24-263.39
725 ite 1 387 498 14 $ternary$i2c_master_top.v:262$170 ; i2c_master_top.v:262.37-262.91
726 ite 1 11 725 724 $procmux$621 ; i2c_master_top.v:262.11-262.19|i2c_master_top.v:262.8-263.40
727 ite 1 23 726 38 $auto$async2sync.cc:152:execute$865
728 next 1 39 727 $procdff$764 ; i2c_master_top.v:261.3-263.40
729 ite 1 335 446 14 $ternary$i2c_master_top.v:197$131 ; i2c_master_top.v:197.17-197.71
730 slice 1 50 0 0
731 slice 1 10 0 0
732 ite 5 338 449 639 $ternary$i2c_master_top.v:193$125 ; i2c_master_top.v:193.32-193.88
733 eq 1 6 732 $eq$i2c_master_top.v:193$126 ; i2c_master_top.v:193.19-193.89
734 and 1 156 733 $and$i2c_master_top.v:193$127 ; i2c_master_top.v:193.8-193.90
735 ite 1 734 731 730 $procmux$662 ; i2c_master_top.v:193.8-193.90|i2c_master_top.v:193.5-193.110
736 ite 1 581 735 729 $procmux$664 ; i2c_master_top.v:192.11-192.18|i2c_master_top.v:192.8-198.6
737 ite 9 341 452 43 $ternary$i2c_master_top.v:191$124 ; i2c_master_top.v:191.30-191.84
738 slice 1 737 0 0
739 ite 1 11 738 736 $procmux$667 ; i2c_master_top.v:191.11-191.19|i2c_master_top.v:191.8-198.6
740 ite 220 332 443 221 $ternary$i2c_master_top.v:196$130 ; i2c_master_top.v:196.19-196.73
741 slice 220 50 2 1
742 slice 220 10 2 1
743 ite 220 734 742 741 $procmux$654 ; i2c_master_top.v:193.8-193.90|i2c_master_top.v:193.5-193.110
744 ite 220 581 743 740 $procmux$656 ; i2c_master_top.v:192.11-192.18|i2c_master_top.v:192.8-198.6
745 slice 220 737 2 1
746 ite 220 11 745 744 $procmux$659 ; i2c_master_top.v:191.11-191.19|i2c_master_top.v:191.8-198.6
747 slice 1 50 3 3
748 slice 1 10 3 3
749 ite 1 734 748 747 $procmux$646 ; i2c_master_top.v:193.8-193.90|i2c_master_top.v:193.5-193.110
750 ite 1 581 749 747 $procmux$648 ; i2c_master_top.v:192.11-192.18|i2c_master_top.v:192.8-198.6
751 slice 1 737 3 3
752 ite 1 11 751 750 $procmux$651 ; i2c_master_top.v:191.11-191.19|i2c_master_top.v:191.8-198.6
753 slice 176 50 7 4
754 ite 176 329 440 177 $ternary$i2c_master_top.v:195$129 ; i2c_master_top.v:195.37-195.91
755 or 1 134 129 $or$i2c_master_top.v:195$128 ; i2c_master_top.v:195.8-195.21
756 ite 176 755 754 753 $procmux$635 ; i2c_master_top.v:195.8-195.21|i2c_master_top.v:195.5-195.92
757 slice 176 10 7 4
758 ite 176 734 757 753 $procmux$638 ; i2c_master_top.v:193.8-193.90|i2c_master_top.v:193.5-193.110
759 ite 176 581 758 756 $procmux$640 ; i2c_master_top.v:192.11-192.18|i2c_master_top.v:192.8-198.6
760 slice 176 737 7 4
761 ite 176 11 760 759 $procmux$643 ; i2c_master_top.v:191.11-191.19|i2c_master_top.v:191.8-198.6
762 concat 5 746 739
763 concat 176 752 762
764 concat 9 761 763
765 ite 9 23 764 48 $auto$async2sync.cc:152:execute$885
766 next 9 49 765 $procdff$769 ; i2c_master_top.v:190.3-198.6
767 slice 573 95 6 0
768 concat 9 767 174
769 ite 9 98 768 95 $flatten\byte_controller.$procmux$612 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:180.9-181.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:180.13-180.18
770 ite 9 123 165 769 $flatten\byte_controller.$procmux$615 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:178.9-181.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:178.13-178.15
771 ite 9 11 43 770 $flatten\byte_controller.$procmux$618 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:176.9-181.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:176.13-176.16
772 ite 9 23 771 43 $auto$ff.cc:521:unmap_srst$914
773 next 9 94 772 $flatten\byte_controller.$procdff$763 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:173.2-181.35
774 ite 1 182 16 14 $flatten\byte_controller.$procmux$465 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.12-273.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.16-259.24
775 uext 196 642 3
776 eq 1 199 775 $flatten\byte_controller.$procmux$481_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
777 ite 1 776 774 14
778 redor 1 169 $flatten\byte_controller.$reduce_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:194$182 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:194.22-194.27
779 ite 1 778 16 14 $flatten\byte_controller.$procmux$483 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.14-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.18-277.26
780 ite 1 182 779 14 $flatten\byte_controller.$procmux$485 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.12-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.16-276.24
781 uext 196 639 2
782 eq 1 199 781 $flatten\byte_controller.$procmux$487_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
783 ite 1 782 780 777 $flatten\byte_controller.$procmux$480 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
784 or 1 11 129 $flatten\byte_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212$186 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
785 ite 1 784 14 783 $flatten\byte_controller.$procmux$489 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
786 ite 1 23 785 14 $auto$ff.cc:521:unmap_srst$906
787 next 1 97 786 $flatten\byte_controller.$procdff$759 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
788 uext 196 16 4
789 eq 1 199 788 $flatten\byte_controller.$procmux$468_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
790 ite 1 789 774 14
791 ite 1 136 16 14 $flatten\byte_controller.$procmux$469 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.12-256.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.16-232.18
792 redor 1 199
793 not 1 792 $flatten\byte_controller.$procmux$471_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
794 ite 1 793 791 790 $flatten\byte_controller.$procmux$467 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
795 ite 1 784 14 794 $flatten\byte_controller.$procmux$473 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
796 ite 1 23 795 14 $auto$ff.cc:521:unmap_srst$908
797 next 1 122 796 $flatten\byte_controller.$procdff$760 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
798 or 1 293 126 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:332$245 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:332.37-332.57|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
799 not 1 296 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:332$246 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:332.61-332.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
800 and 1 798 799 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:332$247 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:332.36-332.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
801 ite 1 11 14 800 $flatten\byte_controller.\bit_controller.$procmux$392 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:331.16-331.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:331.12-332.76|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
802 ite 1 23 801 14 $auto$ff.cc:521:unmap_srst$944
803 next 1 125 802 $flatten\byte_controller.\bit_controller.$procdff$739 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:329.5-332.76|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
804 not 1 274 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:323$237 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:323.31-323.36|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
805 and 1 284 804 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$254 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.21-354.36|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
806 and 1 805 28 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$255 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.21-354.46|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
807 redor 1 231 $flatten\byte_controller.\bit_controller.$reduce_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$256 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.51-354.59|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
808 and 1 807 296 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$257 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.51-354.75|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
809 not 1 241 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$258 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.78-354.87|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
810 and 1 808 809 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$259 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.51-354.87|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
811 or 1 806 810 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354$260 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:354.20-354.88|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
812 ite 1 11 14 811 $flatten\byte_controller.\bit_controller.$procmux$384 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:351.16-351.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:351.12-354.89|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
813 ite 1 23 812 14 $auto$ff.cc:521:unmap_srst$948
814 next 1 128 813 $flatten\byte_controller.\bit_controller.$procdff$737 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:348.5-354.89|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
815 eq 1 199 592 $flatten\byte_controller.$procmux$449_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
816 ite 1 815 774 14
817 ite 1 78 14 16 $flatten\byte_controller.$procmux$452 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.17-322.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.21-310.25
818 ite 1 182 817 14 $flatten\byte_controller.$procmux$454 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
819 uext 196 636 1
820 eq 1 199 819 $flatten\byte_controller.$procmux$456_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
821 ite 1 820 818 816 $flatten\byte_controller.$procmux$448 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
822 ite 1 784 14 821 $flatten\byte_controller.$procmux$458 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
823 ite 1 23 822 14 $auto$ff.cc:521:unmap_srst$898
824 next 1 133 823 $flatten\byte_controller.$procdff$755 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
825 ite 5 308 419 710 $ternary$i2c_master_top.v:184$119 ; i2c_master_top.v:184.5-184.61
826 eq 1 6 825 $procmux$692_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
827 ite 9 826 10 144 $procmux$691 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
828 ite 5 305 416 715 $ternary$i2c_master_top.v:183$118 ; i2c_master_top.v:183.5-183.61
829 eq 1 6 828 $procmux$672_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
830 ite 9 829 144 827 $procmux$693 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
831 ite 5 302 413 167 $ternary$i2c_master_top.v:182$117 ; i2c_master_top.v:182.5-182.61
832 eq 1 6 831 $procmux$674_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
833 ite 9 832 144 830 $procmux$695 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
834 ite 9 581 833 144 $procmux$697 ; i2c_master_top.v:181.15-181.22|i2c_master_top.v:181.12-187.10
835 ite 9 317 428 43 $ternary$i2c_master_top.v:179$115 ; i2c_master_top.v:179.15-179.69
836 ite 9 11 835 834 $procmux$700 ; i2c_master_top.v:177.15-177.23|i2c_master_top.v:177.12-187.10
837 ite 9 23 836 142 $auto$async2sync.cc:152:execute$893
838 next 9 143 837 $procdff$771 ; i2c_master_top.v:173.3-187.10
839 ite 5 311 422 706 $ternary$i2c_master_top.v:185$120 ; i2c_master_top.v:185.5-185.61
840 eq 1 6 839 $procmux$703_CMP0 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
841 ite 9 840 10 165 $procmux$702 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
842 ite 9 826 165 841 $procmux$704 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
843 ite 9 829 165 842 $procmux$706 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
844 ite 9 832 165 843 $procmux$708 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
845 ite 9 581 844 165 $procmux$710 ; i2c_master_top.v:181.15-181.22|i2c_master_top.v:181.12-187.10
846 ite 9 320 431 43 $ternary$i2c_master_top.v:180$116 ; i2c_master_top.v:180.15-180.69
847 ite 9 11 846 845 $procmux$713 ; i2c_master_top.v:177.15-177.23|i2c_master_top.v:177.12-187.10
848 ite 9 23 847 163 $auto$async2sync.cc:152:execute$897
849 next 9 164 848 $procdff$772 ; i2c_master_top.v:173.3-187.10
850 uext 5 16 2
851 sub 5 169 850 $flatten\byte_controller.$sub$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:192$181 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:192.17-192.28
852 ite 5 98 851 169 $flatten\byte_controller.$procmux$604 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:191.9-192.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:191.13-191.18
853 ite 5 123 256 852 $flatten\byte_controller.$procmux$607 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:189.9-192.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:189.13-189.15
854 ite 5 11 167 853 $flatten\byte_controller.$procmux$610 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:187.9-192.29|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:187.13-187.16
855 ite 5 23 854 167 $auto$ff.cc:521:unmap_srst$912
856 next 5 168 855 $flatten\byte_controller.$procdff$762 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:184.2-192.29
857 slice 1 95 7 7
858 ite 1 182 16 216 $flatten\byte_controller.$procmux$494 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
859 ite 1 820 858 857
860 ite 1 182 216 857 $flatten\byte_controller.$procmux$498 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.12-305.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.16-290.24
861 ite 1 776 860 859 $flatten\byte_controller.$procmux$496 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
862 ite 1 784 14 861 $flatten\byte_controller.$procmux$502 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
863 ite 1 23 862 14 $auto$ff.cc:521:unmap_srst$904
864 next 1 171 863 $flatten\byte_controller.$procdff$758 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
865 not 1 248 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:359$262 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:359.18-359.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
866 and 1 271 865 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:359$263 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:359.11-359.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
867 ite 1 866 274 174 $flatten\byte_controller.\bit_controller.$procmux$381 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:359.11-359.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:359.7-359.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
868 next 1 174 867 $flatten\byte_controller.\bit_controller.$procdff$736 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:358.5-359.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
869 ite 176 182 177 179 $flatten\byte_controller.$procmux$550 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.12-340.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.16-333.24
870 ite 176 815 869 179
871 ite 220 78 642 221 $flatten\byte_controller.$procmux$556 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.17-322.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.21-310.25
872 concat 176 221 871
873 ite 176 182 872 179 $flatten\byte_controller.$procmux$558 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
874 ite 176 820 873 870
875 const 176 0100
876 ite 176 778 636 875 $flatten\byte_controller.$procmux$562 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.18-301.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.22-292.30
877 ite 176 182 876 179 $flatten\byte_controller.$procmux$564 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.12-305.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.16-290.24
878 ite 176 776 877 874
879 ite 176 778 875 636 $flatten\byte_controller.$procmux$523 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.14-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:277.18-277.26
880 ite 176 182 879 179 $flatten\byte_controller.$procmux$570 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.12-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.16-276.24
881 ite 176 782 880 878
882 ite 176 119 636 875 $flatten\byte_controller.$procmux$574 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.18-270.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.22-261.26
883 ite 176 182 882 179 $flatten\byte_controller.$procmux$576 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.12-273.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.16-259.24
884 ite 176 789 883 881
885 ite 5 64 639 710 $flatten\byte_controller.$procmux$580 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.27-244.32
886 concat 176 14 885
887 ite 176 119 636 886 $flatten\byte_controller.$procmux$583 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.27-239.31
888 const 176 0001
889 ite 176 92 888 887 $flatten\byte_controller.$procmux$586 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.18-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.22-234.27
890 ite 176 136 889 179 $flatten\byte_controller.$procmux$588 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.12-256.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.16-232.18
891 ite 176 793 890 884 $flatten\byte_controller.$procmux$552 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
892 ite 176 784 177 891 $flatten\byte_controller.$procmux$592 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
893 ite 176 23 892 177 $auto$ff.cc:521:unmap_srst$902
894 next 176 178 893 $flatten\byte_controller.$procdff$757 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
895 concat 220 591 587
896 concat 5 614 895
897 concat 176 594 896
898 redor 1 897 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$779
899 ite 1 898 16 14 $flatten\byte_controller.\bit_controller.$procmux$268 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
900 ite 1 236 899 14 $flatten\byte_controller.\bit_controller.$procmux$273 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.15-405.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.11-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
901 ite 1 657 14 900 $flatten\byte_controller.\bit_controller.$procmux$276 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.16-393.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.12-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
902 ite 1 23 901 14 $auto$ff.cc:521:unmap_srst$958
903 next 1 181 902 $flatten\byte_controller.\bit_controller.$procdff$731 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:384.5-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
904 ite 9 832 10 719 $procmux$683 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
905 ite 9 581 904 719 $procmux$685 ; i2c_master_top.v:181.15-181.22|i2c_master_top.v:181.12-187.10
906 ite 185 314 425 186 $ternary$i2c_master_top.v:178$114 ; i2c_master_top.v:178.16-178.74
907 slice 9 906 7 0
908 ite 9 11 907 905 $procmux$688 ; i2c_master_top.v:177.15-177.23|i2c_master_top.v:177.12-187.10
909 ite 9 829 10 714 $procmux$671 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
910 ite 9 832 714 909 $procmux$673 ; i2c_master_top.v:0.0-0.0|i2c_master_top.v:181.24-187.10
911 ite 9 581 910 714 $procmux$675 ; i2c_master_top.v:181.15-181.22|i2c_master_top.v:181.12-187.10
912 slice 9 906 15 8
913 ite 9 11 912 911 $procmux$678 ; i2c_master_top.v:177.15-177.23|i2c_master_top.v:177.12-187.10
914 concat 185 913 908
915 ite 185 23 914 191 $auto$async2sync.cc:152:execute$889
916 next 185 192 915 $procdff$770 ; i2c_master_top.v:173.3-187.10
917 ite 196 182 197 199 $flatten\byte_controller.$procmux$505 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.12-340.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:333.16-333.24
918 ite 196 815 917 199
919 ite 196 78 592 197 $flatten\byte_controller.$procmux$511 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.17-322.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:310.21-310.25
920 ite 196 182 919 199 $flatten\byte_controller.$procmux$513 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
921 ite 196 820 920 918
922 const 176 0010
923 ite 176 778 922 636 $flatten\byte_controller.$procmux$517 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.18-301.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:292.22-292.30
924 concat 196 14 923
925 ite 196 182 924 199 $flatten\byte_controller.$procmux$519 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.12-305.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:290.16-290.24
926 ite 196 776 925 921
927 concat 196 14 879
928 ite 196 182 927 199 $flatten\byte_controller.$procmux$525 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.12-287.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:276.16-276.24
929 ite 196 782 928 926
930 ite 5 119 710 639 $flatten\byte_controller.$procmux$529 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.18-270.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:261.22-261.26
931 concat 196 221 930
932 ite 196 182 931 199 $flatten\byte_controller.$procmux$531 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.12-273.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:259.16-259.24
933 ite 196 789 932 929
934 const 196 00100
935 ite 196 64 934 592 $flatten\byte_controller.$procmux$535 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:244.27-244.32
936 const 196 00010
937 ite 196 119 936 935 $flatten\byte_controller.$procmux$538 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.23-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:239.27-239.31
938 const 196 00001
939 ite 196 92 938 937 $flatten\byte_controller.$procmux$541 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.18-253.23|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:234.22-234.27
940 ite 196 136 939 199 $flatten\byte_controller.$procmux$543 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.12-256.17|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:232.16-232.18
941 ite 196 793 940 933 $flatten\byte_controller.$procmux$507 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
942 ite 196 784 197 941 $flatten\byte_controller.$procmux$547 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
943 ite 196 23 942 197 $auto$ff.cc:521:unmap_srst$910
944 next 196 198 943 $flatten\byte_controller.$procdff$761 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
945 ite 1 182 174 202 $flatten\byte_controller.$procmux$597 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.12-330.37|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:308.16-308.24
946 ite 1 820 945 202 $flatten\byte_controller.$procmux$599 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:230.8-342.15|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:0.0-0.0
947 ite 1 784 14 946 $flatten\byte_controller.$procmux$602 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.9-343.7|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:212.13-212.25
948 ite 1 23 947 14 $auto$ff.cc:521:unmap_srst$900
949 next 1 201 948 $flatten\byte_controller.$procdff$756 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:201.2-343.7
950 slice 1 223 0 0
951 concat 220 950 3
952 ite 220 11 221 951 $flatten\byte_controller.\bit_controller.$procmux$432 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:241.16-241.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:241.12-250.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
953 ite 220 23 952 221 $auto$ff.cc:521:unmap_srst$924
954 next 220 222 953 $flatten\byte_controller.\bit_controller.$procdff$749 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:235.5-250.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
955 slice 1 226 0 0
956 concat 220 955 4
957 ite 220 11 221 956 $flatten\byte_controller.\bit_controller.$procmux$429 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:241.16-241.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:241.12-250.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
958 ite 220 23 957 221 $auto$ff.cc:521:unmap_srst$922
959 next 220 225 958 $flatten\byte_controller.\bit_controller.$procdff$750 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:235.5-250.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
960 ite 228 898 229 231
961 const 228 010000000000000000
962 ite 228 617 961 960
963 const 228 001000000000000000
964 ite 228 621 963 962
965 const 228 000100000000000000
966 ite 228 597 965 964
967 const 228 000001000000000000
968 ite 228 625 967 966
969 const 228 000000100000000000
970 ite 228 629 969 968
971 const 228 000000010000000000
972 ite 228 601 971 970
973 const 228 000000000100000000
974 ite 228 632 973 972
975 const 228 000000000010000000
976 ite 228 635 975 974
977 const 228 000000000001000000
978 ite 228 604 977 976
979 const 228 000000000000010000
980 ite 228 638 979 978
981 const 228 000000000000001000
982 ite 228 641 981 980
983 const 228 000000000000000100
984 ite 228 644 983 982
985 const 228 000000000000000010
986 ite 228 667 985 984
987 const 263 00001000000000
988 eq 1 179 636 $flatten\byte_controller.\bit_controller.$procmux$324_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:410.25-416.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
989 ite 263 988 987 264
990 uext 176 639 1
991 eq 1 179 990 $flatten\byte_controller.\bit_controller.$procmux$325_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:410.25-416.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
992 ite 263 991 595 989
993 const 263 00000000100000
994 uext 176 642 2
995 eq 1 179 994 $flatten\byte_controller.\bit_controller.$eq$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:346$250 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:346.26-346.40|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
996 ite 263 995 993 992
997 const 263 00000000000001
998 uext 176 16 3
999 eq 1 179 998 $flatten\byte_controller.\bit_controller.$procmux$327_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:410.25-416.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1000 ite 263 999 997 996 $flatten\byte_controller.\bit_controller.$procmux$323 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:410.25-416.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1001 concat 228 177 1000
1002 redor 1 231
1003 not 1 1002 $flatten\byte_controller.\bit_controller.$procmux$297_CMP0 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1004 ite 228 1003 1001 986 $flatten\byte_controller.\bit_controller.$procmux$304 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1005 ite 228 236 1004 231 $flatten\byte_controller.\bit_controller.$procmux$329 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.15-405.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.11-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1006 ite 228 657 229 1005 $flatten\byte_controller.\bit_controller.$procmux$332 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.16-393.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.12-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1007 ite 228 23 1006 229 $auto$ff.cc:521:unmap_srst$952
1008 next 228 230 1007 $flatten\byte_controller.\bit_controller.$procdff$734 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:384.5-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1009 redor 1 245 $flatten\byte_controller.\bit_controller.$reduce_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214$202 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.23-214.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1010 not 1 1009 $flatten\byte_controller.\bit_controller.$logic_not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214$203 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.23-214.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1011 or 1 11 1010 $flatten\byte_controller.\bit_controller.$logic_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214$204 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.16-214.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1012 not 1 156 $flatten\byte_controller.\bit_controller.$logic_not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214$205 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.32-214.36|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1013 or 1 1011 1012 $flatten\byte_controller.\bit_controller.$logic_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214$206 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.16-214.36|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1014 or 1 1013 281 $flatten\byte_controller.\bit_controller.$logic_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214$207 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.16-214.48|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1015 ite 1 1014 16 14 $flatten\byte_controller.\bit_controller.$procmux$437 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.16-214.48|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.12-228.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1016 ite 1 23 1015 16 $auto$ff.cc:521:unmap_srst$920
1017 next 1 235 1016 $flatten\byte_controller.\bit_controller.$procdff$751 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:208.5-228.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1018 ite 1 236 995 241 $flatten\byte_controller.\bit_controller.$procmux$386 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:345.16-345.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:345.12-346.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1019 ite 1 11 14 1018 $flatten\byte_controller.\bit_controller.$procmux$389 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:343.16-343.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:343.12-346.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1020 ite 1 23 1019 14 $auto$ff.cc:521:unmap_srst$946
1021 next 1 240 1020 $flatten\byte_controller.\bit_controller.$procdff$738 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:340.5-346.41|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1022 uext 185 16 15
1023 sub 185 245 1022 $flatten\byte_controller.\bit_controller.$sub$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:226$208 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:226.24-226.35|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1024 ite 185 290 245 1023 $flatten\byte_controller.\bit_controller.$procmux$440 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:219.16-219.26|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:219.12-228.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1025 ite 185 1014 193 1024 $flatten\byte_controller.\bit_controller.$procmux$443 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.16-214.48|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:214.12-228.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1026 ite 185 23 1025 243 $auto$ff.cc:521:unmap_srst$918
1027 next 185 244 1026 $flatten\byte_controller.\bit_controller.$procdff$752 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:208.5-228.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1028 ite 1 11 16 271 $flatten\byte_controller.\bit_controller.$procmux$404 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.16-289.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.12-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1029 ite 1 23 1028 16 $auto$ff.cc:521:unmap_srst$934
1030 next 1 247 1029 $flatten\byte_controller.\bit_controller.$procdff$744 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:280.5-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1031 ite 1 11 16 274 $flatten\byte_controller.\bit_controller.$procmux$401 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.16-289.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.12-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1032 ite 1 23 1031 16 $auto$ff.cc:521:unmap_srst$932
1033 next 1 250 1032 $flatten\byte_controller.\bit_controller.$procdff$745 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:280.5-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1034 next 1 254 24 $flatten\byte_controller.\bit_controller.$procdff$754 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:193.5-194.30|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1035 slice 1 223 1 1
1036 slice 220 258 1 0
1037 concat 5 1036 1035
1038 redor 1 266 $flatten\byte_controller.\bit_controller.$reduce_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:257$215 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:257.16-257.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1039 ite 5 1038 258 1037 $flatten\byte_controller.\bit_controller.$procmux$417 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:272.16-272.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:272.12-276.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1040 ite 5 11 256 1039 $flatten\byte_controller.\bit_controller.$procmux$420 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:267.16-267.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:267.12-276.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1041 ite 5 23 1040 256 $auto$ff.cc:521:unmap_srst$930
1042 next 5 257 1041 $flatten\byte_controller.\bit_controller.$procdff$746 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:261.5-276.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1043 slice 1 226 1 1
1044 slice 220 261 1 0
1045 concat 5 1044 1043
1046 ite 5 1038 261 1045 $flatten\byte_controller.\bit_controller.$procmux$412 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:272.16-272.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:272.12-276.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1047 ite 5 11 256 1046 $flatten\byte_controller.\bit_controller.$procmux$415 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:267.16-267.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:267.12-276.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1048 ite 5 23 1047 256 $auto$ff.cc:521:unmap_srst$928
1049 next 5 260 1048 $flatten\byte_controller.\bit_controller.$procdff$747 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:261.5-276.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1050 slice 263 193 15 2
1051 uext 263 16 13
1052 sub 263 266 1051 $flatten\byte_controller.\bit_controller.$sub$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:258$218 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:258.44-258.57|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1053 ite 263 1038 1052 1050 $flatten\byte_controller.\bit_controller.$procmux$423 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:257.16-257.28|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:257.12-258.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1054 or 1 11 1012 $flatten\byte_controller.\bit_controller.$logic_or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:256$214 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:256.16-256.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1055 ite 263 1054 264 1053 $flatten\byte_controller.\bit_controller.$procmux$426 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:256.16-256.27|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:256.12-258.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1056 ite 263 23 1055 264 $auto$ff.cc:521:unmap_srst$926
1057 next 263 265 1056 $flatten\byte_controller.\bit_controller.$procdff$748 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:254.5-258.58|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1058 slice 220 258 2 1
1059 redand 1 1058 $flatten\byte_controller.\bit_controller.$reduce_and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299$225 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299.22-299.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1060 slice 220 258 1 0
1061 redand 1 1060 $flatten\byte_controller.\bit_controller.$reduce_and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299$226 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299.35-299.45|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1062 or 1 1059 1061 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299$227 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299.22-299.45|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1063 slice 1 258 2 2
1064 slice 1 258 0 0
1065 and 1 1063 1064 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299$228 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299.49-299.66|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1066 or 1 1062 1065 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299$229 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:299.22-299.67|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1067 ite 1 11 16 1066 $flatten\byte_controller.\bit_controller.$procmux$410 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.16-289.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.12-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1068 ite 1 23 1067 16 $auto$ff.cc:521:unmap_srst$938
1069 next 1 270 1068 $flatten\byte_controller.\bit_controller.$procdff$742 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:280.5-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1070 slice 220 261 2 1
1071 redand 1 1070 $flatten\byte_controller.\bit_controller.$reduce_and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300$230 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300.22-300.32|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1072 slice 220 261 1 0
1073 redand 1 1072 $flatten\byte_controller.\bit_controller.$reduce_and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300$231 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300.35-300.45|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1074 or 1 1071 1073 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300$232 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300.22-300.45|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1075 slice 1 261 2 2
1076 slice 1 261 0 0
1077 and 1 1075 1076 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300$233 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300.49-300.66|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1078 or 1 1074 1077 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300$234 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:300.22-300.67|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1079 ite 1 11 16 1078 $flatten\byte_controller.\bit_controller.$procmux$407 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.16-289.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:289.12-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1080 ite 1 23 1079 16 $auto$ff.cc:521:unmap_srst$936
1081 next 1 273 1080 $flatten\byte_controller.\bit_controller.$procdff$743 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:280.5-304.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1082 concat 220 591 587
1083 concat 5 614 1082
1084 concat 176 594 1083
1085 concat 196 621 1084
1086 concat 571 597 1085
1087 concat 573 625 1086
1088 concat 9 629 1087
1089 concat 531 601 1088
1090 concat 598 632 1089
1091 concat 626 635 1090
1092 concat 622 604 1091
1093 concat 588 638 1092
1094 concat 263 641 1093
1095 concat 618 644 1094
1096 concat 185 667 1095
1097 concat 584 1003 1096
1098 redor 1 1097 $flatten\byte_controller.\bit_controller.$auto$opt_reduce.cc:128:opt_pmux$777
1099 ite 1 1098 14 284
1100 ite 1 617 16 1099 $flatten\byte_controller.\bit_controller.$procmux$279 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:0.0-0.0|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:406.15-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1101 ite 1 236 1100 284 $flatten\byte_controller.\bit_controller.$procmux$298 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.15-405.21|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:405.11-568.22|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1102 ite 1 657 14 1101 $flatten\byte_controller.\bit_controller.$procmux$301 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.16-393.24|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:393.12-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1103 ite 1 23 1102 14 $auto$ff.cc:521:unmap_srst$950
1104 next 1 283 1103 $flatten\byte_controller.\bit_controller.$procdff$735 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:384.5-569.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1105 not 1 254 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200$190 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200.45-200.54|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1106 and 1 24 1105 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200$191 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200.35-200.54|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1107 and 1 1106 279 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200$193 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200.35-200.62|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1108 and 1 290 279 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200$195 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200.67-200.85|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1109 or 1 1107 1108 $flatten\byte_controller.\bit_controller.$or$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200$196 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:200.34-200.86|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1110 ite 1 23 1109 14 $auto$ff.cc:521:unmap_srst$916
1111 next 1 289 1110 $flatten\byte_controller.\bit_controller.$procdff$753 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:198.5-200.87|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1112 and 1 804 251 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:323$238 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:323.31-323.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1113 and 1 1112 271 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:323$239 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:323.31-323.51|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1114 ite 1 11 14 1113 $flatten\byte_controller.\bit_controller.$procmux$398 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:316.16-316.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:316.12-325.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1115 ite 1 23 1114 14 $auto$ff.cc:521:unmap_srst$942
1116 next 1 292 1115 $flatten\byte_controller.\bit_controller.$procdff$740 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:310.5-325.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1117 not 1 251 $flatten\byte_controller.\bit_controller.$not$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:324$240 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:324.39-324.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1118 and 1 274 1117 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:324$241 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:324.32-324.44|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1119 and 1 1118 271 $flatten\byte_controller.\bit_controller.$and$/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:324$242 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:324.32-324.51|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1120 ite 1 11 14 1119 $flatten\byte_controller.\bit_controller.$procmux$395 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:316.16-316.19|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:316.12-325.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1121 ite 1 23 1120 14 $auto$ff.cc:521:unmap_srst$940
1122 next 1 295 1121 $flatten\byte_controller.\bit_controller.$procdff$741 ; i2c_master_top.v:216.3-240.4|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_bit_ctrl.v:310.5-325.10|/home/kevin/d/rtl-bug-fix-synthesis/benchmarks/cirfix/opencores/i2c/i2c_master_byte_ctrl.v:146.22-164.3
1123 not 1 92 $not$i2c_master_top.v:254$159 ; i2c_master_top.v:254.28-254.32
1124 and 1 523 1123 $and$i2c_master_top.v:254$160 ; i2c_master_top.v:254.23-254.32
1125 or 1 129 1124 $or$i2c_master_top.v:254$161 ; i2c_master_top.v:254.14-254.32
1126 ite 1 360 471 14 $ternary$i2c_master_top.v:249$155 ; i2c_master_top.v:249.14-249.68
1127 ite 1 11 1126 1125 $procmux$633 ; i2c_master_top.v:248.15-248.23|i2c_master_top.v:248.12-258.6
1128 ite 1 23 1127 521 $auto$async2sync.cc:152:execute$881
1129 next 1 522 1128 $procdff$768 ; i2c_master_top.v:243.3-258.6
1130 or 1 755 554 $or$i2c_master_top.v:257$164 ; i2c_master_top.v:257.21-257.45
1131 not 1 541 $not$i2c_master_top.v:257$165 ; i2c_master_top.v:257.49-257.54
1132 and 1 1130 1131 $and$i2c_master_top.v:257$166 ; i2c_master_top.v:257.20-257.54
1133 ite 1 369 480 14 $ternary$i2c_master_top.v:252$158 ; i2c_master_top.v:252.20-252.74
1134 ite 1 11 1133 1132 $procmux$624 ; i2c_master_top.v:248.15-248.23|i2c_master_top.v:248.12-258.6
1135 ite 1 23 1134 552 $auto$async2sync.cc:152:execute$877
1136 next 1 553 1135 $procdff$767 ; i2c_master_top.v:243.3-258.6
1137 ite 1 363 474 14 $ternary$i2c_master_top.v:250$156 ; i2c_master_top.v:250.17-250.71
1138 ite 1 11 1137 202 $procmux$630 ; i2c_master_top.v:248.15-248.23|i2c_master_top.v:248.12-258.6
1139 ite 1 23 1138 560 $auto$async2sync.cc:152:execute$869
1140 next 1 561 1139 $procdff$765 ; i2c_master_top.v:243.3-258.6
1141 or 1 119 64 $or$i2c_master_top.v:256$162 ; i2c_master_top.v:256.15-256.22
1142 ite 1 366 477 14 $ternary$i2c_master_top.v:251$157 ; i2c_master_top.v:251.15-251.69
1143 ite 1 11 1142 1141 $procmux$627 ; i2c_master_top.v:248.15-248.23|i2c_master_top.v:248.12-258.6
1144 ite 1 23 1143 565 $auto$async2sync.cc:152:execute$873
1145 next 1 566 1144 $procdff$766 ; i2c_master_top.v:243.3-258.6
; end of yosys output
