#ifndef __INC_HALMAC_REG_8710C_H
#define __INC_HALMAC_REG_8710C_H

#define REG_SYS_PWC_CTRL_8710C 0x0000
#define REG_WL_CLK_CTRL_8710C 0x0002
#define REG_WL_FUNC_EN_8710C 0x0004
#define REG_WL_CKDIV_CTRL_8710C 0x0008
#define REG_WL_PMC_CTRL_8710C 0x0020
#define REG_WL_SYSCONFIG_8710C 0x0024
#define REG_BT_STATUS_8710C 0x0040
#define REG_WL_AFE_CTRL_8710C 0x0050
#define REG_WL_AFE_CTRL1_8710C 0x0054
#define REG_WL_AFE_CTRL2_8710C 0x0058
#define REG_WL_AFE_CTRL3_8710C 0x005C
#define REG_WL_PIN_FUNC_CTRL0_8710C 0x0070
#define REG_WL_PIN_FUNC_CTRL1_8710C 0x0074
#define REG_WL_PMC_IMR_8710C 0x0080
#define REG_WL_PMC_ISR_8710C 0x0084
#define REG_RPWM_V1_8710C 0x008C
#define REG_8051FW_CTRL_V1_8710C 0x0090
#define REG_8051FW_TST_CONFIG_8710C 0x0094
#define REG_C2H_EVENT_1_8710C 0x0098
#define REG_USB_HOST_INDIRECT_DATA_8710C 0x009C
#define REG_BIST_RPT_8710C 0x00D4
#define REG_WL_STATUS_8710C 0x00F0
#define REG_WL_PMCFSM_MON_8710C 0x00F4
#define REG_USB_HOST_INDIRECT_ADDR_8710C 0x00F8
#define REG_CR_8710C 0x0100
#define REG_PBP_8710C 0x0104
#define REG_PKT_BUFF_ACCESS_CTRL_8710C 0x0106
#define REG_TSF_CLK_STATE_8710C 0x0108
#define REG_TXDMA_PQ_MAP_8710C 0x010C
#define REG_TRXFF_BNDY_8710C 0x0114
#define REG_PTA_I2C_MBOX_8710C 0x0118
#define REG_RXFF_PTR_8710C 0x011C
#define REG_FEIMR_8710C 0x0120
#define REG_FEISR_8710C 0x0124
#define REG_CPWM_8710C 0x012C
#define REG_FWIMR_8710C 0x0130
#define REG_FWISR_8710C 0x0134
#define REG_FTIMR_8710C 0x0138
#define REG_FTISR_8710C 0x013C
#define REG_PKTBUF_DBG_CTRL_8710C 0x0140
#define REG_PKTBUF_DBG_DATA_L_8710C 0x0144
#define REG_PKTBUF_DBG_DATA_H_8710C 0x0148
#define REG_CPWM2_8710C 0x014C
#define REG_TC0_CTRL_8710C 0x0150
#define REG_TC1_CTRL_8710C 0x0154
#define REG_TC2_CTRL_8710C 0x0158
#define REG_TC3_CTRL_8710C 0x015C
#define REG_TC4_CTRL_8710C 0x0160
#define REG_TCUNIT_BASE_8710C 0x0164
#define REG_TC5_CTRL_8710C 0x0168
#define REG_TC6_CTRL_8710C 0x016C
#define REG_MBIST_FAIL_8710C 0x0170
#define REG_MBIST_START_PAUSE_8710C 0x0174
#define REG_MBIST_DONE_8710C 0x0178
#define REG_MBIST_ROM_CRC_DATA_8710C 0x017C
#define REG_AES_DECRPT_DATA_8710C 0x0180
#define REG_AES_DECRPT_CFG_8710C 0x0184
#define REG_TMETER_8710C 0x0190
#define REG_OSC_32K_CTRL_8710C 0x0194
#define REG_32K_CAL_REG1_8710C 0x0198
#define REG_C2HEVT_8710C 0x01A0
#define REG_SW_DEFINED_PAGE1_8710C 0x01B8
#define REG_MCUTST_I_8710C 0x01C0
#define REG_MCUTST_II_8710C 0x01C4
#define REG_FMETHR_8710C 0x01C8
#define REG_HMETFR_8710C 0x01CC
#define REG_HMEBOX0_8710C 0x01D0
#define REG_HMEBOX1_8710C 0x01D4
#define REG_HMEBOX2_8710C 0x01D8
#define REG_HMEBOX3_8710C 0x01DC
#define REG_LLT_INIT_8710C 0x01E0
#define REG_GENTST_8710C 0x01E4
#define REG_BB_ACCESS_CTRL_8710C 0x01E8
#define REG_BB_ACCESS_DATA_8710C 0x01EC
#define REG_HMEBOX_E0_8710C 0x01F0
#define REG_HMEBOX_E1_8710C 0x01F4
#define REG_HMEBOX_E2_8710C 0x01F8
#define REG_HMEBOX_E3_8710C 0x01FC
#define REG_RQPN_CTRL_HLPQ_8710C 0x0200
#define REG_FIFOPAGE_INFO_8710C 0x0204
#define REG_DWBCN0_CTRL_8710C 0x0208
#define REG_TXDMA_OFFSET_CHK_8710C 0x020C
#define REG_TXDMA_STATUS_8710C 0x0210
#define REG_RQPN_NPQ_8710C 0x0214
#define REG_TQPNT1_8710C 0x0218
#define REG_TQPNT2_8710C 0x021C
#define REG_TDE_DEBUG_8710C 0x0220
#define REG_AUTO_LLT_8710C 0x0224
#define REG_DWBCN1_CTRL_8710C 0x0228
#define REG_H2C_HEAD_8710C 0x0244
#define REG_H2C_TAIL_8710C 0x0248
#define REG_H2C_READ_ADDR_8710C 0x024C
#define REG_H2C_WR_ADDR_8710C 0x0250
#define REG_H2C_INFO_8710C 0x0254
#define REG_RXDMA_AGG_PG_TH_8710C 0x0280
#define REG_RXPKT_NUM_8710C 0x0284
#define REG_RXDMA_STATUS_8710C 0x0288
#define REG_RXDMA_DPR_8710C 0x028C
#define REG_RXDMA_MODE_8710C 0x0290
#define REG_C2H_PKT_8710C 0x0294
#define REG_AXIDMA_CTRL_8710C 0x0300
#define REG_INT_MIG_8710C 0x0304
#define REG_BCNQ_TXBD_DESA_8710C 0x0308
#define REG_MGQ_TXBD_DESA_8710C 0x0310
#define REG_VOQ_TXBD_DESA_8710C 0x0318
#define REG_VIQ_TXBD_DESA_8710C 0x0320
#define REG_BEQ_TXBD_DESA_8710C 0x0328
#define REG_BKQ_TXBD_DESA_8710C 0x0330
#define REG_RXQ_RXBD_DESA_8710C 0x0338
#define REG_HI0Q_TXBD_DESA_8710C 0x0340
#define REG_HI1Q_TXBD_DESA_8710C 0x0348
#define REG_HI2Q_TXBD_DESA_8710C 0x0350
#define REG_HI3Q_TXBD_DESA_8710C 0x0358
#define REG_HI4Q_TXBD_DESA_8710C 0x0360
#define REG_HI5Q_TXBD_DESA_8710C 0x0368
#define REG_HI6Q_TXBD_DESA_8710C 0x0370
#define REG_HI7Q_TXBD_DESA_8710C 0x0378
#define REG_MGQ_TXBD_NUM_8710C 0x0380
#define REG_RX_RXBD_NUM_8710C 0x0382
#define REG_VOQ_TXBD_NUM_8710C 0x0384
#define REG_VIQ_TXBD_NUM_8710C 0x0386
#define REG_BEQ_TXBD_NUM_8710C 0x0388
#define REG_BKQ_TXBD_NUM_8710C 0x038A
#define REG_HI0Q_TXBD_NUM_8710C 0x038C
#define REG_HI1Q_TXBD_NUM_8710C 0x038E
#define REG_HI2Q_TXBD_NUM_8710C 0x0390
#define REG_HI3Q_TXBD_NUM_8710C 0x0392
#define REG_HI4Q_TXBD_NUM_8710C 0x0394
#define REG_HI5Q_TXBD_NUM_8710C 0x0396
#define REG_HI6Q_TXBD_NUM_8710C 0x0398
#define REG_HI7Q_TXBD_NUM_8710C 0x039A
#define REG_TSFTIMER_HCI_8710C 0x039C
#define REG_BD_RWPTR_CLR_8710C 0x039C
#define REG_VOQ_TXBD_IDX_8710C 0x03A0
#define REG_VIQ_TXBD_IDX_8710C 0x03A4
#define REG_BEQ_TXBD_IDX_8710C 0x03A8
#define REG_BKQ_TXBD_IDX_8710C 0x03AC
#define REG_MGQ_TXBD_IDX_8710C 0x03B0
#define REG_RXQ_RXBD_IDX_8710C 0x03B4
#define REG_HI0Q_TXBD_IDX_8710C 0x03B8
#define REG_HI1Q_TXBD_IDX_8710C 0x03BC
#define REG_HI2Q_TXBD_IDX_8710C 0x03C0
#define REG_HI3Q_TXBD_IDX_8710C 0x03C4
#define REG_HI4Q_TXBD_IDX_8710C 0x03C8
#define REG_HI5Q_TXBD_IDX_8710C 0x03CC
#define REG_HI6Q_TXBD_IDX_8710C 0x03D0
#define REG_HI7Q_TXBD_IDX_8710C 0x03D4
#define REG_DBG_SEL_V1_8710C 0x03D8
#define REG_AXI_HRPWM1_V1_8710C 0x03D9
#define REG_AXI_HCPWM1_V1_8710C 0x03DA
#define REG_AXI_CTRL2_8710C 0x03DB
#define REG_AXI_HRPWM2_V1_8710C 0x03DC
#define REG_AXI_HCPWM2_V1_8710C 0x03DE
#define REG_AXI_H2C_MSG_V1_8710C 0x03E0
#define REG_AXI_C2H_MSG_V1_8710C 0x03E4
#define REG_AXIDMA_ISR_8710C 0x03E8
#define REG_AXIDMA_IMR_8710C 0x03EC
#define REG_DBG_FLAG_V1_8710C 0x03F0
#define REG_AXIDMA_MIX_CFG_8710C 0x03F8
#define REG_HCI_MIX_CFG_8710C 0x03FC
#define REG_Q0_INFO_8710C 0x0400
#define REG_Q1_INFO_8710C 0x0404
#define REG_Q2_INFO_8710C 0x0408
#define REG_Q3_INFO_8710C 0x040C
#define REG_MGQ_INFO_8710C 0x0410
#define REG_HIQ_INFO_8710C 0x0414
#define REG_BCNQ_INFO_8710C 0x0418
#define REG_TXPKT_EMPTY_8710C 0x041A
#define REG_CPU_MGQ_INFO_8710C 0x041C
#define REG_FWHW_TXQ_CTRL_8710C 0x0420
#define REG_HWSEQ_CTRL_8710C 0x0423
#define REG_BCNQ_BDNY_8710C 0x0424
#define REG_MGQ_BDNY_8710C 0x0425
#define REG_LIFETIME_EN_8710C 0x0426
#define REG_FW_FREE_TAIL_8710C 0x0427
#define REG_SPEC_SIFS_8710C 0x0428
#define REG_RETRY_LIMIT_8710C 0x042A
#define REG_TXBF_CTRL_8710C 0x042C
#define REG_DARFRC_8710C 0x0430
#define REG_RARFRC_8710C 0x0438
#define REG_RRSR_8710C 0x0440
#define REG_ARFR0_8710C 0x0444
#define REG_ARFR1_V1_8710C 0x044C
#define REG_CCK_CHECK_8710C 0x0454
#define REG_BCNQ2_BDNY_8710C 0x0455
#define REG_AMPDU_MAX_TIME_8710C 0x0456
#define REG_BCNQ1_BDNY_8710C 0x0457
#define REG_AMPDU_MAX_LENGTH_8710C 0x0458
#define REG_ACQ_STOP_8710C 0x045C
#define REG_WMAC_LBK_BUF_HD_8710C 0x045D
#define REG_NDPA_OPT_CTRL_8710C 0x045F
#define REG_RD_RESP_PKT_TH_8710C 0x0463
#define REG_CMDQ_INFO_8710C 0x0464
#define REG_Q4_INFO_8710C 0x0468
#define REG_Q5_INFO_8710C 0x046C
#define REG_Q6_INFO_8710C 0x0470
#define REG_Q7_INFO_8710C 0x0474
#define REG_TXRPT_CTRL_8710C 0x047C
#define REG_INIRTS_RATE_SEL_8710C 0x0480
#define REG_BASIC_CFEND_RATE_8710C 0x0481
#define REG_STBC_CFEND_RATE_8710C 0x0482
#define REG_DATA_SC_8710C 0x0483
#define REG_MACID_SLEEP3_8710C 0x0484
#define REG_MACID_SLEEP1_8710C 0x0488
#define REG_ARFR2_V1_8710C 0x048C
#define REG_ARFR3_V1_8710C 0x0494
#define REG_ARFR4_8710C 0x049C
#define REG_ARFR5_8710C 0x04A4
#define REG_TXRPT_START_OFFSET_8710C 0x04AC
#define REG_TRYING_CNT_TH_8710C 0x04B0
#define REG_POWER_STAGE1_8710C 0x04B4
#define REG_POWER_STAGE2_8710C 0x04B8
#define REG_SW_AMPDU_BURST_MODE_CTRL_8710C 0x04BC
#define REG_PKT_LIFE_TIME_8710C 0x04C0
#define REG_STBC_SETTING_8710C 0x04C4
#define REG_STBC_SETTING2_8710C 0x04C5
#define REG_QUEUE_CTRL_8710C 0x04C6
#define REG_SINGLE_AMPDU_CTRL_8710C 0x04C7
#define REG_PROT_MODE_CTRL_8710C 0x04C8
#define REG_BAR_MODE_CTRL_8710C 0x04CC
#define REG_RA_TRY_RATE_AGG_LMT_8710C 0x04CF
#define REG_MACID_SLEEP2_8710C 0x04D0
#define REG_MACID_SLEEP_8710C 0x04D4
#define REG_HW_SEQ0_8710C 0x04D8
#define REG_HW_SEQ1_8710C 0x04DA
#define REG_HW_SEQ2_8710C 0x04DC
#define REG_HW_SEQ3_8710C 0x04DE
#define REG_NULL_PKT_STATUS_8710C 0x04E0
#define REG_PTCL_ERR_STATUS_8710C 0x04E2
#define REG_PTCL_PKT_NUM_8710C 0x04E3
#define REG_BT_POLLUTE_PKT_CNT_8710C 0x04E8
#define REG_DROP_PKT_NUM_8710C 0x04EC
#define REG_PTCL_TX_RPT_8710C 0x04F0
#define REG_DUMMY_PAGE4_8710C 0x04FC
#define REG_MACID_RELEASE0_8710C 0x2434
#define REG_MACID_RELEASE1_8710C 0x2438
#define REG_MACID_RELEASE2_8710C 0x243C
#define REG_MACID_RELEASE3_8710C 0x2440
#define REG_MACID_RELEASE_SETTING_8710C 0x2444
#define REG_FAST_EDCA_VOVI_SETTING_8710C 0x2448
#define REG_FAST_EDCA_BEBK_SETTING_8710C 0x244C
#define REG_R_MACID_RELEASE_SUCCESS_0_8710C 0x2460
#define REG_R_MACID_RELEASE_SUCCESS_1_8710C 0x2464
#define REG_R_MACID_RELEASE_SUCCESS_2_8710C 0x2468
#define REG_R_MACID_RELEASE_SUCCESS_3_8710C 0x246C
#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8710C 0x247C
#define REG_NAN_INFO0_8710C 0x2480
#define REG_NAN_INFO1_8710C 0x2484
#define REG_NAN_INFO2_8710C 0x2488
#define REG_NAN_INFO3_8710C 0x248C
#define REG_NAN_INFO4_8710C 0x2490
#define REG_NAN_INFO5_8710C 0x2494
#define REG_NAN_INFO6_8710C 0x2498
#define REG_NAN_INFO7_8710C 0x249C
#define REG_NAN_INFO8_8710C 0x24A0
#define REG_NAN_INFO9_8710C 0x24A4
#define REG_EDCA_VO_PARAM_8710C 0x0500
#define REG_EDCA_VI_PARAM_8710C 0x0504
#define REG_EDCA_BE_PARAM_8710C 0x0508
#define REG_EDCA_BK_PARAM_8710C 0x050C
#define REG_BCNTCFG_8710C 0x0510
#define REG_PIFS_8710C 0x0512
#define REG_RDG_PIFS_8710C 0x0513
#define REG_SIFS_8710C 0x0514
#define REG_TSFTR_SYN_OFFSET_8710C 0x0518
#define REG_AGGR_BREAK_TIME_8710C 0x051A
#define REG_SLOT_8710C 0x051B
//#define REG_PS_TIMER_8710C 0x051C
#define REG_TX_PTCL_CTRL_8710C 0x0520
#define REG_TXPAUSE_8710C 0x0522
#define REG_DIS_TXREQ_CLR_8710C 0x0523
#define REG_RD_CTRL_8710C 0x0524
#define REG_MBSSID_CTRL_8710C 0x0526
#define REG_P2PPS_CTRL_8710C 0x0527
#define REG_PKT_LIFETIME_CTRL_8710C 0x0528
#define REG_P2PPS_SPEC_STATE_8710C 0x052B
#define REG_PS_TIMER_A_8710C 0x052C
#define REG_PS_TIMER_B_8710C 0x052C
#define REG_P2PON_DIS_TXTIME_8710C 0x0530
#define REG_TBTT_PROHIBIT_8710C 0x0540
#define REG_P2PPS_STATE_8710C 0x0543
#define REG_RD_NAV_NXT_8710C 0x0544
#define REG_NAV_PROT_LEN_8710C 0x0546
#define REG_FTM_SETTING_8710C 0x0548
#define REG_FTM_TSF_CNT_8710C 0x054C
#define REG_BCN_CTRL_8710C 0x0550
#define REG_BCN_CTRL1_8710C 0x0551
#define REG_MBID_NUM_8710C 0x0552
#define REG_DUAL_TSF_RST_8710C 0x0553
#define REG_MBSSID_BCN_SPACE_8710C 0x0554
#define REG_DRVERLYINT_8710C 0x0558
#define REG_BCNDMATIM_8710C 0x0559
#define REG_ATIMWND_8710C 0x055A
#define REG_USTIME_TSF_8710C 0x055C
#define REG_BCN_MAX_ERR_8710C 0x055D
#define REG_RXTSF_OFFSET_CCK_8710C 0x055E
#define REG_RXTSF_OFFSET_OFDM_8710C 0x055F
#define REG_TSFTR_8710C 0x0560
#define REG_TSFTR1_8710C 0x0568
#define REG_ATIMWND1_8710C 0x0570
#define REG_CTWND_8710C 0x0572
#define REG_BCNIVLCUNT_8710C 0x0573
#define REG_BCNDROPCTRL_8710C 0x0574
#define REG_HGQ_TIMEOUT_PERIOD_8710C 0x0575
#define REG_TXCMD_TIMEOUT_PERIOD_8710C 0x0576
#define REG_MISC_CTRL_8710C 0x0577
#define REG_TSFTR2_8710C 0x0578
#define REG_PS_TIMER_8710C 0x0580
#define REG_TIMER0_8710C 0x0584
#define REG_TIMER1_8710C 0x0588
#define REG_TBTT_CTN_AREA_8710C 0x058C
#define REG_FORCE_BCN_IFS_8710C 0x058E
//#define REG_DRVERLYINT_8710C 0x058F
#define REG_TXOP_MIN_8710C 0x0590
#define REG_PRE_BKF_TIME_8710C 0x0592
#define REG_CROSS_TXOP_CTRL_8710C 0x0593
#define REG_RX_TBTT_SHIFT_SEL_8710C 0x0599
#define REG_RX_TBTT_SHIFT_8710C 0x059A
#define REG_ATIMWND2_8710C 0x05A0
#define REG_ATIMWND4_8710C 0x05A2
#define REG_ATIMWND5_8710C 0x05A3
#define REG_ATIMWND6_8710C 0x05A4
#define REG_ATIMWND7_8710C 0x05A5
#define REG_ATIMUGT_8710C 0x05A6
#define REG_HIQ_NO_LMT_EN_8710C 0x05A7
#define REG_DTIM_COUNTER_ROOT_8710C 0x05A8
#define REG_DTIM_COUNTER_VAP1_8710C 0x05A9
#define REG_DTIM_COUNTER_VAP2_8710C 0x05AA
#define REG_DTIM_COUNTER_VAP3_8710C 0x05AB
#define REG_DTIM_COUNTER_VAP4_8710C 0x05AC
#define REG_DTIM_COUNTER_VAP5_8710C 0x05AD
#define REG_DTIM_COUNTER_VAP6_8710C 0x05AE
#define REG_DTIM_COUNTER_VAP7_8710C 0x05AF
#define REG_DIS_ATIM_8710C 0x05B0
#define REG_EARLY_128US_8710C 0x05B1
#define REG_32K_SRC_SEL_8710C 0x05B4
#define REG_P2POFF_DIS_TXTIME_8710C 0x05B7
#define REG_ACMHWCTRL_8710C 0x05C0
#define REG_ACMRSTCTRL_8710C 0x05C1
#define REG_ACMAVG_8710C 0x05C2
#define REG_VO_ADMTIME_8710C 0x05C4
#define REG_VI_ADMTIME_8710C 0x05C6
#define REG_BE_ADMTIME_8710C 0x05C8
#define REG_EDCA_RANDOM_GEN_8710C 0x05CC
#define REG_TXCMD_NOA_SEL_8710C 0x05CF
#define REG_DRVERLYINT2_8710C 0x05D0
#define REG_TXPAUSE1_8710C 0x05D1
#define REG_TSFDIFF_8710C 0x05D2
#define REG_NAN_SETTING_8710C 0x05D4
#define REG_MBSSID_BCN_SPACE2_8710C 0x05D8
#define REG_NOA_PARAM_8710C 0x05E0
#define REG_NOA_SUBIE_8710C 0x05ED
#define REG_SCH_DBG_8710C 0x05F4
#define REG_SCH_TXCMD_8710C 0x05F8
#define REG_PAGE5_DUMMY_8710C 0x05FC
#define REG_WMAC_CR_8710C 0x0600
#define REG_TCR_8710C 0x0604
#define REG_RCR_8710C 0x0608
#define REG_RX_PKT_LIMIT_8710C 0x060C
#define REG_RX_DLK_TIME_8710C 0x060D
#define REG_RX_DRVINFO_SZ_8710C 0x060F
#define REG_MACID_8710C 0x0610
#define REG_BSSID_8710C 0x0618
#define REG_MAR_8710C 0x0620
#define REG_MBIDCAMCFG_1_8710C 0x0628
#define REG_MBIDCAMCFG_2_8710C 0x062C
#define REG_MCU_TEST_1_8710C 0x0630
#define REG_MCU_TEST_2_8710C 0x0634
#define REG_USTIME_EDCA_8710C 0x0638
#define REG_MAC_SPEC_SIFS_8710C 0x063A
#define REG_RESP_SIFS_CCK_8710C 0x063C
#define REG_RESP_SIFS_OFDM_8710C 0x063E
#define REG_ACKTO_8710C 0x0640
#define REG_CTS2TO_8710C 0x0641
#define REG_EIFS_8710C 0x0642
#define REG_NAV_CTRL_8710C 0x0650
#define REG_BACAMCMD_8710C 0x0654
#define REG_BACAMCONTENT_8710C 0x0658
#define REG_LBDLY_8710C 0x0660
#define REG_TX_RX_8710C 0x0662
#define REG_WMAC_BITMAP_CTL_8710C 0x0663
#define REG_RXERR_RPT_8710C 0x0664
#define REG_WMAC_TRXPTCL_CTL_8710C 0x0668
#define REG_CAMCMD_8710C 0x0670
#define REG_CAMWRITE_8710C 0x0674
#define REG_CAMREAD_8710C 0x0678
#define REG_CAMDBG_8710C 0x067C
#define REG_SECCFG_8710C 0x0680
#define REG_WOW_CTRL_8710C 0x0690
#define REG_PS_RX_INFO_8710C 0x0692
#define REG_WMMPS_UAPSD_TID_8710C 0x0693
#define REG_LPNAV_CTRL_8710C 0x0694
#define REG_WKFMCAM_NUM_8710C 0x0698
#define REG_RXFLTMAP0_8710C 0x06A0
#define REG_RXFLTMAP1_8710C 0x06A2
#define REG_RXFLTMAP_8710C 0x06A4
#define REG_BCN_PSR_RPT_8710C 0x06A8
#define REG_FLC_RPC_8710C 0x06AC
#define REG_FLC_RPCT_8710C 0x06AD
#define REG_FLC_PTS_8710C 0x06AE
#define REG_FLC_TRPC_8710C 0x06AF
#define REG_RXPKTMON_CTRL_8710C 0x06B0
#define REG_STATE_MON_8710C 0x06B4
#define REG_BT_COEX_TABLE_8710C 0x06C0
#define REG_RXCMD_0_8710C 0x06D0
#define REG_RXCMD_1_8710C 0x06D4
#define REG_WMAC_RESP_TXINFO_8710C 0x06D8
#define REG_BBPSF_CTRL_8710C 0x06DC
#define REG_P2P_RX_BCN_NOA_8710C 0x06E0
#define REG_ASSOCIATED_BFMER0_INFO_8710C 0x06E4
#define REG_ASSOCIATED_BFMER1_INFO_8710C 0x06EC
#define REG_TX_CSI_RPT_PARAM_BW20_8710C 0x06F4
#define REG_TX_CSI_RPT_PARAM_BW40_8710C 0x06F8
#define REG_TX_CSI_RPT_PARAM_BW80_8710C 0x06FC
#define REG_MACID1_8710C 0x0700
#define REG_BSSID1_8710C 0x0708
#define REG_BCN_PSR_RPT1_8710C 0x0710
#define REG_ASSOCIATED_BFMEE_SEL_8710C 0x0714
#define REG_SND_PTCL_CTRL_8710C 0x0718
#define REG_RX_CSI_RPT_INFO_8710C 0x071C
#define REG_NS_ARP_CTRL_8710C 0x0720
#define REG_NS_ARP_INFO_8710C 0x0724
#define REG_NS_ARP_IPADDR_8710C 0x0728
#define REG_BEAMFORMING_INFO_NSARP_8710C 0x072C
#define REG_WMAC_8710C 0x0750
#define REG_SW_8710C 0x0760
#define REG_BT_COEX_V2_8710C 0x0762
#define REG_BT_COEX_8710C 0x0764
#define REG_WLAN_ACT_MSK_CTRL_8710C 0x0768
#define REG_BT_STATISTICS_CTRL_8710C 0x076E
#define REG_BT_COEX_ENH_INTF_CTRL_8710C 0x076E
#define REG_BT_ACT_STATISTICS_8710C 0x0770
#define REG_BT_STATISTICS_OTH_CTRL_8710C 0x0778
#define REG_BT_CMD_ID_8710C 0x077C
#define REG_BT__STATUS_RPT_8710C 0x077D
#define REG_BT_DATA_8710C 0x0780
#define REG_WLAN_RPT__8710C 0x0781
#define REG_BT_ISR_CTRL_8710C 0x0783
#define REG_WLAN_RPT_TO_CTR_8710C 0x0784
#define REG_BT_ISOLATION_TABLE_8710C 0x0785
#define REG_BT_ISR_STA_8710C 0x078F
#define REG_TDMA_TIME_AND_RPT_SAM_SET_8710C 0x0790
#define REG_BT_CH_INFO_8710C 0x0794
#define REG_BT_STATIC_INFO_EXT_8710C 0x0795
#define REG_LTR_IDLE_LATENCY_8710C 0x0798
#define REG_LTR_ACTIVE_LATENCY_8710C 0x079C
#define REG_OBFF_CTRL_8710C 0x07A0
#define REG_LTR_CTRL_8710C 0x07A4
#define REG_LTR_CTRL2_8710C 0x07A8
#define REG_ANTTRN_CTRL_8710C 0x07B0
#define REG_WMAC_PKTCNT_RWD_8710C 0x07B8
#define REG_WMAC_PKTCNT_CTRL_8710C 0x07BC
#define REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_8710C 0x07C0
#define REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_8710C 0x07C4
#define REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_8710C 0x07C8
#define REG_WMAC_FTM_CTL_8710C 0x07CC
#define REG_OFDM_CCK_LEN_MASK_8710C 0x07D0
#define REG_FA_FILTER1_8710C 0x07D4
#define REG_FA_FILTER2_8710C 0x07D8
#define REG_NAN_FUN_8710C 0x07DC
#define REG_NAN_CTL_8710C 0x07E0
//#define REG_NAN_ADDR_8710C 0x07E4
//#define REG_NAN_ADDR_8710C 0x07E8
#define REG_RXA1_MASK_8710C 0x07EC

#endif
