#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fe7a6104f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe7a6109930 .scope module, "uart_tx_tb" "uart_tx_tb" 3 5;
 .timescale -9 -12;
v0x7fe7a6127440_0 .var "btx_utx_start", 0 0;
v0x7fe7a61274f0_0 .var "clk_in", 0 0;
v0x7fe7a6127580_0 .var "data_in", 7 0;
v0x7fe7a6127630_0 .net "tx", 0 0, v0x7fe7a6127320_0;  1 drivers
v0x7fe7a61276e0_0 .net "utx_btx_done", 0 0, v0x7fe7a61271e0_0;  1 drivers
S_0x7fe7a6109aa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 37, 3 37 0, S_0x7fe7a6109930;
 .timescale -9 -12;
v0x7fe7a6116fa0_0 .var/2s "i", 31 0;
S_0x7fe7a6126840 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 47, 3 47 0, S_0x7fe7a6109930;
 .timescale -9 -12;
v0x7fe7a6126a10_0 .var/2s "i", 31 0;
S_0x7fe7a6126aa0 .scope module, "myTXLiDAR" "uart_tx" 3 12, 4 4 0, S_0x7fe7a6109930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0x7fe7a6126c80 .param/l "CLOCKS_PER_BAUD" 0 4 12, +C4<00000000000000000000001101100100>;
v0x7fe7a6126e20_0 .var "baud_counter", 9 0;
v0x7fe7a6126ee0_0 .var "bit_index", 3 0;
v0x7fe7a6126f90_0 .var "buffer", 8 0;
v0x7fe7a6127050_0 .net "clk", 0 0, v0x7fe7a61274f0_0;  1 drivers
v0x7fe7a61270f0_0 .net "data_i", 7 0, v0x7fe7a6127580_0;  1 drivers
v0x7fe7a61271e0_0 .var "done_o", 0 0;
v0x7fe7a6127280_0 .net "start_i", 0 0, v0x7fe7a6127440_0;  1 drivers
v0x7fe7a6127320_0 .var "tx", 0 0;
E_0x7fe7a6126dd0 .event posedge, v0x7fe7a6127050_0;
    .scope S_0x7fe7a6126aa0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe7a6126e20_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe7a6126f90_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe7a6126ee0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x7fe7a6126aa0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe7a61271e0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fe7a6126aa0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe7a6127320_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe7a6126aa0;
T_3 ;
    %wait E_0x7fe7a6126dd0;
    %load/vec4 v0x7fe7a6127280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x7fe7a61271e0_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 867, 0, 10;
    %assign/vec4 v0x7fe7a6126e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fe7a61270f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe7a6126f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe7a6126ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe7a61271e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe7a6127320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe7a61271e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0x7fe7a6126e20_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7fe7a6126e20_0, 0;
    %load/vec4 v0x7fe7a6126e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %load/vec4 v0x7fe7a6126ee0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %assign/vec4 v0x7fe7a61271e0_0, 0;
    %load/vec4 v0x7fe7a6126e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 867, 0, 10;
    %assign/vec4 v0x7fe7a6126e20_0, 0;
    %load/vec4 v0x7fe7a6126ee0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x7fe7a6126f90_0;
    %load/vec4 v0x7fe7a6126ee0_0;
    %part/u 1;
    %assign/vec4 v0x7fe7a6127320_0, 0;
    %load/vec4 v0x7fe7a6126ee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fe7a6126ee0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fe7a6127280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fe7a61270f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe7a6126f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe7a6126ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe7a6127320_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe7a61271e0_0, 0;
T_3.11 ;
T_3.9 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe7a6109930;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x7fe7a61274f0_0;
    %nor/r;
    %store/vec4 v0x7fe7a61274f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe7a6109930;
T_5 ;
    %vpi_call/w 3 26 "$dumpfile", "uart_tx_tb.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe7a6109930 {0 0 0};
    %vpi_call/w 3 28 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe7a61274f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fe7a6127580_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe7a6127440_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe7a6127440_0, 0, 1;
    %vpi_call/w 3 35 "$display", "data_in = %8b ", v0x7fe7a6127580_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "trig data clk" {0 0 0};
    %fork t_1, S_0x7fe7a6109aa0;
    %jmp t_0;
    .scope S_0x7fe7a6109aa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe7a6116fa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fe7a6116fa0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_call/w 3 38 "$display", "%b   %b    %b %b ", v0x7fe7a6127630_0, v0x7fe7a6127580_0, v0x7fe7a6127440_0, v0x7fe7a61276e0_0 {0 0 0};
    %delay 400000, 0;
    %load/vec4 v0x7fe7a6116fa0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fe7a6116fa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x7fe7a6109930;
t_0 %join;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x7fe7a6127580_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe7a6127440_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe7a6127440_0, 0, 1;
    %vpi_call/w 3 46 "$display", "trig data clk" {0 0 0};
    %fork t_3, S_0x7fe7a6126840;
    %jmp t_2;
    .scope S_0x7fe7a6126840;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe7a6126a10_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fe7a6126a10_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_5.3, 5;
    %vpi_call/w 3 48 "$display", "%b   %b    %b %b ", v0x7fe7a6127630_0, v0x7fe7a6127580_0, v0x7fe7a6127440_0, v0x7fe7a61276e0_0 {0 0 0};
    %delay 400000, 0;
    %load/vec4 v0x7fe7a6126a10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fe7a6126a10_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x7fe7a6109930;
t_2 %join;
    %vpi_call/w 3 51 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/uart_tx_tb.sv";
    "hdl/uart_tx.v";
