Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May 24 15:45:50 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_utilization -hierarchical -file ../vivado-runs/post_imp_util.rpt
| Design       : fpga
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------+----------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                 Instance                |                       Module                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------+----------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| fpga                                    |                                              (top) |      13675 |      10731 |    2944 |    0 | 4644 |     32 |      0 |          0 |
|   (fpga)                                |                                              (top) |          1 |          1 |       0 |    0 |   14 |      0 |      0 |          0 |
|   MMCM_clock_gen_inst                   |                             MMCM_clock_gen_7series |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   cores_wrapper                         |                                   manycore_wrapper |      13629 |      10685 |    2944 |    0 | 4597 |     32 |      0 |          0 |
|     (cores_wrapper)                     |                                   manycore_wrapper |         42 |         42 |       0 |    0 |    5 |      0 |      0 |          0 |
|     row_gen[0].col_gen[0].core_inst     |                  RISCV_core_top_extended_fractaski |        852 |        668 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[0].col_gen[0].core_inst) |                  RISCV_core_top_extended_fractaski |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                                         RISCV_core |        780 |        596 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                                         RISCV_core |         28 |         28 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                       pipe_vec__parameterized9__13 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                        Adder32__13 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                      pipe_vec__parameterized14__13 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                    alu_control__13 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                            alu__13 |        270 |        270 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__38 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__61 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__62 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__63 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                   branch_logic__13 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__85 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                   control_unit__13 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__25 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__26 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__37 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                                     immsel_signext |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__88 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__87 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__86 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__64 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__25 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                      load_unit__13 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__90 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                        mux2to1__13 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__37 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__38 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__39 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                        mux4to1__13 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__39 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                       pipe_vec__parameterized6__13 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__65 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__91 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                      pcreg_vec__13 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                      pcreg_vec__13 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                        LUT_RAM__13 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                      pipe_vec__parameterized13__13 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__26 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                    regfile_vec__13 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__26 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__27 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                reservation_set__13 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__89 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                     store_unit__13 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__25 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                        mux3to1__13 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                             memory_map_decoder__13 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |               memory_mapped_interface_extended__13 |         46 |         46 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[0].col_gen[1].core_inst     |  RISCV_core_top_extended_fractaski__parameterized0 |        847 |        663 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[0].col_gen[1].core_inst) |  RISCV_core_top_extended_fractaski__parameterized0 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized0 |        777 |        593 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized0 |         29 |         29 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                       pipe_vec__parameterized9__14 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                        Adder32__14 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                      pipe_vec__parameterized14__14 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                    alu_control__14 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                            alu__14 |        270 |        270 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__41 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__66 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__67 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__68 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                   branch_logic__14 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__92 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                   control_unit__14 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__27 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__28 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__40 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized0 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__95 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__94 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__93 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__69 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__27 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                      load_unit__14 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__97 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                        mux2to1__14 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__40 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__41 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__42 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                        mux4to1__14 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__42 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                       pipe_vec__parameterized6__14 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__70 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__98 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                      pcreg_vec__14 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                      pcreg_vec__14 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                        LUT_RAM__14 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                      pipe_vec__parameterized13__14 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__28 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                    regfile_vec__14 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__28 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__29 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                reservation_set__14 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__96 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                     store_unit__14 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                        mux3to1__14 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                             memory_map_decoder__14 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |               memory_mapped_interface_extended__14 |         44 |         44 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[0].col_gen[2].core_inst     |  RISCV_core_top_extended_fractaski__parameterized1 |        854 |        670 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[0].col_gen[2].core_inst) |  RISCV_core_top_extended_fractaski__parameterized1 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized1 |        782 |        598 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized1 |         28 |         28 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                       pipe_vec__parameterized9__15 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                        Adder32__15 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                      pipe_vec__parameterized14__15 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                    alu_control__15 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                            alu__15 |        269 |        269 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__44 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__71 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__72 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__73 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                   branch_logic__15 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__99 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                   control_unit__15 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__29 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__30 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__43 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized1 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                       pipe_sl__parameterized1__102 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                       pipe_sl__parameterized1__101 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                       pipe_sl__parameterized1__100 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__74 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__29 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                      load_unit__15 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                       pipe_sl__parameterized1__104 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                        mux2to1__15 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__43 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__44 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__45 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                        mux4to1__15 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__45 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                       pipe_vec__parameterized6__15 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__75 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                       pipe_sl__parameterized1__105 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                      pcreg_vec__15 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                      pcreg_vec__15 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                        LUT_RAM__15 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                      pipe_vec__parameterized13__15 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__30 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                    regfile_vec__15 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__30 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__31 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                reservation_set__15 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                       pipe_sl__parameterized1__103 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                     store_unit__15 |         37 |         37 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__29 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                        mux3to1__15 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                             memory_map_decoder__15 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |               memory_mapped_interface_extended__15 |         46 |         46 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[0].col_gen[3].core_inst     |  RISCV_core_top_extended_fractaski__parameterized2 |        839 |        655 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[0].col_gen[3].core_inst) |  RISCV_core_top_extended_fractaski__parameterized2 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized2 |        769 |        585 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized2 |         30 |         30 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                           pipe_vec__parameterized9 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                            Adder32 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                          pipe_vec__parameterized14 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                        alu_control |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                                alu |        268 |        268 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__47 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__76 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__77 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__78 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                       branch_logic |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                       pipe_sl__parameterized1__106 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                       control_unit |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__31 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                           pipe_vec__parameterized7 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__46 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized2 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                       pipe_sl__parameterized1__109 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                       pipe_sl__parameterized1__108 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                       pipe_sl__parameterized1__107 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__79 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__31 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                          load_unit |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                       pipe_sl__parameterized1__111 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                            mux2to1 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__46 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__47 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                            mux2to1__parameterized0 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                            mux4to1 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                           pipe_vec__parameterized5 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                           pipe_vec__parameterized6 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                            pipe_sl__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                            pipe_sl__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                          pcreg_vec |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                          pcreg_vec |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                            LUT_RAM |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                          pipe_vec__parameterized13 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                            pipe_sl__parameterized4 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                        regfile_vec |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                           BRAM_SDP |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__25 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                    reservation_set |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                       pipe_sl__parameterized1__110 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                         store_unit |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__31 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                            mux3to1 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                                 memory_map_decoder |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                   memory_mapped_interface_extended |         46 |         46 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                               BRAM |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[1].col_gen[0].core_inst     |  RISCV_core_top_extended_fractaski__parameterized3 |        847 |        663 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[1].col_gen[0].core_inst) |  RISCV_core_top_extended_fractaski__parameterized3 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized3 |        777 |        593 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized3 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__8 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__8 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__8 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__8 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__8 |        274 |        274 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__23 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__36 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__37 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__38 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__8 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__50 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__8 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__15 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__16 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__22 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized3 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__53 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__52 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__51 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__39 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__15 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__8 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__55 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__8 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__22 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__23 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__24 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__8 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__24 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__8 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__40 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__56 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__8 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__8 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__8 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__8 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__16 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__8 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__16 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                        BRAM_SDP__1 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__8 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__54 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__8 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__8 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__8 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__8 |         45 |         45 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[1].col_gen[1].core_inst     |  RISCV_core_top_extended_fractaski__parameterized4 |        848 |        664 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[1].col_gen[1].core_inst) |  RISCV_core_top_extended_fractaski__parameterized4 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized4 |        778 |        594 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized4 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__7 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__7 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__7 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__7 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__7 |        274 |        274 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__20 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__31 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__32 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__33 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__7 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__43 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__7 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__13 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__14 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__19 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized4 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__46 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__45 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__44 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__34 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__13 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__7 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__48 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__7 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__19 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__20 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__21 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__7 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__21 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__7 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__35 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__49 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__7 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__7 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__7 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__7 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__14 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__7 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__14 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__15 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__7 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__47 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__7 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__7 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__7 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__7 |         44 |         44 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[1].col_gen[2].core_inst     |  RISCV_core_top_extended_fractaski__parameterized5 |        848 |        664 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[1].col_gen[2].core_inst) |  RISCV_core_top_extended_fractaski__parameterized5 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized5 |        778 |        594 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized5 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__6 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__6 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__6 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__6 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__6 |        273 |        273 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__17 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__26 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__27 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__28 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__6 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__36 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__6 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__11 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__12 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__16 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized5 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__39 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__38 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__37 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__29 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__11 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__6 |         37 |         37 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__41 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__6 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__16 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__17 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__18 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__6 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__18 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__6 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__30 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__42 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__6 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__6 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__6 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__6 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__12 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__6 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__12 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__13 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__6 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__40 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__6 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__6 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__6 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__6 |         43 |         43 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[1].col_gen[3].core_inst     |  RISCV_core_top_extended_fractaski__parameterized6 |        851 |        667 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[1].col_gen[3].core_inst) |  RISCV_core_top_extended_fractaski__parameterized6 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized6 |        780 |        596 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized6 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__5 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__5 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__5 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__5 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__5 |        277 |        277 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__14 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__21 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__22 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__23 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__5 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__29 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__5 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                        pipe_vec__parameterized7__9 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__10 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__13 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized6 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__32 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__31 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__30 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                         pipe_sl__parameterized4__9 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__5 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__34 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__5 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__13 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__14 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__15 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__5 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__15 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__5 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__25 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__35 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__5 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__5 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__5 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__5 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__10 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__5 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__10 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__11 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__5 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__33 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__5 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                            BRAM__9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__5 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__5 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__5 |         45 |         45 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[2].col_gen[0].core_inst     |  RISCV_core_top_extended_fractaski__parameterized7 |        846 |        662 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[2].col_gen[0].core_inst) |  RISCV_core_top_extended_fractaski__parameterized7 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized7 |        776 |        592 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized7 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__9 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__9 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__9 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__9 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__9 |        267 |        267 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__26 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__41 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__42 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__43 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__9 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__57 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__9 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__17 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__18 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__25 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized7 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__60 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__58 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__44 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__17 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__9 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__62 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__9 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__25 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__26 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__27 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__9 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__27 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__9 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__45 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__63 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__9 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__9 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__9 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__9 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__18 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__9 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__18 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__19 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__9 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__61 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__9 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__9 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__9 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__9 |         44 |         44 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[2].col_gen[1].core_inst     |  RISCV_core_top_extended_fractaski__parameterized8 |        845 |        661 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[2].col_gen[1].core_inst) |  RISCV_core_top_extended_fractaski__parameterized8 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized8 |        776 |        592 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized8 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                       pipe_vec__parameterized9__10 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                        Adder32__10 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                      pipe_vec__parameterized14__10 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                    alu_control__10 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                            alu__10 |        267 |        267 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__29 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__46 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__47 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__48 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                   branch_logic__10 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__64 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                   control_unit__10 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__19 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__20 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__28 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized8 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__67 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__66 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__65 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__49 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__19 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                      load_unit__10 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__69 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                        mux2to1__10 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__28 |         21 |         21 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__29 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__30 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                        mux4to1__10 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__30 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                       pipe_vec__parameterized6__10 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__50 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__70 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                      pcreg_vec__10 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                      pcreg_vec__10 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                        LUT_RAM__10 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                      pipe_vec__parameterized13__10 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__20 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                    regfile_vec__10 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__20 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__21 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                reservation_set__10 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__68 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                     store_unit__10 |         37 |         37 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                        mux3to1__10 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                             memory_map_decoder__10 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |               memory_mapped_interface_extended__10 |         44 |         44 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[2].col_gen[2].core_inst     |  RISCV_core_top_extended_fractaski__parameterized9 |        852 |        668 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[2].col_gen[2].core_inst) |  RISCV_core_top_extended_fractaski__parameterized9 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                         RISCV_core__parameterized9 |        781 |        597 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                         RISCV_core__parameterized9 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                       pipe_vec__parameterized9__11 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                        Adder32__11 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                      pipe_vec__parameterized14__11 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                    alu_control__11 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                            alu__11 |        269 |        269 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__32 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__51 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__52 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__53 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                   branch_logic__11 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__71 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                   control_unit__11 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__21 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__22 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__31 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                     immsel_signext__parameterized9 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__74 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__73 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__72 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__54 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__21 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                      load_unit__11 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__76 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                        mux2to1__11 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__31 |         21 |         21 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__32 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__33 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                        mux4to1__11 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__33 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                       pipe_vec__parameterized6__11 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__55 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__77 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                      pcreg_vec__11 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                      pcreg_vec__11 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                        LUT_RAM__11 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                      pipe_vec__parameterized13__11 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__22 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                    regfile_vec__11 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__22 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__23 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                reservation_set__11 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__75 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                     store_unit__11 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                        mux3to1__11 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                             memory_map_decoder__11 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |               memory_mapped_interface_extended__11 |         45 |         45 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[2].col_gen[3].core_inst     | RISCV_core_top_extended_fractaski__parameterized10 |        847 |        663 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[2].col_gen[3].core_inst) | RISCV_core_top_extended_fractaski__parameterized10 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                        RISCV_core__parameterized10 |        776 |        592 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                        RISCV_core__parameterized10 |         28 |         28 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                       pipe_vec__parameterized9__12 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                        Adder32__12 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                      pipe_vec__parameterized14__12 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                    alu_control__12 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                            alu__12 |        266 |        266 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__35 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__56 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__57 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__58 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                   branch_logic__12 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__78 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                   control_unit__12 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                       pipe_vec__parameterized7__23 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                       pipe_vec__parameterized7__24 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__34 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                    immsel_signext__parameterized10 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__81 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__80 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__79 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                        pipe_sl__parameterized4__23 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                      load_unit__12 |         37 |         37 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__83 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                        mux2to1__12 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__34 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__35 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__36 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                        mux4to1__12 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__36 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                       pipe_vec__parameterized6__12 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__60 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__84 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                      pcreg_vec__12 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                      pcreg_vec__12 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                        LUT_RAM__12 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                      pipe_vec__parameterized13__12 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                        pipe_sl__parameterized4__24 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                    regfile_vec__12 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                       BRAM_SDP__24 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                       BRAM_SDP__17 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                reservation_set__12 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__82 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                     store_unit__12 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                           BRAM__23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                        mux3to1__12 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                             memory_map_decoder__12 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |               memory_mapped_interface_extended__12 |         46 |         46 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                           BRAM__24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[3].col_gen[0].core_inst     | RISCV_core_top_extended_fractaski__parameterized11 |        861 |        677 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[3].col_gen[0].core_inst) | RISCV_core_top_extended_fractaski__parameterized11 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                        RISCV_core__parameterized11 |        789 |        605 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                        RISCV_core__parameterized11 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__1 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__1 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__1 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__1 |        278 |        278 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                        pipe_vec__parameterized5__2 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                         pipe_sl__parameterized0__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                         pipe_sl__parameterized0__2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                         pipe_sl__parameterized0__3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__1 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                         pipe_sl__parameterized1__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__1 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                        pipe_vec__parameterized7__1 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                        pipe_vec__parameterized7__2 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                        pipe_vec__parameterized5__1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                    immsel_signext__parameterized11 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                         pipe_sl__parameterized1__4 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                         pipe_sl__parameterized1__3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                         pipe_sl__parameterized1__2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                         pipe_sl__parameterized0__4 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                         pipe_sl__parameterized4__1 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__1 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                         pipe_sl__parameterized1__6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__1 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                         mux2to1__parameterized0__1 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                         mux2to1__parameterized0__2 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                         mux2to1__parameterized0__3 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__1 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                        pipe_vec__parameterized5__3 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__1 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                         pipe_sl__parameterized0__5 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                         pipe_sl__parameterized1__7 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__1 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__1 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__1 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__1 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                         pipe_sl__parameterized4__2 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__1 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                        BRAM_SDP__2 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                        BRAM_SDP__3 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__1 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                         pipe_sl__parameterized1__5 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__1 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                            BRAM__1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__1 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__1 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__1 |         46 |         46 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                            BRAM__2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[3].col_gen[1].core_inst     | RISCV_core_top_extended_fractaski__parameterized12 |        850 |        666 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[3].col_gen[1].core_inst) | RISCV_core_top_extended_fractaski__parameterized12 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                        RISCV_core__parameterized12 |        780 |        596 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                        RISCV_core__parameterized12 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__2 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__2 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__2 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__2 |        276 |        276 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                        pipe_vec__parameterized5__5 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                         pipe_sl__parameterized0__6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                         pipe_sl__parameterized0__7 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                         pipe_sl__parameterized0__8 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__2 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                         pipe_sl__parameterized1__8 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__2 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                        pipe_vec__parameterized7__3 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                        pipe_vec__parameterized7__4 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                        pipe_vec__parameterized5__4 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                    immsel_signext__parameterized12 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__11 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__10 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                         pipe_sl__parameterized1__9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                         pipe_sl__parameterized0__9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                         pipe_sl__parameterized4__3 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__2 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__2 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                         mux2to1__parameterized0__4 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                         mux2to1__parameterized0__5 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                         mux2to1__parameterized0__6 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__2 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                        pipe_vec__parameterized5__6 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__2 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__10 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__2 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__2 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__2 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__2 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                         pipe_sl__parameterized4__4 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__2 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                        BRAM_SDP__4 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                        BRAM_SDP__5 |        105 |         17 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__2 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__12 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__2 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                            BRAM__3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__2 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__2 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__2 |         44 |         44 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                            BRAM__4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[3].col_gen[2].core_inst     | RISCV_core_top_extended_fractaski__parameterized13 |        847 |        663 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[3].col_gen[2].core_inst) | RISCV_core_top_extended_fractaski__parameterized13 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                        RISCV_core__parameterized13 |        775 |        591 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                        RISCV_core__parameterized13 |         28 |         28 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__3 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__3 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__3 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__3 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__3 |        274 |        274 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                        pipe_vec__parameterized5__8 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__11 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__12 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__3 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__3 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                        pipe_vec__parameterized7__5 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                        pipe_vec__parameterized7__6 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                        pipe_vec__parameterized5__7 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                    immsel_signext__parameterized13 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__18 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__17 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__16 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                         pipe_sl__parameterized4__5 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__3 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__20 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__3 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                         mux2to1__parameterized0__7 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                         mux2to1__parameterized0__8 |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                         mux2to1__parameterized0__9 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__3 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                        pipe_vec__parameterized5__9 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__3 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__21 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__3 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__3 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__3 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__3 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                         pipe_sl__parameterized4__6 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__3 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                        BRAM_SDP__6 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                        BRAM_SDP__7 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__3 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__19 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__3 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                            BRAM__5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__3 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__3 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__3 |         45 |         45 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                            BRAM__6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|     row_gen[3].col_gen[3].core_inst     | RISCV_core_top_extended_fractaski__parameterized14 |        853 |        669 |     184 |    0 |  287 |      2 |      0 |          0 |
|       (row_gen[3].col_gen[3].core_inst) | RISCV_core_top_extended_fractaski__parameterized14 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |          0 |
|       RISCV_core_inst                   |                        RISCV_core__parameterized14 |        782 |        598 |     184 |    0 |  248 |      0 |      0 |          0 |
|         (RISCV_core_inst)               |                        RISCV_core__parameterized14 |         27 |         27 |       0 |    0 |   10 |      0 |      0 |          0 |
|         ALUOp_reg_inst                  |                        pipe_vec__parameterized9__4 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Adder32_inst                    |                                         Adder32__4 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|         WBSel_pipe_inst                 |                       pipe_vec__parameterized14__4 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|         alu_control_inst                |                                     alu_control__4 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_dsp_not_enabled.ALU_inst    |                                             alu__4 |        277 |        277 |       0 |    0 |    0 |      0 |      0 |          0 |
|         alu_result_reg_mem2_inst        |                       pipe_vec__parameterized5__11 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         aluop1sel_reg_inst              |                        pipe_sl__parameterized0__16 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         aluop2sel_reg_inst              |                        pipe_sl__parameterized0__17 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         br_signed_reg_inst              |                        pipe_sl__parameterized0__18 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         branch_logic_inst               |                                    branch_logic__4 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |          0 |
|         brmuxsel_reg_inst               |                        pipe_sl__parameterized1__22 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         control_unit_inst               |                                    control_unit__4 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         funct3_reg_inst                 |                        pipe_vec__parameterized7__7 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         funt3_reg3_inst                 |                        pipe_vec__parameterized7__8 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         imm_reg_inst                    |                       pipe_vec__parameterized5__10 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|         immsel_signext_inst             |                    immsel_signext__parameterized14 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|         is_branch_reg_inst              |                        pipe_sl__parameterized1__25 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_jump_reg_inst                |                        pipe_sl__parameterized1__24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         is_slt_op_reg_inst              |                        pipe_sl__parameterized1__23 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         jalr_clr_lsb_reg_inst           |                        pipe_sl__parameterized0__19 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         load_pipe_inst                  |                         pipe_sl__parameterized4__7 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         load_unit_inst                  |                                       load_unit__4 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|         lr_pipe_inst                    |                        pipe_sl__parameterized1__27 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         mux2to1_PCmux_inst              |                                         mux2to1__4 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop1_inst             |                        mux2to1__parameterized0__10 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_aluop2_inst             |                        mux2to1__parameterized0__11 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux2to1_br_inputs_inst          |                        mux2to1__parameterized0__12 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mux4to1_WB_inst                 |                                         mux4to1__4 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         pcplusfour_pipe_inst            |                       pipe_vec__parameterized5__12 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|         pcreg_pipe_inst                 |                        pipe_vec__parameterized6__4 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|         pipe_slt_and_not_sc_succ_inst   |                        pipe_sl__parameterized0__20 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         pre_mem_pipe_inst               |                        pipe_sl__parameterized1__28 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         reg_program_counter_inst        |                                       pcreg_vec__4 |         12 |          4 |       8 |    0 |   17 |      0 |      0 |          0 |
|           (reg_program_counter_inst)    |                                       pcreg_vec__4 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|           PC_MEM_INST                   |                                         LUT_RAM__4 |          8 |          0 |       8 |    0 |    0 |      0 |      0 |          0 |
|         regfile_wa_pipe_inst            |                       pipe_vec__parameterized13__4 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|         regfile_we_pipe_inst            |                         pipe_sl__parameterized4__8 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|         register_file_vec_inst          |                                     regfile_vec__4 |        210 |         34 |     176 |    0 |   64 |      0 |      0 |          0 |
|           regfile_bot_inst              |                                        BRAM_SDP__8 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|           regfile_top_inst              |                                        BRAM_SDP__9 |        106 |         18 |      88 |    0 |   32 |      0 |      0 |          0 |
|         reservation_set_inst            |                                 reservation_set__4 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         sc_pipe_inst                    |                        pipe_sl__parameterized1__26 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|         store_unit_inst                 |                                      store_unit__4 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |          0 |
|       instr_and_data_mem                |                                            BRAM__7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|       mem_read_data_mux_inst            |                                         mux3to1__4 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       memory_map_decoder_inst           |                              memory_map_decoder__4 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|       memory_mapped_interface_inst      |                memory_mapped_interface_extended__4 |         45 |         45 |       0 |    0 |   35 |      0 |      0 |          0 |
|       vram_mem                          |                                            BRAM__8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|   sync_reset_gen_inst                   |                           async_reset_synchronizer |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|   vga_controller_inst                   |                                     vga_controller |         45 |         45 |       0 |    0 |   29 |      0 |      0 |          0 |
|     (vga_controller_inst)               |                                     vga_controller |         39 |         39 |       0 |    0 |   29 |      0 |      0 |          0 |
|     mandelbrot_color_inst               |                                   mandelbrot_color |          6 |          6 |       0 |    0 |    0 |      0 |      0 |          0 |
+-----------------------------------------+----------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


