#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026a4559ed80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026a455a4770 .scope module, "gaussian_blur_tb" "gaussian_blur_tb" 3 4;
 .timescale -9 -12;
P_0000026a4559b3e0 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
v0000026a4561a810_0 .var "clk_in", 0 0;
v0000026a4561ab30_0 .net "data_out", 7 0, v0000026a455a4900_0;  1 drivers
v0000026a4561ae50_0 .var "r0", 23 0;
v0000026a4561a4f0_0 .var "r1", 23 0;
v0000026a4561a270_0 .var "r2", 23 0;
v0000026a4561af90_0 .var "rst_in", 0 0;
v0000026a4561a630_0 .var "valid_in", 0 0;
v0000026a4561b030_0 .net "valid_out", 0 0, v0000026a455a3c50_0;  1 drivers
S_0000026a455afea0 .scope module, "blur" "gaussian" 3 17, 4 6 0, S_0000026a455a4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000026a4559b8a0 .param/l "WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
v0000026a4559e560_0 .var "busy_out", 0 0;
v0000026a454e6450_0 .net "clk_in", 0 0, v0000026a4561a810_0;  1 drivers
v0000026a455a4900_0 .var "data_out", 7 0;
v0000026a455a43c0_0 .net "data_valid_in", 0 0, v0000026a4561a630_0;  1 drivers
v0000026a455a3c50_0 .var "data_valid_out", 0 0;
v0000026a455a3540_0 .var "error_out", 0 0;
v0000026a455a1dc0_0 .var/i "i", 31 0;
v0000026a455a1690 .array "kernel", 0 8, 7 0;
v0000026a4559d110_0 .net "r0_data_in", 23 0, v0000026a4561ae50_0;  1 drivers
v0000026a4559d1b0_0 .net "r1_data_in", 23 0, v0000026a4561a4f0_0;  1 drivers
v0000026a455b0030_0 .net "r2_data_in", 23 0, v0000026a4561a270_0;  1 drivers
v0000026a455b00d0_0 .net "rowdata", 71 0, L_0000026a4561a6d0;  1 drivers
v0000026a455b0170_0 .net "rst_in", 0 0, v0000026a4561af90_0;  1 drivers
v0000026a455b0210 .array "stage1_data", 0 8, 10 0;
v0000026a4561a040 .array "stage1_data_reg", 0 8, 10 0;
v0000026a4561a130_0 .var "stage1_reg_valid", 0 0;
v0000026a4561aa90_0 .var "stage1_valid", 0 0;
v0000026a4561abd0_0 .var "stage2_accumulator", 11 0;
v0000026a4561a1d0_0 .var "stage2_data", 11 0;
v0000026a4561aef0_0 .var "stage2_valid", 0 0;
E_0000026a4559b420 .event posedge, v0000026a454e6450_0;
v0000026a4561a040_0 .array/port v0000026a4561a040, 0;
v0000026a4561a040_1 .array/port v0000026a4561a040, 1;
v0000026a4561a040_2 .array/port v0000026a4561a040, 2;
v0000026a4561a040_3 .array/port v0000026a4561a040, 3;
E_0000026a4559b7e0/0 .event anyedge, v0000026a4561a040_0, v0000026a4561a040_1, v0000026a4561a040_2, v0000026a4561a040_3;
v0000026a4561a040_4 .array/port v0000026a4561a040, 4;
v0000026a4561a040_5 .array/port v0000026a4561a040, 5;
v0000026a4561a040_6 .array/port v0000026a4561a040, 6;
v0000026a4561a040_7 .array/port v0000026a4561a040, 7;
E_0000026a4559b7e0/1 .event anyedge, v0000026a4561a040_4, v0000026a4561a040_5, v0000026a4561a040_6, v0000026a4561a040_7;
v0000026a4561a040_8 .array/port v0000026a4561a040, 8;
E_0000026a4559b7e0/2 .event anyedge, v0000026a4561a040_8;
E_0000026a4559b7e0 .event/or E_0000026a4559b7e0/0, E_0000026a4559b7e0/1, E_0000026a4559b7e0/2;
L_0000026a4561a6d0 .concat [ 24 24 24 0], v0000026a4561a270_0, v0000026a4561a4f0_0, v0000026a4561ae50_0;
    .scope S_0000026a455afea0;
T_0 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a455a1690, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000026a455afea0;
T_1 ;
    %wait E_0000026a4559b420;
    %load/vec4 v0000026a455b0170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a4561aa90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026a455a1dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000026a455a1dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a455b0210, 0, 4;
    %load/vec4 v0000026a455a1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026a455a43c0_0;
    %assign/vec4 v0000026a4561aa90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000026a455a1dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_1.5, 5;
    %ix/getv/s 4, v0000026a455a1dc0_0;
    %load/vec4a v0000026a455a1690, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000026a455b00d0_0;
    %load/vec4 v0000026a455a1dc0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000026a455a1dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a455b0210, 0, 4;
    %load/vec4 v0000026a455a1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026a455afea0;
T_2 ;
    %wait E_0000026a4559b420;
    %load/vec4 v0000026a455b0170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a4561a130_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000026a455a1dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000026a455a1dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a4561a040, 0, 4;
    %load/vec4 v0000026a455a1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026a4561aa90_0;
    %assign/vec4 v0000026a4561a130_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000026a455a1dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0000026a455a1dc0_0;
    %load/vec4a v0000026a455b0210, 4;
    %ix/getv/s 3, v0000026a455a1dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a4561a040, 0, 4;
    %load/vec4 v0000026a455a1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026a455afea0;
T_3 ;
Ewait_0 .event/or E_0000026a4559b7e0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026a4561abd0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000026a455a1dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000026a4561abd0_0;
    %ix/getv/s 4, v0000026a455a1dc0_0;
    %load/vec4a v0000026a4561a040, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000026a4561abd0_0, 0, 12;
    %load/vec4 v0000026a455a1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a455a1dc0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026a455afea0;
T_4 ;
    %wait E_0000026a4559b420;
    %load/vec4 v0000026a455b0170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a4561aef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000026a4561a1d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026a4561a130_0;
    %assign/vec4 v0000026a4561aef0_0, 0;
    %load/vec4 v0000026a4561abd0_0;
    %assign/vec4 v0000026a4561a1d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026a455afea0;
T_5 ;
    %wait E_0000026a4559b420;
    %load/vec4 v0000026a455b0170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a455a3c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026a455a4900_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026a4561aef0_0;
    %assign/vec4 v0000026a455a3c50_0, 0;
    %load/vec4 v0000026a4561a1d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000026a455a4900_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026a455a4770;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000026a4561a810_0;
    %nor/r;
    %store/vec4 v0000026a4561a810_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026a455a4770;
T_7 ;
    %vpi_call/w 3 33 "$dumpfile", "blur.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026a455a4770 {0 0 0};
    %vpi_call/w 3 35 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561af90_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561af90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561af90_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 49 "$display", "Test 1, all zeros" {0 0 0};
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 57 "$display", "Test 1 done" {0 0 0};
    %vpi_call/w 3 58 "$display", "Blurred pixel Value:", v0000026a4561ab30_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "Test 2, all ones" {0 0 0};
    %pushi/vec4 65793, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 65793, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 65793, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 69 "$display", "Test 2 done" {0 0 0};
    %vpi_call/w 3 70 "$display", "Blurred pixel Value:", v0000026a4561ab30_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "Test 3, 1-9 square" {0 0 0};
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 263430, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 460809, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 81 "$display", "Test 3 done" {0 0 0};
    %vpi_call/w 3 82 "$display", "Blurred pixel Value:", v0000026a4561ab30_0 {0 0 0};
    %vpi_call/w 3 85 "$display", "Test 4, all 255" {0 0 0};
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 93 "$display", "Test 4 done" {0 0 0};
    %vpi_call/w 3 94 "$display", "Blurred pixel Value:", v0000026a4561ab30_0 {0 0 0};
    %vpi_call/w 3 97 "$display", "Test 5, 255 middle" {0 0 0};
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 65280, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 105 "$display", "Test 5 done" {0 0 0};
    %vpi_call/w 3 106 "$display", "Blurred pixel Value:", v0000026a4561ab30_0 {0 0 0};
    %vpi_call/w 3 109 "$display", "Test 6, random numbers" {0 0 0};
    %pushi/vec4 8782382, 0, 24;
    %store/vec4 v0000026a4561ae50_0, 0, 24;
    %pushi/vec4 1972480, 0, 24;
    %store/vec4 v0000026a4561a4f0_0, 0, 24;
    %pushi/vec4 68095, 0, 24;
    %store/vec4 v0000026a4561a270_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a4561a630_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 117 "$display", "Test 6 done" {0 0 0};
    %vpi_call/w 3 118 "$display", "Blurred pixel Value:", v0000026a4561ab30_0 {0 0 0};
    %vpi_call/w 3 121 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_blur_tb.sv";
    "hdl/gaussian_blur.sv";
