
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v
# synth_design -part xc7z020clg484-3 -top rgconfigmemory -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top rgconfigmemory -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49813 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 26.895 ; free physical = 246400 ; free virtual = 314919
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgconfigmemory' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'spram21x4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:189]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:224]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:224]
INFO: [Synth 8-6155] done synthesizing module 'spram21x4' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:189]
WARNING: [Synth 8-567] referenced signal 'CfgAddr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104]
WARNING: [Synth 8-567] referenced signal 'CfgData' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104]
INFO: [Synth 8-6155] done synthesizing module 'rgconfigmemory' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:3]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 246241 ; free virtual = 314761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 246242 ; free virtual = 314762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.656 ; free physical = 246232 ; free virtual = 314752
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-327] inferring latch for variable 'temp_origx_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'temp_origy_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'temp_origz_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m11_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m12_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m13_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m21_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m22_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m23_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:154]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m31_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m32_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'temp_m33_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 88.660 ; free physical = 246232 ; free virtual = 314752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              168 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgconfigmemory 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	              168 Bit         RAMs := 1     
Module spram21x4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'spraminst/addr_reg' and it is trimmed from '8' to '7' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:201]
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[0]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[1]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[2]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[3]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[4]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[5]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[6]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[7]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[8]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[9]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[10]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[11]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[12]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[13]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[14]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[15]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[16]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[17]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[18]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3886] merging instance 'bkcolour_reg[19]' (FDRE) to 'bkcolour_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bkcolour_reg[20] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247084 ; free virtual = 315604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+---------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+---------------+---------------------------+-----------+----------------------+-----------------+
|rgconfigmemory | spraminst/new_ram/ram_reg | Implied   | 8 x 21               | RAM16X1S x 21   | 
+---------------+---------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247064 ; free virtual = 315584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+---------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+---------------+---------------------------+-----------+----------------------+-----------------+
|rgconfigmemory | spraminst/new_ram/ram_reg | Implied   | 8 x 21               | RAM16X1S x 21   | 
+---------------+---------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247064 ; free virtual = 315584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247006 ; free virtual = 315526
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247006 ; free virtual = 315525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247009 ; free virtual = 315529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247008 ; free virtual = 315528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247004 ; free virtual = 315524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247007 ; free virtual = 315527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT5     |     2|
|3     |LUT6     |    12|
|4     |RAM16X1S |    21|
|5     |FDRE     |   250|
|6     |FDSE     |     3|
|7     |LD       |   228|
+------+---------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   517|
|2     |  spraminst |spram21x4       |    47|
|3     |    new_ram |single_port_ram |    44|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247009 ; free virtual = 315529
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247002 ; free virtual = 315522
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.066 ; gain = 228.422 ; free physical = 247011 ; free virtual = 315531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.195 ; gain = 0.000 ; free physical = 246629 ; free virtual = 315149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 249 instances were transformed.
  LD => LDCE: 228 instances
  RAM16X1S => RAM32X1S (RAMS32): 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1789.195 ; gain = 315.648 ; free physical = 246687 ; free virtual = 315207
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.879 ; gain = 617.684 ; free physical = 245627 ; free virtual = 314149
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.879 ; gain = 0.000 ; free physical = 245626 ; free virtual = 314148
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.887 ; gain = 0.000 ; free physical = 245588 ; free virtual = 314110
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgData_Ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2531.152 ; gain = 0.004 ; free physical = 245106 ; free virtual = 313630

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f8121436

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245107 ; free virtual = 313631

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f8121436

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245073 ; free virtual = 313597
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f8121436

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245073 ; free virtual = 313597
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f8121436

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245073 ; free virtual = 313596
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f8121436

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245072 ; free virtual = 313596
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f8121436

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245066 ; free virtual = 313589
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f8121436

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245066 ; free virtual = 313589
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245065 ; free virtual = 313589
Ending Logic Optimization Task | Checksum: f8121436

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245065 ; free virtual = 313589

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f8121436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245062 ; free virtual = 313586

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f8121436

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245062 ; free virtual = 313586

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245062 ; free virtual = 313586
Ending Netlist Obfuscation Task | Checksum: f8121436

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.152 ; gain = 0.000 ; free physical = 245062 ; free virtual = 313586
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2531.152 ; gain = 0.004 ; free physical = 245062 ; free virtual = 313586
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f8121436
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module rgconfigmemory ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.148 ; gain = 0.000 ; free physical = 245033 ; free virtual = 313557
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.148 ; gain = 0.000 ; free physical = 245032 ; free virtual = 313556
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgData_Ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.359 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2573.137 ; gain = 9.988 ; free physical = 245005 ; free virtual = 313528
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2761.312 ; gain = 198.164 ; free physical = 244987 ; free virtual = 313511
Power optimization passes: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2761.312 ; gain = 198.164 ; free physical = 244986 ; free virtual = 313510

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244984 ; free virtual = 313508


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design rgconfigmemory ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 253
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f8121436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244977 ; free virtual = 313501
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f8121436
Power optimization: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2761.312 ; gain = 230.160 ; free physical = 244971 ; free virtual = 313495
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28620112 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f8121436

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244984 ; free virtual = 313507
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: f8121436

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244980 ; free virtual = 313504
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: f8121436

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244973 ; free virtual = 313497
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f8121436

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244978 ; free virtual = 313502
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f8121436

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244978 ; free virtual = 313501

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244977 ; free virtual = 313501
Ending Netlist Obfuscation Task | Checksum: f8121436

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244979 ; free virtual = 313503
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244617 ; free virtual = 313141
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ad53b1f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244617 ; free virtual = 313141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244617 ; free virtual = 313141

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f95a11a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244616 ; free virtual = 313140

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fec4567a

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244612 ; free virtual = 313136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fec4567a

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244612 ; free virtual = 313136
Phase 1 Placer Initialization | Checksum: fec4567a

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244612 ; free virtual = 313136

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1577120fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244605 ; free virtual = 313129

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244546 ; free virtual = 313070

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 157e8676e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244544 ; free virtual = 313069
Phase 2 Global Placement | Checksum: 72596c7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244562 ; free virtual = 313087

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 72596c7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244563 ; free virtual = 313087

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17acfc37a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244574 ; free virtual = 313099

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 135e8de3d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244573 ; free virtual = 313097

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fac4c9d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244570 ; free virtual = 313094

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bcf40ee4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244524 ; free virtual = 313049

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bcf40ee4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244528 ; free virtual = 313052

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dfcff44e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244526 ; free virtual = 313050
Phase 3 Detail Placement | Checksum: 1dfcff44e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244524 ; free virtual = 313048

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ceddc845

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ceddc845

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244476 ; free virtual = 313001
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.680. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a715f85e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244484 ; free virtual = 313008
Phase 4.1 Post Commit Optimization | Checksum: 1a715f85e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244512 ; free virtual = 313036

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a715f85e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244502 ; free virtual = 313026

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a715f85e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244493 ; free virtual = 313018

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244492 ; free virtual = 313017
Phase 4.4 Final Placement Cleanup | Checksum: 16af83422

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244491 ; free virtual = 313016
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16af83422

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244491 ; free virtual = 313015
Ending Placer Task | Checksum: 102522b80

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244514 ; free virtual = 313039
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244517 ; free virtual = 313042
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244469 ; free virtual = 312993
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244440 ; free virtual = 312965
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244368 ; free virtual = 312894
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgData_Ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ceda4ea2 ConstDB: 0 ShapeSum: 3377dcde RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgAddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgAddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgAddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgAddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData_Ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData_Ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgAddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgAddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgAddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgAddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CfgData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CfgData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 18ca63ac9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312843
Post Restoration Checksum: NetGraph: bc9357a2 NumContArr: d012e327 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18ca63ac9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244311 ; free virtual = 312845

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18ca63ac9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244283 ; free virtual = 312812

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18ca63ac9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312815
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 183dcac6d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244277 ; free virtual = 312806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.741  | TNS=0.000  | WHS=-0.007 | THS=-0.011 |

Phase 2 Router Initialization | Checksum: 26bab4529

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244273 ; free virtual = 312802

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9a5ddac5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244243 ; free virtual = 312773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13ab3eaca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312752
Phase 4 Rip-up And Reroute | Checksum: 13ab3eaca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312752

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13ab3eaca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312751

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ab3eaca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312751
Phase 5 Delay and Skew Optimization | Checksum: 13ab3eaca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bbf49d86

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244214 ; free virtual = 312744
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.285  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bc3ca495

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244214 ; free virtual = 312744
Phase 6 Post Hold Fix | Checksum: 1bc3ca495

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244214 ; free virtual = 312744

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0135135 %
  Global Horizontal Routing Utilization  = 0.0219743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1230e7461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244206 ; free virtual = 312736

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1230e7461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244206 ; free virtual = 312735

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1230e7461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244217 ; free virtual = 312747

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.285  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1230e7461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244217 ; free virtual = 312746
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244247 ; free virtual = 312776

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244247 ; free virtual = 312777
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244238 ; free virtual = 312767
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244228 ; free virtual = 312759
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.312 ; gain = 0.000 ; free physical = 244225 ; free virtual = 312756
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgAddr[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CfgData_Ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.801 ; gain = 0.000 ; free physical = 243995 ; free virtual = 312526
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:21:50 2022...
