
ubuntu-preinstalled/fdtget:     file format elf32-littlearm


Disassembly of section .init:

00000a28 <.init>:
 a28:	push	{r3, lr}
 a2c:	bl	1224 <__assert_fail@plt+0x610>
 a30:	pop	{r3, pc}

Disassembly of section .plt:

00000a34 <raise@plt-0x14>:
 a34:	push	{lr}		; (str lr, [sp, #-4]!)
 a38:	ldr	lr, [pc, #4]	; a44 <raise@plt-0x4>
 a3c:	add	lr, pc, lr
 a40:	ldr	pc, [lr, #8]!
 a44:	andeq	r2, r1, r4, ror #9

00000a48 <raise@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1252]!	; 0x4e4

00000a54 <fdt_getprop@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1244]!	; 0x4dc

00000a60 <__cxa_finalize@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1236]!	; 0x4d4

00000a6c <strtol@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1228]!	; 0x4cc

00000a78 <read@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1220]!	; 0x4c4

00000a84 <free@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #73728	; 0x12000
 a8c:	ldr	pc, [ip, #1212]!	; 0x4bc

00000a90 <__vsnprintf_chk@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #73728	; 0x12000
 a98:	ldr	pc, [ip, #1204]!	; 0x4b4

00000a9c <memcpy@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #73728	; 0x12000
 aa4:	ldr	pc, [ip, #1196]!	; 0x4ac

00000aa8 <fdt_strerror@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #73728	; 0x12000
 ab0:	ldr	pc, [ip, #1188]!	; 0x4a4

00000ab4 <__stack_chk_fail@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #73728	; 0x12000
 abc:	ldr	pc, [ip, #1180]!	; 0x49c

00000ac0 <realloc@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #73728	; 0x12000
 ac8:	ldr	pc, [ip, #1172]!	; 0x494

00000acc <fwrite@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #73728	; 0x12000
 ad4:	ldr	pc, [ip, #1164]!	; 0x48c

00000ad8 <puts@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1156]!	; 0x484

00000ae4 <malloc@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1148]!	; 0x47c

00000af0 <__libc_start_main@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #73728	; 0x12000
 af8:	ldr	pc, [ip, #1140]!	; 0x474

00000afc <strerror@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #73728	; 0x12000
 b04:	ldr	pc, [ip, #1132]!	; 0x46c

00000b08 <__vfprintf_chk@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #73728	; 0x12000
 b10:	ldr	pc, [ip, #1124]!	; 0x464

00000b14 <fdt_getprop_by_offset@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #73728	; 0x12000
 b1c:	ldr	pc, [ip, #1116]!	; 0x45c

00000b20 <__gmon_start__@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #73728	; 0x12000
 b28:	ldr	pc, [ip, #1108]!	; 0x454

00000b2c <open@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #73728	; 0x12000
 b34:	ldr	pc, [ip, #1100]!	; 0x44c

00000b38 <getopt_long@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #73728	; 0x12000
 b40:	ldr	pc, [ip, #1092]!	; 0x444

00000b44 <__ctype_b_loc@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #73728	; 0x12000
 b4c:	ldr	pc, [ip, #1084]!	; 0x43c

00000b50 <exit@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #73728	; 0x12000
 b58:	ldr	pc, [ip, #1076]!	; 0x434

00000b5c <strlen@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #73728	; 0x12000
 b64:	ldr	pc, [ip, #1068]!	; 0x42c

00000b68 <strchr@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #73728	; 0x12000
 b70:	ldr	pc, [ip, #1060]!	; 0x424

00000b74 <__errno_location@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #73728	; 0x12000
 b7c:	ldr	pc, [ip, #1052]!	; 0x41c

00000b80 <putchar@plt>:
 b80:			; <UNDEFINED> instruction: 0xe7fd4778
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #1040]!	; 0x410

00000b90 <strncpy@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #1032]!	; 0x408

00000b9c <__printf_chk@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #1024]!	; 0x400

00000ba8 <fdt_first_property_offset@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #1016]!	; 0x3f8

00000bb4 <write@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #1008]!	; 0x3f0

00000bc0 <__fprintf_chk@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #1000]!	; 0x3e8

00000bcc <fdt_next_tag@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #992]!	; 0x3e0

00000bd8 <fdt_get_name@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #984]!	; 0x3d8

00000be4 <fdt_path_offset@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #976]!	; 0x3d0

00000bf0 <abort@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #968]!	; 0x3c8

00000bfc <close@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #960]!	; 0x3c0

00000c08 <fdt_next_property_offset@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #952]!	; 0x3b8

00000c14 <__assert_fail@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #944]!	; 0x3b0

Disassembly of section .text:

00000c20 <.text>:
     c20:	svcmi	0x00f0e92d
     c24:			; <UNDEFINED> instruction: 0xf8df460c
     c28:	addslt	r1, r1, r8, lsr r5
     c2c:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
     c30:	bleq	a3d06c <_IO_stdin_used@@Base+0xa3b09c>
     c34:			; <UNDEFINED> instruction: 0xf8df4479
     c38:			; <UNDEFINED> instruction: 0xf8df7530
     c3c:	movwcs	r8, #1328	; 0x530
     c40:	ldrbtmi	r5, [pc], #-2186	; c48 <__assert_fail@plt+0x34>
     c44:	strls	pc, [r8, #-2271]!	; 0xfffff721
     c48:			; <UNDEFINED> instruction: 0x460644f8
     c4c:	ldmdavs	r2, {r1, r8, sl, sp}
     c50:			; <UNDEFINED> instruction: 0xf04f920f
     c54:	ldrmi	r0, [sl], r0, lsl #4
     c58:	andcc	pc, ip, fp, asr #17
     c5c:	movwls	r4, #42233	; 0xa4f9
     c60:			; <UNDEFINED> instruction: 0xf04f930c
     c64:	movwls	r3, #46079	; 0xb3ff
     c68:	ldrtmi	r4, [fp], -r2, asr #12
     c6c:	ldrtmi	r4, [r0], -r1, lsr #12
     c70:	andge	pc, r0, sp, asr #17
     c74:	svc	0x0060f7ff
     c78:			; <UNDEFINED> instruction: 0xf0001c42
     c7c:	ldmdacc	pc!, {r0, r1, r3, r4, r7, pc}	; <UNPREDICTABLE>
     c80:	ldmle	r1!, {r0, r2, r4, r5, fp, sp}^
     c84:			; <UNDEFINED> instruction: 0xf853a302
     c88:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     c8c:	svclt	0x00004718
     c90:	andeq	r0, r0, r5, lsl r4
     c94:			; <UNDEFINED> instruction: 0xffffffd9
     c98:			; <UNDEFINED> instruction: 0xffffffd9
     c9c:			; <UNDEFINED> instruction: 0xffffffd9
     ca0:			; <UNDEFINED> instruction: 0xffffffd9
     ca4:			; <UNDEFINED> instruction: 0xffffffd9
     ca8:			; <UNDEFINED> instruction: 0xffffffd9
     cac:			; <UNDEFINED> instruction: 0xffffffd9
     cb0:			; <UNDEFINED> instruction: 0xffffffd9
     cb4:			; <UNDEFINED> instruction: 0xffffffd9
     cb8:			; <UNDEFINED> instruction: 0xffffffd9
     cbc:			; <UNDEFINED> instruction: 0xffffffd9
     cc0:			; <UNDEFINED> instruction: 0xffffffd9
     cc4:			; <UNDEFINED> instruction: 0xffffffd9
     cc8:			; <UNDEFINED> instruction: 0xffffffd9
     ccc:			; <UNDEFINED> instruction: 0xffffffd9
     cd0:			; <UNDEFINED> instruction: 0xffffffd9
     cd4:			; <UNDEFINED> instruction: 0xffffffd9
     cd8:			; <UNDEFINED> instruction: 0xffffffd9
     cdc:			; <UNDEFINED> instruction: 0xffffffd9
     ce0:			; <UNDEFINED> instruction: 0xffffffd9
     ce4:			; <UNDEFINED> instruction: 0xffffffd9
     ce8:			; <UNDEFINED> instruction: 0xffffffd9
     cec:	andeq	r0, r0, r1, lsl r4
     cf0:			; <UNDEFINED> instruction: 0xffffffd9
     cf4:			; <UNDEFINED> instruction: 0xffffffd9
     cf8:			; <UNDEFINED> instruction: 0xffffffd9
     cfc:			; <UNDEFINED> instruction: 0xffffffd9
     d00:			; <UNDEFINED> instruction: 0xffffffd9
     d04:			; <UNDEFINED> instruction: 0xffffffd9
     d08:			; <UNDEFINED> instruction: 0xffffffd9
     d0c:			; <UNDEFINED> instruction: 0xffffffd9
     d10:			; <UNDEFINED> instruction: 0xffffffd9
     d14:			; <UNDEFINED> instruction: 0xffffffd9
     d18:			; <UNDEFINED> instruction: 0xffffffd9
     d1c:			; <UNDEFINED> instruction: 0xffffffd9
     d20:			; <UNDEFINED> instruction: 0xffffffd9
     d24:	andeq	r0, r0, r9, lsl r1
     d28:			; <UNDEFINED> instruction: 0xffffffd9
     d2c:			; <UNDEFINED> instruction: 0xffffffd9
     d30:			; <UNDEFINED> instruction: 0xffffffd9
     d34:	strdeq	r0, [r0], -r9
     d38:			; <UNDEFINED> instruction: 0xffffffd9
     d3c:			; <UNDEFINED> instruction: 0xffffffd9
     d40:			; <UNDEFINED> instruction: 0xffffffd9
     d44:	andeq	r0, r0, r1, lsl r1
     d48:			; <UNDEFINED> instruction: 0xffffffd9
     d4c:			; <UNDEFINED> instruction: 0xffffffd9
     d50:			; <UNDEFINED> instruction: 0xffffffd9
     d54:	andeq	r0, r0, fp, lsl #2
     d58:			; <UNDEFINED> instruction: 0xffffffd9
     d5c:			; <UNDEFINED> instruction: 0xffffffd9
     d60:			; <UNDEFINED> instruction: 0xffffffd9
     d64:	ldrdeq	r0, [r0], -r9
     d68:	strcc	pc, [r8], #-2271	; 0xfffff721
     d6c:	ldrbmi	sl, [r9], -fp, lsl #20
     d70:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     d74:			; <UNDEFINED> instruction: 0xf0006818
     d78:	stmdacs	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
     d7c:	svcge	0x0074f43f
     d80:	bmi	fff93d7c <_IO_stdin_used@@Base+0xfff91dac>
     d84:	ldrbtmi	r4, [fp], #-2302	; 0xfffff702
     d88:			; <UNDEFINED> instruction: 0xf103447a
     d8c:	ldrbtmi	r0, [r8], #-368	; 0xfffffe90
     d90:			; <UNDEFINED> instruction: 0xf1029100
     d94:			; <UNDEFINED> instruction: 0xf000010c
     d98:	strcs	pc, [r1, #-3761]	; 0xfffff14f
     d9c:	strb	r9, [r3, -ip, lsl #10]!
     da0:	strcs	r2, [r1, #-770]	; 0xfffffcfe
     da4:	ldrb	r9, [pc, -ip, lsl #6]
     da8:			; <UNDEFINED> instruction: 0xf8594bf2
     dac:	ldmdavs	fp, {r0, r1, ip, sp}
     db0:	ldrb	r9, [r9, -sp, lsl #6]
     db4:			; <UNDEFINED> instruction: 0xf8594bf3
     db8:	stmdavs	fp, {r0, r1, ip}
     dbc:	vrshr.s64	d4, d19, #64
     dc0:			; <UNDEFINED> instruction: 0xf85481b5
     dc4:	mrrcne	0, 2, r0, sl, cr3
     dc8:	beq	fe0fb70c <_IO_stdin_used@@Base+0xfe0f973c>
     dcc:	stmdacs	r0, {r1, r3, sp, lr}
     dd0:			; <UNDEFINED> instruction: 0x81acf000
     dd4:	movwls	r1, #15027	; 0x3ab3
     dd8:	sbchi	pc, r1, r0
     ddc:	tstle	r2, r2, lsl #26
     de0:			; <UNDEFINED> instruction: 0xf10007db
     de4:			; <UNDEFINED> instruction: 0x21008198
     de8:	stc2l	0, cr15, [r0]
     dec:	stmdacs	r0, {r1, r2, r9, sl, lr}
     df0:	orrhi	pc, r1, r0
     df4:	adcmi	r9, fp, #3072	; 0xc00
     df8:	addhi	pc, sl, r0, asr #5
     dfc:			; <UNDEFINED> instruction: 0xf10a4ae2
     e00:	strtmi	r0, [pc], -r4, lsl #6
     e04:	ldrbtmi	r4, [sl], #-1052	; 0xfffffbe4
     e08:	bmi	ff825628 <_IO_stdin_used@@Base+0xff823658>
     e0c:			; <UNDEFINED> instruction: 0xf8cd00ab
     e10:	ldrbtmi	r9, [sl], #-28	; 0xffffffe4
     e14:	andls	r9, r5, #4, 6	; 0x10000000
     e18:	ldrtmi	r6, [r0], -r1, lsr #16
     e1c:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e20:	bleq	3d4e8 <_IO_stdin_used@@Base+0x3b518>
     e24:	vstrcs	d13, [r1, #-416]	; 0xfffffe60
     e28:	rsbsle	r9, r7, ip, lsl #22
     e2c:			; <UNDEFINED> instruction: 0xf0002b01
     e30:	blcs	a1130 <_IO_stdin_used@@Base+0x9f160>
     e34:			; <UNDEFINED> instruction: 0xf8d4d077
     e38:			; <UNDEFINED> instruction: 0xf1baa004
     e3c:			; <UNDEFINED> instruction: 0xf0000f00
     e40:	blge	261458 <_IO_stdin_used@@Base+0x25f488>
     e44:			; <UNDEFINED> instruction: 0x46524659
     e48:			; <UNDEFINED> instruction: 0xf7ff4630
     e4c:	strmi	lr, [r0], r4, lsl #28
     e50:			; <UNDEFINED> instruction: 0xf0002800
     e54:			; <UNDEFINED> instruction: 0xf8dd80cd
     e58:			; <UNDEFINED> instruction: 0xf1bbb024
     e5c:			; <UNDEFINED> instruction: 0xf0000f00
     e60:	blls	2a1174 <_IO_stdin_used@@Base+0x29f1a4>
     e64:			; <UNDEFINED> instruction: 0xf0002b73
     e68:	blcs	211b4 <_IO_stdin_used@@Base+0x1f1e4>
     e6c:	sbchi	pc, r8, r0
     e70:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
     e74:	svccc	0x00fff1ba
     e78:	rscshi	pc, ip, r0
     e7c:			; <UNDEFINED> instruction: 0x46584651
     e80:			; <UNDEFINED> instruction: 0xf86cf001
     e84:			; <UNDEFINED> instruction: 0xf0402900
     e88:	blls	2a1374 <_IO_stdin_used@@Base+0x29f3a4>
     e8c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e90:			; <UNDEFINED> instruction: 0xf88d2225
     e94:	strbmi	r9, [fp, #-58]	; 0xffffffc6
     e98:	eorscs	pc, r8, sp, lsl #17
     e9c:	cmncs	r4, #8, 30
     ea0:			; <UNDEFINED> instruction: 0xf88d45cb
     ea4:	vqadd.u8	d19, d0, d25
     ea8:	stmdbge	lr, {r0, r1, r2, r3, r4, r7, pc}
     eac:	strmi	r9, [ip], -r2, lsl #8
     eb0:	svceq	0x0004f1ba
     eb4:	mulcs	r0, r8, r8
     eb8:			; <UNDEFINED> instruction: 0xf1bad01a
     ebc:	tstle	r3, r2, lsl #30
     ec0:			; <UNDEFINED> instruction: 0x2000f8b8
     ec4:	addslt	fp, r2, #335872	; 0x52000
     ec8:			; <UNDEFINED> instruction: 0x462144d1
     ecc:	ldrbmi	r2, [r0], #1
     ed0:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ed4:	vrshl.u8	q10, <illegal reg q5.5>, q8
     ed8:			; <UNDEFINED> instruction: 0xf1b98086
     edc:	rscle	r0, r7, r0, lsl #30
     ee0:			; <UNDEFINED> instruction: 0xf7ff2020
     ee4:			; <UNDEFINED> instruction: 0xf1baee50
     ee8:			; <UNDEFINED> instruction: 0xf8980f04
     eec:	mvnle	r2, r0
     ef0:	ldrdcs	pc, [r0], -r8
     ef4:			; <UNDEFINED> instruction: 0xe7e7ba12
     ef8:	stmdacs	r0, {r0, r2, r3, fp, ip, pc}
     efc:	rschi	pc, r4, r0
     f00:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
     f04:	strtmi	r9, [pc], #-2820	; f0c <__assert_fail@plt+0x2f8>
     f08:	blls	d1f80 <_IO_stdin_used@@Base+0xcffb0>
     f0c:	ble	fe0d1a00 <_IO_stdin_used@@Base+0xfe0cfa30>
     f10:	movwcs	r4, #1584	; 0x630
     f14:			; <UNDEFINED> instruction: 0xf7ff9303
     f18:	strht	lr, [r0], -r6
     f1c:	suble	r2, r6, r1, lsl #22
     f20:			; <UNDEFINED> instruction: 0xf0402b02
     f24:			; <UNDEFINED> instruction: 0xf10d8112
     f28:			; <UNDEFINED> instruction: 0xf04f0824
     f2c:	strbmi	r0, [r2], -r0, lsl #20
     f30:			; <UNDEFINED> instruction: 0x46304659
     f34:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     f38:	blcs	20884c <_IO_stdin_used@@Base+0x20687c>
     f3c:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     f40:	blne	93cf54 <_IO_stdin_used@@Base+0x93af84>
     f44:	streq	r0, [r5, #-1310]	; 0xfffffae2
     f48:	andeq	r0, r9, r5, lsl #10
     f4c:	svceq	0x0001f1ba
     f50:	addhi	pc, r9, r0, asr #6
     f54:	movwcs	r4, #5680	; 0x1630
     f58:			; <UNDEFINED> instruction: 0xf7ff9303
     f5c:	bmi	fe33c5b4 <_IO_stdin_used@@Base+0xfe33a5e4>
     f60:	ldrbtmi	r4, [sl], #-2944	; 0xfffff480
     f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     f68:	subsmi	r9, sl, pc, lsl #22
     f6c:	rschi	pc, fp, r0, asr #32
     f70:	andslt	r9, r1, r3, lsl #16
     f74:	svchi	0x00f0e8bd
     f78:	beq	7d668 <_IO_stdin_used@@Base+0x7b698>
     f7c:			; <UNDEFINED> instruction: 0xf1bad0c2
     f80:			; <UNDEFINED> instruction: 0xf8dd3fff
     f84:	bicsle	fp, r2, r4, lsr #32
     f88:			; <UNDEFINED> instruction: 0x4659e7bc
     f8c:	ldrtmi	r2, [r0], -r0, lsl #4
     f90:	stmdbeq	r1, {r1, r3, r8, ip, sp, lr, pc}
     f94:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f98:	svceq	0x0001f1ba
     f9c:			; <UNDEFINED> instruction: 0xf1b9dd57
     fa0:	vmaxnm.f32	d0, d0, d15
     fa4:			; <UNDEFINED> instruction: 0xf8dd808c
     fa8:	strbmi	fp, [sl], r4, lsr #32
     fac:			; <UNDEFINED> instruction: 0x4659e7bf
     fb0:			; <UNDEFINED> instruction: 0xf7ff4630
     fb4:	mcrne	13, 0, lr, cr1, cr10, {7}
     fb8:			; <UNDEFINED> instruction: 0xf10ddb12
     fbc:	movwcs	r0, #2084	; 0x824
     fc0:	ldrtmi	r4, [r0], -r2, asr #12
     fc4:			; <UNDEFINED> instruction: 0xf7ff9102
     fc8:	stmdals	r9, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
     fcc:	tstlt	r0, r2, lsl #18
     fd0:	stc	7, cr15, [r2, #1020]	; 0x3fc
     fd4:	ldrtmi	r9, [r0], -r2, lsl #18
     fd8:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
     fdc:	ble	ffb887e8 <_IO_stdin_used@@Base+0xffb86818>
     fe0:			; <UNDEFINED> instruction: 0xd1b73101
     fe4:	stcls	7, cr14, [r2], {142}	; 0x8e
     fe8:			; <UNDEFINED> instruction: 0xf7ff200a
     fec:	str	lr, [r9, ip, asr #27]
     ff0:	stmdacs	r0, {r0, r2, r3, fp, ip, pc}
     ff4:	stmdbls	r9, {r2, r7, r8, ip, lr, pc}
     ff8:			; <UNDEFINED> instruction: 0xf0004650
     ffc:			; <UNDEFINED> instruction: 0xe7a9f977
    1000:			; <UNDEFINED> instruction: 0xf0004659
    1004:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    1008:	svcge	0x0032f43f
    100c:	movweq	lr, #47880	; 0xbb08
    1010:	stccc	8, cr15, [r1], {19}
    1014:	cmnle	r1, r0, lsl #22
    1018:	svceq	0x0000f1bb
    101c:			; <UNDEFINED> instruction: 0xf8dfdde4
    1020:			; <UNDEFINED> instruction: 0x46c29174
    1024:			; <UNDEFINED> instruction: 0x465244f9
    1028:	andcs	r4, r1, r9, asr #12
    102c:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1030:			; <UNDEFINED> instruction: 0xf7ff4650
    1034:	mulcc	r1, r4, sp
    1038:	bl	fea92248 <_IO_stdin_used@@Base+0xfea90278>
    103c:	ldrmi	r0, [fp, #776]	; 0x308
    1040:	ldrbmi	sp, [r0, #3538]	; 0xdd2
    1044:	eorcs	sp, r0, pc, ror #1
    1048:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    104c:	biclt	lr, r8, fp, ror #15
    1050:	blcs	1f064 <_IO_stdin_used@@Base+0x1d094>
    1054:	svclt	0x00089b05
    1058:			; <UNDEFINED> instruction: 0xf1ba4618
    105c:			; <UNDEFINED> instruction: 0xd1a20f01
    1060:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1064:	stmdbmi	ip, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    1068:	andcs	r4, r1, r2, lsl #12
    106c:			; <UNDEFINED> instruction: 0xf7ff4479
    1070:			; <UNDEFINED> instruction: 0xe76fed96
    1074:	svceq	0x0003f01b
    1078:			; <UNDEFINED> instruction: 0xf04fbf0c
    107c:			; <UNDEFINED> instruction: 0xf04f0a04
    1080:	str	r0, [r2, -r1, lsl #20]
    1084:	strb	r9, [r8, r6, lsl #16]!
    1088:	andcs	r4, r0, r4, asr #22
    108c:	ldrbtmi	r4, [fp], #-2628	; 0xfffff5bc
    1090:			; <UNDEFINED> instruction: 0xf103447a
    1094:	tstls	r0, r0, ror r1
    1098:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
    109c:	stc2	0, cr15, [lr, #-0]
    10a0:	ldc2	0, cr15, [ip, #-0]
    10a4:	bmi	1013da8 <_IO_stdin_used@@Base+0x1011dd8>
    10a8:	ldrbtmi	r4, [fp], #-2112	; 0xfffff7c0
    10ac:			; <UNDEFINED> instruction: 0xf103447a
    10b0:	ldrbtmi	r0, [r8], #-368	; 0xfffffe90
    10b4:			; <UNDEFINED> instruction: 0xf1029100
    10b8:			; <UNDEFINED> instruction: 0xf000010c
    10bc:	ldmdami	ip!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    10c0:			; <UNDEFINED> instruction: 0xf7ff4478
    10c4:	strb	lr, [r5, -sl, lsl #26]
    10c8:	ldrbmi	r6, [r9], -r0, lsr #16
    10cc:			; <UNDEFINED> instruction: 0xf90ef000
    10d0:			; <UNDEFINED> instruction: 0xf7ff4630
    10d4:	movwcs	lr, #7384	; 0x1cd8
    10d8:	strb	r9, [r0, -r3, lsl #6]
    10dc:			; <UNDEFINED> instruction: 0x901cf8dd
    10e0:	blmi	d09938 <_IO_stdin_used@@Base+0xd07968>
    10e4:	ldmdami	r4!, {r0, r8, sp}
    10e8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    10ec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    10f0:	stcl	7, cr15, [ip], #1020	; 0x3fc
    10f4:	movwcs	lr, #5934	; 0x172e
    10f8:	ldr	r9, [r0, -r3, lsl #6]!
    10fc:			; <UNDEFINED> instruction: 0x901cf8dd
    1100:	blmi	b099ec <_IO_stdin_used@@Base+0xb07a1c>
    1104:	stmdami	sp!, {r0, r8, sp}
    1108:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    110c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1110:	ldcl	7, cr15, [ip], {255}	; 0xff
    1114:	stmdami	sl!, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    1118:	rsbseq	pc, r0, #-1073741823	; 0xc0000001
    111c:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    1120:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    1124:			; <UNDEFINED> instruction: 0x4642463b
    1128:	stc2l	0, cr15, [r8]
    112c:	bmi	993dc8 <_IO_stdin_used@@Base+0x991df8>
    1130:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    1134:			; <UNDEFINED> instruction: 0xf103447a
    1138:	ldrbtmi	r0, [r8], #-368	; 0xfffffe90
    113c:			; <UNDEFINED> instruction: 0xf1029100
    1140:			; <UNDEFINED> instruction: 0xf000010c
    1144:			; <UNDEFINED> instruction: 0xf7fffcdb
    1148:	blmi	87c428 <_IO_stdin_used@@Base+0x87a458>
    114c:	stmdbmi	r1!, {r0, r5, r6, r7, r9, sp}
    1150:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
    1154:			; <UNDEFINED> instruction: 0xf5034479
    1158:	ldrbtmi	r7, [r8], #-912	; 0xfffffc70
    115c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1160:	strdeq	r2, [r1], -r0
    1164:	strheq	r0, [r0], -r4
    1168:	andeq	r2, r1, lr, asr #2
    116c:	andeq	r1, r0, r4, lsr #11
    1170:	andeq	r2, r1, r8, asr #5
    1174:	ldrdeq	r0, [r0], -r4
    1178:	andeq	r2, r1, sl
    117c:	andeq	r1, r0, r4, ror #8
    1180:	andeq	r1, r0, r6, lsl #5
    1184:	strheq	r0, [r0], -r8
    1188:	ldrdeq	r1, [r0], -lr
    118c:	andeq	r1, r0, lr, ror #3
    1190:	andeq	r1, r1, r2, asr #31
    1194:	andeq	r1, r0, r0, lsl #8
    1198:	andeq	r1, r0, r4, lsl r0
    119c:	andeq	r1, r1, r2, lsl #26
    11a0:	andeq	r1, r0, ip, asr r1
    11a4:	andeq	r1, r1, r6, ror #25
    11a8:	andeq	r1, r0, r0, asr #2
    11ac:	andeq	r0, r0, r2, asr pc
    11b0:	andeq	r0, r0, r4, lsr #31
    11b4:	strheq	r0, [r0], -ip
    11b8:	andeq	r0, r0, r0, asr #31
    11bc:			; <UNDEFINED> instruction: 0x00000fb8
    11c0:	andeq	r0, r0, sl, lsl pc
    11c4:	andeq	r1, r1, lr, asr ip
    11c8:	strheq	r1, [r0], -r8
    11cc:	andeq	r0, r0, lr, ror #29
    11d0:	muleq	r0, sl, r0
    11d4:	andeq	r0, r0, r0, asr #30
    11d8:	andeq	r0, r0, r6, asr #30
    11dc:	bleq	3d320 <_IO_stdin_used@@Base+0x3b350>
    11e0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    11e4:	strbtmi	fp, [sl], -r2, lsl #24
    11e8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    11ec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    11f0:	ldrmi	sl, [sl], #776	; 0x308
    11f4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    11f8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    11fc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1200:			; <UNDEFINED> instruction: 0xf85a4b06
    1204:	stmdami	r6, {r0, r1, ip, sp}
    1208:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    120c:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1210:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1214:	andeq	r1, r1, r4, lsl sp
    1218:	andeq	r0, r0, r8, lsr #1
    121c:	andeq	r0, r0, r4, asr #1
    1220:	andeq	r0, r0, ip, asr #1
    1224:	ldr	r3, [pc, #20]	; 1240 <__assert_fail@plt+0x62c>
    1228:	ldr	r2, [pc, #20]	; 1244 <__assert_fail@plt+0x630>
    122c:	add	r3, pc, r3
    1230:	ldr	r2, [r3, r2]
    1234:	cmp	r2, #0
    1238:	bxeq	lr
    123c:	b	b20 <__gmon_start__@plt>
    1240:	strdeq	r1, [r1], -r4
    1244:	andeq	r0, r0, r0, asr #1
    1248:	blmi	1d3268 <_IO_stdin_used@@Base+0x1d1298>
    124c:	bmi	1d2434 <_IO_stdin_used@@Base+0x1d0464>
    1250:	addmi	r4, r3, #2063597568	; 0x7b000000
    1254:	andle	r4, r3, sl, ror r4
    1258:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    125c:	ldrmi	fp, [r8, -r3, lsl #2]
    1260:	svclt	0x00004770
    1264:			; <UNDEFINED> instruction: 0x00011db8
    1268:			; <UNDEFINED> instruction: 0x00011db4
    126c:	ldrdeq	r1, [r1], -r0
    1270:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1274:	stmdbmi	r9, {r3, fp, lr}
    1278:	bmi	252460 <_IO_stdin_used@@Base+0x250490>
    127c:	bne	252468 <_IO_stdin_used@@Base+0x250498>
    1280:	svceq	0x00cb447a
    1284:			; <UNDEFINED> instruction: 0x01a1eb03
    1288:	andle	r1, r3, r9, asr #32
    128c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1290:	ldrmi	fp, [r8, -r3, lsl #2]
    1294:	svclt	0x00004770
    1298:	andeq	r1, r1, ip, lsl #27
    129c:	andeq	r1, r1, r8, lsl #27
    12a0:	andeq	r1, r1, r4, lsr #25
    12a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    12a8:	blmi	2ae6d0 <_IO_stdin_used@@Base+0x2ac700>
    12ac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    12b0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    12b4:	blmi	26f868 <_IO_stdin_used@@Base+0x26d898>
    12b8:	ldrdlt	r5, [r3, -r3]!
    12bc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    12c0:			; <UNDEFINED> instruction: 0xf7ff6818
    12c4:			; <UNDEFINED> instruction: 0xf7ffebce
    12c8:	blmi	1c11cc <_IO_stdin_used@@Base+0x1bf1fc>
    12cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12d0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    12d4:	andeq	r1, r1, r6, asr sp
    12d8:	andeq	r1, r1, r4, ror ip
    12dc:	andeq	r0, r0, ip, lsr #1
    12e0:	andeq	r1, r1, r2, asr #26
    12e4:	andeq	r1, r1, r6, lsr sp
    12e8:	svclt	0x0000e7c4
    12ec:	ldrlt	r4, [r0, #-2570]	; 0xfffff5f6
    12f0:	cfstrsmi	mvf4, [sl], {122}	; 0x7a
    12f4:	andls	fp, r3, r4, lsl #1
    12f8:	ldmdbpl	r2, {r3, r9, sl, lr}
    12fc:			; <UNDEFINED> instruction: 0xf7ff6814
    1300:	bmi	1fc258 <_IO_stdin_used@@Base+0x1fa288>
    1304:	blls	c9710 <_IO_stdin_used@@Base+0xc7740>
    1308:	andls	r4, r0, sl, ror r4
    130c:			; <UNDEFINED> instruction: 0xf7ff4620
    1310:	andlt	lr, r4, r8, asr ip
    1314:	svclt	0x0000bd10
    1318:	andeq	r1, r1, r4, lsr ip
    131c:	strheq	r0, [r0], -ip
    1320:	andeq	r0, r0, r8, asr #25
    1324:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    1328:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    132c:	addlt	r4, r3, r9, ror r4
    1330:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    1334:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    1338:			; <UNDEFINED> instruction: 0xf855447b
    133c:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    1340:			; <UNDEFINED> instruction: 0xf04f9201
    1344:	stmdami	sp, {r9}
    1348:	tstcs	r1, sp, lsl #4
    134c:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    1350:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    1354:	bl	feebf358 <_IO_stdin_used@@Base+0xfeebd388>
    1358:	blls	1b3e0 <_IO_stdin_used@@Base+0x19410>
    135c:	tstcs	r1, r2, lsr r6
    1360:	bl	ff4bf364 <_IO_stdin_used@@Base+0xff4bd394>
    1364:			; <UNDEFINED> instruction: 0xf7ff2001
    1368:	svclt	0x0000ebf4
    136c:	strdeq	r1, [r1], -r8
    1370:	strheq	r0, [r0], -r4
    1374:	andeq	r1, r1, ip, ror #23
    1378:	strheq	r0, [r0], -ip
    137c:	ldrdeq	r0, [r0], -r2
    1380:	addlt	fp, r3, r0, lsr r5
    1384:			; <UNDEFINED> instruction: 0xf7ff4605
    1388:	mcrrne	11, 14, lr, r2, cr10
    138c:	ldrmi	r9, [r0], -r1, lsl #4
    1390:	bl	fea3f394 <_IO_stdin_used@@Base+0xfea3d3c4>
    1394:	andls	r9, r0, r1, lsl #20
    1398:			; <UNDEFINED> instruction: 0x4629b130
    139c:			; <UNDEFINED> instruction: 0xf7ff4604
    13a0:			; <UNDEFINED> instruction: 0x4620eb7e
    13a4:	ldclt	0, cr11, [r0, #-12]!
    13a8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    13ac:			; <UNDEFINED> instruction: 0xffbaf7ff
    13b0:	andeq	r0, r0, r6, lsl #31
    13b4:	ldrbmi	lr, [r0, sp, lsr #18]!
    13b8:	bmi	892c14 <_IO_stdin_used@@Base+0x890c44>
    13bc:	blmi	8ad5d4 <_IO_stdin_used@@Base+0x8ab604>
    13c0:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    13c4:	strmi	r6, [pc], -r4, lsl #16
    13c8:	ssatmi	r5, #2, r3, asr #17
    13cc:	movwls	r6, #14363	; 0x381b
    13d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    13d4:			; <UNDEFINED> instruction: 0x4620b11c
    13d8:	bl	ff03f3dc <_IO_stdin_used@@Base+0xff03d40c>
    13dc:	smlabbcs	r0, r1, r6, r4
    13e0:	mvnscc	pc, #79	; 0x4f
    13e4:	andcs	r4, r1, #8, 12	; 0x800000
    13e8:	strvc	lr, [r0, #-2509]	; 0xfffff633
    13ec:			; <UNDEFINED> instruction: 0xf7ff9502
    13f0:			; <UNDEFINED> instruction: 0xf100eb50
    13f4:	strtmi	r0, [r0], -r1, lsl #16
    13f8:	beq	23c024 <_IO_stdin_used@@Base+0x23a054>
    13fc:			; <UNDEFINED> instruction: 0xf7ff4651
    1400:	strmi	lr, [r4], -r0, ror #22
    1404:			; <UNDEFINED> instruction: 0xf04fb1b8
    1408:	andcs	r3, r1, #-67108861	; 0xfc000003
    140c:	strbmi	r4, [r8], #-1601	; 0xfffff9bf
    1410:	strls	r9, [r0, -r1, lsl #10]
    1414:	bl	f3f418 <_IO_stdin_used@@Base+0xf3d448>
    1418:	eorsvs	r4, r4, r0, lsr #12
    141c:	bl	fe7bf420 <_IO_stdin_used@@Base+0xfe7bd450>
    1420:	blmi	253c50 <_IO_stdin_used@@Base+0x251c80>
    1424:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1428:	blls	db498 <_IO_stdin_used@@Base+0xd94c8>
    142c:	qaddle	r4, sl, r7
    1430:	pop	{r2, ip, sp, pc}
    1434:	stmdami	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
    1438:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    143c:			; <UNDEFINED> instruction: 0xff72f7ff
    1440:	bl	e3f444 <_IO_stdin_used@@Base+0xe3d474>
    1444:	andeq	r1, r1, r2, ror #22
    1448:	strheq	r0, [r0], -r4
    144c:	andeq	r1, r1, r0, lsl #22
    1450:	andeq	r0, r0, sl, lsl #30
    1454:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    1458:	addlt	fp, r2, r0, lsl #10
    145c:	bge	d409c <_IO_stdin_used@@Base+0xd20cc>
    1460:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1464:	blne	13f5b4 <_IO_stdin_used@@Base+0x13d5e4>
    1468:	movwls	r6, #6171	; 0x181b
    146c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1470:			; <UNDEFINED> instruction: 0xf7ff9200
    1474:	bmi	2812f8 <_IO_stdin_used@@Base+0x27f328>
    1478:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    147c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1480:	subsmi	r9, sl, r1, lsl #22
    1484:	andlt	sp, r2, r4, lsl #2
    1488:	bl	13f604 <_IO_stdin_used@@Base+0x13d634>
    148c:	ldrbmi	fp, [r0, -r3]!
    1490:	bl	43f494 <_IO_stdin_used@@Base+0x43d4c4>
    1494:	andeq	r1, r1, r4, asr #21
    1498:	strheq	r0, [r0], -r4
    149c:	andeq	r1, r1, sl, lsr #21
    14a0:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    14a4:	ldrbtmi	fp, [ip], #1038	; 0x40e
    14a8:	addlt	fp, r3, r0, lsl r5
    14ac:	bge	1544f0 <_IO_stdin_used@@Base+0x152520>
    14b0:	blne	13f600 <_IO_stdin_used@@Base+0x13d630>
    14b4:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    14b8:	strls	r6, [r1], #-2084	; 0xfffff7dc
    14bc:	streq	pc, [r0], #-79	; 0xffffffb1
    14c0:	andvs	r2, r4, r0, lsl #8
    14c4:			; <UNDEFINED> instruction: 0xf7ff9200
    14c8:	bmi	2812a4 <_IO_stdin_used@@Base+0x27f2d4>
    14cc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    14d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14d4:	subsmi	r9, sl, r1, lsl #22
    14d8:	andlt	sp, r3, r4, lsl #2
    14dc:			; <UNDEFINED> instruction: 0x4010e8bd
    14e0:	ldrbmi	fp, [r0, -r3]!
    14e4:	b	ff9bf4e8 <_IO_stdin_used@@Base+0xff9bd518>
    14e8:	andeq	r1, r1, lr, ror sl
    14ec:	strheq	r0, [r0], -r4
    14f0:	andeq	r1, r1, r6, asr sl
    14f4:	mvnsmi	lr, sp, lsr #18
    14f8:	strmi	r4, [r0], lr, lsl #12
    14fc:	bl	bbf500 <_IO_stdin_used@@Base+0xbbd530>
    1500:	ldrtmi	r4, [r0], -r4, lsl #12
    1504:	bl	abf508 <_IO_stdin_used@@Base+0xabd538>
    1508:	strmi	r1, [r7], -r3, lsr #16
    150c:			; <UNDEFINED> instruction: 0xb12c1c98
    1510:	andeq	lr, r4, #8, 22	; 0x2000
    1514:	stccs	8, cr15, [r1], {18}
    1518:	andsle	r2, r6, pc, lsr #20
    151c:	b	ff8bf520 <_IO_stdin_used@@Base+0xff8bd550>
    1520:	cmnlt	r0, r5, lsl #12
    1524:	strbmi	r4, [r1], -r2, lsr #12
    1528:	b	fee3f52c <_IO_stdin_used@@Base+0xfee3d55c>
    152c:	strpl	r2, [fp, #-815]!	; 0xfffffcd1
    1530:	cfldrdne	mvd3, [sl], #-4
    1534:	ldrtmi	r1, [r1], -r8, lsr #18
    1538:	b	fec3f53c <_IO_stdin_used@@Base+0xfec3d56c>
    153c:	pop	{r3, r5, r9, sl, lr}
    1540:	stmdami	r7, {r4, r5, r6, r7, r8, pc}
    1544:			; <UNDEFINED> instruction: 0xf7ff4478
    1548:	mrrcne	14, 14, pc, r8, cr13	; <UNPREDICTABLE>
    154c:	b	ff2bf550 <_IO_stdin_used@@Base+0xff2bd580>
    1550:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1554:			; <UNDEFINED> instruction: 0x4641d0f5
    1558:			; <UNDEFINED> instruction: 0xf7ff4622
    155c:	strb	lr, [r8, r0, lsr #21]!
    1560:	andeq	r0, r0, ip, ror #27
    1564:	push	{r0, r5, r6, r8, r9, ip, sp, pc}
    1568:	bl	11d30 <_IO_stdin_used@@Base+0xfd60>
    156c:	strmi	r0, [r6], -r1, lsl #16
    1570:	stccc	8, cr15, [r1], {24}
    1574:	strbmi	fp, [r0, #-2827]	; 0xfffff4f5
    1578:			; <UNDEFINED> instruction: 0x4634d21c
    157c:			; <UNDEFINED> instruction: 0xf8144627
    1580:	cmplt	sp, r1, lsl #22
    1584:	b	ff7bf588 <_IO_stdin_used@@Base+0xff7bd5b8>
    1588:			; <UNDEFINED> instruction: 0xf8336803
    158c:			; <UNDEFINED> instruction: 0xf4133015
    1590:	andsle	r4, r2, r0, lsl #7
    1594:	ldmle	r1!, {r5, r7, r8, sl, lr}^
    1598:			; <UNDEFINED> instruction: 0x4627787d
    159c:	blx	fed8849c <_IO_stdin_used@@Base+0xfed864cc>
    15a0:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    15a4:	svclt	0x000c2d00
    15a8:	strcs	r4, [r1, #-1589]	; 0xfffff9cb
    15ac:			; <UNDEFINED> instruction: 0x1c7eb92d
    15b0:	stmiale	r2!, {r4, r5, r7, r8, sl, lr}^
    15b4:	pop	{r0, sp}
    15b8:	strdcs	r8, [r0], -r0
    15bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    15c0:	ldrbmi	r4, [r0, -r8, lsl #12]!
    15c4:	blmi	1193ee0 <_IO_stdin_used@@Base+0x1191f10>
    15c8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    15cc:	stmdavs	sp, {r0, r2, r7, ip, sp, pc}
    15d0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    15d4:			; <UNDEFINED> instruction: 0x1c6e1941
    15d8:	movwls	r6, #14363	; 0x381b
    15dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    15e0:			; <UNDEFINED> instruction: 0xf1a35d43
    15e4:	bcs	1201eac <_IO_stdin_used@@Base+0x11ffedc>
    15e8:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    15ec:	eorscc	pc, r2, #2
    15f0:	eorscc	r3, r2, #536870915	; 0x20000003
    15f4:			; <UNDEFINED> instruction: 0x26263232
    15f8:	strtcs	r2, [r6], -r6, lsr #12
    15fc:	strtcs	r2, [r6], -r6, lsr #12
    1600:	strtcs	r2, [r6], -r6, lsr #12
    1604:	strtcs	r2, [r6], -r6, lsr #12
    1608:	strtcs	r2, [r6], -r6, lsr #12
    160c:	strtcs	r2, [r6], -r6, lsr #12
    1610:	strtcs	r2, [r6], -r6, lsr #12
    1614:	strtcs	r2, [r6], -r6, lsr #12
    1618:	strtcs	r2, [r6], -r6, lsr #12
    161c:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
    1620:			; <UNDEFINED> instruction: 0x26262672
    1624:	strtcs	r2, [r6], -pc, asr #12
    1628:	strtcs	r2, [r6], -r6, lsr #12
    162c:			; <UNDEFINED> instruction: 0x26262651
    1630:			; <UNDEFINED> instruction: 0x26552653
    1634:	subseq	r2, r9, r7, asr r6
    1638:	stmdbmi	sl!, {r0, r1, r2, r8, r9, sp}
    163c:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
    1640:	stmpl	sl, {r1, r2, r5, sp, lr}
    1644:	bls	db690 <_IO_stdin_used@@Base+0xd96c0>
    1648:	qdaddle	r4, r1, r4
    164c:	andlt	r4, r5, r8, lsl r6
    1650:	svcge	0x0002bdf0
    1654:	movwcs	r2, #515	; 0x203
    1658:	andcc	pc, fp, sp, lsl #17
    165c:			; <UNDEFINED> instruction: 0xf7ff4638
    1660:	stmdbge	r1, {r3, r4, r7, r9, fp, sp, lr, pc}
    1664:	andcs	r4, r8, #56, 12	; 0x3800000
    1668:	b	3f66c <_IO_stdin_used@@Base+0x3d69c>
    166c:	adcsmi	r9, lr, #1, 28
    1670:	blne	ffdb1480 <_IO_stdin_used@@Base+0xffdaf4b0>
    1674:	sbclt	r1, r3, #1933312	; 0x1d8000
    1678:	blmi	6f79fc <_IO_stdin_used@@Base+0x6f5a2c>
    167c:	ldmdbmi	fp, {r1, r3, r4, r7, r9, sp}
    1680:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
    1684:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1688:	b	ff13f68c <_IO_stdin_used@@Base+0xff13d6bc>
    168c:	ldrb	r2, [r4, ip, lsl #6]
    1690:	ldrb	r2, [r2, sl, lsl #6]
    1694:	ldrb	r2, [r0, sp, lsl #6]
    1698:	strb	r2, [lr, r9, lsl #6]
    169c:	strb	r2, [ip, fp, lsl #6]
    16a0:	stmibne	r1, {r1, r8, sl, fp, sp, pc}
    16a4:	movwcs	r2, #514	; 0x202
    16a8:			; <UNDEFINED> instruction: 0xf88d4628
    16ac:			; <UNDEFINED> instruction: 0xf7ff300a
    16b0:	andscs	lr, r0, #112, 20	; 0x70000
    16b4:	strtmi	sl, [r8], -r1, lsl #18
    16b8:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16bc:	adcmi	r9, sl, #4096	; 0x1000
    16c0:	blne	14b14d0 <_IO_stdin_used@@Base+0x14af500>
    16c4:	sbclt	r1, r3, #11927552	; 0xb60000
    16c8:	stmdami	sl, {r0, r1, r2, r4, r5, r7, fp, ip, lr, pc}
    16cc:			; <UNDEFINED> instruction: 0xf7ff4478
    16d0:	movwcs	pc, #36393	; 0x8e29	; <UNPREDICTABLE>
    16d4:			; <UNDEFINED> instruction: 0xf7ffe7b1
    16d8:	svclt	0x0000e9ee
    16dc:	andeq	r1, r1, ip, asr r9
    16e0:	strheq	r0, [r0], -r4
    16e4:	andeq	r1, r1, r6, ror #17
    16e8:	andeq	r0, r0, lr, lsr #28
    16ec:	ldrdeq	r0, [r0], -ip
    16f0:	andeq	r0, r0, r2, ror #25
    16f4:	andeq	r0, r0, r8, lsr #25
    16f8:	mvnsmi	lr, #737280	; 0xb4000
    16fc:	andvs	r2, fp, r0, lsl #6
    1700:	stmdavc	r3, {r3, r7, r9, sl, lr}
    1704:	blcs	b53150 <_IO_stdin_used@@Base+0xb51180>
    1708:	stmdavc	r7, {r0, r1, r5, r8, ip, lr, pc}^
    170c:			; <UNDEFINED> instruction: 0xf44fbb0f
    1710:	strcs	r6, [r0], #-128	; 0xffffff80
    1714:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1718:	strvs	pc, [r0, #1103]	; 0x44f
    171c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1720:	blne	ab5814 <_IO_stdin_used@@Base+0xab3844>
    1724:			; <UNDEFINED> instruction: 0x46381931
    1728:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    172c:	blle	6c8f40 <_IO_stdin_used@@Base+0x6c6f70>
    1730:	eorle	r4, fp, ip, lsl r4
    1734:	mvnsle	r4, r5, lsr #5
    1738:	ldrtmi	r0, [r0], -sp, rrx
    173c:			; <UNDEFINED> instruction: 0xf7ff4629
    1740:	strmi	lr, [r6], -r0, asr #19
    1744:	mvnle	r2, r0, lsl #16
    1748:			; <UNDEFINED> instruction: 0x46294816
    174c:			; <UNDEFINED> instruction: 0xf7ff4478
    1750:	smlattcs	r0, r9, sp, pc	; <UNPREDICTABLE>
    1754:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1758:	ble	ff608f7c <_IO_stdin_used@@Base+0xff606fac>
    175c:	b	2bf760 <_IO_stdin_used@@Base+0x2bd790>
    1760:	strtmi	r6, [r0], -r4, lsl #16
    1764:	mvnshi	lr, #12386304	; 0xbd0000
    1768:	b	13f76c <_IO_stdin_used@@Base+0x13d79c>
    176c:	ldrtmi	r6, [r8], -r4, lsl #16
    1770:	b	113f774 <_IO_stdin_used@@Base+0x113d7a4>
    1774:	ldrtmi	fp, [r0], -ip, ror #2
    1778:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    177c:	svceq	0x0000f1b9
    1780:			; <UNDEFINED> instruction: 0xf8c9d001
    1784:	strtmi	r5, [r0], -r0
    1788:	mvnshi	lr, #12386304	; 0xbd0000
    178c:			; <UNDEFINED> instruction: 0xf7ff4638
    1790:	strcs	lr, [r0], #-2614	; 0xfffff5ca
    1794:	andvs	pc, r0, r8, asr #17
    1798:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    179c:			; <UNDEFINED> instruction: 0xf7ff4478
    17a0:	svclt	0x0000fdc1
    17a4:	strdeq	r0, [r0], -r8
    17a8:	muleq	r0, r4, fp
    17ac:	addlt	fp, r5, r0, lsr r5
    17b0:			; <UNDEFINED> instruction: 0x460a4c15
    17b4:	stmdbge	r2, {r0, r2, r4, r8, r9, fp, lr}
    17b8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    17bc:	ldmdavs	fp, {r2, r9, sl, lr}
    17c0:			; <UNDEFINED> instruction: 0xf04f9303
    17c4:			; <UNDEFINED> instruction: 0xf7ff0300
    17c8:	blmi	48162c <_IO_stdin_used@@Base+0x47f65c>
    17cc:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    17d0:	bmi	4277e0 <_IO_stdin_used@@Base+0x425810>
    17d4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    17d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    17dc:	subsmi	r9, sl, r3, lsl #22
    17e0:	andlt	sp, r5, r0, lsl r1
    17e4:	bmi	330cac <_IO_stdin_used@@Base+0x32ecdc>
    17e8:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    17ec:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f0:	strtmi	r4, [r3], -sl, lsl #20
    17f4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    17f8:	strtmi	r9, [r8], -r0
    17fc:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1800:	strb	r2, [r6, r0]!
    1804:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1808:	andeq	r1, r1, ip, ror #14
    180c:	strheq	r0, [r0], -r4
    1810:	andeq	r1, r1, r8, asr r7
    1814:	andeq	r1, r1, lr, asr #14
    1818:	strheq	r0, [r0], -ip
    181c:	andeq	r0, r0, r6, lsr #23
    1820:	mvnsmi	lr, sp, lsr #18
    1824:	stmdavc	r3, {r0, r1, r2, r3, r9, sl, lr}
    1828:	andsle	r2, r4, sp, lsr #22
    182c:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    1830:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    1834:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1838:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    183c:	ldmdavs	lr!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    1840:			; <UNDEFINED> instruction: 0x2e00ba36
    1844:			; <UNDEFINED> instruction: 0xf1b8dc11
    1848:	andle	r0, r1, r1, lsl #30
    184c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1850:	ldmfd	sp!, {sp}
    1854:	stmdavc	r3, {r4, r5, r6, r7, r8, pc}^
    1858:	mvnle	r2, r0, lsl #22
    185c:	blt	d9b99c <_IO_stdin_used@@Base+0xd999cc>
    1860:	svclt	0x00c82e00
    1864:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1868:	strcs	sp, [r0, #-3570]	; 0xfffff20e
    186c:	adcsmi	lr, r5, #1
    1870:	blne	1cb80d8 <_IO_stdin_used@@Base+0x1cb6108>
    1874:			; <UNDEFINED> instruction: 0x46401979
    1878:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    187c:	strtmi	r1, [r5], #-3588	; 0xfffff1fc
    1880:			; <UNDEFINED> instruction: 0xf7ffdaf5
    1884:			; <UNDEFINED> instruction: 0xf1b8e978
    1888:	stmdavs	r4, {r0, r8, r9, sl, fp}
    188c:	streq	pc, [r0], #-452	; 0xfffffe3c
    1890:	strbmi	sp, [r0], -r2
    1894:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1898:	svclt	0x00b82c00
    189c:	ble	ff5d2224 <_IO_stdin_used@@Base+0xff5d0254>
    18a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    18a4:	svceq	0x0001f1b8
    18a8:	ubfx	sp, r2, #1, #19
    18ac:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18b0:	strb	r6, [lr, r0, lsl #16]
    18b4:	addlt	fp, r3, r0, lsr r5
    18b8:			; <UNDEFINED> instruction: 0xf7ff4604
    18bc:	stcmi	15, cr15, [ip, #-708]	; 0xfffffd3c
    18c0:			; <UNDEFINED> instruction: 0x4603447d
    18c4:			; <UNDEFINED> instruction: 0x4618b910
    18c8:	ldclt	0, cr11, [r0, #-12]!
    18cc:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
    18d0:			; <UNDEFINED> instruction: 0xf7ff681d
    18d4:	bmi	23bd2c <_IO_stdin_used@@Base+0x239d5c>
    18d8:	tstcs	r1, r3, lsr #12
    18dc:	andls	r4, r0, sl, ror r4
    18e0:			; <UNDEFINED> instruction: 0xf7ff4628
    18e4:			; <UNDEFINED> instruction: 0xf04fe96e
    18e8:			; <UNDEFINED> instruction: 0x461833ff
    18ec:	ldclt	0, cr11, [r0, #-12]!
    18f0:	andeq	r1, r1, r4, ror #12
    18f4:	strheq	r0, [r0], -ip
    18f8:	andeq	r0, r0, r4, ror #21
    18fc:	blcs	1f910 <_IO_stdin_used@@Base+0x1d940>
    1900:	push	{r0, r2, r6, ip, lr, pc}
    1904:			; <UNDEFINED> instruction: 0xf04f41f0
    1908:			; <UNDEFINED> instruction: 0x601333ff
    190c:	stmdavc	r4, {r0, r2, r9, sl, lr}
    1910:	stmdami	r0!, {r0, r1, r2, r3, r9, sl, lr}
    1914:	ldrbtmi	r4, [r8], #-1558	; 0xfffff9ea
    1918:	strtmi	r4, [r0], r1, lsr #12
    191c:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1920:	stmdavc	fp!, {r7, r8, r9, ip, sp, pc}^
    1924:	mlale	r4, ip, r2, r4
    1928:	ldrmi	r3, [ip], -r1, lsl #10
    192c:	ldmdami	sl, {r2, r5, r6, r8, r9, ip, sp, pc}
    1930:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1934:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1938:	ldclcs	3, cr11, [r3], #-192	; 0xffffff40
    193c:			; <UNDEFINED> instruction: 0xf1b8d011
    1940:	svclt	0x00080f62
    1944:	andle	r2, sl, r1, lsl #6
    1948:	svceq	0x0068f1b8
    194c:	movwcs	fp, #12040	; 0x2f08
    1950:			; <UNDEFINED> instruction: 0xf1b8d005
    1954:	svclt	0x000c0f6c
    1958:			; <UNDEFINED> instruction: 0xf04f2304
    195c:	ldrshtvs	r3, [r3], -pc
    1960:	eorsvs	r7, ip, ip, lsr #16
    1964:	stmdacc	r0, {r3, r5, r6, fp, ip, sp, lr}
    1968:	andcs	fp, r1, r8, lsl pc
    196c:	pop	{r6, r9, lr}
    1970:	stfned	f0, [fp], #960	; 0x3c0
    1974:	svceq	0x0068f1b8
    1978:	svclt	0x000878ac
    197c:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1980:	bfi	r4, sp, #12, #8
    1984:	ldrb	r4, [r1, r0, lsl #13]
    1988:	rscscc	pc, pc, pc, asr #32
    198c:			; <UNDEFINED> instruction: 0xf04fe7ef
    1990:			; <UNDEFINED> instruction: 0x477030ff
    1994:	andeq	r0, r0, lr, asr #21
    1998:			; <UNDEFINED> instruction: 0x00000aba
    199c:	ldrbmi	fp, [r0, -r1, lsl #18]!
    19a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    19a4:	strmi	r4, [pc], -r4, lsl #12
    19a8:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    19ac:	cmnle	r2, r0, lsl #16
    19b0:	streq	pc, [r3, #-23]	; 0xffffffe9
    19b4:	ldmdbmi	lr!, {r3, r4, r5, r8, ip, lr, pc}
    19b8:	strdcs	r1, [r1], -lr
    19bc:			; <UNDEFINED> instruction: 0x0627ea16
    19c0:	shasxmi	fp, lr, r8
    19c4:			; <UNDEFINED> instruction: 0xf7ff4479
    19c8:	svccs	0x0003e8ea
    19cc:	strteq	lr, [r6], pc, asr #20
    19d0:			; <UNDEFINED> instruction: 0xf8dfdd25
    19d4:	stccc	0, cr8, [r4], {224}	; 0xe0
    19d8:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    19dc:			; <UNDEFINED> instruction: 0xf8df1e77
    19e0:	ldrbtmi	sl, [r8], #220	; 0xdc
    19e4:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    19e8:	svcne	0x0004f854
    19ec:			; <UNDEFINED> instruction: 0xf10542bd
    19f0:	vabal.u8	q8, d1, d1
    19f4:	vaddl.u8	q9, d1, d7
    19f8:	b	13d4a1c <_IO_stdin_used@@Base+0x13d2a4c>
    19fc:	svclt	0x00b86211
    1a00:	b	1093314 <_IO_stdin_used@@Base+0x1091344>
    1a04:	svclt	0x00a86201
    1a08:	b	109333c <_IO_stdin_used@@Base+0x109136c>
    1a0c:	ldrbmi	r4, [r1], -r0, lsl #4
    1a10:	andcs	lr, ip, #270336	; 0x42000
    1a14:			; <UNDEFINED> instruction: 0xf7ff2001
    1a18:	adcmi	lr, lr, #12713984	; 0xc20000
    1a1c:	pop	{r2, r5, r6, r7, sl, fp, ip, lr, pc}
    1a20:	ldrshtcs	r4, [lr], -r0
    1a24:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a28:	andcs	r4, r1, r5, lsr #18
    1a2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a30:	svccs	0x0000e8b6
    1a34:			; <UNDEFINED> instruction: 0xf8dfdd1a
    1a38:	cdpne	0, 7, cr8, cr14, cr12, {4}
    1a3c:	strtmi	r4, [r7], #-3362	; 0xfffff2de
    1a40:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
    1a44:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    1a48:	ldrbtmi	r4, [sl], #1697	; 0x6a1
    1a4c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1a50:	andcs	r4, r1, r1, asr r6
    1a54:			; <UNDEFINED> instruction: 0xf813464b
    1a58:	blne	6cce64 <_IO_stdin_used@@Base+0x6cae94>
    1a5c:	svclt	0x00ac42b3
    1a60:	strtmi	r4, [fp], -r3, asr #12
    1a64:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a68:	strhle	r4, [pc, #89]	; 1ac9 <__assert_fail@plt+0xeb5>
    1a6c:			; <UNDEFINED> instruction: 0x47f0e8bd
    1a70:			; <UNDEFINED> instruction: 0xf7ff205d
    1a74:	ldmdbmi	r6, {r0, r2, r7, fp, ip, sp, pc}
    1a78:	ldcmi	0, cr2, [r6, #-4]
    1a7c:	ldrbtmi	r4, [r9], #-1063	; 0xfffffbd9
    1a80:			; <UNDEFINED> instruction: 0xf7ff4e15
    1a84:	ldrbtmi	lr, [sp], #-2188	; 0xfffff774
    1a88:			; <UNDEFINED> instruction: 0x4622447e
    1a8c:	andcs	r4, r1, r9, lsr #12
    1a90:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a94:			; <UNDEFINED> instruction: 0xf7ff4620
    1a98:	andcc	lr, r1, r2, ror #16
    1a9c:	adcsmi	r4, ip, #4, 8	; 0x4000000
    1aa0:	pop	{r0, r8, r9, ip, lr, pc}
    1aa4:			; <UNDEFINED> instruction: 0x463187f0
    1aa8:			; <UNDEFINED> instruction: 0xf7ff2001
    1aac:			; <UNDEFINED> instruction: 0xe7ece878
    1ab0:	andeq	r0, r0, r0, asr #20
    1ab4:	andeq	r0, r0, sl, asr #18
    1ab8:	andeq	r0, r0, ip, asr r9
    1abc:	andeq	r0, r0, r6, lsr #20
    1ac0:	andeq	r0, r0, ip, ror #19
    1ac4:	strdeq	r0, [r0], -ip
    1ac8:	andeq	r0, r0, r6, ror #17
    1acc:	ldrdeq	r0, [r0], -r6
    1ad0:	andeq	r0, r0, r6, ror r9
    1ad4:	andeq	r0, r0, r2, ror r9
    1ad8:	andeq	r0, r0, r8, ror r9
    1adc:	andcs	r4, r1, r5, lsl #20
    1ae0:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    1ae4:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1ae8:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aec:			; <UNDEFINED> instruction: 0xf7ff2000
    1af0:	svclt	0x0000e830
    1af4:	andeq	r0, r0, r6, asr #18
    1af8:	andeq	r0, r0, r0, asr r9
    1afc:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    1b00:	bmi	1753364 <_IO_stdin_used@@Base+0x1751394>
    1b04:	blmi	175337c <_IO_stdin_used@@Base+0x17513ac>
    1b08:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    1b0c:	ldmdbmi	ip, {r0, r3, r7, r9, sl, lr}^
    1b10:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1b14:	ldmdavs	fp, {r1, r2, r3, r8, sl, fp, ip, pc}
    1b18:			; <UNDEFINED> instruction: 0xf04f9309
    1b1c:	andls	r0, r5, r0, lsl #6
    1b20:			; <UNDEFINED> instruction: 0xf0002800
    1b24:	bmi	15e1d64 <_IO_stdin_used@@Base+0x15dfd94>
    1b28:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    1b2c:	ldm	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    1b30:	ldmdavs	lr, {r0, r1}
    1b34:	stmdage	r7, {r0, r1, r2, ip, pc}
    1b38:	eorne	pc, r0, sp, lsr #17
    1b3c:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b40:	tstcs	r1, r2, asr sl
    1b44:	strls	r4, [r0, -fp, asr #12]
    1b48:	sxtab16mi	r4, r0, sl, ror #8
    1b4c:	strmi	r4, [r8], #1584	; 0x630
    1b50:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b54:	stmdacs	r0, {r5, fp, sp, lr}
    1b58:	strtmi	sp, [r1], r9, rrx
    1b5c:			; <UNDEFINED> instruction: 0xf7fe2700
    1b60:			; <UNDEFINED> instruction: 0xf8d9effe
    1b64:	bcs	49b7c <_IO_stdin_used@@Base+0x47bac>
    1b68:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    1b6c:	svceq	0x0010f859
    1b70:	strbmi	fp, [r3], #-3848	; 0xfffff0f8
    1b74:	svclt	0x00b8429f
    1b78:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, lr}
    1b7c:			; <UNDEFINED> instruction: 0xf8dfd1ef
    1b80:	ldrcc	fp, [r0], #-272	; 0xfffffef0
    1b84:	ldrdge	pc, [ip, -pc]
    1b88:			; <UNDEFINED> instruction: 0xf8df3d04
    1b8c:	ldrbtmi	r9, [fp], #268	; 0x10c
    1b90:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    1b94:			; <UNDEFINED> instruction: 0x4633e01a
    1b98:	tstcs	r1, r6, lsl #4
    1b9c:			; <UNDEFINED> instruction: 0xf7fe4650
    1ba0:	ldmdb	r4, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    1ba4:	bllt	28e3bc <_IO_stdin_used@@Base+0x28c3ec>
    1ba8:	tstcs	r1, ip, lsr sl
    1bac:	ldrtmi	r9, [r0], -r0, lsl #6
    1bb0:			; <UNDEFINED> instruction: 0x463b447a
    1bb4:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bb8:	tstcs	r1, r9, lsr sl
    1bbc:	ldrtmi	r6, [r0], -fp, lsr #16
    1bc0:			; <UNDEFINED> instruction: 0xf7fe447a
    1bc4:			; <UNDEFINED> instruction: 0xf854effe
    1bc8:	cmnlt	r3, #16, 22	; 0x4000
    1bcc:	svccc	0x0004f855
    1bd0:			; <UNDEFINED> instruction: 0xf854b303
    1bd4:	blcs	1f90bec <_IO_stdin_used@@Base+0x1f8ec1c>
    1bd8:			; <UNDEFINED> instruction: 0x465adcdd
    1bdc:	ldrtmi	r2, [r0], -r1, lsl #2
    1be0:	svc	0x00eef7fe
    1be4:	andcc	lr, r4, #84, 18	; 0x150000
    1be8:	sbcsle	r2, sp, r0, lsl #20
    1bec:	movwls	r4, #17944	; 0x4618
    1bf0:	svc	0x00b4f7fe
    1bf4:	bl	fe9d40a8 <_IO_stdin_used@@Base+0xfe9d20d8>
    1bf8:	blls	102420 <_IO_stdin_used@@Base+0x100450>
    1bfc:	bne	492de8 <_IO_stdin_used@@Base+0x490e18>
    1c00:	stmib	sp, {r4, r5, r9, sl, lr}^
    1c04:	stmdbge	r7, {r0, r8, sp}
    1c08:	tstls	r0, sl, asr #12
    1c0c:			; <UNDEFINED> instruction: 0xf7fe2101
    1c10:			; <UNDEFINED> instruction: 0xe7d1efd8
    1c14:	vqdmulh.s<illegal width 8>	d20, d0, d20
    1c18:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r7, r9, ip}
    1c1c:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    1c20:	tstcc	r0, #2030043136	; 0x79000000
    1c24:			; <UNDEFINED> instruction: 0xf7fe4478
    1c28:	blls	17dc08 <_IO_stdin_used@@Base+0x17bc38>
    1c2c:	bmi	86e860 <_IO_stdin_used@@Base+0x86c890>
    1c30:	blls	1534f8 <_IO_stdin_used@@Base+0x151528>
    1c34:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1c38:	svc	0x00c2f7fe
    1c3c:			; <UNDEFINED> instruction: 0xf7fe2001
    1c40:	cdpmi	15, 1, cr14, cr13, cr8, {4}
    1c44:	ldmdami	sp, {r0, r1, r3, r6, r9, sl, lr}
    1c48:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c4c:	stmibpl	lr, {r2, r3, r4, r9, fp, lr}
    1c50:	smlsdxls	r0, r8, r4, r4
    1c54:	ldmib	r0, {r1, r3, r4, r5, r6, sl, lr}^
    1c58:	ldmdavs	r6!, {r8}
    1c5c:			; <UNDEFINED> instruction: 0xf8ad9007
    1c60:	ldrtmi	r1, [r0], -r0, lsr #32
    1c64:			; <UNDEFINED> instruction: 0xf7fe2101
    1c68:	stmdavs	r0!, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1c6c:			; <UNDEFINED> instruction: 0xf47f2800
    1c70:	andcs	sl, r0, r4, ror pc
    1c74:	svc	0x006cf7fe
    1c78:	andeq	r1, r1, sl, lsl r4
    1c7c:	strheq	r0, [r0], -r4
    1c80:	andeq	r1, r1, r2, lsl r4
    1c84:	andeq	r0, r0, lr, ror r9
    1c88:	strheq	r0, [r0], -ip
    1c8c:	strdeq	r0, [r0], -ip
    1c90:	strdeq	r0, [r0], -r2
    1c94:	andeq	r0, r0, r8, ror #17
    1c98:	strdeq	r0, [r0], -lr
    1c9c:	ldrdeq	r0, [r0], -r8
    1ca0:	andeq	r0, r0, r4, ror #17
    1ca4:	andeq	r0, r0, r4, asr #14
    1ca8:	muleq	r0, r2, r8
    1cac:	andeq	r0, r0, r0, asr #14
    1cb0:	andeq	r0, r0, ip, lsr r8
    1cb4:	andeq	r0, r0, r6, ror #16
    1cb8:	andeq	r0, r0, r8, asr #1
    1cbc:	andeq	r0, r0, r8, asr r8
    1cc0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1cc4:	andeq	r0, r0, r0
    1cc8:			; <UNDEFINED> instruction: 0xf0002900
    1ccc:	b	fe0221cc <_IO_stdin_used@@Base+0xfe0201fc>
    1cd0:	svclt	0x00480c01
    1cd4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    1cd8:	tsthi	pc, r0	; <UNPREDICTABLE>
    1cdc:	svclt	0x00480003
    1ce0:	addmi	r4, fp, #805306372	; 0x30000004
    1ce4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    1ce8:			; <UNDEFINED> instruction: 0xf0004211
    1cec:	blx	fece2180 <_IO_stdin_used@@Base+0xfece01b0>
    1cf0:	blx	fec7e704 <_IO_stdin_used@@Base+0xfec7c734>
    1cf4:	bl	fe83df00 <_IO_stdin_used@@Base+0xfe83bf30>
    1cf8:			; <UNDEFINED> instruction: 0xf1c20202
    1cfc:	andge	r0, r4, pc, lsl r2
    1d00:	andne	lr, r2, #0, 22
    1d04:	andeq	pc, r0, pc, asr #32
    1d08:	svclt	0x00004697
    1d0c:	andhi	pc, r0, pc, lsr #7
    1d10:	svcvc	0x00c1ebb3
    1d14:	bl	103191c <_IO_stdin_used@@Base+0x102f94c>
    1d18:	svclt	0x00280000
    1d1c:	bicvc	lr, r1, #166912	; 0x28c00
    1d20:	svcvc	0x0081ebb3
    1d24:	bl	103192c <_IO_stdin_used@@Base+0x102f95c>
    1d28:	svclt	0x00280000
    1d2c:	orrvc	lr, r1, #166912	; 0x28c00
    1d30:	svcvc	0x0041ebb3
    1d34:	bl	103193c <_IO_stdin_used@@Base+0x102f96c>
    1d38:	svclt	0x00280000
    1d3c:	movtvc	lr, #7075	; 0x1ba3
    1d40:	svcvc	0x0001ebb3
    1d44:	bl	103194c <_IO_stdin_used@@Base+0x102f97c>
    1d48:	svclt	0x00280000
    1d4c:	movwvc	lr, #7075	; 0x1ba3
    1d50:	svcvs	0x00c1ebb3
    1d54:	bl	103195c <_IO_stdin_used@@Base+0x102f98c>
    1d58:	svclt	0x00280000
    1d5c:	bicvs	lr, r1, #166912	; 0x28c00
    1d60:	svcvs	0x0081ebb3
    1d64:	bl	103196c <_IO_stdin_used@@Base+0x102f99c>
    1d68:	svclt	0x00280000
    1d6c:	orrvs	lr, r1, #166912	; 0x28c00
    1d70:	svcvs	0x0041ebb3
    1d74:	bl	103197c <_IO_stdin_used@@Base+0x102f9ac>
    1d78:	svclt	0x00280000
    1d7c:	movtvs	lr, #7075	; 0x1ba3
    1d80:	svcvs	0x0001ebb3
    1d84:	bl	103198c <_IO_stdin_used@@Base+0x102f9bc>
    1d88:	svclt	0x00280000
    1d8c:	movwvs	lr, #7075	; 0x1ba3
    1d90:	svcpl	0x00c1ebb3
    1d94:	bl	103199c <_IO_stdin_used@@Base+0x102f9cc>
    1d98:	svclt	0x00280000
    1d9c:	bicpl	lr, r1, #166912	; 0x28c00
    1da0:	svcpl	0x0081ebb3
    1da4:	bl	10319ac <_IO_stdin_used@@Base+0x102f9dc>
    1da8:	svclt	0x00280000
    1dac:	orrpl	lr, r1, #166912	; 0x28c00
    1db0:	svcpl	0x0041ebb3
    1db4:	bl	10319bc <_IO_stdin_used@@Base+0x102f9ec>
    1db8:	svclt	0x00280000
    1dbc:	movtpl	lr, #7075	; 0x1ba3
    1dc0:	svcpl	0x0001ebb3
    1dc4:	bl	10319cc <_IO_stdin_used@@Base+0x102f9fc>
    1dc8:	svclt	0x00280000
    1dcc:	movwpl	lr, #7075	; 0x1ba3
    1dd0:	svcmi	0x00c1ebb3
    1dd4:	bl	10319dc <_IO_stdin_used@@Base+0x102fa0c>
    1dd8:	svclt	0x00280000
    1ddc:	bicmi	lr, r1, #166912	; 0x28c00
    1de0:	svcmi	0x0081ebb3
    1de4:	bl	10319ec <_IO_stdin_used@@Base+0x102fa1c>
    1de8:	svclt	0x00280000
    1dec:	orrmi	lr, r1, #166912	; 0x28c00
    1df0:	svcmi	0x0041ebb3
    1df4:	bl	10319fc <_IO_stdin_used@@Base+0x102fa2c>
    1df8:	svclt	0x00280000
    1dfc:	movtmi	lr, #7075	; 0x1ba3
    1e00:	svcmi	0x0001ebb3
    1e04:	bl	1031a0c <_IO_stdin_used@@Base+0x102fa3c>
    1e08:	svclt	0x00280000
    1e0c:	movwmi	lr, #7075	; 0x1ba3
    1e10:	svccc	0x00c1ebb3
    1e14:	bl	1031a1c <_IO_stdin_used@@Base+0x102fa4c>
    1e18:	svclt	0x00280000
    1e1c:	biccc	lr, r1, #166912	; 0x28c00
    1e20:	svccc	0x0081ebb3
    1e24:	bl	1031a2c <_IO_stdin_used@@Base+0x102fa5c>
    1e28:	svclt	0x00280000
    1e2c:	orrcc	lr, r1, #166912	; 0x28c00
    1e30:	svccc	0x0041ebb3
    1e34:	bl	1031a3c <_IO_stdin_used@@Base+0x102fa6c>
    1e38:	svclt	0x00280000
    1e3c:	movtcc	lr, #7075	; 0x1ba3
    1e40:	svccc	0x0001ebb3
    1e44:	bl	1031a4c <_IO_stdin_used@@Base+0x102fa7c>
    1e48:	svclt	0x00280000
    1e4c:	movwcc	lr, #7075	; 0x1ba3
    1e50:	svccs	0x00c1ebb3
    1e54:	bl	1031a5c <_IO_stdin_used@@Base+0x102fa8c>
    1e58:	svclt	0x00280000
    1e5c:	biccs	lr, r1, #166912	; 0x28c00
    1e60:	svccs	0x0081ebb3
    1e64:	bl	1031a6c <_IO_stdin_used@@Base+0x102fa9c>
    1e68:	svclt	0x00280000
    1e6c:	orrcs	lr, r1, #166912	; 0x28c00
    1e70:	svccs	0x0041ebb3
    1e74:	bl	1031a7c <_IO_stdin_used@@Base+0x102faac>
    1e78:	svclt	0x00280000
    1e7c:	movtcs	lr, #7075	; 0x1ba3
    1e80:	svccs	0x0001ebb3
    1e84:	bl	1031a8c <_IO_stdin_used@@Base+0x102fabc>
    1e88:	svclt	0x00280000
    1e8c:	movwcs	lr, #7075	; 0x1ba3
    1e90:	svcne	0x00c1ebb3
    1e94:	bl	1031a9c <_IO_stdin_used@@Base+0x102facc>
    1e98:	svclt	0x00280000
    1e9c:	bicne	lr, r1, #166912	; 0x28c00
    1ea0:	svcne	0x0081ebb3
    1ea4:	bl	1031aac <_IO_stdin_used@@Base+0x102fadc>
    1ea8:	svclt	0x00280000
    1eac:	orrne	lr, r1, #166912	; 0x28c00
    1eb0:	svcne	0x0041ebb3
    1eb4:	bl	1031abc <_IO_stdin_used@@Base+0x102faec>
    1eb8:	svclt	0x00280000
    1ebc:	movtne	lr, #7075	; 0x1ba3
    1ec0:	svcne	0x0001ebb3
    1ec4:	bl	1031acc <_IO_stdin_used@@Base+0x102fafc>
    1ec8:	svclt	0x00280000
    1ecc:	movwne	lr, #7075	; 0x1ba3
    1ed0:	svceq	0x00c1ebb3
    1ed4:	bl	1031adc <_IO_stdin_used@@Base+0x102fb0c>
    1ed8:	svclt	0x00280000
    1edc:	biceq	lr, r1, #166912	; 0x28c00
    1ee0:	svceq	0x0081ebb3
    1ee4:	bl	1031aec <_IO_stdin_used@@Base+0x102fb1c>
    1ee8:	svclt	0x00280000
    1eec:	orreq	lr, r1, #166912	; 0x28c00
    1ef0:	svceq	0x0041ebb3
    1ef4:	bl	1031afc <_IO_stdin_used@@Base+0x102fb2c>
    1ef8:	svclt	0x00280000
    1efc:	movteq	lr, #7075	; 0x1ba3
    1f00:	svceq	0x0001ebb3
    1f04:	bl	1031b0c <_IO_stdin_used@@Base+0x102fb3c>
    1f08:	svclt	0x00280000
    1f0c:	movweq	lr, #7075	; 0x1ba3
    1f10:	svceq	0x0000f1bc
    1f14:	submi	fp, r0, #72, 30	; 0x120
    1f18:	b	fe713ce0 <_IO_stdin_used@@Base+0xfe711d10>
    1f1c:	svclt	0x00480f00
    1f20:	ldrbmi	r4, [r0, -r0, asr #4]!
    1f24:	andcs	fp, r0, r8, lsr pc
    1f28:	b	13f1b40 <_IO_stdin_used@@Base+0x13efb70>
    1f2c:			; <UNDEFINED> instruction: 0xf04070ec
    1f30:	ldrbmi	r0, [r0, -r1]!
    1f34:			; <UNDEFINED> instruction: 0xf281fab1
    1f38:	andseq	pc, pc, #-2147483600	; 0x80000030
    1f3c:	svceq	0x0000f1bc
    1f40:			; <UNDEFINED> instruction: 0xf002fa23
    1f44:	submi	fp, r0, #72, 30	; 0x120
    1f48:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    1f4c:			; <UNDEFINED> instruction: 0xf06fbfc8
    1f50:	svclt	0x00b84000
    1f54:	andmi	pc, r0, pc, asr #32
    1f58:	stmdalt	lr, {ip, sp, lr, pc}
    1f5c:	rscsle	r2, r4, r0, lsl #18
    1f60:	andmi	lr, r3, sp, lsr #18
    1f64:	mrc2	7, 5, pc, cr3, cr15, {7}
    1f68:			; <UNDEFINED> instruction: 0x4006e8bd
    1f6c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1f70:	smlatbeq	r3, r1, fp, lr
    1f74:	svclt	0x00004770
    1f78:			; <UNDEFINED> instruction: 0xf04fb502
    1f7c:			; <UNDEFINED> instruction: 0xf7fe0008
    1f80:	stclt	13, cr14, [r2, #-400]	; 0xfffffe70
    1f84:	mvnsmi	lr, #737280	; 0xb4000
    1f88:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1f8c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1f90:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1f94:	stcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    1f98:	blne	1d93194 <_IO_stdin_used@@Base+0x1d911c4>
    1f9c:	strhle	r1, [sl], -r6
    1fa0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1fa4:	svccc	0x0004f855
    1fa8:	strbmi	r3, [sl], -r1, lsl #8
    1fac:	ldrtmi	r4, [r8], -r1, asr #12
    1fb0:	adcmi	r4, r6, #152, 14	; 0x2600000
    1fb4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1fb8:	svclt	0x000083f8
    1fbc:	strdeq	r0, [r1], -sl
    1fc0:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1fc4:	svclt	0x00004770

Disassembly of section .fini:

00001fc8 <.fini>:
    1fc8:	push	{r3, lr}
    1fcc:	pop	{r3, pc}
