0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/acer/RISC_processor/RISC_processor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/acer/RISC_processor/RISC_processor.srcs/sim_1/new/test_mips32.v,1649489252,verilog,,,,test_mips32,,,,,,,,
C:/Users/acer/RISC_processor/RISC_processor.srcs/sources_1/new/processorDesign.v,1649444520,verilog,,C:/Users/acer/RISC_processor/RISC_processor.srcs/sim_1/new/test_mips32.v,,pipe_MIPS32,,,,,,,,
