
---------- Begin Simulation Statistics ----------
final_tick                                 2443653500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724072                       # Number of bytes of host memory used
host_op_rate                                   234938                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.96                       # Real time elapsed on the host
host_tick_rate                               81563498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826599                       # Number of instructions simulated
sim_ops                                       7038758                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002444                       # Number of seconds simulated
sim_ticks                                  2443653500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5095755                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3578568                       # number of cc regfile writes
system.cpu.committedInsts                     3826599                       # Number of Instructions Simulated
system.cpu.committedOps                       7038758                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.277194                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.277194                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    214813                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142337                       # number of floating regfile writes
system.cpu.idleCycles                          235598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84054                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980520                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.877142                       # Inst execution rate
system.cpu.iew.exec_refs                      1558796                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481138                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  504754                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216308                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                224                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8401                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               614191                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10331816                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077658                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169323                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9174171                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5649                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                205984                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80505                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                215886                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            328                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46757                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37297                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12871646                       # num instructions consuming a value
system.cpu.iew.wb_count                       9063926                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533076                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6861570                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.854585                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9122187                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15160960                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8741416                       # number of integer regfile writes
system.cpu.ipc                               0.782967                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.782967                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181914      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6851437     73.33%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20493      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631992      6.76%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1290      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31273      0.33%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12003      0.13%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8636      0.09%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             517      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             193      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026277     10.98%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              444959      4.76%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77181      0.83%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51635      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9343494                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  225226                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              432879                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193610                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             350524                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136346                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014593                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  109106     80.02%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    440      0.32%     80.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    96      0.07%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3500      2.57%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4906      3.60%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12755      9.35%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5484      4.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9072700                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23059905                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8870316                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13274626                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10329162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9343494                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2654                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3293052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17740                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2439                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4194695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4651710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.008615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.320103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2104656     45.24%     45.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              364065      7.83%     53.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              489724     10.53%     63.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              453892      9.76%     73.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              399891      8.60%     81.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309168      6.65%     88.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287845      6.19%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              173921      3.74%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               68548      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4651710                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.911787                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223664                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152529                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              614191                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3398052                       # number of misc regfile reads
system.cpu.numCycles                          4887308                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           11941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       110177                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1104                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3307                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3273                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3872                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       766912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       766912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  766912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8676                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8676    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8676                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30447500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46000500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15449                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22315                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17581                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66687                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        98834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                165521                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2839808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3766336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6606144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7598                       # Total snoops (count)
system.tol2bus.snoopTraffic                    211648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.131564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61834     98.24%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1109      1.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62943                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102965500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49549491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33476988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                19993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26674                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46667                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               19993                       # number of overall hits
system.l2.overall_hits::.cpu.data               26674                       # number of overall hits
system.l2.overall_hits::total                   46667                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6356                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2322                       # number of overall misses
system.l2.overall_misses::.cpu.data              6356                       # number of overall misses
system.l2.overall_misses::total                  8678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    190294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    496620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        686914500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    190294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    496620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       686914500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.104056                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.192431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.104056                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.192431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81952.842377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78134.046570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79155.853883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81952.842377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78134.046570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79155.853883                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3307                       # number of writebacks
system.l2.writebacks::total                      3307                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    167084500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    432975500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    600060000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    167084500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    432975500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    600060000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.104056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.192401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.104056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.192401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71957.149009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68131.471282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69155.237985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71957.149009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68131.471282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69155.237985                       # average overall mshr miss latency
system.l2.replacements                           7598                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25819                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22057                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22057                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22057                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22057                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             11577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11577                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    298400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     298400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.250631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.250631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77066.244835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77066.244835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    259680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    259680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.250631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.250631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67066.244835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67066.244835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          19993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    190294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    190294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.104056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.104056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81952.842377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81952.842377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    167084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    167084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.104056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.104056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71957.149009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71957.149009                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    198219500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    198219500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.141289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79798.510467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79798.510467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    173295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    173295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69792.589609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69792.589609                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1943.875532                       # Cycle average of tags in use
system.l2.tags.total_refs                      110084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.412399                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     136.072552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       370.575359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1437.227622                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.066442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.180945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.701771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    450334                       # Number of tag accesses
system.l2.tags.data_accesses                   450334                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001029480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3059                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3307                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8676                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3307                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    164                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3307                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.291667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.525228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.848722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            175     91.15%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           10      5.21%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.56%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.52%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.916667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.877999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.163734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              113     58.85%     58.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.60%     61.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53     27.60%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      9.90%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  555264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               211648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    227.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2443548000                       # Total gap between requests
system.mem_ctrls.avgGap                     203917.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       148544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       396224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       207872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 60787668.955520905554                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 162144101.035601019859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85066070.128191262484                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2321                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3307                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71531000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    173684750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  58128905500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30819.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27330.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17577534.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       148544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       406720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        555264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       148544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       148544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       211648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       211648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2321                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3307                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3307                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     60787669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    166439309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        227226978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     60787669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     60787669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86611297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86611297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86611297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     60787669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    166439309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313838275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8512                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3248                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          115                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                85615750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          245215750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10058.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28808.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6622                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2618                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2506                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   299.390263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   186.744754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.425503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          839     33.48%     33.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          625     24.94%     58.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          332     13.25%     71.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          184      7.34%     79.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          129      5.15%     84.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           76      3.03%     87.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           57      2.27%     89.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           45      1.80%     91.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          219      8.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2506                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                544768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             207872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              222.931770                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.066070                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7946820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4193475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27660360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7407180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 192382320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    670609560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    373639200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1283838915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.376824                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    964750500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     81380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1397523000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10045980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5316795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       33115320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9547380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 192382320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    660496620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    382155360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1293059775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.150215                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    987049250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     81380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1375224250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80505                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1381524                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  795309                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            846                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1522955                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                870571                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10903757                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1939                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 238364                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  60002                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 468951                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31436                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14778933                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29414472                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18386713                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    251869                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881557                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4897370                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1236956                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       894631                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           894631                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       894631                       # number of overall hits
system.cpu.icache.overall_hits::total          894631                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        23832                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23832                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        23832                       # number of overall misses
system.cpu.icache.overall_misses::total         23832                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    516950999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    516950999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    516950999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    516950999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025948                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025948                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025948                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025948                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21691.465215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21691.465215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21691.465215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21691.465215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          821                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        22058                       # number of writebacks
system.cpu.icache.writebacks::total             22058                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1517                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1517                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1517                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1517                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    437796499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    437796499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    437796499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    437796499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024296                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024296                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024296                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024296                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19618.933408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19618.933408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19618.933408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19618.933408                       # average overall mshr miss latency
system.cpu.icache.replacements                  22058                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       894631                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          894631                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        23832                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23832                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    516950999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    516950999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21691.465215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21691.465215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1517                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1517                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    437796499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    437796499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19618.933408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19618.933408                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.743993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              916945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22314                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.092812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.743993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3696166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3696166                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       77484                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  423416                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1048                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 328                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 251054                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  548                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    246                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080256                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      481856                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           347                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919162                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           854                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1254957                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1640013                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1382964                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293271                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80505                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695287                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3845                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11206198                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17020                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         14036830                       # The number of ROB reads
system.cpu.rob.writes                        20973870                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1266454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1266454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1274092                       # number of overall hits
system.cpu.dcache.overall_hits::total         1274092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90800                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        91494                       # number of overall misses
system.cpu.dcache.overall_misses::total         91494                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1976151493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1976151493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1976151493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1976151493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1357254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1357254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1365586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1365586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21763.782963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21763.782963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21598.700385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21598.700385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7376                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.174061                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   195.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25819                       # number of writebacks
system.cpu.dcache.writebacks::total             25819                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33030                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    815975494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    815975494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    828810994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828810994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023988                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024187                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25062.211868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25062.211868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25092.673146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25092.673146                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32774                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       918066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          918066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1516229500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1516229500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       993413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       993413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.075847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20123.289580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20123.289580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    371670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    371670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21723.683441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21723.683441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       348388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         348388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    459921993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    459921993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29762.634634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29762.634634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    444304994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    444304994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28759.466244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28759.466244                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7638                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7638                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          694                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          694                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8332                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8332                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          472                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          472                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12835500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12835500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.056649                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.056649                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27193.855932                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27193.855932                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.982993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1307122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.573781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.982993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5495374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5495374                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2443653500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1376180                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204389                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80573                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745871                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739913                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.201202                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40387                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14897                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10931                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3966                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          770                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3221572                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77485                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4200596                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.675657                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.508440                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2157362     51.36%     51.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          674699     16.06%     67.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          320283      7.62%     75.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          336964      8.02%     83.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155631      3.70%     86.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68915      1.64%     88.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49687      1.18%     89.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49060      1.17%     90.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          387995      9.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4200596                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826599                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038758                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156029                       # Number of memory references committed
system.cpu.commit.loads                        792892                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810796                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6819070                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29686                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138395      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099225     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20132      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765134     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343540      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038758                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        387995                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826599                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038758                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1437443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6642209                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1376180                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791231                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3125165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168450                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  657                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4150                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918463                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30596                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4651710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.541448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.356640                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2705751     58.17%     58.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84409      1.81%     59.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153251      3.29%     63.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164956      3.55%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122608      2.64%     69.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151471      3.26%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138372      2.97%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188857      4.06%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   942035     20.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4651710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.281582                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.359073                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
