
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031554    0.004651    0.401675 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003299    0.043802    0.087704    0.489379 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.043802    0.000130    0.489508 ^ _219_/A (sg13g2_inv_1)
     1    0.002593    0.019290    0.030540    0.520049 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019291    0.000194    0.520242 v _301_/D (sg13g2_dfrbpq_1)
                                              0.520242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273705   clock uncertainty
                                  0.000000    0.273705   clock reconvergence pessimism
                                 -0.033392    0.240313   library hold time
                                              0.240313   data required time
---------------------------------------------------------------------------------------------
                                              0.240313   data required time
                                             -0.520242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279929   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031541    0.004620    0.401644 v _213_/A (sg13g2_nand3_1)
     2    0.010246    0.054606    0.056822    0.458467 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054622    0.000755    0.459221 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002261    0.030024    0.059266    0.518487 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030024    0.000082    0.518569 v _300_/D (sg13g2_dfrbpq_1)
                                              0.518569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273742   clock uncertainty
                                  0.000000    0.273742   clock reconvergence pessimism
                                 -0.036794    0.236949   library hold time
                                              0.236949   data required time
---------------------------------------------------------------------------------------------
                                              0.236949   data required time
                                             -0.518569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281620   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008940    0.036260    0.175956    0.299743 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036263    0.000370    0.300113 v fanout70/A (sg13g2_buf_8)
     5    0.029872    0.026638    0.080730    0.380842 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026732    0.002013    0.382855 v _199_/A (sg13g2_xnor2_1)
     2    0.010835    0.074548    0.093276    0.476132 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.074553    0.000676    0.476808 v _200_/B (sg13g2_xor2_1)
     1    0.002090    0.025232    0.065168    0.541976 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025232    0.000076    0.542053 v _296_/D (sg13g2_dfrbpq_1)
                                              0.542053   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273787   clock uncertainty
                                  0.000000    0.273787   clock reconvergence pessimism
                                 -0.035275    0.238512   library hold time
                                              0.238512   data required time
---------------------------------------------------------------------------------------------
                                              0.238512   data required time
                                             -0.542053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303540   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031496    0.004515    0.401539 v _191_/B (sg13g2_xnor2_1)
     2    0.009074    0.064422    0.080814    0.482353 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064422    0.000300    0.482653 v _192_/B (sg13g2_xnor2_1)
     1    0.002364    0.030233    0.063049    0.545702 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030233    0.000088    0.545790 v _294_/D (sg13g2_dfrbpq_2)
                                              0.545790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.272511   clock uncertainty
                                  0.000000    0.272511   clock reconvergence pessimism
                                 -0.037178    0.235333   library hold time
                                              0.235333   data required time
---------------------------------------------------------------------------------------------
                                              0.235333   data required time
                                             -0.545790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310456   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030672    0.002017    0.399041 v _195_/B (sg13g2_xor2_1)
     2    0.010378    0.047537    0.083860    0.482901 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047549    0.000733    0.483634 v _196_/B (sg13g2_xor2_1)
     1    0.004547    0.031904    0.065657    0.549291 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.031904    0.000310    0.549601 v _295_/D (sg13g2_dfrbpq_1)
                                              0.549601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023670    0.000495    0.123357 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273357   clock uncertainty
                                  0.000000    0.273357   clock reconvergence pessimism
                                 -0.037391    0.235966   library hold time
                                              0.235966   data required time
---------------------------------------------------------------------------------------------
                                              0.235966   data required time
                                             -0.549601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313636   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031406    0.004296    0.401320 v _206_/B (sg13g2_xnor2_1)
     2    0.009756    0.068161    0.083719    0.485039 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.068186    0.000319    0.485358 v _208_/A (sg13g2_xor2_1)
     1    0.001852    0.024702    0.066516    0.551874 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024702    0.000071    0.551945 v _298_/D (sg13g2_dfrbpq_1)
                                              0.551945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272211   clock uncertainty
                                  0.000000    0.272211   clock reconvergence pessimism
                                 -0.035368    0.236843   library hold time
                                              0.236843   data required time
---------------------------------------------------------------------------------------------
                                              0.236843   data required time
                                             -0.551945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315102   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029535    0.001953    0.405775 v _202_/A (sg13g2_xor2_1)
     2    0.010477    0.047851    0.088682    0.494457 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047853    0.000350    0.494808 v _204_/A (sg13g2_xor2_1)
     1    0.002135    0.025311    0.060090    0.554898 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025312    0.000079    0.554976 v _297_/D (sg13g2_dfrbpq_1)
                                              0.554976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.271993   clock uncertainty
                                  0.000000    0.271993   clock reconvergence pessimism
                                 -0.035561    0.236431   library hold time
                                              0.236431   data required time
---------------------------------------------------------------------------------------------
                                              0.236431   data required time
                                             -0.554976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318545   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000456    0.306798 v fanout63/A (sg13g2_buf_8)
     6    0.033304    0.028101    0.087469    0.394267 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028212    0.002031    0.396299 v _205_/A (sg13g2_nand2_1)
     1    0.003799    0.026645    0.033557    0.429856 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.026646    0.000286    0.430142 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007028    0.052186    0.058442    0.488584 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.052196    0.000549    0.489133 v _211_/A (sg13g2_xnor2_1)
     1    0.003237    0.034089    0.070648    0.559781 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.034089    0.000122    0.559903 v _299_/D (sg13g2_dfrbpq_1)
                                              0.559903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272239   clock uncertainty
                                  0.000000    0.272239   clock reconvergence pessimism
                                 -0.038343    0.233897   library hold time
                                              0.233897   data required time
---------------------------------------------------------------------------------------------
                                              0.233897   data required time
                                             -0.559903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326006   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010723    0.041407    0.180192    0.303935 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041418    0.000655    0.304589 v output2/A (sg13g2_buf_2)
     1    0.080736    0.131657    0.169168    0.473757 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131837    0.003538    0.477295 v sign (out)
                                              0.477295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327295   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010877    0.053329    0.187220    0.310963 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.053336    0.000611    0.311574 ^ _127_/A (sg13g2_inv_1)
     1    0.010106    0.042889    0.054048    0.365622 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042936    0.001168    0.366790 v output3/A (sg13g2_buf_2)
     1    0.080959    0.132007    0.170098    0.536888 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132192    0.003612    0.540500 v signB (out)
                                              0.540500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.540500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390500   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036352    0.006378    0.415901 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003774    0.039541    0.051866    0.467767 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.039542    0.000247    0.468014 v output15/A (sg13g2_buf_2)
     1    0.084465    0.137858    0.170481    0.638495 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138265    0.006183    0.644678 v sine_out[1] (out)
                                              0.644678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494678   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045744    0.000128    0.315436 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.022681    0.067955    0.383390 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022683    0.000172    0.383563 v _179_/B (sg13g2_nand2_1)
     2    0.007424    0.042367    0.046190    0.429753 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042389    0.000434    0.430187 ^ _281_/B (sg13g2_nor2_1)
     1    0.008007    0.035258    0.046470    0.476658 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.035308    0.001062    0.477720 v output35/A (sg13g2_buf_2)
     1    0.083538    0.136379    0.167653    0.645372 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.136744    0.005828    0.651201 v sine_out[8] (out)
                                              0.651201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501201   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073548    0.003892    0.443414 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005483    0.033759    0.050565    0.493979 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.033763    0.000346    0.494325 v output16/A (sg13g2_buf_2)
     1    0.081975    0.134001    0.165207    0.659533 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.134353    0.005675    0.665208 v sine_out[20] (out)
                                              0.665208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515208   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073608    0.004232    0.443754 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004248    0.034034    0.051737    0.495490 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034035    0.000308    0.495799 v output12/A (sg13g2_buf_2)
     1    0.081767    0.133674    0.165163    0.660962 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.134017    0.005598    0.666560 v sine_out[17] (out)
                                              0.666560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073467    0.003372    0.442894 ^ _160_/A (sg13g2_nor2_1)
     1    0.005422    0.029642    0.056579    0.499473 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029643    0.000183    0.499655 v output14/A (sg13g2_buf_2)
     1    0.081908    0.133827    0.163364    0.663019 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.134143    0.005381    0.668400 v sine_out[19] (out)
                                              0.668400   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668400   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518400   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015312    0.070449    0.199621    0.321614 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070450    0.000366    0.321980 ^ fanout68/A (sg13g2_buf_8)
     6    0.037019    0.032710    0.094207    0.416187 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033190    0.003246    0.419433 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004787    0.047625    0.067592    0.487026 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.047627    0.000340    0.487365 v output29/A (sg13g2_buf_2)
     1    0.085042    0.138807    0.174845    0.662211 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.139249    0.006461    0.668672 v sine_out[32] (out)
                                              0.668672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518672   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073571    0.004023    0.443545 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006649    0.037051    0.054106    0.497651 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.037076    0.000479    0.498129 v output11/A (sg13g2_buf_2)
     1    0.081863    0.133834    0.166718    0.664848 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.134181    0.005628    0.670476 v sine_out[16] (out)
                                              0.670476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520476   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073487    0.003508    0.443030 ^ _167_/A (sg13g2_nor2_1)
     1    0.007683    0.037472    0.063069    0.506099 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037499    0.000537    0.506635 v output19/A (sg13g2_buf_2)
     1    0.082172    0.134321    0.167199    0.673834 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.134679    0.005726    0.679560 v sine_out[23] (out)
                                              0.679560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529560   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045744    0.000128    0.315436 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.022681    0.067955    0.383390 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022683    0.000172    0.383563 v _179_/B (sg13g2_nand2_1)
     2    0.007424    0.042367    0.046190    0.429753 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042389    0.000431    0.430184 ^ _180_/B (sg13g2_nand2_1)
     1    0.007854    0.056270    0.071749    0.501932 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.056297    0.000990    0.502922 v output24/A (sg13g2_buf_2)
     1    0.083906    0.137027    0.178147    0.681069 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.137389    0.005816    0.686885 v sine_out[28] (out)
                                              0.686885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536885   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031094    0.001298    0.405623 ^ _135_/A (sg13g2_nor2_1)
     1    0.003238    0.019748    0.034796    0.440419 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019749    0.000127    0.440546 v _174_/A (sg13g2_nand2_1)
     1    0.003428    0.023518    0.029966    0.470512 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.023518    0.000136    0.470648 ^ _175_/B (sg13g2_nand2_1)
     1    0.006051    0.044739    0.057705    0.528354 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.044739    0.000203    0.528557 v output22/A (sg13g2_buf_2)
     1    0.082935    0.135539    0.171399    0.699956 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.135922    0.005945    0.705901 v sine_out[26] (out)
                                              0.705901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555901   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028508    0.002222    0.480436 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.006246    0.028562    0.065644    0.546080 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.028584    0.000394    0.546474 v output13/A (sg13g2_buf_2)
     1    0.081842    0.133770    0.162599    0.709073 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.134117    0.005624    0.714697 v sine_out[18] (out)
                                              0.714697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564697   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023670    0.000495    0.123357 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009314    0.047400    0.182781    0.306138 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047402    0.000385    0.306523 ^ fanout72/A (sg13g2_buf_8)
     8    0.043358    0.034715    0.084795    0.391317 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.035257    0.003102    0.394419 ^ fanout71/A (sg13g2_buf_8)
     8    0.041725    0.033412    0.079108    0.473527 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033788    0.002743    0.476269 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004642    0.046919    0.067205    0.543475 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046926    0.000301    0.543775 v output28/A (sg13g2_buf_2)
     1    0.084688    0.138284    0.174065    0.717840 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.138724    0.006435    0.724275 v sine_out[31] (out)
                                              0.724275   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574275   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048958    0.001163    0.805077 v _293_/D (sg13g2_dfrbpq_1)
                                              0.805077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273526   clock uncertainty
                                  0.000000    0.273526   clock reconvergence pessimism
                                 -0.042796    0.230730   library hold time
                                              0.230730   data required time
---------------------------------------------------------------------------------------------
                                              0.230730   data required time
                                             -0.805077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574347   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048240    0.000332    0.472565 v _284_/A (sg13g2_and2_1)
     1    0.009634    0.039451    0.090574    0.563139 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.039467    0.000756    0.563895 v output7/A (sg13g2_buf_2)
     1    0.082914    0.135462    0.168931    0.732826 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.135826    0.005799    0.738625 v sine_out[12] (out)
                                              0.738625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588625   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028508    0.002220    0.480434 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.007762    0.057160    0.078557    0.558991 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.057168    0.000531    0.559523 v output23/A (sg13g2_buf_2)
     1    0.083049    0.135692    0.177776    0.737299 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.136032    0.005613    0.742912 v sine_out[27] (out)
                                              0.742912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592912   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000456    0.306798 v fanout63/A (sg13g2_buf_8)
     6    0.033304    0.028101    0.087469    0.394267 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028115    0.000995    0.395263 v _150_/A (sg13g2_and2_1)
     3    0.013917    0.051810    0.092131    0.487393 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.051845    0.001219    0.488613 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003952    0.039265    0.075531    0.564143 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.039266    0.000279    0.564422 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.172901    0.181607    0.746029 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.173178    0.005701    0.751730 ^ sine_out[22] (out)
                                              0.751730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601730   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056601    0.001104    0.534493 ^ _279_/A (sg13g2_nor2_1)
     1    0.004814    0.032187    0.048314    0.582806 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.032188    0.000333    0.583140 v output34/A (sg13g2_buf_2)
     1    0.081811    0.133736    0.164306    0.747445 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.134085    0.005643    0.753088 v sine_out[7] (out)
                                              0.753088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603088   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001010    0.405335 ^ _150_/A (sg13g2_and2_1)
     3    0.013749    0.066508    0.110065    0.515400 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.066520    0.000908    0.516308 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004382    0.023336    0.072829    0.589137 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.023344    0.000283    0.589420 v output17/A (sg13g2_buf_2)
     1    0.081915    0.133869    0.160118    0.749538 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134221    0.005676    0.755213 v sine_out[21] (out)
                                              0.755213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.755213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605213   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046656    0.000302    0.471324 v _147_/A (sg13g2_nand2_1)
     2    0.011002    0.057401    0.061901    0.533225 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057433    0.001095    0.534321 ^ _275_/B (sg13g2_nor2_1)
     1    0.007056    0.033790    0.049507    0.583828 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.033820    0.000765    0.584593 v output30/A (sg13g2_buf_2)
     1    0.082936    0.135513    0.166080    0.750673 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.135903    0.006006    0.756679 v sine_out[3] (out)
                                              0.756679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.756679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606679   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034756    0.002374    0.411897 ^ _255_/A (sg13g2_nor4_1)
     1    0.004180    0.034974    0.044741    0.456638 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034975    0.000169    0.456806 v _256_/B2 (sg13g2_a22oi_1)
     1    0.008083    0.089861    0.087307    0.544114 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.089881    0.001020    0.545133 ^ output4/A (sg13g2_buf_2)
     1    0.083442    0.176133    0.208208    0.753342 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.176479    0.006417    0.759759 ^ sine_out[0] (out)
                                              0.759759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609759   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056671    0.001939    0.535328 ^ _278_/A (sg13g2_nor2_1)
     1    0.006690    0.037134    0.053258    0.588586 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.037187    0.000890    0.589476 v output33/A (sg13g2_buf_2)
     1    0.082245    0.134441    0.167087    0.756562 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.134808    0.005798    0.762360 v sine_out[6] (out)
                                              0.762360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.762360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612360   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046660    0.000457    0.471479 v _144_/B (sg13g2_nand2_1)
     2    0.007175    0.042615    0.054961    0.526440 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042616    0.000213    0.526653 ^ _212_/B (sg13g2_nor2_1)
     2    0.012010    0.047486    0.057122    0.583775 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.047500    0.000691    0.584466 v output26/A (sg13g2_buf_2)
     1    0.083188    0.135917    0.173071    0.757537 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.136290    0.005881    0.763418 v sine_out[2] (out)
                                              0.763418   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613418   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056627    0.001477    0.534866 ^ _277_/A (sg13g2_nor2_1)
     1    0.007290    0.038779    0.054990    0.589856 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.038788    0.000546    0.590402 v output32/A (sg13g2_buf_2)
     1    0.082274    0.134439    0.168096    0.758498 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.134767    0.005493    0.763991 v sine_out[5] (out)
                                              0.763991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763991   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613991   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056692    0.002123    0.535512 ^ _276_/A (sg13g2_nor2_1)
     1    0.008464    0.042159    0.057956    0.593468 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.042212    0.001159    0.594627 v output31/A (sg13g2_buf_2)
     1    0.082646    0.135037    0.170075    0.764702 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.135381    0.005626    0.770328 v sine_out[4] (out)
                                              0.770328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620328   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046660    0.000457    0.471479 v _144_/B (sg13g2_nand2_1)
     2    0.007175    0.042615    0.054961    0.526440 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042616    0.000231    0.526671 ^ _145_/B (sg13g2_nand2_1)
     1    0.008727    0.060987    0.075650    0.602321 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.061005    0.000860    0.603181 v output9/A (sg13g2_buf_2)
     1    0.082567    0.135029    0.178900    0.782081 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.135401    0.005848    0.787929 v sine_out[14] (out)
                                              0.787929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637929   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119557    0.001012    0.554872 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004151    0.038324    0.058177    0.613049 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.038324    0.000259    0.613308 v output5/A (sg13g2_buf_2)
     1    0.083627    0.136583    0.168990    0.782297 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.136978    0.006061    0.788358 v sine_out[10] (out)
                                              0.788358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638358   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119558    0.001046    0.554906 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004529    0.039293    0.059569    0.614475 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039294    0.000290    0.614765 v output36/A (sg13g2_buf_2)
     1    0.082176    0.134330    0.168081    0.782846 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.134688    0.005726    0.788572 v sine_out[9] (out)
                                              0.788572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638572   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046656    0.000302    0.471324 v _147_/A (sg13g2_nand2_1)
     2    0.011002    0.057401    0.061901    0.533225 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057414    0.000727    0.533952 ^ _149_/B (sg13g2_nand2_1)
     1    0.006967    0.053079    0.073518    0.607470 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053106    0.000492    0.607962 v output10/A (sg13g2_buf_2)
     1    0.082790    0.135338    0.175333    0.783295 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.135708    0.005840    0.789135 v sine_out[15] (out)
                                              0.789135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.789135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639135   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028518    0.002275    0.480490 ^ _168_/A (sg13g2_nor2_1)
     2    0.007219    0.033415    0.043304    0.523794 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033436    0.000426    0.524219 v _169_/B (sg13g2_nand2_1)
     1    0.003723    0.030186    0.039490    0.563709 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030186    0.000148    0.563857 ^ _170_/B (sg13g2_nand2_1)
     1    0.004899    0.039315    0.055116    0.618973 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.039317    0.000328    0.619301 v output20/A (sg13g2_buf_2)
     1    0.082081    0.134194    0.167957    0.787258 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.134557    0.005762    0.793020 v sine_out[24] (out)
                                              0.793020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.793020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643021   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119561    0.001167    0.555027 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005245    0.041133    0.062212    0.617239 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.041143    0.000342    0.617581 v output8/A (sg13g2_buf_2)
     1    0.083020    0.135585    0.170031    0.787612 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135918    0.005553    0.793165 v sine_out[13] (out)
                                              0.793165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.793165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643165   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119565    0.001299    0.555159 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.005498    0.041821    0.063154    0.618313 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.041824    0.000346    0.618659 v output6/A (sg13g2_buf_2)
     1    0.083350    0.136134    0.170534    0.789194 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.136502    0.005843    0.795037 v sine_out[11] (out)
                                              0.795037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.795037   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645037   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028518    0.002275    0.480490 ^ _168_/A (sg13g2_nor2_1)
     2    0.007219    0.033415    0.043304    0.523794 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033437    0.000439    0.524233 v _171_/B (sg13g2_nand2_1)
     1    0.004957    0.035225    0.043123    0.567356 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.035226    0.000344    0.567700 ^ _172_/B (sg13g2_nand2_1)
     1    0.005455    0.042760    0.059223    0.626923 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.042762    0.000338    0.627261 v output21/A (sg13g2_buf_2)
     1    0.082576    0.134957    0.170173    0.797434 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.135317    0.005756    0.803190 v sine_out[25] (out)
                                              0.803190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653190   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028384    0.001378    0.479593 ^ _181_/A (sg13g2_and2_1)
     4    0.015005    0.071547    0.113064    0.592656 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071551    0.000627    0.593283 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.002879    0.026667    0.041982    0.635265 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.026667    0.000114    0.635379 v output25/A (sg13g2_buf_2)
     1    0.083415    0.136120    0.163511    0.798890 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.136445    0.005496    0.804386 v sine_out[29] (out)
                                              0.804386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.804386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654386   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028384    0.001378    0.479593 ^ _181_/A (sg13g2_and2_1)
     4    0.015005    0.071547    0.113064    0.592656 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071549    0.000505    0.593162 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.004518    0.030854    0.046953    0.640115 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.030855    0.000304    0.640419 v output27/A (sg13g2_buf_2)
     1    0.083382    0.136244    0.164890    0.805308 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.136674    0.006313    0.811622 v sine_out[30] (out)
                                              0.811622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.811622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.661622   slack (MET)



