* Z:\mnt\design.r\spice\examples\4225-2.asc
M쬞2 N002 N003 OUT OUT Si7386DP
M쬞1 N002 N005 N001 N001 Si7386DP
M쬞3 N024 N021 N023 N023 Si7386DP
M쬞4 N024 N022 OUT OUT Si7386DP
C1 IN1 N007 .1
R7 IN1 N009 100K
R8 IN1 N010 100K
R5 N006 N004 47
R3 N006 N003 10
C3 N004 0 .015
C5 0 N012 .047
C6 0 N014 .047
R9 N017 IN2 100K
R10 N015 IN2 100K
R6 N018 N020 47
C4 N020 0 .015
R4 N018 N022 10
C2 N019 IN2 .1
R12 N008 IN1 137K
R11 0 N008 20K
R13 N016 0 20K
C7 N008 0 .01
C8 0 N016 .01
C9 N011 0 .1
R14 IN2 N016 137K
V1 IN1 0 PWL(0 0 20u 0 +1u 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N001 IN1 .004
R2 N023 IN2 .004
XU1 N001 IN1 N011 0 N016 IN2 N023 N021 N019 N018 OUT N015 N017 0 N014 N012 0 N008 N009 N010 OUT N006 N007 N005 LTC4225-2
C10 OUT 0 100
S1 OUT 0 N013 0 SCSW
V3 N013 0 PWL(0 0 300m 0 +100u 1 + 10m 1 +100u 0 )
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-200m)
.lib LTC4225-2.sub
.backanno
.end
