/* ------------------------------------------------------*/
/**/
/*		Copyright 2023 IHP PDK Authors*/
/**/
/*		Licensed under the Apache License, Version 2.0 (the "License");*/
/*		you may not use this file except in compliance with the License.*/
/*		You may obtain a copy of the License at*/
/*		*/
/*		   https://www.apache.org/licenses/LICENSE-2.0*/
/*		*/
/*		Unless required by applicable law or agreed to in writing, software*/
/*		distributed under the License is distributed on an "AS IS" BASIS,*/
/*		WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.*/
/*		See the License for the specific language governing permissions and*/
/*		limitations under the License.*/
/*		*/
/*		Generated on Wed Apr  2 16:02:43 2025		*/
/*				*/
/* ------------------------------------------------------ */
library(RM_IHPSG13_1P_512x32_c2_bm_bist_fast_1p32V_m55C) {	
	technology (cmos) ;
	delay_model : table_lookup ;
	define ("add_pg_pin_to_lib",  "library",  "boolean");
	add_pg_pin_to_lib : true;
	voltage_map ( VDD, 1.32);
	voltage_map ( VDDARRAY, 1.32);
	voltage_map ( VSS, 0.000000 );
	
	date            : "Wed Apr  2 16:02:42 2025" ;
	comment         : "IHP Microelectronics GmbH, 2023" ;
	revision        : 1.0.0 ;
	simulation      : true ;
	nom_process     : 1 ;
	nom_temperature : -55 ;
	nom_voltage     : 1.32 ;
	
	operating_conditions("fast_1p32V_m55C"){
	    process     : 1 ;
	    temperature : -55 ;
	    voltage     : 1.32 ;
	    tree_type   : "balanced_tree" ;
	}
	
	default_operating_conditions  : fast_1p32V_m55C ;
	default_max_transition        : 1.0 ;
	default_fanout_load           : 1.0 ;
	default_inout_pin_cap         : 0.0 ;
	default_input_pin_cap         : 0.0 ;
	default_output_pin_cap        : 0.0 ;
	default_cell_leakage_power    : 0.0 ;
	default_leakage_power_density : 0.0 ;
	 
	slew_lower_threshold_pct_rise : 30 ;
	slew_upper_threshold_pct_rise : 70 ;
	input_threshold_pct_fall      : 50 ;
	output_threshold_pct_fall     : 50 ;
	input_threshold_pct_rise      : 50 ;
	output_threshold_pct_rise     : 50 ;
	slew_lower_threshold_pct_fall : 30 ;
	slew_upper_threshold_pct_fall : 70 ;
	slew_derate_from_library      : 0.5;
	k_volt_cell_leakage_power     : 0.0 ;
	k_temp_cell_leakage_power     : 0.0 ;
	k_process_cell_leakage_power  : 0.0 ;
	k_volt_internal_power         : 0.0 ;
	k_temp_internal_power         : 0.0 ;
	k_process_internal_power      : 0.0 ;
	
	capacitive_load_unit            (1,pf) ;
	voltage_unit                  : "1V" ;
	current_unit                  : "1uA" ;
	time_unit                     : "1ns" ;
	leakage_power_unit            : "1nW" ;
	pulling_resistance_unit       : "1kohm";
	/*
	  ------------------------------------------------------------------------------------------
	  implicit units overview:
	    cell_area       unit      : "um"
	    internal_power  unit      : "1e-12 * J/toggle = 1 * uW/MHz"
	                                (capacitive_load_unit * voltage_unit^2) per toggle event
	  ------------------------------------------------------------------------------------------
	*/
	library_features(report_delay_calculation);
	define_cell_area (pad_drivers,pad_driver_sites) ;
	
	lu_table_template(CLKTRAN_constraint_template) {
	     variable_1 : constrained_pin_transition;
	     index_1 ( "0.010, 0.050, 0.200, 0.400, 1.000" );
	}
	lu_table_template(SRAM_load_template) {
	     variable_1 : total_output_net_capacitance;
	     index_1 ( "0.0008,0.0014,0.0051,0.0100,0.0339,0.0640" );
	}
	lu_table_template(SIG2SRAM_constraint_template) {
	     variable_1 : related_pin_transition;
	     variable_2 : constrained_pin_transition;
	     index_1 ( "0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800" );
	     index_2 ( "0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800" );
	}
	
	lu_table_template(SIG2SRAM_delay_template) {
	     variable_1 : input_net_transition;
	     variable_2 : total_output_net_capacitance;
	     index_1 ( "0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800" );
	     index_2 ( "0.0008,0.0014,0.0051,0.0100,0.0339,0.0640" );
	} 

	type (D_31_0) {
		base_type : array;
		data_type : bit;
		bit_width : 32;
		bit_from  : 31;
		bit_to    : 0;
		downto    : true;
	 }

	type (A_8_0) {
		base_type : array;
		data_type : bit;
		bit_width : 9;
		bit_from  : 8;
		bit_to    : 0;
		downto    : true;
	 }

cell(RM_IHPSG13_1P_512x32_c2_bm_bist) {
pg_pin (VDD) {
  pg_type : primary_power;
  voltage_name : VDD;
}
pg_pin (VDDARRAY) {
  pg_type : primary_power;
  voltage_name : VDDARRAY;
}
pg_pin (VSS) {
  pg_type : primary_ground;
  voltage_name : VSS;
}

memory() {
 type : ram;
 address_width : 9;
 word_width : 32;
}

interface_timing : false;
bus_naming_style    :   "%s[%d]" ;
area        : 79719.8976 ;

   pin(A_DLY) {
	   direction       : input ;
	   capacitance     : 0.00421562 ;
	   max_transition  : "1" ;
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
		internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
   }

bus(A_ADDR) {
   bus_type : A_8_0;
   direction          : input ;
   capacitance        : 0.00691085 ;
    pin(A_ADDR[0]) {
       capacitance : 0.00562034 ;
    }
    pin(A_ADDR[1]) {
       capacitance : 0.00462655 ;
    }
    pin(A_ADDR[2]) {
       capacitance : 0.00594295 ;
    }
    pin(A_ADDR[3]) {
       capacitance : 0.00723434 ;
    }
    pin(A_ADDR[4]) {
       capacitance : 0.00481603 ;
    }
    pin(A_ADDR[5]) {
       capacitance : 0.00868123 ;
    }
    pin(A_ADDR[6]) {
       capacitance : 0.010187 ;
    }
    pin(A_ADDR[7]) {
       capacitance : 0.00734489 ;
    }
   max_transition     : "0.38" ;
   pin(A_ADDR[8:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0115);
		}
		        fall_power("scalar"){
		 values (0.0021);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0343);
		}
		        fall_power("scalar"){
		 values (0.0003);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "((A_WEN | A_REN)& A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.2371,-0.2215,-0.2098,-0.1824,-0.1434,-0.0691,0.0676",\
"-0.2449,-0.2332,-0.2176,-0.1902,-0.1551,-0.0770,0.0559",\
"-0.2605,-0.2488,-0.2332,-0.2059,-0.1707,-0.0965,0.0441",\
"-0.2879,-0.2723,-0.2605,-0.2332,-0.1941,-0.1199,0.0168",\
"-0.3230,-0.3113,-0.2996,-0.2723,-0.2332,-0.1590,-0.0184",\
"-0.4012,-0.3895,-0.3738,-0.3465,-0.3074,-0.2332,-0.0965",\
"-0.5379,-0.5262,-0.5105,-0.4832,-0.4480,-0.3699,-0.2332");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.1785,-0.1707,-0.1551,-0.1277,-0.0887,-0.0184,0.1145",\
"-0.1902,-0.1785,-0.1629,-0.1355,-0.1004,-0.0262,0.1027",\
"-0.2059,-0.1941,-0.1785,-0.1512,-0.1160,-0.0418,0.0871",\
"-0.2293,-0.2176,-0.2059,-0.1785,-0.1434,-0.0691,0.0598",\
"-0.2684,-0.2566,-0.2449,-0.2176,-0.1824,-0.1082,0.0207",\
"-0.3465,-0.3348,-0.3191,-0.2918,-0.2566,-0.1824,-0.0535",\
"-0.4832,-0.4715,-0.4559,-0.4324,-0.3934,-0.3191,-0.1902");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "((A_WEN | A_REN)& A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.3410,0.3293,0.3137,0.2863,0.2473,0.1730,0.0324",\
"0.3488,0.3371,0.3215,0.2941,0.2590,0.1809,0.0480",\
"0.3684,0.3527,0.3371,0.3098,0.2746,0.1965,0.0598",\
"0.3918,0.3762,0.3645,0.3371,0.2980,0.2238,0.0871",\
"0.4309,0.4152,0.4035,0.3762,0.3371,0.2629,0.1223",\
"0.5051,0.4934,0.4777,0.4504,0.4113,0.3371,0.1965",\
"0.6418,0.6262,0.6145,0.5871,0.5520,0.4738,0.3332");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.2824,0.2707,0.2551,0.2277,0.1926,0.1184,-0.0105",\
"0.2902,0.2785,0.2668,0.2395,0.2043,0.1301,0.0012",\
"0.3059,0.2941,0.2824,0.2551,0.2199,0.1457,0.0168",\
"0.3332,0.3215,0.3059,0.2785,0.2434,0.1691,0.0402",\
"0.3723,0.3605,0.3449,0.3176,0.2824,0.2121,0.0793",\
"0.4465,0.4348,0.4230,0.3918,0.3566,0.2824,0.1535",\
"0.5832,0.5715,0.5598,0.5324,0.4934,0.4191,0.2902");
		}
	}
}
pin(A_WEN) {
   direction          : input ;
   capacitance        : 0.00341384 ;
   max_transition     : "0.38" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0083);
		}
		        fall_power("scalar"){
		 values (0.0107);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0099);
		}
		        fall_power("scalar"){
		 values (0.0320);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1418,0.1496,0.1652,0.1887,0.2316,0.3059,0.4465",\
"0.1301,0.1379,0.1535,0.1809,0.2199,0.2941,0.4348",\
"0.1145,0.1262,0.1379,0.1652,0.2043,0.2785,0.4191",\
"0.0871,0.0949,0.1105,0.1379,0.1770,0.2512,0.3879",\
"0.0480,0.0598,0.0754,0.0988,0.1379,0.2082,0.3527",\
"-0.0262,-0.0145,0.0012,0.0246,0.0676,0.1379,0.2785",\
"-0.1668,-0.1551,-0.1395,-0.1121,-0.0730,0.0012,0.1418");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.2082,0.2160,0.2316,0.2590,0.2941,0.3684,0.5012",\
"0.1926,0.2043,0.2199,0.2473,0.2824,0.3566,0.4895",\
"0.1770,0.1887,0.2043,0.2316,0.2668,0.3410,0.4777",\
"0.1535,0.1652,0.1770,0.2043,0.2395,0.3137,0.4504",\
"0.1145,0.1262,0.1379,0.1652,0.2043,0.2746,0.4113",\
"0.0402,0.0520,0.0676,0.0910,0.1262,0.2004,0.3332",\
"-0.0965,-0.0848,-0.0730,-0.0457,-0.0066,0.0637,0.2004");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1770,0.1652,0.1496,0.1223,0.0793,0.0090,-0.1316",\
"0.1848,0.1730,0.1574,0.1301,0.0910,0.0168,-0.1199",\
"0.2004,0.1887,0.1770,0.1496,0.1066,0.0363,-0.1043",\
"0.2277,0.2160,0.2004,0.1730,0.1340,0.0598,-0.0809",\
"0.2668,0.2551,0.2395,0.2121,0.1730,0.0988,-0.0418",\
"0.3410,0.3293,0.3137,0.2863,0.2434,0.1730,0.0324",\
"0.4816,0.4699,0.4543,0.4230,0.3801,0.3098,0.1730");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1613,0.1496,0.1379,0.1066,0.0715,0.0012,-0.1355",\
"0.1730,0.1613,0.1457,0.1184,0.0832,0.0129,-0.1238",\
"0.1887,0.1770,0.1613,0.1340,0.0988,0.0246,-0.1121",\
"0.2121,0.2043,0.1887,0.1613,0.1223,0.0520,-0.0848",\
"0.2512,0.2434,0.2277,0.2004,0.1613,0.0910,-0.0457",\
"0.3254,0.3176,0.3020,0.2746,0.2355,0.1652,0.0324",\
"0.4660,0.4543,0.4387,0.4113,0.3723,0.3020,0.1691");
		}
	}
	}
pin(A_REN) {
   direction          : input ;
   capacitance        : 0.00390661 ;
   max_transition     : "0.38" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0014);
		}
		        fall_power("scalar"){
		 values (0.0139);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0211);
		}
		        fall_power("scalar"){
		 values (0.0216);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.0027,0.0090,0.0246,0.0520,0.0910,0.1613,0.3020",\
"-0.0105,0.0012,0.0129,0.0363,0.0793,0.1535,0.2902",\
"-0.0262,-0.0145,-0.0027,0.0246,0.0637,0.1379,0.2785",\
"-0.0535,-0.0418,-0.0262,0.0012,0.0363,0.1105,0.2512",\
"-0.0926,-0.0809,-0.0652,-0.0418,-0.0027,0.0715,0.2121",\
"-0.1668,-0.1551,-0.1395,-0.1082,-0.0770,-0.0027,0.1379",\
"-0.3035,-0.2918,-0.2762,-0.2488,-0.2137,-0.1434,-0.0027");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.0832,0.0949,0.1105,0.1379,0.1730,0.2473,0.3801",\
"0.0754,0.0832,0.0988,0.1223,0.1613,0.2355,0.3684",\
"0.0598,0.0676,0.0832,0.1066,0.1457,0.2121,0.3527",\
"0.0324,0.0441,0.0598,0.0871,0.1223,0.1926,0.3293",\
"-0.0066,0.0051,0.0168,0.0480,0.0832,0.1535,0.2902",\
"-0.0809,-0.0691,-0.0574,-0.0301,0.0090,0.0832,0.2121",\
"-0.2176,-0.2059,-0.1941,-0.1668,-0.1277,-0.0574,0.0793");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1887,0.1770,0.1613,0.1340,0.0949,0.0207,-0.1160",\
"0.1965,0.1848,0.1730,0.1457,0.1027,0.0324,-0.1082",\
"0.2160,0.2004,0.1887,0.1613,0.1184,0.0480,-0.0926",\
"0.2395,0.2277,0.2121,0.1848,0.1457,0.0715,-0.0652",\
"0.2785,0.2668,0.2512,0.2238,0.1848,0.1105,-0.0262",\
"0.3527,0.3410,0.3254,0.2980,0.2551,0.1848,0.0480",\
"0.4934,0.4816,0.4660,0.4387,0.3957,0.3254,0.1887");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1730,0.1613,0.1496,0.1184,0.0793,0.0129,-0.1238",\
"0.1848,0.1730,0.1574,0.1301,0.0910,0.0207,-0.1121",\
"0.2004,0.1887,0.1730,0.1457,0.1066,0.0363,-0.1004",\
"0.2238,0.2121,0.2004,0.1691,0.1340,0.0598,-0.0730",\
"0.2629,0.2512,0.2395,0.2121,0.1691,0.0988,-0.0340",\
"0.3371,0.3254,0.3137,0.2863,0.2434,0.1730,0.0402",\
"0.4777,0.4660,0.4504,0.4230,0.3840,0.3137,0.1809");
		}
	}
	}
pin(A_MEN) {
   direction          : input ;
   capacitance        : 0.00326046 ;
   max_transition     : "0.38" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		        rise_power("scalar"){
		 values (0.3360);
		}
		        fall_power("scalar"){
		 values (0.0108);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1418,0.1496,0.1652,0.1926,0.2316,0.3059,0.4465",\
"0.1301,0.1379,0.1535,0.1809,0.2199,0.2941,0.4348",\
"0.1145,0.1262,0.1418,0.1652,0.2043,0.2785,0.4191",\
"0.0871,0.0949,0.1105,0.1379,0.1770,0.2512,0.3879",\
"0.0480,0.0598,0.0754,0.0988,0.1379,0.2082,0.3488",\
"-0.0262,-0.0145,0.0012,0.0285,0.0676,0.1379,0.2785",\
"-0.1668,-0.1551,-0.1395,-0.1121,-0.0730,0.0012,0.1379");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.2082,0.2199,0.2316,0.2590,0.2980,0.3723,0.5051",\
"0.1965,0.2082,0.2199,0.2473,0.2863,0.3605,0.4934",\
"0.1809,0.1926,0.2043,0.2316,0.2707,0.3449,0.4777",\
"0.1574,0.1691,0.1809,0.2082,0.2434,0.3176,0.4543",\
"0.1145,0.1262,0.1418,0.1691,0.2043,0.2785,0.4113",\
"0.0441,0.0559,0.0676,0.0949,0.1301,0.2004,0.3332",\
"-0.0965,-0.0848,-0.0691,-0.0418,-0.0066,0.0676,0.2004");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1770,0.1652,0.1535,0.1262,0.0832,0.0129,-0.1277",\
"0.1887,0.1770,0.1613,0.1340,0.0949,0.0207,-0.1199",\
"0.2043,0.1926,0.1770,0.1496,0.1105,0.0363,-0.1043",\
"0.2277,0.2160,0.2043,0.1770,0.1379,0.0598,-0.0770",\
"0.2668,0.2551,0.2434,0.2160,0.1730,0.0988,-0.0379",\
"0.3449,0.3332,0.3176,0.2902,0.2473,0.1730,0.0363",\
"0.4816,0.4699,0.4543,0.4270,0.3840,0.3098,0.1770");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1613,0.1496,0.1379,0.1105,0.0715,0.0012,-0.1355",\
"0.1730,0.1613,0.1496,0.1184,0.0832,0.0129,-0.1238",\
"0.1887,0.1770,0.1652,0.1340,0.0988,0.0285,-0.1121",\
"0.2121,0.2043,0.1887,0.1613,0.1223,0.0520,-0.0848",\
"0.2551,0.2434,0.2277,0.2004,0.1613,0.0910,-0.0418",\
"0.3293,0.3176,0.3020,0.2746,0.2395,0.1652,0.0324",\
"0.4660,0.4543,0.4426,0.4113,0.3762,0.3020,0.1691");
		}
	}
	}
bus(A_BM) {
   bus_type : D_31_0;
   direction          : input ;
   capacitance        : 0.00310985 ;
   max_transition     : "0.38" ;
   pin(A_BM[31:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.1471);
		}
		        fall_power("scalar"){
		 values (0.1374);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1745);
		}
		        fall_power("scalar"){
		 values (0.1522);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "(A_WEN & A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.2520,-0.2412,-0.2256,-0.1993,-0.1592,-0.0889,0.0459",\
"-0.2559,-0.2451,-0.2295,-0.2031,-0.1631,-0.0928,0.0420",\
"-0.2597,-0.2489,-0.2333,-0.2069,-0.1669,-0.0966,0.0382",\
"-0.2629,-0.2522,-0.2366,-0.2102,-0.1701,-0.0998,0.0349",\
"-0.2754,-0.2646,-0.2490,-0.2226,-0.1826,-0.1123,0.0225",\
"-0.2930,-0.2822,-0.2666,-0.2402,-0.2002,-0.1299,0.0049",\
"-0.3205,-0.3097,-0.2941,-0.2677,-0.2277,-0.1574,-0.0226");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.2295,-0.2188,-0.2051,-0.1778,-0.1407,-0.0684,0.0615",\
"-0.2334,-0.2227,-0.2090,-0.1817,-0.1445,-0.0723,0.0576",\
"-0.2372,-0.2265,-0.2128,-0.1855,-0.1483,-0.0761,0.0538",\
"-0.2405,-0.2297,-0.2160,-0.1887,-0.1516,-0.0793,0.0506",\
"-0.2529,-0.2422,-0.2285,-0.2011,-0.1640,-0.0918,0.0381",\
"-0.2705,-0.2598,-0.2461,-0.2188,-0.1816,-0.1094,0.0205",\
"-0.2980,-0.2873,-0.2736,-0.2463,-0.2092,-0.1369,-0.0070");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "(A_WEN & A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.3581,0.3463,0.3317,0.3053,0.2653,0.1940,0.0573",\
"0.3619,0.3502,0.3356,0.3092,0.2692,0.1979,0.0612",\
"0.3657,0.3540,0.3394,0.3130,0.2730,0.2017,0.0650",\
"0.3690,0.3573,0.3426,0.3163,0.2762,0.2049,0.0682",\
"0.3814,0.3697,0.3551,0.3287,0.2887,0.2174,0.0807",\
"0.3990,0.3873,0.3727,0.3463,0.3063,0.2350,0.0983",\
"0.4266,0.4148,0.4002,0.3738,0.3338,0.2625,0.1258");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.3297,0.3200,0.3053,0.2790,0.2418,0.1686,0.0407",\
"0.3336,0.3239,0.3092,0.2828,0.2457,0.1725,0.0446",\
"0.3374,0.3276,0.3130,0.2866,0.2495,0.1763,0.0484",\
"0.3407,0.3309,0.3163,0.2899,0.2528,0.1795,0.0516",\
"0.3531,0.3433,0.3287,0.3023,0.2652,0.1920,0.0641",\
"0.3707,0.3610,0.3463,0.3199,0.2828,0.2096,0.0817",\
"0.3982,0.3885,0.3738,0.3474,0.3103,0.2371,0.1092");
		}
	}
}
   pin(A_CLK)  {
	   direction       : input;
	   capacitance     : 0.00389386;
	   max_transition  : "0.38";
	   clock           : "true" ;
	   pin_func_type   : active_rising ;

	   timing () {
		 timing_type : "min_pulse_width";
		 related_pin : "A_CLK";
		 rise_constraint("CLKTRAN_constraint_template") {
		 index_1("0.004,0.38");
		 values("0.12,0.12");
		 }
	   }

	   related_power_pin : VDD;
	   related_ground_pin : VSS;

	internal_power() {
		when : "!A_MEN  & !A_WEN & !A_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN  & A_WEN  & !A_REN";
		        rise_power("scalar"){
		 values (0.6735);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & A_WEN  & !A_REN";
		        rise_power("scalar"){
		 values (54.8620);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & A_WEN  & A_REN";
		        rise_power("scalar"){
		 values (56.6091);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & !A_WEN & A_REN";
		        rise_power("scalar"){
		 values (45.3648);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN & !A_WEN & A_REN";
		        rise_power("scalar"){
		 values (0.4386);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN & A_WEN  & A_REN";
		        rise_power("scalar"){
		 values (1.6639);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & !A_WEN & !A_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	}
   bus(A_DIN) {
	   bus_type : D_31_0;
	   direction       : input ;
	   capacitance     : 0.00387207 ;
	   memory_write() {
		   address : A_ADDR ;
		   clocked_on : A_CLK;
	   }

	   max_transition  : "0.38" ;
	   pin(A_DIN[31:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.1471);
		}
		        fall_power("scalar"){
		 values (0.1374);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1745);
		}
		        fall_power("scalar"){
		 values (0.1522);
		}
	}
	   }
	   timing() {
		 timing_type     : setup_rising;
		 related_pin     : "A_CLK";
		 when            : "(A_WEN & A_MEN)";
		 sdf_cond        : "A_W_ACCESS";

	  rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("-0.2520,-0.2412,-0.2256,-0.1993,-0.1592,-0.0889,0.0459",\
"-0.2559,-0.2451,-0.2295,-0.2031,-0.1631,-0.0928,0.0420",\
"-0.2597,-0.2489,-0.2333,-0.2069,-0.1669,-0.0966,0.0382",\
"-0.2629,-0.2522,-0.2366,-0.2102,-0.1701,-0.0998,0.0349",\
"-0.2754,-0.2646,-0.2490,-0.2226,-0.1826,-0.1123,0.0225",\
"-0.2930,-0.2822,-0.2666,-0.2402,-0.2002,-0.1299,0.0049",\
"-0.3205,-0.3097,-0.2941,-0.2677,-0.2277,-0.1574,-0.0226");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("-0.2295,-0.2188,-0.2051,-0.1778,-0.1407,-0.0684,0.0615",\
"-0.2334,-0.2227,-0.2090,-0.1817,-0.1445,-0.0723,0.0576",\
"-0.2372,-0.2265,-0.2128,-0.1855,-0.1483,-0.0761,0.0538",\
"-0.2405,-0.2297,-0.2160,-0.1887,-0.1516,-0.0793,0.0506",\
"-0.2529,-0.2422,-0.2285,-0.2011,-0.1640,-0.0918,0.0381",\
"-0.2705,-0.2598,-0.2461,-0.2188,-0.1816,-0.1094,0.0205",\
"-0.2980,-0.2873,-0.2736,-0.2463,-0.2092,-0.1369,-0.0070");
		 }
	   }

	   timing() {
		 timing_type     : hold_rising;
		 related_pin     : "A_CLK";
		 when            : "(A_WEN & A_MEN)";
		 sdf_cond        : "A_W_ACCESS";

	   rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("0.3581,0.3463,0.3317,0.3053,0.2653,0.1940,0.0573",\
"0.3619,0.3502,0.3356,0.3092,0.2692,0.1979,0.0612",\
"0.3657,0.3540,0.3394,0.3130,0.2730,0.2017,0.0650",\
"0.3690,0.3573,0.3426,0.3163,0.2762,0.2049,0.0682",\
"0.3814,0.3697,0.3551,0.3287,0.2887,0.2174,0.0807",\
"0.3990,0.3873,0.3727,0.3463,0.3063,0.2350,0.0983",\
"0.4266,0.4148,0.4002,0.3738,0.3338,0.2625,0.1258");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("0.3297,0.3200,0.3053,0.2790,0.2418,0.1686,0.0407",\
"0.3336,0.3239,0.3092,0.2828,0.2457,0.1725,0.0446",\
"0.3374,0.3276,0.3130,0.2866,0.2495,0.1763,0.0484",\
"0.3407,0.3309,0.3163,0.2899,0.2528,0.1795,0.0516",\
"0.3531,0.3433,0.3287,0.3023,0.2652,0.1920,0.0641",\
"0.3707,0.3610,0.3463,0.3199,0.2828,0.2096,0.0817",\
"0.3982,0.3885,0.3738,0.3474,0.3103,0.2371,0.1092");
		 }
	   }
   }

   pin(A_BIST_EN) {
	   direction       : input ;
	   capacitance     : 0.00421562 ;
	   max_transition  : "1" ;
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
		internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
   }

bus(A_BIST_ADDR) {
   bus_type : A_8_0;
   direction          : input ;
   capacitance        : 0.00691085 ;
    pin(A_BIST_ADDR[0]) {
       capacitance : 0.00562034 ;
    }
    pin(A_BIST_ADDR[1]) {
       capacitance : 0.00462655 ;
    }
    pin(A_BIST_ADDR[2]) {
       capacitance : 0.00594295 ;
    }
    pin(A_BIST_ADDR[3]) {
       capacitance : 0.00723434 ;
    }
    pin(A_BIST_ADDR[4]) {
       capacitance : 0.00481603 ;
    }
    pin(A_BIST_ADDR[5]) {
       capacitance : 0.00868123 ;
    }
    pin(A_BIST_ADDR[6]) {
       capacitance : 0.010187 ;
    }
    pin(A_BIST_ADDR[7]) {
       capacitance : 0.00734489 ;
    }
   max_transition     : "0.38" ;
   pin(A_BIST_ADDR[8:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0115);
		}
		        fall_power("scalar"){
		 values (0.0021);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0343);
		}
		        fall_power("scalar"){
		 values (0.0003);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "((A_BIST_WEN | A_BIST_REN)& A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.2371,-0.2215,-0.2098,-0.1824,-0.1434,-0.0691,0.0676",\
"-0.2449,-0.2332,-0.2176,-0.1902,-0.1551,-0.0770,0.0559",\
"-0.2605,-0.2488,-0.2332,-0.2059,-0.1707,-0.0965,0.0441",\
"-0.2879,-0.2723,-0.2605,-0.2332,-0.1941,-0.1199,0.0168",\
"-0.3230,-0.3113,-0.2996,-0.2723,-0.2332,-0.1590,-0.0184",\
"-0.4012,-0.3895,-0.3738,-0.3465,-0.3074,-0.2332,-0.0965",\
"-0.5379,-0.5262,-0.5105,-0.4832,-0.4480,-0.3699,-0.2332");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.1785,-0.1707,-0.1551,-0.1277,-0.0887,-0.0184,0.1145",\
"-0.1902,-0.1785,-0.1629,-0.1355,-0.1004,-0.0262,0.1027",\
"-0.2059,-0.1941,-0.1785,-0.1512,-0.1160,-0.0418,0.0871",\
"-0.2293,-0.2176,-0.2059,-0.1785,-0.1434,-0.0691,0.0598",\
"-0.2684,-0.2566,-0.2449,-0.2176,-0.1824,-0.1082,0.0207",\
"-0.3465,-0.3348,-0.3191,-0.2918,-0.2566,-0.1824,-0.0535",\
"-0.4832,-0.4715,-0.4559,-0.4324,-0.3934,-0.3191,-0.1902");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "((A_BIST_WEN | A_BIST_REN)& A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.3410,0.3293,0.3137,0.2863,0.2473,0.1730,0.0324",\
"0.3488,0.3371,0.3215,0.2941,0.2590,0.1809,0.0480",\
"0.3684,0.3527,0.3371,0.3098,0.2746,0.1965,0.0598",\
"0.3918,0.3762,0.3645,0.3371,0.2980,0.2238,0.0871",\
"0.4309,0.4152,0.4035,0.3762,0.3371,0.2629,0.1223",\
"0.5051,0.4934,0.4777,0.4504,0.4113,0.3371,0.1965",\
"0.6418,0.6262,0.6145,0.5871,0.5520,0.4738,0.3332");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.2824,0.2707,0.2551,0.2277,0.1926,0.1184,-0.0105",\
"0.2902,0.2785,0.2668,0.2395,0.2043,0.1301,0.0012",\
"0.3059,0.2941,0.2824,0.2551,0.2199,0.1457,0.0168",\
"0.3332,0.3215,0.3059,0.2785,0.2434,0.1691,0.0402",\
"0.3723,0.3605,0.3449,0.3176,0.2824,0.2121,0.0793",\
"0.4465,0.4348,0.4230,0.3918,0.3566,0.2824,0.1535",\
"0.5832,0.5715,0.5598,0.5324,0.4934,0.4191,0.2902");
		}
	}
}
pin(A_BIST_WEN) {
   direction          : input ;
   capacitance        : 0.00341384 ;
   max_transition     : "0.38" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0083);
		}
		        fall_power("scalar"){
		 values (0.0107);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0099);
		}
		        fall_power("scalar"){
		 values (0.0320);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1418,0.1496,0.1652,0.1887,0.2316,0.3059,0.4465",\
"0.1301,0.1379,0.1535,0.1809,0.2199,0.2941,0.4348",\
"0.1145,0.1262,0.1379,0.1652,0.2043,0.2785,0.4191",\
"0.0871,0.0949,0.1105,0.1379,0.1770,0.2512,0.3879",\
"0.0480,0.0598,0.0754,0.0988,0.1379,0.2082,0.3527",\
"-0.0262,-0.0145,0.0012,0.0246,0.0676,0.1379,0.2785",\
"-0.1668,-0.1551,-0.1395,-0.1121,-0.0730,0.0012,0.1418");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.2082,0.2160,0.2316,0.2590,0.2941,0.3684,0.5012",\
"0.1926,0.2043,0.2199,0.2473,0.2824,0.3566,0.4895",\
"0.1770,0.1887,0.2043,0.2316,0.2668,0.3410,0.4777",\
"0.1535,0.1652,0.1770,0.2043,0.2395,0.3137,0.4504",\
"0.1145,0.1262,0.1379,0.1652,0.2043,0.2746,0.4113",\
"0.0402,0.0520,0.0676,0.0910,0.1262,0.2004,0.3332",\
"-0.0965,-0.0848,-0.0730,-0.0457,-0.0066,0.0637,0.2004");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1770,0.1652,0.1496,0.1223,0.0793,0.0090,-0.1316",\
"0.1848,0.1730,0.1574,0.1301,0.0910,0.0168,-0.1199",\
"0.2004,0.1887,0.1770,0.1496,0.1066,0.0363,-0.1043",\
"0.2277,0.2160,0.2004,0.1730,0.1340,0.0598,-0.0809",\
"0.2668,0.2551,0.2395,0.2121,0.1730,0.0988,-0.0418",\
"0.3410,0.3293,0.3137,0.2863,0.2434,0.1730,0.0324",\
"0.4816,0.4699,0.4543,0.4230,0.3801,0.3098,0.1730");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1613,0.1496,0.1379,0.1066,0.0715,0.0012,-0.1355",\
"0.1730,0.1613,0.1457,0.1184,0.0832,0.0129,-0.1238",\
"0.1887,0.1770,0.1613,0.1340,0.0988,0.0246,-0.1121",\
"0.2121,0.2043,0.1887,0.1613,0.1223,0.0520,-0.0848",\
"0.2512,0.2434,0.2277,0.2004,0.1613,0.0910,-0.0457",\
"0.3254,0.3176,0.3020,0.2746,0.2355,0.1652,0.0324",\
"0.4660,0.4543,0.4387,0.4113,0.3723,0.3020,0.1691");
		}
	}
	}
pin(A_BIST_REN) {
   direction          : input ;
   capacitance        : 0.00390661 ;
   max_transition     : "0.38" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0014);
		}
		        fall_power("scalar"){
		 values (0.0139);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0211);
		}
		        fall_power("scalar"){
		 values (0.0216);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.0027,0.0090,0.0246,0.0520,0.0910,0.1613,0.3020",\
"-0.0105,0.0012,0.0129,0.0363,0.0793,0.1535,0.2902",\
"-0.0262,-0.0145,-0.0027,0.0246,0.0637,0.1379,0.2785",\
"-0.0535,-0.0418,-0.0262,0.0012,0.0363,0.1105,0.2512",\
"-0.0926,-0.0809,-0.0652,-0.0418,-0.0027,0.0715,0.2121",\
"-0.1668,-0.1551,-0.1395,-0.1082,-0.0770,-0.0027,0.1379",\
"-0.3035,-0.2918,-0.2762,-0.2488,-0.2137,-0.1434,-0.0027");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.0832,0.0949,0.1105,0.1379,0.1730,0.2473,0.3801",\
"0.0754,0.0832,0.0988,0.1223,0.1613,0.2355,0.3684",\
"0.0598,0.0676,0.0832,0.1066,0.1457,0.2121,0.3527",\
"0.0324,0.0441,0.0598,0.0871,0.1223,0.1926,0.3293",\
"-0.0066,0.0051,0.0168,0.0480,0.0832,0.1535,0.2902",\
"-0.0809,-0.0691,-0.0574,-0.0301,0.0090,0.0832,0.2121",\
"-0.2176,-0.2059,-0.1941,-0.1668,-0.1277,-0.0574,0.0793");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1887,0.1770,0.1613,0.1340,0.0949,0.0207,-0.1160",\
"0.1965,0.1848,0.1730,0.1457,0.1027,0.0324,-0.1082",\
"0.2160,0.2004,0.1887,0.1613,0.1184,0.0480,-0.0926",\
"0.2395,0.2277,0.2121,0.1848,0.1457,0.0715,-0.0652",\
"0.2785,0.2668,0.2512,0.2238,0.1848,0.1105,-0.0262",\
"0.3527,0.3410,0.3254,0.2980,0.2551,0.1848,0.0480",\
"0.4934,0.4816,0.4660,0.4387,0.3957,0.3254,0.1887");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1730,0.1613,0.1496,0.1184,0.0793,0.0129,-0.1238",\
"0.1848,0.1730,0.1574,0.1301,0.0910,0.0207,-0.1121",\
"0.2004,0.1887,0.1730,0.1457,0.1066,0.0363,-0.1004",\
"0.2238,0.2121,0.2004,0.1691,0.1340,0.0598,-0.0730",\
"0.2629,0.2512,0.2395,0.2121,0.1691,0.0988,-0.0340",\
"0.3371,0.3254,0.3137,0.2863,0.2434,0.1730,0.0402",\
"0.4777,0.4660,0.4504,0.4230,0.3840,0.3137,0.1809");
		}
	}
	}
pin(A_BIST_MEN) {
   direction          : input ;
   capacitance        : 0.00326046 ;
   max_transition     : "0.38" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		        rise_power("scalar"){
		 values (0.3360);
		}
		        fall_power("scalar"){
		 values (0.0108);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1418,0.1496,0.1652,0.1926,0.2316,0.3059,0.4465",\
"0.1301,0.1379,0.1535,0.1809,0.2199,0.2941,0.4348",\
"0.1145,0.1262,0.1418,0.1652,0.2043,0.2785,0.4191",\
"0.0871,0.0949,0.1105,0.1379,0.1770,0.2512,0.3879",\
"0.0480,0.0598,0.0754,0.0988,0.1379,0.2082,0.3488",\
"-0.0262,-0.0145,0.0012,0.0285,0.0676,0.1379,0.2785",\
"-0.1668,-0.1551,-0.1395,-0.1121,-0.0730,0.0012,0.1379");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.2082,0.2199,0.2316,0.2590,0.2980,0.3723,0.5051",\
"0.1965,0.2082,0.2199,0.2473,0.2863,0.3605,0.4934",\
"0.1809,0.1926,0.2043,0.2316,0.2707,0.3449,0.4777",\
"0.1574,0.1691,0.1809,0.2082,0.2434,0.3176,0.4543",\
"0.1145,0.1262,0.1418,0.1691,0.2043,0.2785,0.4113",\
"0.0441,0.0559,0.0676,0.0949,0.1301,0.2004,0.3332",\
"-0.0965,-0.0848,-0.0691,-0.0418,-0.0066,0.0676,0.2004");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1770,0.1652,0.1535,0.1262,0.0832,0.0129,-0.1277",\
"0.1887,0.1770,0.1613,0.1340,0.0949,0.0207,-0.1199",\
"0.2043,0.1926,0.1770,0.1496,0.1105,0.0363,-0.1043",\
"0.2277,0.2160,0.2043,0.1770,0.1379,0.0598,-0.0770",\
"0.2668,0.2551,0.2434,0.2160,0.1730,0.0988,-0.0379",\
"0.3449,0.3332,0.3176,0.2902,0.2473,0.1730,0.0363",\
"0.4816,0.4699,0.4543,0.4270,0.3840,0.3098,0.1770");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.1613,0.1496,0.1379,0.1105,0.0715,0.0012,-0.1355",\
"0.1730,0.1613,0.1496,0.1184,0.0832,0.0129,-0.1238",\
"0.1887,0.1770,0.1652,0.1340,0.0988,0.0285,-0.1121",\
"0.2121,0.2043,0.1887,0.1613,0.1223,0.0520,-0.0848",\
"0.2551,0.2434,0.2277,0.2004,0.1613,0.0910,-0.0418",\
"0.3293,0.3176,0.3020,0.2746,0.2395,0.1652,0.0324",\
"0.4660,0.4543,0.4426,0.4113,0.3762,0.3020,0.1691");
		}
	}
	}
bus(A_BIST_BM) {
   bus_type : D_31_0;
   direction          : input ;
   capacitance        : 0.00253457 ;
   max_transition     : "0.38" ;
   pin(A_BIST_BM[31:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1471);
		}
		        fall_power("scalar"){
		 values (0.1374);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1745);
		}
		        fall_power("scalar"){
		 values (0.1522);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "(A_BIST_WEN & A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.2520,-0.2412,-0.2256,-0.1993,-0.1592,-0.0889,0.0459",\
"-0.2559,-0.2451,-0.2295,-0.2031,-0.1631,-0.0928,0.0420",\
"-0.2597,-0.2489,-0.2333,-0.2069,-0.1669,-0.0966,0.0382",\
"-0.2629,-0.2522,-0.2366,-0.2102,-0.1701,-0.0998,0.0349",\
"-0.2754,-0.2646,-0.2490,-0.2226,-0.1826,-0.1123,0.0225",\
"-0.2930,-0.2822,-0.2666,-0.2402,-0.2002,-0.1299,0.0049",\
"-0.3205,-0.3097,-0.2941,-0.2677,-0.2277,-0.1574,-0.0226");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("-0.2295,-0.2188,-0.2051,-0.1778,-0.1407,-0.0684,0.0615",\
"-0.2334,-0.2227,-0.2090,-0.1817,-0.1445,-0.0723,0.0576",\
"-0.2372,-0.2265,-0.2128,-0.1855,-0.1483,-0.0761,0.0538",\
"-0.2405,-0.2297,-0.2160,-0.1887,-0.1516,-0.0793,0.0506",\
"-0.2529,-0.2422,-0.2285,-0.2011,-0.1640,-0.0918,0.0381",\
"-0.2705,-0.2598,-0.2461,-0.2188,-0.1816,-0.1094,0.0205",\
"-0.2980,-0.2873,-0.2736,-0.2463,-0.2092,-0.1369,-0.0070");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "(A_BIST_WEN & A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.3581,0.3463,0.3317,0.3053,0.2653,0.1940,0.0573",\
"0.3619,0.3502,0.3356,0.3092,0.2692,0.1979,0.0612",\
"0.3657,0.3540,0.3394,0.3130,0.2730,0.2017,0.0650",\
"0.3690,0.3573,0.3426,0.3163,0.2762,0.2049,0.0682",\
"0.3814,0.3697,0.3551,0.3287,0.2887,0.2174,0.0807",\
"0.3990,0.3873,0.3727,0.3463,0.3063,0.2350,0.0983",\
"0.4266,0.4148,0.4002,0.3738,0.3338,0.2625,0.1258");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		values ("0.3297,0.3200,0.3053,0.2790,0.2418,0.1686,0.0407",\
"0.3336,0.3239,0.3092,0.2828,0.2457,0.1725,0.0446",\
"0.3374,0.3276,0.3130,0.2866,0.2495,0.1763,0.0484",\
"0.3407,0.3309,0.3163,0.2899,0.2528,0.1795,0.0516",\
"0.3531,0.3433,0.3287,0.3023,0.2652,0.1920,0.0641",\
"0.3707,0.3610,0.3463,0.3199,0.2828,0.2096,0.0817",\
"0.3982,0.3885,0.3738,0.3474,0.3103,0.2371,0.1092");
		}
	}
}
   pin(A_BIST_CLK)  {
	   direction       : input;
	   capacitance     : 0.00389386;
	   max_transition  : "0.38";
	   clock           : "true" ;
	   pin_func_type   : active_rising ;

	   timing () {
		 timing_type : "min_pulse_width";
		 related_pin : "A_BIST_CLK";
		 rise_constraint("CLKTRAN_constraint_template") {
		 index_1("0.004,0.38");
		 values("0.12,0.12");
		 }
	   }

	   related_power_pin : VDD;
	   related_ground_pin : VSS;

	internal_power() {
		when : "!A_BIST_MEN  & !A_BIST_WEN & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN  & A_BIST_WEN  & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0.6735);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & A_BIST_WEN  & !A_BIST_REN";
		        rise_power("scalar"){
		 values (54.8620);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & A_BIST_WEN  & A_BIST_REN";
		        rise_power("scalar"){
		 values (56.6091);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & !A_BIST_WEN & A_BIST_REN";
		        rise_power("scalar"){
		 values (45.3648);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN & !A_BIST_WEN & A_BIST_REN";
		        rise_power("scalar"){
		 values (0.4386);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN & A_BIST_WEN  & A_BIST_REN";
		        rise_power("scalar"){
		 values (1.6639);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & !A_BIST_WEN & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	}
   bus(A_BIST_DIN) {
	   bus_type : D_31_0;
	   direction       : input ;
	   capacitance     : 0.00252927 ;
	   memory_write() {
		   address : A_BIST_ADDR ;
		   clocked_on : A_BIST_CLK;
	   }

	   max_transition  : "0.38" ;
	   pin(A_BIST_DIN[31:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1471);
		}
		        fall_power("scalar"){
		 values (0.1374);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1745);
		}
		        fall_power("scalar"){
		 values (0.1522);
		}
	}
	   }
	   timing() {
		 timing_type     : setup_rising;
		 related_pin     : "A_BIST_CLK";
		 when            : "(A_BIST_WEN & A_BIST_MEN)";
		 sdf_cond        : "A_BIST_W_ACCESS";

	  rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("-0.2520,-0.2412,-0.2256,-0.1993,-0.1592,-0.0889,0.0459",\
"-0.2559,-0.2451,-0.2295,-0.2031,-0.1631,-0.0928,0.0420",\
"-0.2597,-0.2489,-0.2333,-0.2069,-0.1669,-0.0966,0.0382",\
"-0.2629,-0.2522,-0.2366,-0.2102,-0.1701,-0.0998,0.0349",\
"-0.2754,-0.2646,-0.2490,-0.2226,-0.1826,-0.1123,0.0225",\
"-0.2930,-0.2822,-0.2666,-0.2402,-0.2002,-0.1299,0.0049",\
"-0.3205,-0.3097,-0.2941,-0.2677,-0.2277,-0.1574,-0.0226");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("-0.2295,-0.2188,-0.2051,-0.1778,-0.1407,-0.0684,0.0615",\
"-0.2334,-0.2227,-0.2090,-0.1817,-0.1445,-0.0723,0.0576",\
"-0.2372,-0.2265,-0.2128,-0.1855,-0.1483,-0.0761,0.0538",\
"-0.2405,-0.2297,-0.2160,-0.1887,-0.1516,-0.0793,0.0506",\
"-0.2529,-0.2422,-0.2285,-0.2011,-0.1640,-0.0918,0.0381",\
"-0.2705,-0.2598,-0.2461,-0.2188,-0.1816,-0.1094,0.0205",\
"-0.2980,-0.2873,-0.2736,-0.2463,-0.2092,-0.1369,-0.0070");
		 }
	   }

	   timing() {
		 timing_type     : hold_rising;
		 related_pin     : "A_BIST_CLK";
		 when            : "(A_BIST_WEN & A_BIST_MEN)";
		 sdf_cond        : "A_BIST_W_ACCESS";

	   rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("0.3581,0.3463,0.3317,0.3053,0.2653,0.1940,0.0573",\
"0.3619,0.3502,0.3356,0.3092,0.2692,0.1979,0.0612",\
"0.3657,0.3540,0.3394,0.3130,0.2730,0.2017,0.0650",\
"0.3690,0.3573,0.3426,0.3163,0.2762,0.2049,0.0682",\
"0.3814,0.3697,0.3551,0.3287,0.2887,0.2174,0.0807",\
"0.3990,0.3873,0.3727,0.3463,0.3063,0.2350,0.0983",\
"0.4266,0.4148,0.4002,0.3738,0.3338,0.2625,0.1258");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 values ("0.3297,0.3200,0.3053,0.2790,0.2418,0.1686,0.0407",\
"0.3336,0.3239,0.3092,0.2828,0.2457,0.1725,0.0446",\
"0.3374,0.3276,0.3130,0.2866,0.2495,0.1763,0.0484",\
"0.3407,0.3309,0.3163,0.2899,0.2528,0.1795,0.0516",\
"0.3531,0.3433,0.3287,0.3023,0.2652,0.1920,0.0641",\
"0.3707,0.3610,0.3463,0.3199,0.2828,0.2096,0.0817",\
"0.3982,0.3885,0.3738,0.3474,0.3103,0.2371,0.1092");
		 }
	   }
   }

bus(A_DOUT) {

	   bus_type : D_31_0;
	   direction       : output ;
	   capacitance     : 0 ;
	   max_capacitance  : "6.4e-14" ;
	   memory_read() {
		  address : A_ADDR ;
	   }
	   pin(A_DOUT[31:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	   internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
	   }
	   timing() {
		 related_pin   : "A_CLK";
		 timing_type   : rising_edge ;
		 timing_sense  : non_unate ;

	   cell_rise(SIG2SRAM_delay_template) {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("2.3376,2.3386,2.3434,2.3489,2.3699,2.3934",\
"2.3440,2.3450,2.3498,2.3553,2.3762,2.3997",\
"2.3456,2.3466,2.3514,2.3569,2.3778,2.4013",\
"2.3499,2.3509,2.3557,2.3613,2.3822,2.4057",\
"2.3631,2.3641,2.3689,2.3744,2.3953,2.4188",\
"2.3816,2.3826,2.3875,2.3930,2.4139,2.4374",\
"2.4082,2.4092,2.4140,2.4195,2.4404,2.4639");
	   }
	   cell_fall(SIG2SRAM_delay_template) {
		 index_1("0.0040,0.0176,0.0344,0.0656,0.1120,0.2016,0.3800");
		 index_2("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("2.3033,2.3042,2.3082,2.3128,2.3299,2.3466",\
"2.3097,2.3106,2.3146,2.3192,2.3362,2.3530",\
"2.3113,2.3122,2.3162,2.3208,2.3378,2.3546",\
"2.3156,2.3165,2.3205,2.3251,2.3422,2.3589",\
"2.3288,2.3297,2.3337,2.3382,2.3553,2.3721",\
"2.3474,2.3482,2.3522,2.3568,2.3739,2.3906",\
"2.3739,2.3747,2.3788,2.3833,2.4004,2.4171");
	   }

	   rise_transition(SRAM_load_template) {
		 index_1("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("0.0206,0.0210,0.0265,0.0323,0.0606,0.0955");
	   }
	   fall_transition(SRAM_load_template) {
		 index_1("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("0.0170,0.0177,0.0222,0.0270,0.0451,0.0644");
	   }
	}
}
cell_leakage_power : 469.5941;
}
}
