Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 14:20:41 2024
| Host         : ECE-PHO115-25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    38          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.178        0.000                      0                    2        0.449        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.178        0.000                      0                    2        0.449        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.842ns (21.802%)  route 3.020ns (78.198%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  clkDiv/tempClk_reg/Q
                         net (fo=1, routed)           0.726     6.372    clkDiv/tempClk_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.643 r  clkDiv/tempClk_reg_0_BUFG_inst/O
                         net (fo=39, routed)          2.294     8.938    clkDiv/tempClk_reg_0_BUFG
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.152     9.090 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     9.090    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.314%)  route 1.017ns (63.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           1.017     6.701    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.825    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  8.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.187ns (33.622%)  route 0.369ns (66.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.369     1.994    clkDiv/cnt
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.046     2.040 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.040    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.503%)  route 0.369ns (66.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.369     1.994    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.039    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.464    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.693ns  (logic 9.330ns (36.313%)  route 16.363ns (63.687%))
  Logic Levels:           27  (CARRY4=14 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[7]/C
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/heightPos_reg[7]/Q
                         net (fo=126, routed)         2.901     3.419    vga_con/heightPos_reg[7]
    SLICE_X85Y132        LUT3 (Prop_lut3_I2_O)        0.124     3.543 r  vga_con/y0_carry__0_i_11/O
                         net (fo=6, routed)           1.409     4.952    vga_con/y1__0[7]
    SLICE_X84Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.076 r  vga_con/y0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.076    vga_con/y0_carry__0_i_8_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.589 r  vga_con/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    vga_con/y0_carry__0_n_0
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  vga_con/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.706    vga_con/y0_carry__1_n_0
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 r  vga_con/y0_carry__2/CO[1]
                         net (fo=30, routed)          0.881     6.744    vga_con/y0_carry__2_n_2
    SLICE_X82Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     7.544 r  vga_con/y0__187_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.350     7.894    vga_con/y0__187_carry__5_i_7_n_1
    SLICE_X82Y131        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.675 r  vga_con/y0__187_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.489     9.164    vga_con/y0__187_carry__5_i_8_n_1
    SLICE_X85Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.945 f  vga_con/y0__187_carry__6_i_9/CO[2]
                         net (fo=42, routed)          1.288    11.233    vga_con/y0__187_carry__6_i_9_n_1
    SLICE_X83Y134        LUT3 (Prop_lut3_I1_O)        0.343    11.576 r  vga_con/y0__187_carry__8_i_1/O
                         net (fo=4, routed)           1.095    12.670    vga_con/y0__187_carry__8_i_1_n_0
    SLICE_X83Y134        LUT4 (Prop_lut4_I3_O)        0.327    12.997 r  vga_con/y0__187_carry__8_i_5/O
                         net (fo=1, routed)           0.000    12.997    vga_con/y0__187_carry__8_i_5_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.395 r  vga_con/y0__187_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.395    vga_con/y0__187_carry__8_n_0
    SLICE_X83Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.618 r  vga_con/y0__187_carry__9/O[0]
                         net (fo=2, routed)           0.960    14.578    vga_con/y0__187_carry__9_n_7
    SLICE_X84Y135        LUT3 (Prop_lut3_I0_O)        0.321    14.899 r  vga_con/y0__323_carry__6_i_3/O
                         net (fo=2, routed)           0.857    15.756    vga_con/y0__323_carry__6_i_3_n_0
    SLICE_X84Y135        LUT4 (Prop_lut4_I3_O)        0.328    16.084 r  vga_con/y0__323_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.084    vga_con/y0__323_carry__6_i_7_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.617 r  vga_con/y0__323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.617    vga_con/y0__323_carry__6_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.940 r  vga_con/y0__323_carry__7/O[1]
                         net (fo=3, routed)           0.956    17.896    vga_con/y0__323_carry__7_n_6
    SLICE_X86Y136        LUT2 (Prop_lut2_I0_O)        0.306    18.202 r  vga_con/y0__432_carry__4_i_4/O
                         net (fo=1, routed)           0.000    18.202    vga_con/y0__432_carry__4_i_4_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.734 r  vga_con/y0__432_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.734    vga_con/y0__432_carry__4_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.848 r  vga_con/y0__432_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.848    vga_con/y0__432_carry__5_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.070 r  vga_con/y0__432_carry__6/O[0]
                         net (fo=3, routed)           0.813    19.883    vga_con/y0__432_carry__6_n_7
    SLICE_X88Y138        LUT6 (Prop_lut6_I5_O)        0.299    20.182 r  vga_con/y0__518_carry__6_i_1/O
                         net (fo=1, routed)           0.532    20.714    vga_con/y0__518_carry__6_i_1_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    21.159 r  vga_con/y0__518_carry__6/CO[1]
                         net (fo=4, routed)           1.205    22.364    vga_con/y0__518_carry__6_n_2
    SLICE_X88Y132        LUT6 (Prop_lut6_I3_O)        0.329    22.693 r  vga_con/char_i_24/O
                         net (fo=6, routed)           0.844    23.537    vga_con/y__11[1]
    SLICE_X88Y130        LUT4 (Prop_lut4_I1_O)        0.124    23.661 r  vga_con/char_i_18/O
                         net (fo=1, routed)           0.796    24.457    vga_con/char_i_18_n_0
    SLICE_X88Y131        LUT6 (Prop_lut6_I2_O)        0.124    24.581 r  vga_con/char_i_5/O
                         net (fo=1, routed)           0.988    25.569    vga_con/char_i_5_n_0
    SLICE_X88Y131        LUT6 (Prop_lut6_I3_O)        0.124    25.693 r  vga_con/char_i_1/O
                         net (fo=1, routed)           0.000    25.693    vga_con/char1_out
    SLICE_X88Y131        FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.083ns (46.929%)  route 4.617ns (53.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE                         0.000     0.000 r  vga_con/h_sync_reg/C
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/h_sync_reg/Q
                         net (fo=1, routed)           4.617     5.135    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.699 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.699    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/v_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.465ns  (logic 4.021ns (47.503%)  route 4.444ns (52.497%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE                         0.000     0.000 r  vga_con/v_sync_reg/C
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/v_sync_reg/Q
                         net (fo=1, routed)           4.444     4.900    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.465 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.465    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/led_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 0.952ns (15.177%)  route 5.320ns (84.823%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/heightPos_reg[0]/Q
                         net (fo=50, routed)          3.018     3.474    vga_con/heightPos_reg[0]
    SLICE_X87Y128        LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  vga_con/led_on_i_6/O
                         net (fo=1, routed)           0.433     4.031    vga_con/led_on_i_6_n_0
    SLICE_X87Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  vga_con/led_on_i_4/O
                         net (fo=1, routed)           0.430     4.584    vga_con/enable17_in
    SLICE_X88Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.708 r  vga_con/led_on_i_2/O
                         net (fo=1, routed)           0.813     5.521    vga_con/led_on_i_2_n_0
    SLICE_X88Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  vga_con/led_on_i_1/O
                         net (fo=2, routed)           0.627     6.272    vga_con/enable
    SLICE_X88Y135        FDRE                                         r  vga_con/led_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 4.070ns (68.999%)  route 1.828ns (31.001%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE                         0.000     0.000 r  vga_b_reg[3]/C
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[3]/Q
                         net (fo=1, routed)           1.828     2.346    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     5.898 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.898    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.010ns (68.237%)  route 1.866ns (31.763%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_5/C
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           1.866     2.322    vga_r_reg[0]_lopt_replica_5_1
    A3                   OBUF (Prop_obuf_I_O)         3.554     5.876 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.876    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.994ns (68.321%)  route 1.852ns (31.679%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.852     2.308    vga_r_reg[0]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     5.846 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.846    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 4.004ns (68.723%)  route 1.822ns (31.277%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_6/C
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           1.822     2.278    vga_r_reg[0]_lopt_replica_6_1
    B4                   OBUF (Prop_obuf_I_O)         3.548     5.827 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.827    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 4.008ns (68.853%)  route 1.813ns (31.147%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE                         0.000     0.000 r  vga_r_reg[0]/C
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]/Q
                         net (fo=1, routed)           1.813     2.269    vga_g_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552     5.820 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.820    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.991ns (68.877%)  route 1.803ns (31.123%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           1.803     2.259    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.535     5.795 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.795    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/widthPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[3]/C
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[3]/Q
                         net (fo=25, routed)          0.133     0.274    vga_con/widthPos_reg[3]
    SLICE_X88Y125        LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  vga_con/widthPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.319    vga_con/p_0_in[6]
    SLICE_X88Y125        FDRE                                         r  vga_con/widthPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[3]/C
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[3]/Q
                         net (fo=25, routed)          0.137     0.278    vga_con/widthPos_reg[3]
    SLICE_X88Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.323 r  vga_con/widthPos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.323    vga_con/p_0_in[7]
    SLICE_X88Y125        FDRE                                         r  vga_con/widthPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[6]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[6]/Q
                         net (fo=140, routed)         0.145     0.286    vga_con/heightPos_reg[6]
    SLICE_X85Y125        LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  vga_con/heightPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga_con/p_0_in__0[6]
    SLICE_X85Y125        FDRE                                         r  vga_con/heightPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.475%)  route 0.131ns (36.525%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[1]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/heightPos_reg[1]/Q
                         net (fo=42, routed)          0.131     0.259    vga_con/heightPos_reg[1]
    SLICE_X85Y125        LUT6 (Prop_lut6_I2_O)        0.099     0.358 r  vga_con/heightPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    vga_con/p_0_in__0[5]
    SLICE_X85Y125        FDRE                                         r  vga_con/heightPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[3]/C
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[3]/Q
                         net (fo=49, routed)          0.190     0.331    vga_con/heightPos_reg[3]
    SLICE_X85Y124        LUT5 (Prop_lut5_I0_O)        0.042     0.373 r  vga_con/heightPos[4]_i_1/O
                         net (fo=1, routed)           0.000     0.373    vga_con/p_0_in__0[4]
    SLICE_X85Y124        FDRE                                         r  vga_con/heightPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[3]/C
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[3]/Q
                         net (fo=49, routed)          0.190     0.331    vga_con/heightPos_reg[3]
    SLICE_X85Y124        LUT4 (Prop_lut4_I3_O)        0.045     0.376 r  vga_con/heightPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    vga_con/p_0_in__0[3]
    SLICE_X85Y124        FDRE                                         r  vga_con/heightPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[7]/C
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/widthPos_reg[7]/Q
                         net (fo=10, routed)          0.171     0.335    vga_con/widthPos_reg[7]
    SLICE_X89Y125        LUT4 (Prop_lut4_I0_O)        0.045     0.380 r  vga_con/widthPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga_con/p_0_in[8]
    SLICE_X89Y125        FDRE                                         r  vga_con/widthPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[7]/C
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/widthPos_reg[7]/Q
                         net (fo=10, routed)          0.171     0.335    vga_con/widthPos_reg[7]
    SLICE_X89Y125        LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  vga_con/widthPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.380    vga_con/p_0_in[9]
    SLICE_X89Y125        FDRE                                         r  vga_con/widthPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.189ns (49.388%)  route 0.194ns (50.612%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[0]/Q
                         net (fo=50, routed)          0.194     0.335    vga_con/heightPos_reg[0]
    SLICE_X85Y126        LUT3 (Prop_lut3_I0_O)        0.048     0.383 r  vga_con/heightPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    vga_con/p_0_in__0[2]
    SLICE_X85Y126        FDRE                                         r  vga_con/heightPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[3]/C
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[3]/Q
                         net (fo=25, routed)          0.202     0.343    vga_con/widthPos_reg[3]
    SLICE_X89Y125        LUT5 (Prop_lut5_I0_O)        0.042     0.385 r  vga_con/widthPos[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    vga_con/p_0_in[4]
    SLICE_X89Y125        FDRE                                         r  vga_con/widthPos_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.601ns (37.766%)  route 2.638ns (62.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.638     4.114    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.238 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.238    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.595ns (37.678%)  route 2.638ns (62.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.638     4.114    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.118     4.232 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     4.232    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504     4.927    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.289ns (19.678%)  route 1.182ns (80.322%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.182     1.426    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.471    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.292ns (19.841%)  route 1.182ns (80.159%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.182     1.426    clkDiv/reset_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.048     1.474 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.474    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clkDiv/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C





