
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source D:/GitHub/AE-PCIE-DMA-AXI/BMD_design/pa.fromNetlist.tcl
# create_project -name BMD_design -dir "D:/GitHub/AE-PCIE-DMA-AXI/BMD_design/planAhead_run_1" -part xc6slx45tcsg324-3
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/GitHub/AE-PCIE-DMA-AXI/BMD_design/xilinx_pcie_1_1_ep_s6.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/GitHub/AE-PCIE-DMA-AXI/BMD_design} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "D:/GitHub/AE-PCIE-DMA-AXI/GVI_PCIe_x1_Gen1/s6_pcie_v2_4/example_design/xilinx_pcie_1_lane_ep_xc6slx45t-csg324-3.ucf" [current_fileset -constrset]
Adding file 'D:\GitHub\AE-PCIE-DMA-AXI\GVI_PCIe_x1_Gen1\s6_pcie_v2_4\example_design\xilinx_pcie_1_lane_ep_xc6slx45t-csg324-3.ucf' to fileset 'constrs_1'
# add_files [list {D:/GitHub/AE-PCIE-DMA-AXI/GVI_PCIe_x1_Gen1/s6_pcie_v2_4/example_design/xilinx_pcie_1_lane_ep_xc6slx45t-csg324-3.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx45tcsg324-3
Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xilinx_pcie_1_1_ep_s6.ngc ...
WARNING:NetListWriters:298 - No output is written to xilinx_pcie_1_1_ep_s6.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xilinx_pcie_1_1_ep_s6.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Parsing EDIF File [.\planAhead_run_1\BMD_design.data\cache\xilinx_pcie_1_1_ep_s6_ngc_f828b147.edif]
Finished Parsing EDIF File [.\planAhead_run_1\BMD_design.data\cache\xilinx_pcie_1_1_ep_s6_ngc_f828b147.edif]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/csg324/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:\GitHub\AE-PCIE-DMA-AXI\GVI_PCIe_x1_Gen1\s6_pcie_v2_4\example_design\xilinx_pcie_1_lane_ep_xc6slx45t-csg324-3.ucf]
INFO: [Designutils-22] PART constraint ignored, using PlanAhead selected device [D:\GitHub\AE-PCIE-DMA-AXI\GVI_PCIe_x1_Gen1\s6_pcie_v2_4\example_design\xilinx_pcie_1_lane_ep_xc6slx45t-csg324-3.ucf:63]
Finished Parsing UCF File [D:\GitHub\AE-PCIE-DMA-AXI\GVI_PCIe_x1_Gen1\s6_pcie_v2_4\example_design\xilinx_pcie_1_lane_ep_xc6slx45t-csg324-3.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_netlist_design: Time (s): 13.732w.  Memory (MB): 732.238p 178.129g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
