![](sigasi_logo.png)

# Sigasi Training

|       | Agenda                |
| ----- | :-------------------- |
| 9:00  | General Introduction  |
| 9:15  | Part 1: VHDL Files    |
| 10:45 | break                 |
| 11:00 | Part 2 : VHDL projects|
| 12:30 | Lunch break           |
| 13:30 | Part 3 : Linting and other features|
| 15:00 | break                 |
| 15:15 | Part 4 : Hierarchy, Graphics and documentation|
| 16:45 | Recap and Q&A         |
| 17:00 | End                   |

## Setup

Requirements:

* Sigasi Studio 3.2
* Valid Sigasi Studio XL Doc licenses for all participants
* Training VHDL sources:

The zip file contains folders with VHDL code for each of the following parts, named `part1` through `part4`.
The VHDL source files contain `TODO` comments, which explain the tasks of the exercises. This document is an extra tool to guide you trough the exercises. It also helps you to keep track of your progress.

