#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov  3 13:22:30 2021
# Process ID: 26380
# Current directory: C:/Users/013162916/Downloads/labF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23380 C:\Users\013162916\Downloads\labF\labF.xpr
# Log file: C:/Users/013162916/Downloads/labF/vivado.log
# Journal file: C:/Users/013162916/Downloads/labF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/013162916/Downloads/labF/labF.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top latch_sr [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sources_1/new/latch_d.v]
set_property is_enabled false [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
synth_design -rtl -name rtl_1
launch_simulation
set_property is_enabled false [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sim_1/new/d_latch_tb.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top latch_sr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source latch_sr.tcl
close_sim
set_property is_enabled true [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sim_1/new/sr_latch_tb.v]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sr_latch_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_design
launch_simulation
source sr_latch_tb.tcl
close_sim
launch_simulation
source sr_latch_tb.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source sr_latch_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_sim
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
launch_simulation
source sr_latch_tb.tcl
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_sr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_sim
set_property is_enabled true [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sources_1/new/latch_d.v]
set_property is_enabled true [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/constrs_1/new/latches_d_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/constrs_1/new/latches_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sim_1/new/d_latch_tb.v]
set_property is_enabled false [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sources_1/new/latch.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/013162916/Downloads/labF/labF.srcs/sim_1/new/sr_latch_tb.v]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source d_latch_tb.tcl
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_d.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Downloads/labF/labF.runs/impl_1/latch_d.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_sim
