// Seed: 1700161168
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd74,
    parameter id_3 = 32'd7
) (
    id_1,
    _id_2,
    _id_3[id_3+-1'b0 : 1]
);
  output logic [7:0] _id_3;
  module_0 modCall_1 ();
  inout wire _id_2;
  input wire id_1;
  tri id_4 = 1 ? -1 : id_4;
  logic id_5;
  logic [id_2 : 1] id_6;
  ;
  assign id_5 = id_4;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1
);
  logic id_3;
  module_0 modCall_1 ();
endmodule
