// Seed: 418508230
program module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2
);
  assign id_4[1] = 1;
  always @(posedge id_1 or posedge id_0) begin : LABEL_0
    ;
  end
  assign module_1.id_0 = 0;
  wor  id_5 = id_4[1] ^ 1;
  tri0 id_6 = 1;
endprogram
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    output wire id_5
);
  final $display(1, id_1, id_0);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
endmodule
