{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "82ae48cb_f53b4ecb",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 5
      },
      "lineNbr": 0,
      "author": {
        "id": 1550939
      },
      "writtenOn": "2023-06-23T14:49:18Z",
      "side": 1,
      "message": "Thanks! +1 to let Hans review.",
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "800d1c5c_f3ad6bdc",
        "filename": "compiler/utils/riscv64/jni_macro_assembler_riscv64.cc",
        "patchSetId": 5
      },
      "lineNbr": 437,
      "author": {
        "id": 1042828
      },
      "writtenOn": "2023-06-26T20:46:25Z",
      "side": 1,
      "message": "My intuition would have been to invert these and keep the LR/SC interval as short as possible. But there\u0027s some argument this is a better static schedule, and I would be surprised if it actually mattered in a predictable way one way or the other.",
      "range": {
        "startLine": 436,
        "startChar": 2,
        "endLine": 437,
        "endChar": 37
      },
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "11c27af5_abde4b74",
        "filename": "compiler/utils/riscv64/jni_macro_assembler_riscv64.cc",
        "patchSetId": 5
      },
      "lineNbr": 441,
      "author": {
        "id": 1042828
      },
      "writtenOn": "2023-06-26T20:46:25Z",
      "side": 1,
      "message": "Could we make NONE, AQ, RL and AQRL members of an enum class to make this more readable, and get type checking?\n\nOf course not specific to this CL ...",
      "range": {
        "startLine": 441,
        "startChar": 42,
        "endLine": 441,
        "endChar": 44
      },
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "b023b4ed_3e081ad3",
        "filename": "compiler/utils/riscv64/jni_macro_assembler_riscv64.cc",
        "patchSetId": 5
      },
      "lineNbr": 441,
      "author": {
        "id": 1018108
      },
      "writtenOn": "2023-06-27T08:58:50Z",
      "side": 1,
      "message": "I was already thinking about making that change in a follow-up CL.",
      "parentUuid": "11c27af5_abde4b74",
      "range": {
        "startLine": 441,
        "startChar": 42,
        "endLine": 441,
        "endChar": 44
      },
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "f3ce4f7d_51e08e5a",
        "filename": "compiler/utils/riscv64/jni_macro_assembler_riscv64.cc",
        "patchSetId": 5
      },
      "lineNbr": 482,
      "author": {
        "id": 1042828
      },
      "writtenOn": "2023-06-26T20:46:25Z",
      "side": 1,
      "message": "We should probably revisit both the use of 64-bit pointers and the number of table entries here. But not in this CL.",
      "range": {
        "startLine": 480,
        "startChar": 2,
        "endLine": 482,
        "endChar": 77
      },
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "35f4a692_d6c06196",
        "filename": "runtime/arch/riscv64/asm_support_riscv64.S",
        "patchSetId": 5
      },
      "lineNbr": 561,
      "author": {
        "id": 1042828
      },
      "writtenOn": "2023-06-26T20:46:25Z",
      "side": 1,
      "message": "offset? Also below.",
      "range": {
        "startLine": 561,
        "startChar": 69,
        "endLine": 561,
        "endChar": 78
      },
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "7f81a08f_67142a52",
        "filename": "runtime/arch/riscv64/asm_support_riscv64.S",
        "patchSetId": 5
      },
      "lineNbr": 561,
      "author": {
        "id": 1018108
      },
      "writtenOn": "2023-06-27T08:58:50Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "35f4a692_d6c06196",
      "range": {
        "startLine": 561,
        "startChar": 69,
        "endLine": 561,
        "endChar": 78
      },
      "revId": "b0d572c2ffbffeaff3d9ad8736df2fe296c5a098",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889"
    }
  ]
}