Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_smartconnect_1_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_smartconnect_1_1 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_soc_smartconnect_1_1'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_soc_smartconnect_1_1'. These changes may impact your design.



4. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '100000000'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '0.000'

Parameter 'ADDR_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '32'

Parameter 'HAS_BURST' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '1'

Parameter 'HAS_CACHE' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '1'

Parameter 'HAS_LOCK' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '1'

Parameter 'HAS_QOS' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '1'

Parameter 'HAS_REGION' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '1'

Parameter 'MAX_BURST_LENGTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '256'

Parameter 'PROTOCOL' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to 'AXI4'

Parameter 'ARUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '0'

Parameter 'AWUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '0'

Parameter 'DATA_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '32'

Parameter 'ID_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '0'

Parameter 'RUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '0'

Parameter 'SUPPORTS_NARROW_BURST' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '1'

Parameter 'WUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_1', and cannot be set to '0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:smartconnect:1.0 -user_name base_soc_smartconnect_1_1
set_property -dict "\
  CONFIG.ADVANCED_PROPERTIES {0} \
  CONFIG.Component_Name {base_soc_smartconnect_1_1} \
  CONFIG.HAS_ARESETN {1} \
  CONFIG.NUM_CLKS {1} \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {1} " [get_ips base_soc_smartconnect_1_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_smartconnect_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_smartconnect_1_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_soc_smartconnect_1_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_soc_smartconnect_1_0'. These changes may impact your design.



4. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '100000000'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0.000'

Parameter 'ADDR_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '32'

Parameter 'DATA_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '32'

Parameter 'HAS_REGION' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '1'

Parameter 'MAX_BURST_LENGTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '256'

Parameter 'ARUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0'

Parameter 'AWUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0'

Parameter 'BUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0'

Parameter 'ID_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0'

Parameter 'RUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0'

Parameter 'SUPPORTS_NARROW_BURST' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '1'

Parameter 'WUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_1_0', and cannot be set to '0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:smartconnect:1.0 -user_name base_soc_smartconnect_1_0
set_property -dict "\
  CONFIG.ADVANCED_PROPERTIES {0} \
  CONFIG.Component_Name {base_soc_smartconnect_1_0} \
  CONFIG.HAS_ARESETN {1} \
  CONFIG.NUM_CLKS {1} \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {1} " [get_ips base_soc_smartconnect_1_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_smartconnect_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_soc_smartconnect_0_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_soc_smartconnect_0_0'. These changes may impact your design.



4. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '100000000'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0.000'

Parameter 'ARUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0'

Parameter 'AWUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0'

Parameter 'BUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0'

Parameter 'DATA_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '32'

Parameter 'HAS_REGION' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '1'

Parameter 'ID_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0'

Parameter 'MAX_BURST_LENGTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '256'

Parameter 'RUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0'

Parameter 'WUSER_WIDTH' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '0'

Parameter 'HAS_BURST' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '1'

Parameter 'HAS_CACHE' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '1'

Parameter 'HAS_LOCK' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '1'

Parameter 'HAS_QOS' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '1'

Parameter 'PROTOCOL' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to 'AXI4'

Parameter 'SUPPORTS_NARROW_BURST' is no longer present on the upgraded IP 'base_soc_smartconnect_0_0', and cannot be set to '1'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:smartconnect:1.0 -user_name base_soc_smartconnect_0_0
set_property -dict "\
  CONFIG.ADVANCED_PROPERTIES {0} \
  CONFIG.Component_Name {base_soc_smartconnect_0_0} \
  CONFIG.HAS_ARESETN {1} \
  CONFIG.NUM_CLKS {1} \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {1} " [get_ips base_soc_smartconnect_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_rst_mig_7series_0_83M_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_rst_mig_7series_0_83M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_rst_mig_7series_0_83M_0', and cannot be set to ''

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_rst_mig_7series_0_83M_0', and cannot be set to '0.000'

Parameter 'POLARITY' is no longer present on the upgraded IP 'base_soc_rst_mig_7series_0_83M_0', and cannot be set to 'ACTIVE_LOW'

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_rst_mig_7series_0_83M_0', and cannot be set to '100000000'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 -user_name base_soc_rst_mig_7series_0_83M_0
set_property -dict "\
  CONFIG.C_AUX_RESET_HIGH {1} \
  CONFIG.C_AUX_RST_WIDTH {4} \
  CONFIG.C_EXT_RESET_HIGH {0} \
  CONFIG.C_EXT_RST_WIDTH {4} \
  CONFIG.C_NUM_BUS_RST {1} \
  CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
  CONFIG.C_NUM_PERP_ARESETN {1} \
  CONFIG.C_NUM_PERP_RST {1} \
  CONFIG.Component_Name {base_soc_rst_mig_7series_0_83M_0} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.aux_reset.INSERT_VIP {0} \
  CONFIG.aux_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.bus_struct_reset.INSERT_VIP {0} \
  CONFIG.bus_struct_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.bus_struct_reset.TYPE {INTERCONNECT} \
  CONFIG.clock.ASSOCIATED_BUSIF {} \
  CONFIG.clock.ASSOCIATED_RESET {mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset} \
  CONFIG.clock.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.clock.FREQ_HZ {81247969} \
  CONFIG.clock.INSERT_VIP {0} \
  CONFIG.clock.PHASE {0} \
  CONFIG.dbg_reset.INSERT_VIP {0} \
  CONFIG.dbg_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.ext_reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.ext_reset.INSERT_VIP {0} \
  CONFIG.ext_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.interconnect_low_rst.INSERT_VIP {0} \
  CONFIG.interconnect_low_rst.POLARITY {ACTIVE_LOW} \
  CONFIG.interconnect_low_rst.TYPE {INTERCONNECT} \
  CONFIG.mb_rst.INSERT_VIP {0} \
  CONFIG.mb_rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.mb_rst.TYPE {PROCESSOR} \
  CONFIG.peripheral_high_rst.INSERT_VIP {0} \
  CONFIG.peripheral_high_rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.peripheral_high_rst.TYPE {PERIPHERAL} \
  CONFIG.peripheral_low_rst.INSERT_VIP {0} \
  CONFIG.peripheral_low_rst.POLARITY {ACTIVE_LOW} \
  CONFIG.peripheral_low_rst.TYPE {PERIPHERAL} " [get_ips base_soc_rst_mig_7series_0_83M_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_mig_7series_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.2 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_mig_7series_0_0', and cannot be set to ''

Parameter 'MAX_BURST_LENGTH' is no longer present on the upgraded IP 'base_soc_mig_7series_0_0', and cannot be set to '256'

Parameter 'SUPPORTS_NARROW_BURST' is no longer present on the upgraded IP 'base_soc_mig_7series_0_0', and cannot be set to '1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:mig_7series:4.2 -user_name base_soc_mig_7series_0_0
set_property -dict "\
  CONFIG.ARESETN.INSERT_VIP {0} \
  CONFIG.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.BOARD_MIG_PARAM {ddr3_sdram} \
  CONFIG.C0_ARESETN.INSERT_VIP {0} \
  CONFIG.C0_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C1_ARESETN.INSERT_VIP {0} \
  CONFIG.C1_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C2_ARESETN.INSERT_VIP {0} \
  CONFIG.C2_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C3_ARESETN.INSERT_VIP {0} \
  CONFIG.C3_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C4_ARESETN.INSERT_VIP {0} \
  CONFIG.C4_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C5_ARESETN.INSERT_VIP {0} \
  CONFIG.C5_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C6_ARESETN.INSERT_VIP {0} \
  CONFIG.C6_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.C7_ARESETN.INSERT_VIP {0} \
  CONFIG.C7_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.CLK_REF_I.ASSOCIATED_BUSIF {} \
  CONFIG.CLK_REF_I.ASSOCIATED_RESET {} \
  CONFIG.CLK_REF_I.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.CLK_REF_I.FREQ_HZ {200000000} \
  CONFIG.CLK_REF_I.INSERT_VIP {0} \
  CONFIG.CLK_REF_I.PHASE {0.0} \
  CONFIG.CLOCK.ASSOCIATED_BUSIF {S_AXI:S_AXI_CTRL} \
  CONFIG.CLOCK.ASSOCIATED_RESET {aresetn:ui_clk_sync_rst} \
  CONFIG.CLOCK.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.CLOCK.FREQ_HZ {81247969} \
  CONFIG.CLOCK.INSERT_VIP {0} \
  CONFIG.CLOCK.PHASE {0} \
  CONFIG.Component_Name {base_soc_mig_7series_0_0} \
  CONFIG.DDR2_RESET.INSERT_VIP {0} \
  CONFIG.DDR2_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.DDR3.AXI_ARBITRATION_SCHEME {TDM} \
  CONFIG.DDR3.BURST_LENGTH {8} \
  CONFIG.DDR3.CAN_DEBUG {false} \
  CONFIG.DDR3.CAS_LATENCY {11} \
  CONFIG.DDR3.CAS_WRITE_LATENCY {11} \
  CONFIG.DDR3.CS_ENABLED {true} \
  CONFIG.DDR3.CUSTOM_PARTS {} \
  CONFIG.DDR3.DATA_MASK_ENABLED {true} \
  CONFIG.DDR3.DATA_WIDTH {8} \
  CONFIG.DDR3.MEMORY_PART {} \
  CONFIG.DDR3.MEMORY_TYPE {COMPONENTS} \
  CONFIG.DDR3.MEM_ADDR_MAP {ROW_COLUMN_BANK} \
  CONFIG.DDR3.SLOT {Single} \
  CONFIG.DDR3.TIMEPERIOD_PS {1250} \
  CONFIG.DDR3_RESET.INSERT_VIP {0} \
  CONFIG.DDR3_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.FREQ_HZ {100000000} \
  CONFIG.LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.LPDDR2_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.MIG_DONT_TOUCH_PARAM {Custom} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT0.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT0.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.MMCM_CLKOUT0.FREQ_HZ {199692308} \
  CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT0.PHASE {0} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT1.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT1.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT1.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT1.PHASE {0} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT2.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT2.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT2.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT2.PHASE {0} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT3.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT3.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT3.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT3.PHASE {0} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_ASYNC_RESET {aresetn} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_BUSIF {} \
  CONFIG.MMCM_CLKOUT4.ASSOCIATED_RESET {} \
  CONFIG.MMCM_CLKOUT4.CLK_DOMAIN {} \
  CONFIG.MMCM_CLKOUT4.FREQ_HZ {649000000} \
  CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT4.PHASE {0} \
  CONFIG.PHASE {0.000} \
  CONFIG.QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.QDRIIP_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RESET.INSERT_VIP {0} \
  CONFIG.RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.RLDIII_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RLDII_RESET.INSERT_VIP {0} \
  CONFIG.RLDII_RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.SYSTEM_RESET.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.SYSTEM_RESET.INSERT_VIP {0} \
  CONFIG.SYSTEM_RESET.POLARITY {ACTIVE_LOW} \
  CONFIG.SYS_CLK_I.ASSOCIATED_BUSIF {} \
  CONFIG.SYS_CLK_I.ASSOCIATED_RESET {} \
  CONFIG.SYS_CLK_I.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.SYS_CLK_I.FREQ_HZ {166666666} \
  CONFIG.SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.SYS_CLK_I.PHASE {0.0} \
  CONFIG.S_AXI.ADDR_WIDTH {28} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.S_AXI.DATA_WIDTH {128} \
  CONFIG.S_AXI.FREQ_HZ {81247969} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {1} \
  CONFIG.S_AXI.HAS_CACHE {1} \
  CONFIG.S_AXI.HAS_LOCK {1} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {1} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {4} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0} \
  CONFIG.S_AXI.PROTOCOL {AXI4} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.XML_INPUT_FILE {board.prj} " [get_ips base_soc_mig_7series_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_microblaze_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_microblaze_0_0 (xilinx.com:ip:microblaze:11.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_microblaze_0_0', and cannot be set to '100000000'

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_microblaze_0_0', and cannot be set to ''

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_microblaze_0_0', and cannot be set to '0.000'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:microblaze:11.0 -user_name base_soc_microblaze_0_0
set_property -dict "\
  CONFIG.CLK.CLK.ASSOCIATED_BUSIF {M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC} \
  CONFIG.CLK.CLK.ASSOCIATED_RESET {Reset} \
  CONFIG.CLK.CLK.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.CLK.CLK.FREQ_HZ {81247969} \
  CONFIG.CLK.CLK.INSERT_VIP {0} \
  CONFIG.CLK.CLK.PHASE {0} \
  CONFIG.C_ADDR_SIZE {32} \
  CONFIG.C_ADDR_TAG_BITS {17} \
  CONFIG.C_ALLOW_DCACHE_WR {1} \
  CONFIG.C_ALLOW_ICACHE_WR {1} \
  CONFIG.C_AREA_OPTIMIZED {0} \
  CONFIG.C_ASYNC_INTERRUPT {1} \
  CONFIG.C_ASYNC_WAKEUP {1} \
  CONFIG.C_AVOID_PRIMITIVES {0} \
  CONFIG.C_BASE_VECTORS {0x0000000000000000} \
  CONFIG.C_BRANCH_TARGET_CACHE_SIZE {0} \
  CONFIG.C_CACHE_BYTE_SIZE {8192} \
  CONFIG.C_DATA_SIZE {32} \
  CONFIG.C_DCACHE_ADDR_TAG {17} \
  CONFIG.C_DCACHE_ALWAYS_USED {0} \
  CONFIG.C_DCACHE_BASEADDR {0x0000000000000000} \
  CONFIG.C_DCACHE_BYTE_SIZE {8192} \
  CONFIG.C_DCACHE_DATA_WIDTH {0} \
  CONFIG.C_DCACHE_FORCE_TAG_LUTRAM {0} \
  CONFIG.C_DCACHE_HIGHADDR {0x000000003FFFFFFF} \
  CONFIG.C_DCACHE_LINE_LEN {4} \
  CONFIG.C_DCACHE_USE_WRITEBACK {0} \
  CONFIG.C_DCACHE_VICTIMS {0} \
  CONFIG.C_DC_AXI_MON {0} \
  CONFIG.C_DEBUG_COUNTER_WIDTH {32} \
  CONFIG.C_DEBUG_ENABLED {1} \
  CONFIG.C_DEBUG_EVENT_COUNTERS {5} \
  CONFIG.C_DEBUG_EXTERNAL_TRACE {0} \
  CONFIG.C_DEBUG_INTERFACE {0} \
  CONFIG.C_DEBUG_LATENCY_COUNTERS {1} \
  CONFIG.C_DEBUG_PROFILE_SIZE {0} \
  CONFIG.C_DEBUG_TRACE_ASYNC_RESET {0} \
  CONFIG.C_DEBUG_TRACE_SIZE {8192} \
  CONFIG.C_DIV_ZERO_EXCEPTION {0} \
  CONFIG.C_DP_AXI_MON {0} \
  CONFIG.C_DYNAMIC_BUS_SIZING {0} \
  CONFIG.C_D_AXI {1} \
  CONFIG.C_D_LMB {1} \
  CONFIG.C_D_LMB_MON {0} \
  CONFIG.C_ECC_USE_CE_EXCEPTION {0} \
  CONFIG.C_EDGE_IS_POSITIVE {1} \
  CONFIG.C_ENABLE_DISCRETE_PORTS {0} \
  CONFIG.C_ENDIANNESS {1} \
  CONFIG.C_FAULT_TOLERANT {0} \
  CONFIG.C_FPU_EXCEPTION {0} \
  CONFIG.C_FREQ {0} \
  CONFIG.C_FSL_EXCEPTION {0} \
  CONFIG.C_FSL_LINKS {0} \
  CONFIG.C_ICACHE_ALWAYS_USED {0} \
  CONFIG.C_ICACHE_BASEADDR {0x0000000000000000} \
  CONFIG.C_ICACHE_DATA_WIDTH {0} \
  CONFIG.C_ICACHE_FORCE_TAG_LUTRAM {0} \
  CONFIG.C_ICACHE_HIGHADDR {0x000000003FFFFFFF} \
  CONFIG.C_ICACHE_LINE_LEN {4} \
  CONFIG.C_ICACHE_STREAMS {0} \
  CONFIG.C_ICACHE_VICTIMS {0} \
  CONFIG.C_IC_AXI_MON {0} \
  CONFIG.C_ILL_OPCODE_EXCEPTION {0} \
  CONFIG.C_IMPRECISE_EXCEPTIONS {0} \
  CONFIG.C_INSTANCE {microblaze} \
  CONFIG.C_INTERCONNECT {2} \
  CONFIG.C_INTERRUPT_IS_EDGE {0} \
  CONFIG.C_INTERRUPT_MON {0} \
  CONFIG.C_IP_AXI_MON {0} \
  CONFIG.C_I_AXI {0} \
  CONFIG.C_I_LMB {1} \
  CONFIG.C_I_LMB_MON {0} \
  CONFIG.C_LOCKSTEP_SELECT {0} \
  CONFIG.C_LOCKSTEP_SLAVE {0} \
  CONFIG.C_M0_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M0_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M10_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M10_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M11_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M11_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M12_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M12_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M13_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M13_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M14_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M14_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M15_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M15_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M1_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M1_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M2_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M2_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M3_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M3_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M4_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M4_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M5_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M5_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M6_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M6_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M7_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M7_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M8_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M8_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M9_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M9_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_MMU_DTLB_SIZE {4} \
  CONFIG.C_MMU_ITLB_SIZE {2} \
  CONFIG.C_MMU_PRIVILEGED_INSTR {0} \
  CONFIG.C_MMU_TLB_ACCESS {3} \
  CONFIG.C_MMU_ZONES {16} \
  CONFIG.C_M_AXI_DC_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DC_ARUSER_WIDTH {5} \
  CONFIG.C_M_AXI_DC_AWUSER_WIDTH {5} \
  CONFIG.C_M_AXI_DC_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DC_EXCLUSIVE_ACCESS {0} \
  CONFIG.C_M_AXI_DC_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DC_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_DC_USER_SIGNALS {1} \
  CONFIG.C_M_AXI_DC_USER_VALUE {31} \
  CONFIG.C_M_AXI_DC_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DP_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DP_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_DP_EXCLUSIVE_ACCESS {0} \
  CONFIG.C_M_AXI_DP_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} \
  CONFIG.C_M_AXI_IC_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_IC_ARUSER_WIDTH {5} \
  CONFIG.C_M_AXI_IC_AWUSER_WIDTH {5} \
  CONFIG.C_M_AXI_IC_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IC_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IC_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_IC_USER_SIGNALS {1} \
  CONFIG.C_M_AXI_IC_USER_VALUE {31} \
  CONFIG.C_M_AXI_IC_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IP_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_IP_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_IP_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} \
  CONFIG.C_NUMBER_OF_PC_BRK {1} \
  CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} \
  CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} \
  CONFIG.C_NUM_SYNC_FF_CLK {2} \
  CONFIG.C_NUM_SYNC_FF_CLK_DEBUG {2} \
  CONFIG.C_NUM_SYNC_FF_CLK_IRQ {1} \
  CONFIG.C_NUM_SYNC_FF_DBG_CLK {1} \
  CONFIG.C_NUM_SYNC_FF_DBG_TRACE_CLK {2} \
  CONFIG.C_OPCODE_0x0_ILLEGAL {0} \
  CONFIG.C_OPTIMIZATION {0} \
  CONFIG.C_PC_WIDTH {32} \
  CONFIG.C_PVR {0} \
  CONFIG.C_PVR_USER1 {0x00} \
  CONFIG.C_PVR_USER2 {0x00000000} \
  CONFIG.C_RESET_MSR_BIP {0} \
  CONFIG.C_RESET_MSR_DCE {0} \
  CONFIG.C_RESET_MSR_EE {0} \
  CONFIG.C_RESET_MSR_EIP {0} \
  CONFIG.C_RESET_MSR_ICE {0} \
  CONFIG.C_RESET_MSR_IE {0} \
  CONFIG.C_S0_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S0_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S10_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S10_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S11_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S11_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S12_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S12_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S13_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S13_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S14_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S14_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S15_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S15_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S1_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S1_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S2_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S2_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S3_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S3_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S4_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S4_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S5_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S5_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S6_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S6_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S7_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S7_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S8_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S8_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S9_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S9_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_SCO {0} \
  CONFIG.C_TRACE {0} \
  CONFIG.C_UNALIGNED_EXCEPTIONS {0} \
  CONFIG.C_USE_BARREL {0} \
  CONFIG.C_USE_BRANCH_TARGET_CACHE {0} \
  CONFIG.C_USE_CONFIG_RESET {0} \
  CONFIG.C_USE_DCACHE {0} \
  CONFIG.C_USE_DIV {0} \
  CONFIG.C_USE_EXTENDED_FSL_INSTR {0} \
  CONFIG.C_USE_EXT_BRK {1} \
  CONFIG.C_USE_EXT_NM_BRK {1} \
  CONFIG.C_USE_FPU {0} \
  CONFIG.C_USE_HW_MUL {0} \
  CONFIG.C_USE_ICACHE {0} \
  CONFIG.C_USE_INTERRUPT {0} \
  CONFIG.C_USE_MMU {0} \
  CONFIG.C_USE_MSR_INSTR {0} \
  CONFIG.C_USE_NON_SECURE {1} \
  CONFIG.C_USE_PCMP_INSTR {0} \
  CONFIG.C_USE_REORDER_INSTR {1} \
  CONFIG.C_USE_STACK_PROTECTION {0} \
  CONFIG.Component_Name {base_soc_microblaze_0_0} \
  CONFIG.DLMB.ADDR_WIDTH {32} \
  CONFIG.DLMB.DATA_WIDTH {32} \
  CONFIG.DLMB.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.G_TEMPLATE_LIST {0} \
  CONFIG.G_USE_EXCEPTIONS {0} \
  CONFIG.ILMB.ADDR_WIDTH {32} \
  CONFIG.ILMB.DATA_WIDTH {32} \
  CONFIG.ILMB.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.INTERRUPT.LOW_LATENCY {0} \
  CONFIG.INTERRUPT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.M_AXI_DP.ADDR_WIDTH {32} \
  CONFIG.M_AXI_DP.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.BUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.M_AXI_DP.DATA_WIDTH {32} \
  CONFIG.M_AXI_DP.FREQ_HZ {81247969} \
  CONFIG.M_AXI_DP.HAS_BRESP {1} \
  CONFIG.M_AXI_DP.HAS_BURST {0} \
  CONFIG.M_AXI_DP.HAS_CACHE {0} \
  CONFIG.M_AXI_DP.HAS_LOCK {0} \
  CONFIG.M_AXI_DP.HAS_PROT {1} \
  CONFIG.M_AXI_DP.HAS_QOS {0} \
  CONFIG.M_AXI_DP.HAS_REGION {0} \
  CONFIG.M_AXI_DP.HAS_RRESP {1} \
  CONFIG.M_AXI_DP.HAS_WSTRB {1} \
  CONFIG.M_AXI_DP.ID_WIDTH {0} \
  CONFIG.M_AXI_DP.INSERT_VIP {0} \
  CONFIG.M_AXI_DP.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_DP.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI_DP.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_DP.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI_DP.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_DP.PHASE {0} \
  CONFIG.M_AXI_DP.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_DP.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_DP.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_DP.RUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_DP.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_DP.WUSER_WIDTH {0} \
  CONFIG.RST.RESET.INSERT_VIP {0} \
  CONFIG.RST.RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.RESET.TYPE {PROCESSOR} " [get_ips base_soc_microblaze_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_lmb_bram_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'MEM_SIZE' is no longer present on the upgraded IP 'base_soc_lmb_bram_0', and cannot be set to '8192'

Parameter 'READ_WRITE_MODE' is no longer present on the upgraded IP 'base_soc_lmb_bram_0', and cannot be set to ''


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name base_soc_lmb_bram_0
set_property -dict "\
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {131072} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {131072} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.Byte_Size {8} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {no_coe_file_loaded} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {base_soc_lmb_bram_0} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {true} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {true} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Use_ENB_Pin} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {false} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {50} \
  CONFIG.Port_B_Clock {100} \
  CONFIG.Port_B_Enable_Rate {100} \
  CONFIG.Port_B_Write_Rate {50} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {32} \
  CONFIG.Read_Width_B {32} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {8192} \
  CONFIG.Write_Width_A {32} \
  CONFIG.Write_Width_B {32} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {BRAM_Controller} " [get_ips base_soc_lmb_bram_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:17 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_ilmb_v10_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 9)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_ilmb_v10_0', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_ilmb_v10_0', and cannot be set to '100000000'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_ilmb_v10_0', and cannot be set to '0.000'

Parameter 'READ_WRITE_MODE' is no longer present on the upgraded IP 'base_soc_ilmb_v10_0', and cannot be set to 'READ_WRITE'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:lmb_v10:3.0 -user_name base_soc_ilmb_v10_0
set_property -dict "\
  CONFIG.CLK.LMB_Clk.ASSOCIATED_BUSIF {LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M} \
  CONFIG.CLK.LMB_Clk.ASSOCIATED_RESET {SYS_Rst} \
  CONFIG.CLK.LMB_Clk.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.CLK.LMB_Clk.FREQ_HZ {81247969} \
  CONFIG.CLK.LMB_Clk.INSERT_VIP {0} \
  CONFIG.CLK.LMB_Clk.PHASE {0} \
  CONFIG.C_EXT_RESET_HIGH {1} \
  CONFIG.C_LMB_AWIDTH {32} \
  CONFIG.C_LMB_DWIDTH {32} \
  CONFIG.C_LMB_NUM_SLAVES {1} \
  CONFIG.Component_Name {base_soc_ilmb_v10_0} \
  CONFIG.LMB_M.ADDR_WIDTH {32} \
  CONFIG.LMB_M.DATA_WIDTH {32} \
  CONFIG.LMB_M.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.LMB_Sl_0.ADDR_WIDTH {32} \
  CONFIG.LMB_Sl_0.DATA_WIDTH {32} \
  CONFIG.LMB_Sl_0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.RST.SYS_Rst.INSERT_VIP {0} \
  CONFIG.RST.SYS_Rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.SYS_Rst.TYPE {INTERCONNECT} " [get_ips base_soc_ilmb_v10_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:16 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_ilmb_bram_if_cntlr_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 16)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')

3. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_ilmb_bram_if_cntlr_0', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_ilmb_bram_if_cntlr_0', and cannot be set to '100000000'

Parameter 'MEM_SIZE' is no longer present on the upgraded IP 'base_soc_ilmb_bram_if_cntlr_0', and cannot be set to '4096'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_ilmb_bram_if_cntlr_0', and cannot be set to '0.000'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 -user_name base_soc_ilmb_bram_if_cntlr_0
set_property -dict "\
  CONFIG.BRAM_PORT.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORT.MEM_ECC {NONE} \
  CONFIG.BRAM_PORT.MEM_SIZE {131072} \
  CONFIG.BRAM_PORT.MEM_WIDTH {32} \
  CONFIG.BRAM_PORT.READ_LATENCY {1} \
  CONFIG.BRAM_PORT.READ_WRITE_MODE {} \
  CONFIG.CLK.LMB_Clk.ASSOCIATED_BUSIF {SLMB:SLMB1:SLMB2:SLMB3} \
  CONFIG.CLK.LMB_Clk.ASSOCIATED_RESET {LMB_Rst} \
  CONFIG.CLK.LMB_Clk.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.CLK.LMB_Clk.FREQ_HZ {81247969} \
  CONFIG.CLK.LMB_Clk.INSERT_VIP {0} \
  CONFIG.CLK.LMB_Clk.PHASE {0} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.ASSOCIATED_BUSIF {S_AXI_CTRL} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.ASSOCIATED_RESET {S_AXI_CTRL_ARESETN} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.INSERT_VIP {0} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.PHASE {0.000} \
  CONFIG.C_BASEADDR {0xFFFFFFFFFFFFFFFF} \
  CONFIG.C_CE_COUNTER_WIDTH {0} \
  CONFIG.C_CE_FAILING_REGISTERS {0} \
  CONFIG.C_ECC {0} \
  CONFIG.C_ECC_ONOFF_REGISTER {0} \
  CONFIG.C_ECC_ONOFF_RESET_VALUE {1} \
  CONFIG.C_ECC_STATUS_REGISTERS {0} \
  CONFIG.C_FAULT_INJECT {0} \
  CONFIG.C_HIGHADDR {0x0000000000000000} \
  CONFIG.C_INTERCONNECT {0} \
  CONFIG.C_LMB_AWIDTH {32} \
  CONFIG.C_LMB_DWIDTH {32} \
  CONFIG.C_MASK {0x0000000000800000} \
  CONFIG.C_MASK1 {0x0000000000800000} \
  CONFIG.C_MASK2 {0x0000000000800000} \
  CONFIG.C_MASK3 {0x0000000000800000} \
  CONFIG.C_NUM_LMB {1} \
  CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ {100000000} \
  CONFIG.C_S_AXI_CTRL_ADDR_WIDTH {32} \
  CONFIG.C_S_AXI_CTRL_DATA_WIDTH {32} \
  CONFIG.C_S_AXI_CTRL_PROTOCOL {AXI4LITE} \
  CONFIG.C_UE_FAILING_REGISTERS {0} \
  CONFIG.C_WRITE_ACCESS {2} \
  CONFIG.Component_Name {base_soc_ilmb_bram_if_cntlr_0} \
  CONFIG.RST.LMB_Rst.INSERT_VIP {0} \
  CONFIG.RST.LMB_Rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.LMB_Rst.TYPE {INTERCONNECT} \
  CONFIG.RST.S_AXI_CTRL_ARESETN.INSERT_VIP {0} \
  CONFIG.RST.S_AXI_CTRL_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.SLMB.ADDR_WIDTH {32} \
  CONFIG.SLMB.DATA_WIDTH {32} \
  CONFIG.SLMB.READ_WRITE_MODE {READ_WRITE} " [get_ips base_soc_ilmb_bram_if_cntlr_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:16 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_dlmb_v10_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0 (Rev. 9)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_dlmb_v10_0', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_dlmb_v10_0', and cannot be set to '100000000'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_dlmb_v10_0', and cannot be set to '0.000'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:lmb_v10:3.0 -user_name base_soc_dlmb_v10_0
set_property -dict "\
  CONFIG.CLK.LMB_Clk.ASSOCIATED_BUSIF {LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M} \
  CONFIG.CLK.LMB_Clk.ASSOCIATED_RESET {SYS_Rst} \
  CONFIG.CLK.LMB_Clk.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.CLK.LMB_Clk.FREQ_HZ {81247969} \
  CONFIG.CLK.LMB_Clk.INSERT_VIP {0} \
  CONFIG.CLK.LMB_Clk.PHASE {0} \
  CONFIG.C_EXT_RESET_HIGH {1} \
  CONFIG.C_LMB_AWIDTH {32} \
  CONFIG.C_LMB_DWIDTH {32} \
  CONFIG.C_LMB_NUM_SLAVES {1} \
  CONFIG.Component_Name {base_soc_dlmb_v10_0} \
  CONFIG.LMB_M.ADDR_WIDTH {32} \
  CONFIG.LMB_M.DATA_WIDTH {32} \
  CONFIG.LMB_M.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.LMB_Sl_0.ADDR_WIDTH {32} \
  CONFIG.LMB_Sl_0.DATA_WIDTH {32} \
  CONFIG.LMB_Sl_0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.RST.SYS_Rst.INSERT_VIP {0} \
  CONFIG.RST.SYS_Rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.SYS_Rst.TYPE {INTERCONNECT} " [get_ips base_soc_dlmb_v10_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:16 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_dlmb_bram_if_cntlr_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0 (Rev. 16)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')

3. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_dlmb_bram_if_cntlr_0', and cannot be set to ''

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'base_soc_dlmb_bram_if_cntlr_0', and cannot be set to '100000000'

Parameter 'MEM_SIZE' is no longer present on the upgraded IP 'base_soc_dlmb_bram_if_cntlr_0', and cannot be set to '4096'

Parameter 'PHASE' is no longer present on the upgraded IP 'base_soc_dlmb_bram_if_cntlr_0', and cannot be set to '0.000'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 -user_name base_soc_dlmb_bram_if_cntlr_0
set_property -dict "\
  CONFIG.BRAM_PORT.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORT.MEM_ECC {NONE} \
  CONFIG.BRAM_PORT.MEM_SIZE {131072} \
  CONFIG.BRAM_PORT.MEM_WIDTH {32} \
  CONFIG.BRAM_PORT.READ_LATENCY {1} \
  CONFIG.BRAM_PORT.READ_WRITE_MODE {} \
  CONFIG.CLK.LMB_Clk.ASSOCIATED_BUSIF {SLMB:SLMB1:SLMB2:SLMB3} \
  CONFIG.CLK.LMB_Clk.ASSOCIATED_RESET {LMB_Rst} \
  CONFIG.CLK.LMB_Clk.CLK_DOMAIN {base_soc_mig_7series_0_0_ui_clk} \
  CONFIG.CLK.LMB_Clk.FREQ_HZ {81247969} \
  CONFIG.CLK.LMB_Clk.INSERT_VIP {0} \
  CONFIG.CLK.LMB_Clk.PHASE {0} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.ASSOCIATED_BUSIF {S_AXI_CTRL} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.ASSOCIATED_RESET {S_AXI_CTRL_ARESETN} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.INSERT_VIP {0} \
  CONFIG.CLK.S_AXI_CTRL_ACLK.PHASE {0.000} \
  CONFIG.C_BASEADDR {0xFFFFFFFFFFFFFFFF} \
  CONFIG.C_CE_COUNTER_WIDTH {0} \
  CONFIG.C_CE_FAILING_REGISTERS {0} \
  CONFIG.C_ECC {0} \
  CONFIG.C_ECC_ONOFF_REGISTER {0} \
  CONFIG.C_ECC_ONOFF_RESET_VALUE {1} \
  CONFIG.C_ECC_STATUS_REGISTERS {0} \
  CONFIG.C_FAULT_INJECT {0} \
  CONFIG.C_HIGHADDR {0x0000000000000000} \
  CONFIG.C_INTERCONNECT {0} \
  CONFIG.C_LMB_AWIDTH {32} \
  CONFIG.C_LMB_DWIDTH {32} \
  CONFIG.C_MASK {0x0000000000800000} \
  CONFIG.C_MASK1 {0x0000000000800000} \
  CONFIG.C_MASK2 {0x0000000000800000} \
  CONFIG.C_MASK3 {0x0000000000800000} \
  CONFIG.C_NUM_LMB {1} \
  CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ {100000000} \
  CONFIG.C_S_AXI_CTRL_ADDR_WIDTH {32} \
  CONFIG.C_S_AXI_CTRL_DATA_WIDTH {32} \
  CONFIG.C_S_AXI_CTRL_PROTOCOL {AXI4LITE} \
  CONFIG.C_UE_FAILING_REGISTERS {0} \
  CONFIG.C_WRITE_ACCESS {2} \
  CONFIG.Component_Name {base_soc_dlmb_bram_if_cntlr_0} \
  CONFIG.RST.LMB_Rst.INSERT_VIP {0} \
  CONFIG.RST.LMB_Rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.LMB_Rst.TYPE {INTERCONNECT} \
  CONFIG.RST.S_AXI_CTRL_ARESETN.INSERT_VIP {0} \
  CONFIG.RST.S_AXI_CTRL_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.SLMB.ADDR_WIDTH {32} \
  CONFIG.SLMB.DATA_WIDTH {32} \
  CONFIG.SLMB.READ_WRITE_MODE {READ_WRITE} " [get_ips base_soc_dlmb_bram_if_cntlr_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  1 12:07:16 2023
| Host         : Primus running 64-bit Ubuntu 23.04
| Command      : upgrade_ip
| Device       : xc7a35ticsg324-1L
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_soc_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of base_soc_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'base_soc_clk_wiz_0_0', and cannot be set to 'base_soc_clk_wiz_0_0_clk_out1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name base_soc_clk_wiz_0_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {114.829} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {118.758} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {166.667} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {base_soc_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.INSERT_VIP {0} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} " [get_ips base_soc_clk_wiz_0_0]


