
i2s3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d9cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00079da8  0801db5c  0801db5c  0002db5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08097904  08097904  000b012c  2**0
                  CONTENTS
  4 .ARM          00000008  08097904  08097904  000a7904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0809790c  0809790c  000b012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0809790c  0809790c  000a790c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08097910  08097910  000a7910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  08097914  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000b012c  2**0
                  CONTENTS
 10 .bss          0001db44  2000012c  2000012c  000b012c  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  2001dc70  2001dc70  000b012c  2**0
                  ALLOC
 12 .sram         000fa000  68000000  08097a40  000c0000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000b012c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00056288  00000000  00000000  000b015c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a2df  00000000  00000000  001063e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002498  00000000  00000000  001106c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000022a0  00000000  00000000  00112b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003535d  00000000  00000000  00114e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00041f2b  00000000  00000000  0014a15d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ea813  00000000  00000000  0018c088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0027689b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00009eec  00000000  00000000  002768f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000012c 	.word	0x2000012c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801db44 	.word	0x0801db44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000130 	.word	0x20000130
 80001cc:	0801db44 	.word	0x0801db44

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <WM8978_Read_Reg+0x20>)
 8000576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000000 	.word	0x20000000

0800058c <WM8978_Register_Wirter2>:
HAL_StatusTypeDef WM8978_Register_Wirter2(uint8_t reg_addr, uint16_t data)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	460a      	mov	r2, r1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	4613      	mov	r3, r2
 800059a:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	b25a      	sxtb	r2, r3
 80005b0:	88bb      	ldrh	r3, [r7, #4]
 80005b2:	0a1b      	lsrs	r3, r3, #8
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b25b      	sxtb	r3, r3
 80005be:	4313      	orrs	r3, r2
 80005c0:	b25b      	sxtb	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//保存寄存器值到本地
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4909      	ldr	r1, [pc, #36]	; (80005f4 <WM8978_Register_Wirter2+0x68>)
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005d6:	f107 020c 	add.w	r2, r7, #12
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2302      	movs	r3, #2
 80005e2:	2134      	movs	r1, #52	; 0x34
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <WM8978_Register_Wirter2+0x6c>)
 80005e6:	f007 faad 	bl	8007b44 <HAL_I2C_Master_Transmit>
 80005ea:	4603      	mov	r3, r0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	200034b4 	.word	0x200034b4

080005fc <WM8978_Register_Wirter>:
//	return HAL_I2C_Master_Transmit(&USEI2C, WM8978_WIRTE_ADDRESS, pData, 2,
//			1000);
//}

HAL_StatusTypeDef WM8978_Register_Wirter(I2C_HandleTypeDef *hi2c,uint8_t reg_addr, uint16_t data)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
 8000608:	4613      	mov	r3, r2
 800060a:	803b      	strh	r3, [r7, #0]
	uint8_t pData[10] =	{ 0 };
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 800061a:	78fb      	ldrb	r3, [r7, #3]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	b25a      	sxtb	r2, r3
 8000620:	883b      	ldrh	r3, [r7, #0]
 8000622:	0a1b      	lsrs	r3, r3, #8
 8000624:	b29b      	uxth	r3, r3
 8000626:	b25b      	sxtb	r3, r3
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	b25b      	sxtb	r3, r3
 800062e:	4313      	orrs	r3, r2
 8000630:	b25b      	sxtb	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 8000636:	883b      	ldrh	r3, [r7, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	737b      	strb	r3, [r7, #13]
	//WM8978_REGVAL_TBL[reg_addr]=data;	//卤拢麓忙录脛麓忙脝梅脰碌碌陆卤戮碌脴

	return HAL_I2C_Master_Transmit(hi2c,WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 800063c:	f107 020c 	add.w	r2, r7, #12
 8000640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2302      	movs	r3, #2
 8000648:	2134      	movs	r1, #52	; 0x34
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f007 fa7a 	bl	8007b44 <HAL_I2C_Master_Transmit>
 8000650:	4603      	mov	r3, r0
}
 8000652:	4618      	mov	r0, r3
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <WM8978_Output_Cfg>:
void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	460a      	mov	r2, r1
 8000664:	71fb      	strb	r3, [r7, #7]
 8000666:	4613      	mov	r3, r2
 8000668:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DAC脢盲鲁枚脢鹿脛脺
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d003      	beq.n	800067c <WM8978_Output_Cfg+0x22>
 8000674:	89fb      	ldrh	r3, [r7, #14]
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASS脢鹿脛脺
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dB脭枚脪忙
 800068a:	89fb      	ldrh	r3, [r7, #14]
 800068c:	f043 0314 	orr.w	r3, r3, #20
 8000690:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter2(50,regval);//R50脡猫脰脙
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	4619      	mov	r1, r3
 8000696:	2032      	movs	r0, #50	; 0x32
 8000698:	f7ff ff78 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(51,regval);//R51脡猫脰脙
 800069c:	89fb      	ldrh	r3, [r7, #14]
 800069e:	4619      	mov	r1, r3
 80006a0:	2033      	movs	r0, #51	; 0x33
 80006a2:	f7ff ff73 	bl	800058c <WM8978_Register_Wirter2>
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <WM8978_AUX_Gain>:

void WM8978_AUX_Gain(uint8_t gain)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);//读取R47
 80006c0:	202f      	movs	r0, #47	; 0x2f
 80006c2:	f7ff ff51 	bl	8000568 <WM8978_Read_Reg>
 80006c6:	4603      	mov	r3, r0
 80006c8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	f023 0307 	bic.w	r3, r3, #7
 80006d0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<0);//设置R47
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	89fb      	ldrh	r3, [r7, #14]
 80006d8:	4313      	orrs	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4619      	mov	r1, r3
 80006de:	202f      	movs	r0, #47	; 0x2f
 80006e0:	f7ff ff54 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//读取R48
 80006e4:	2030      	movs	r0, #48	; 0x30
 80006e6:	f7ff ff3f 	bl	8000568 <WM8978_Read_Reg>
 80006ea:	4603      	mov	r3, r0
 80006ec:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ee:	89fb      	ldrh	r3, [r7, #14]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<0);//设置R48
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29b      	uxth	r3, r3
 8000700:	4619      	mov	r1, r3
 8000702:	2030      	movs	r0, #48	; 0x30
 8000704:	f7ff ff42 	bl	800058c <WM8978_Register_Wirter2>
}
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <WAV_FileInit>:



void WAV_FileInit(void) {
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
	DataLength = sizeof(data) - 0x2c;
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <WAV_FileInit+0x1c>)
 8000716:	4a06      	ldr	r2, [pc, #24]	; (8000730 <WAV_FileInit+0x20>)
 8000718:	601a      	str	r2, [r3, #0]
	DataAddress = (uint8_t*) (data + 0x2c);
 800071a:	4a06      	ldr	r2, [pc, #24]	; (8000734 <WAV_FileInit+0x24>)
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <WAV_FileInit+0x28>)
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	20001148 	.word	0x20001148
 8000730:	00076926 	.word	0x00076926
 8000734:	08020d08 	.word	0x08020d08
 8000738:	2000114c 	.word	0x2000114c

0800073c <WAV_FileRead2>:
uint32_t WAV_FileRead2(uint8_t *buf, uint32_t size) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
	bw = 0;
 8000746:	4b1c      	ldr	r3, [pc, #112]	; (80007b8 <WAV_FileRead2+0x7c>)
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
	f_read(&file, buf, size, (void*)&bw); //16bit音频,直接读取数据
 800074c:	4b1a      	ldr	r3, [pc, #104]	; (80007b8 <WAV_FileRead2+0x7c>)
 800074e:	683a      	ldr	r2, [r7, #0]
 8000750:	6879      	ldr	r1, [r7, #4]
 8000752:	481a      	ldr	r0, [pc, #104]	; (80007bc <WAV_FileRead2+0x80>)
 8000754:	f010 fdb0 	bl	80112b8 <f_read>
	printf("aaaa %d\n",bw);
 8000758:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <WAV_FileRead2+0x7c>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	4818      	ldr	r0, [pc, #96]	; (80007c0 <WAV_FileRead2+0x84>)
 8000760:	f01c f9b4 	bl	801cacc <iprintf>

	if (bw < BUFFER_SIZE) //不够数据了,补充0
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <WAV_FileRead2+0x7c>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800076c:	d21e      	bcs.n	80007ac <WAV_FileRead2+0x70>
	{
		for (i = bw; i < BUFFER_SIZE - bw; i++)
 800076e:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <WAV_FileRead2+0x7c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	461a      	mov	r2, r3
 8000774:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <WAV_FileRead2+0x88>)
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	e00b      	b.n	8000792 <WAV_FileRead2+0x56>
			buf[i] = 0;
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <WAV_FileRead2+0x88>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	461a      	mov	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4413      	add	r3, r2
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
		for (i = bw; i < BUFFER_SIZE - bw; i++)
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <WAV_FileRead2+0x88>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	4a0d      	ldr	r2, [pc, #52]	; (80007c4 <WAV_FileRead2+0x88>)
 8000790:	6013      	str	r3, [r2, #0]
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <WAV_FileRead2+0x7c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800079a:	4a0a      	ldr	r2, [pc, #40]	; (80007c4 <WAV_FileRead2+0x88>)
 800079c:	6812      	ldr	r2, [r2, #0]
 800079e:	4293      	cmp	r3, r2
 80007a0:	d8eb      	bhi.n	800077a <WAV_FileRead2+0x3e>

		f_close(&file);
 80007a2:	4806      	ldr	r0, [pc, #24]	; (80007bc <WAV_FileRead2+0x80>)
 80007a4:	f010 ff65 	bl	8011672 <f_close>

		return 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	e000      	b.n	80007ae <WAV_FileRead2+0x72>

	}
	return 1;
 80007ac:	2301      	movs	r3, #1
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	2000236c 	.word	0x2000236c
 80007bc:	20003654 	.word	0x20003654
 80007c0:	0801db5c 	.word	0x0801db5c
 80007c4:	20002364 	.word	0x20002364

080007c8 <WAV_FileRead3>:


uint32_t WAV_FileRead3(uint8_t *buf, uint32_t size) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
	bw2 = 0;
 80007d2:	4b1f      	ldr	r3, [pc, #124]	; (8000850 <WAV_FileRead3+0x88>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
	res2=f_read(&file2, buf, size, (void*)&bw2); //16bit音频,直接读取数据
 80007d8:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <WAV_FileRead3+0x88>)
 80007da:	683a      	ldr	r2, [r7, #0]
 80007dc:	6879      	ldr	r1, [r7, #4]
 80007de:	481d      	ldr	r0, [pc, #116]	; (8000854 <WAV_FileRead3+0x8c>)
 80007e0:	f010 fd6a 	bl	80112b8 <f_read>
 80007e4:	4603      	mov	r3, r0
 80007e6:	461a      	mov	r2, r3
 80007e8:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <WAV_FileRead3+0x90>)
 80007ea:	701a      	strb	r2, [r3, #0]
	printf("aaaa %d %d\n",res2,bw2);
 80007ec:	4b1a      	ldr	r3, [pc, #104]	; (8000858 <WAV_FileRead3+0x90>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4619      	mov	r1, r3
 80007f2:	4b17      	ldr	r3, [pc, #92]	; (8000850 <WAV_FileRead3+0x88>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	461a      	mov	r2, r3
 80007f8:	4818      	ldr	r0, [pc, #96]	; (800085c <WAV_FileRead3+0x94>)
 80007fa:	f01c f967 	bl	801cacc <iprintf>

	if (bw2 < BUFFER_SIZE) //不够数据了,补充0
 80007fe:	4b14      	ldr	r3, [pc, #80]	; (8000850 <WAV_FileRead3+0x88>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000806:	d21e      	bcs.n	8000846 <WAV_FileRead3+0x7e>
	{
		for (i = bw; i < BUFFER_SIZE - bw2; i++)
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <WAV_FileRead3+0x98>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <WAV_FileRead3+0x9c>)
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	e00b      	b.n	800082c <WAV_FileRead3+0x64>
			buf[i] = 0;
 8000814:	4b13      	ldr	r3, [pc, #76]	; (8000864 <WAV_FileRead3+0x9c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	2200      	movs	r2, #0
 8000820:	701a      	strb	r2, [r3, #0]
		for (i = bw; i < BUFFER_SIZE - bw2; i++)
 8000822:	4b10      	ldr	r3, [pc, #64]	; (8000864 <WAV_FileRead3+0x9c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	3301      	adds	r3, #1
 8000828:	4a0e      	ldr	r2, [pc, #56]	; (8000864 <WAV_FileRead3+0x9c>)
 800082a:	6013      	str	r3, [r2, #0]
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <WAV_FileRead3+0x88>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8000834:	4a0b      	ldr	r2, [pc, #44]	; (8000864 <WAV_FileRead3+0x9c>)
 8000836:	6812      	ldr	r2, [r2, #0]
 8000838:	4293      	cmp	r3, r2
 800083a:	d8eb      	bhi.n	8000814 <WAV_FileRead3+0x4c>

		f_close(&file2);
 800083c:	4805      	ldr	r0, [pc, #20]	; (8000854 <WAV_FileRead3+0x8c>)
 800083e:	f010 ff18 	bl	8011672 <f_close>

		return 0;
 8000842:	2300      	movs	r3, #0
 8000844:	e000      	b.n	8000848 <WAV_FileRead3+0x80>

	}
	return 1;
 8000846:	2301      	movs	r3, #1
}
 8000848:	4618      	mov	r0, r3
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20002368 	.word	0x20002368
 8000854:	20002480 	.word	0x20002480
 8000858:	20002360 	.word	0x20002360
 800085c:	0801db68 	.word	0x0801db68
 8000860:	2000236c 	.word	0x2000236c
 8000864:	20002364 	.word	0x20002364

08000868 <HAL_I2S_Transmit_DMAEx>:




HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s,
		uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size) {
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b089      	sub	sp, #36	; 0x24
 800086c:	af02      	add	r7, sp, #8
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	607a      	str	r2, [r7, #4]
 8000874:	807b      	strh	r3, [r7, #2]
	uint32_t tmpreg_cfgr;
	if ((FirstBuffer == NULL) || (SecondBuffer == NULL) || (Size == 0U)) {
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d005      	beq.n	8000888 <HAL_I2S_Transmit_DMAEx+0x20>
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d002      	beq.n	8000888 <HAL_I2S_Transmit_DMAEx+0x20>
 8000882:	887b      	ldrh	r3, [r7, #2]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d101      	bne.n	800088c <HAL_I2S_Transmit_DMAEx+0x24>
		return HAL_ERROR;
 8000888:	2301      	movs	r3, #1
 800088a:	e09c      	b.n	80009c6 <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Process Locked */
	__HAL_LOCK(hi2s);
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000892:	b2db      	uxtb	r3, r3
 8000894:	2b01      	cmp	r3, #1
 8000896:	d101      	bne.n	800089c <HAL_I2S_Transmit_DMAEx+0x34>
 8000898:	2302      	movs	r3, #2
 800089a:	e094      	b.n	80009c6 <HAL_I2S_Transmit_DMAEx+0x15e>
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	2201      	movs	r2, #1
 80008a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (hi2s->State != HAL_I2S_STATE_READY) {
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d005      	beq.n	80008bc <HAL_I2S_Transmit_DMAEx+0x54>
		__HAL_UNLOCK(hi2s);
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	2200      	movs	r2, #0
 80008b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_BUSY;
 80008b8:	2302      	movs	r3, #2
 80008ba:	e084      	b.n	80009c6 <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Set state and reset error code */
	hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2203      	movs	r2, #3
 80008c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2200      	movs	r2, #0
 80008c8:	645a      	str	r2, [r3, #68]	; 0x44
	hi2s->pTxBuffPtr = FirstBuffer;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	625a      	str	r2, [r3, #36]	; 0x24

	tmpreg_cfgr = hi2s->Instance->I2SCFGR
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	f003 0307 	and.w	r3, r3, #7
 80008da:	617b      	str	r3, [r7, #20]
			& (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);

	if ((tmpreg_cfgr == I2S_DATAFORMAT_24B)
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	2b03      	cmp	r3, #3
 80008e0:	d002      	beq.n	80008e8 <HAL_I2S_Transmit_DMAEx+0x80>
			|| (tmpreg_cfgr == I2S_DATAFORMAT_32B)) {
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	2b05      	cmp	r3, #5
 80008e6:	d10a      	bne.n	80008fe <HAL_I2S_Transmit_DMAEx+0x96>
		hi2s->TxXferSize = (Size << 1U);
 80008e8:	887b      	ldrh	r3, [r7, #2]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = (Size << 1U);
 80008f2:	887b      	ldrh	r3, [r7, #2]
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	b29a      	uxth	r2, r3
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80008fc:	e005      	b.n	800090a <HAL_I2S_Transmit_DMAEx+0xa2>
	} else {
		hi2s->TxXferSize = Size;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	887a      	ldrh	r2, [r7, #2]
 8000902:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = Size;
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	887a      	ldrh	r2, [r7, #2]
 8000908:	855a      	strh	r2, [r3, #42]	; 0x2a
	}

	/* Set the I2S Tx DMA Half transfer complete callback */
	hi2s->hdmatx->XferHalfCpltCallback = NULL;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800090e:	2200      	movs	r2, #0
 8000910:	641a      	str	r2, [r3, #64]	; 0x40
	hi2s->hdmatx->XferM1HalfCpltCallback = NULL;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000916:	2200      	movs	r2, #0
 8000918:	649a      	str	r2, [r3, #72]	; 0x48

	/* Set the I2S Tx DMA transfer complete callback */
	hi2s->hdmatx->XferCpltCallback = DMAEx_XferCpltCallback;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800091e:	4a2c      	ldr	r2, [pc, #176]	; (80009d0 <HAL_I2S_Transmit_DMAEx+0x168>)
 8000920:	63da      	str	r2, [r3, #60]	; 0x3c
	hi2s->hdmatx->XferM1CpltCallback = DMAEx_XferM1CpltCallback;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000926:	4a2b      	ldr	r2, [pc, #172]	; (80009d4 <HAL_I2S_Transmit_DMAEx+0x16c>)
 8000928:	645a      	str	r2, [r3, #68]	; 0x44

	/* Set the DMA error callback */
	hi2s->hdmatx->XferErrorCallback = DMAEx_XferErrorCallback;
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800092e:	4a2a      	ldr	r2, [pc, #168]	; (80009d8 <HAL_I2S_Transmit_DMAEx+0x170>)
 8000930:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Set the DMA abort callback */
	hi2s->hdmatx->XferAbortCallback = NULL;
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000936:	2200      	movs	r2, #0
 8000938:	651a      	str	r2, [r3, #80]	; 0x50

	/* Enable the Tx DMA Stream/Channel */
	if (HAL_OK
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800093e:	68b9      	ldr	r1, [r7, #8]
					(uint32_t) FirstBuffer, (uint32_t) &hi2s->Instance->DR,
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	330c      	adds	r3, #12
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 8000946:	461c      	mov	r4, r3
 8000948:	687a      	ldr	r2, [r7, #4]
					(uint32_t) SecondBuffer, hi2s->TxXferSize)) {
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800094e:	b29b      	uxth	r3, r3
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 8000950:	9300      	str	r3, [sp, #0]
 8000952:	4613      	mov	r3, r2
 8000954:	4622      	mov	r2, r4
 8000956:	f002 fd8b 	bl	8003470 <HAL_DMAEx_MultiBufferStart_IT>
 800095a:	4603      	mov	r3, r0
	if (HAL_OK
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00f      	beq.n	8000980 <HAL_I2S_Transmit_DMAEx+0x118>
		/* Update SPI error code */
		SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000964:	f043 0208 	orr.w	r2, r3, #8
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	645a      	str	r2, [r3, #68]	; 0x44
		hi2s->State = HAL_I2S_STATE_READY;
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2201      	movs	r2, #1
 8000970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		__HAL_UNLOCK(hi2s);
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2200      	movs	r2, #0
 8000978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_ERROR;
 800097c:	2301      	movs	r3, #1
 800097e:	e022      	b.n	80009c6 <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Check if the I2S is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) {
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	69db      	ldr	r3, [r3, #28]
 8000986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800098a:	2b00      	cmp	r3, #0
 800098c:	d107      	bne.n	800099e <HAL_I2S_Transmit_DMAEx+0x136>
		/* Enable I2S peripheral */
		__HAL_I2S_ENABLE(hi2s);
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	69da      	ldr	r2, [r3, #28]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800099c:	61da      	str	r2, [r3, #28]
	}

	/* Check if the I2S Tx request is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN)) {
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	f003 0302 	and.w	r3, r3, #2
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d107      	bne.n	80009bc <HAL_I2S_Transmit_DMAEx+0x154>
		/* Enable Tx DMA Request */
		SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	685a      	ldr	r2, [r3, #4]
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	f042 0202 	orr.w	r2, r2, #2
 80009ba:	605a      	str	r2, [r3, #4]
	}

	__HAL_UNLOCK(hi2s);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	2200      	movs	r2, #0
 80009c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	return HAL_OK;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	371c      	adds	r7, #28
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd90      	pop	{r4, r7, pc}
 80009ce:	bf00      	nop
 80009d0:	080009dd 	.word	0x080009dd
 80009d4:	08000a05 	.word	0x08000a05
 80009d8:	08000a2d 	.word	0x08000a2d

080009dc <DMAEx_XferCpltCallback>:





static void DMAEx_XferCpltCallback(struct __DMA_HandleTypeDef *hdma) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	//if (DMA1_Stream3->CR & (1 << 19)) {
	//if(DMA1_Stream4->CR&(1<<19)){
	if (WAV_FileRead2((uint8_t*) I2S_Buf0, sizeof(I2S_Buf0)) == 0) {
 80009e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e8:	4805      	ldr	r0, [pc, #20]	; (8000a00 <DMAEx_XferCpltCallback+0x24>)
 80009ea:	f7ff fea7 	bl	800073c <WAV_FileRead2>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d101      	bne.n	80009f8 <DMAEx_XferCpltCallback+0x1c>
		Audio_Player_Stop();
 80009f4:	f000 f9e0 	bl	8000db8 <Audio_Player_Stop>
	}

	//}

}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000148 	.word	0x20000148

08000a04 <DMAEx_XferM1CpltCallback>:

static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]

	if (WAV_FileRead2((uint8_t*) I2S_Buf1, sizeof(I2S_Buf1)) == 0) {
 8000a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a10:	4805      	ldr	r0, [pc, #20]	; (8000a28 <DMAEx_XferM1CpltCallback+0x24>)
 8000a12:	f7ff fe93 	bl	800073c <WAV_FileRead2>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d101      	bne.n	8000a20 <DMAEx_XferM1CpltCallback+0x1c>
		Audio_Player_Stop();
 8000a1c:	f000 f9cc 	bl	8000db8 <Audio_Player_Stop>
	}

}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000548 	.word	0x20000548

08000a2c <DMAEx_XferErrorCallback>:

static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]

}
 8000a34:	bf00      	nop
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <Audio_Player_Init>:

void Audio_Player_Init(I2C_HandleTypeDef*hi2c) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

	WM8978_Register_Wirter(hi2c,0, 0);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff fdd5 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,1,0X1B);	//R1,MICEN脡猫脰脙脦陋1(MIC脢鹿脛脺),BIASEN脡猫脰脙脦陋1(脛拢脛芒脝梅鹿陇脳梅),VMIDSEL[1:0]脡猫脰脙脦陋:11(5K)
 8000a52:	221b      	movs	r2, #27
 8000a54:	2101      	movs	r1, #1
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fdd0 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,2,0X1B0);	//R2,ROUT1,LOUT1脢盲鲁枚脢鹿脛脺(露煤禄煤驴脡脪脭鹿陇脳梅),BOOSTENR,BOOSTENL脢鹿脛脺
 8000a5c:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8000a60:	2102      	movs	r1, #2
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff fdca 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,3,0X6C);	//R3,LOUT2,ROUT2脢盲鲁枚脢鹿脛脺(脌庐掳脠鹿陇脳梅),RMIX,LMIX脢鹿脛脺
 8000a68:	226c      	movs	r2, #108	; 0x6c
 8000a6a:	2103      	movs	r1, #3
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff fdc5 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,3, 0x7F);
 8000a72:	227f      	movs	r2, #127	; 0x7f
 8000a74:	2103      	movs	r1, #3
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f7ff fdc0 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,4, 0x10);
 8000a7c:	2210      	movs	r2, #16
 8000a7e:	2104      	movs	r1, #4
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff fdbb 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,6,0);		//R6,MCLK脫脡脥芒虏驴脤谩鹿漏
 8000a86:	2200      	movs	r2, #0
 8000a88:	2106      	movs	r1, #6
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f7ff fdb6 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,43,1<<4);	//R43,INVROUT2路麓脧貌,脟媒露炉脌庐掳脠
 8000a90:	2210      	movs	r2, #16
 8000a92:	212b      	movs	r1, #43	; 0x2b
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fdb1 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,47,1<<8);	//R47脡猫脰脙,PGABOOSTL,脳贸脥篓碌脌MIC禄帽碌脙20卤露脭枚脪忙
 8000a9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a9e:	212f      	movs	r1, #47	; 0x2f
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f7ff fdab 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,48,1<<8);	//R48脡猫脰脙,PGABOOSTR,脫脪脥篓碌脌MIC禄帽碌脙20卤露脭枚脪忙
 8000aa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aaa:	2130      	movs	r1, #48	; 0x30
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff fda5 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,49,1<<1);	//R49,TSDEN,驴陋脝么鹿媒脠脠卤拢禄陇
 8000ab2:	2202      	movs	r2, #2
 8000ab4:	2131      	movs	r1, #49	; 0x31
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff fda0 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,10,1<<3);	//R10,SOFTMUTE鹿脴卤脮,128x虏脡脩霉,脳卯录脩SNR
 8000abc:	2208      	movs	r2, #8
 8000abe:	210a      	movs	r1, #10
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff fd9b 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,14,1<<3);	//R14,AD
 8000ac6:	2208      	movs	r2, #8
 8000ac8:	210e      	movs	r1, #14
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f7ff fd96 	bl	80005fc <WM8978_Register_Wirter>

}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <Audio_Player_Start>:



void Audio_Player_Start() {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
	WAV_FileRead3((uint8_t*) I2S_Buf2, sizeof(I2S_Buf0));
 8000adc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ae0:	4808      	ldr	r0, [pc, #32]	; (8000b04 <Audio_Player_Start+0x2c>)
 8000ae2:	f7ff fe71 	bl	80007c8 <WAV_FileRead3>
	WAV_FileRead3((uint8_t*) I2S_Buf3, sizeof(I2S_Buf1));
 8000ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aea:	4807      	ldr	r0, [pc, #28]	; (8000b08 <Audio_Player_Start+0x30>)
 8000aec:	f7ff fe6c 	bl	80007c8 <WAV_FileRead3>
	HAL_I2S_Transmit_DMAEx(&USEI2S, I2S_Buf0, I2S_Buf1, BUFFER_SIZE);
 8000af0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000af4:	4a05      	ldr	r2, [pc, #20]	; (8000b0c <Audio_Player_Start+0x34>)
 8000af6:	4906      	ldr	r1, [pc, #24]	; (8000b10 <Audio_Player_Start+0x38>)
 8000af8:	4806      	ldr	r0, [pc, #24]	; (8000b14 <Audio_Player_Start+0x3c>)
 8000afa:	f7ff feb5 	bl	8000868 <HAL_I2S_Transmit_DMAEx>


	//HAL_I2S_Transmit_DMAEx2(&hi2s2, I2S_Buf2, I2S_Buf3, BUFFER_SIZE);
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000948 	.word	0x20000948
 8000b08:	20000d48 	.word	0x20000d48
 8000b0c:	20000548 	.word	0x20000548
 8000b10:	20000148 	.word	0x20000148
 8000b14:	20004730 	.word	0x20004730

08000b18 <WM8978_HPvol_Set>:


void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	460a      	mov	r2, r1
 8000b22:	71fb      	strb	r3, [r7, #7]
 8000b24:	4613      	mov	r3, r2
 8000b26:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b2e:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//脧脼露篓路露脦搂
 8000b30:	79bb      	ldrb	r3, [r7, #6]
 8000b32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b36:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d103      	bne.n	8000b46 <WM8978_HPvol_Set+0x2e>
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b44:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d103      	bne.n	8000b54 <WM8978_HPvol_Set+0x3c>
 8000b4c:	79bb      	ldrb	r3, [r7, #6]
 8000b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b52:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(52,voll);			//R52,露煤禄煤脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	4619      	mov	r1, r3
 8000b5a:	2034      	movs	r0, #52	; 0x34
 8000b5c:	f7ff fd16 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(53,volr|(1<<8));	//R53,露煤禄煤脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(HPVU=1)
 8000b60:	79bb      	ldrb	r3, [r7, #6]
 8000b62:	b21b      	sxth	r3, r3
 8000b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b68:	b21b      	sxth	r3, r3
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	2035      	movs	r0, #53	; 0x35
 8000b70:	f7ff fd0c 	bl	800058c <WM8978_Register_Wirter2>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <WM8978_SPKvol_Set>:



void WM8978_SPKvol_Set(uint8_t volx)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//脧脼露篓路露脦搂
 8000b86:	79fb      	ldrb	r3, [r7, #7]
 8000b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b8c:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d103      	bne.n	8000b9c <WM8978_SPKvol_Set+0x20>
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b9a:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(54,volx);			//R54,脌庐掳脠脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000b9c:	79fb      	ldrb	r3, [r7, #7]
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	2036      	movs	r0, #54	; 0x36
 8000ba4:	f7ff fcf2 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(55,volx|(1<<8));	//R55,脌庐掳脠脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(SPKVU=1)
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	b21b      	sxth	r3, r3
 8000bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb0:	b21b      	sxth	r3, r3
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	2037      	movs	r0, #55	; 0x37
 8000bb8:	f7ff fce8 	bl	800058c <WM8978_Register_Wirter2>
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <WM8978_ADDA_Cfg>:

void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	460a      	mov	r2, r1
 8000bce:	71fb      	strb	r3, [r7, #7]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//读取R3
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f7ff fcc7 	bl	8000568 <WM8978_Read_Reg>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3最低2个位设置为1,开启DACR&DACL
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d004      	beq.n	8000bee <WM8978_ADDA_Cfg+0x2a>
 8000be4:	89fb      	ldrh	r3, [r7, #14]
 8000be6:	f043 0303 	orr.w	r3, r3, #3
 8000bea:	81fb      	strh	r3, [r7, #14]
 8000bec:	e003      	b.n	8000bf6 <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3最低2个位清零,关闭DACR&DACL.
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	f023 0303 	bic.w	r3, r3, #3
 8000bf4:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(3,regval);	//设置R3
 8000bf6:	89fb      	ldrh	r3, [r7, #14]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	2003      	movs	r0, #3
 8000bfc:	f7ff fcc6 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(2);	//读取R2
 8000c00:	2002      	movs	r0, #2
 8000c02:	f7ff fcb1 	bl	8000568 <WM8978_Read_Reg>
 8000c06:	4603      	mov	r3, r0
 8000c08:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2最低2个位设置为1,开启ADCR&ADCL
 8000c0a:	79bb      	ldrb	r3, [r7, #6]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d004      	beq.n	8000c1a <WM8978_ADDA_Cfg+0x56>
 8000c10:	89fb      	ldrh	r3, [r7, #14]
 8000c12:	f043 0303 	orr.w	r3, r3, #3
 8000c16:	81fb      	strh	r3, [r7, #14]
 8000c18:	e003      	b.n	8000c22 <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2最低2个位清零,关闭ADCR&ADCL.
 8000c1a:	89fb      	ldrh	r3, [r7, #14]
 8000c1c:	f023 0303 	bic.w	r3, r3, #3
 8000c20:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000c22:	89fb      	ldrh	r3, [r7, #14]
 8000c24:	4619      	mov	r1, r3
 8000c26:	2002      	movs	r0, #2
 8000c28:	f7ff fcb0 	bl	800058c <WM8978_Register_Wirter2>
}
 8000c2c:	bf00      	nop
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <WM8978_LINEIN_Gain>:

void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	f003 0307 	and.w	r3, r3, #7
 8000c44:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//露脕脠隆R47
 8000c46:	202f      	movs	r0, #47	; 0x2f
 8000c48:	f7ff fc8e 	bl	8000568 <WM8978_Read_Reg>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000c50:	89fb      	ldrh	r3, [r7, #14]
 8000c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c56:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<4);//脡猫脰脙R47
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	011b      	lsls	r3, r3, #4
 8000c5c:	b21a      	sxth	r2, r3
 8000c5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	4619      	mov	r1, r3
 8000c6a:	202f      	movs	r0, #47	; 0x2f
 8000c6c:	f7ff fc8e 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//露脕脠隆R48
 8000c70:	2030      	movs	r0, #48	; 0x30
 8000c72:	f7ff fc79 	bl	8000568 <WM8978_Read_Reg>
 8000c76:	4603      	mov	r3, r0
 8000c78:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000c7a:	89fb      	ldrh	r3, [r7, #14]
 8000c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c80:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<4);//脡猫脰脙R48
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	011b      	lsls	r3, r3, #4
 8000c86:	b21a      	sxth	r2, r3
 8000c88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	b21b      	sxth	r3, r3
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	4619      	mov	r1, r3
 8000c94:	2030      	movs	r0, #48	; 0x30
 8000c96:	f7ff fc79 	bl	800058c <WM8978_Register_Wirter2>
}
 8000c9a:	bf00      	nop
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b084      	sub	sp, #16
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	4603      	mov	r3, r0
 8000caa:	71fb      	strb	r3, [r7, #7]
 8000cac:	460b      	mov	r3, r1
 8000cae:	71bb      	strb	r3, [r7, #6]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//读取R2
 8000cb4:	2002      	movs	r0, #2
 8000cb6:	f7ff fc57 	bl	8000568 <WM8978_Read_Reg>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//开启INPPGAENR,INPPGAENL(MIC的PGA放大)
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d004      	beq.n	8000cce <WM8978_Input_Cfg+0x2c>
 8000cc4:	89fb      	ldrh	r3, [r7, #14]
 8000cc6:	f043 030c 	orr.w	r3, r3, #12
 8000cca:	81fb      	strh	r3, [r7, #14]
 8000ccc:	e003      	b.n	8000cd6 <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//关闭INPPGAENR,INPPGAENL.
 8000cce:	89fb      	ldrh	r3, [r7, #14]
 8000cd0:	f023 030c 	bic.w	r3, r3, #12
 8000cd4:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000cd6:	89fb      	ldrh	r3, [r7, #14]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	2002      	movs	r0, #2
 8000cdc:	f7ff fc56 	bl	800058c <WM8978_Register_Wirter2>

	regval=WM8978_Read_Reg(44);	//读取R44
 8000ce0:	202c      	movs	r0, #44	; 0x2c
 8000ce2:	f7ff fc41 	bl	8000568 <WM8978_Read_Reg>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//开启LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d004      	beq.n	8000cfa <WM8978_Input_Cfg+0x58>
 8000cf0:	89fb      	ldrh	r3, [r7, #14]
 8000cf2:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000cf6:	81fb      	strh	r3, [r7, #14]
 8000cf8:	e003      	b.n	8000d02 <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//关闭LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000cfa:	89fb      	ldrh	r3, [r7, #14]
 8000cfc:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8000d00:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(44,regval);//设置R44
 8000d02:	89fb      	ldrh	r3, [r7, #14]
 8000d04:	4619      	mov	r1, r3
 8000d06:	202c      	movs	r0, #44	; 0x2c
 8000d08:	f7ff fc40 	bl	800058c <WM8978_Register_Wirter2>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dB增益
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d003      	beq.n	8000d1a <WM8978_Input_Cfg+0x78>
 8000d12:	2005      	movs	r0, #5
 8000d14:	f7ff ff8e 	bl	8000c34 <WM8978_LINEIN_Gain>
 8000d18:	e002      	b.n	8000d20 <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);		//关闭LINE IN
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f7ff ff8a 	bl	8000c34 <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dB增益
 8000d20:	797b      	ldrb	r3, [r7, #5]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d003      	beq.n	8000d2e <WM8978_Input_Cfg+0x8c>
 8000d26:	2007      	movs	r0, #7
 8000d28:	f7ff fcc1 	bl	80006ae <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
}
 8000d2c:	e002      	b.n	8000d34 <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff fcbd 	bl	80006ae <WM8978_AUX_Gain>
}
 8000d34:	bf00      	nop
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <WM8978_MIC_Gain>:

void WM8978_MIC_Gain(uint8_t gain)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d4c:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(45,gain);		//R45,脳贸脥篓碌脌PGA脡猫脰脙
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	202d      	movs	r0, #45	; 0x2d
 8000d56:	f7ff fc19 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(46,gain|1<<8);	//R46,脫脪脥篓碌脌PGA脡猫脰脙
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	b21b      	sxth	r3, r3
 8000d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	4619      	mov	r1, r3
 8000d68:	202e      	movs	r0, #46	; 0x2e
 8000d6a:	f7ff fc0f 	bl	800058c <WM8978_Register_Wirter2>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <WM8978_I2S_Cfg>:
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b082      	sub	sp, #8
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	460a      	mov	r2, r1
 8000d80:	71fb      	strb	r3, [r7, #7]
 8000d82:	4613      	mov	r3, r2
 8000d84:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	f003 0303 	and.w	r3, r3, #3
 8000d8c:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//限定范围
 8000d8e:	79bb      	ldrb	r3, [r7, #6]
 8000d90:	f003 0303 	and.w	r3, r3, #3
 8000d94:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(4,(fmt<<3)|(len<<5));	//R4,WM8978工作模式设置
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	b21a      	sxth	r2, r3
 8000d9c:	79bb      	ldrb	r3, [r7, #6]
 8000d9e:	015b      	lsls	r3, r3, #5
 8000da0:	b21b      	sxth	r3, r3
 8000da2:	4313      	orrs	r3, r2
 8000da4:	b21b      	sxth	r3, r3
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	4619      	mov	r1, r3
 8000daa:	2004      	movs	r0, #4
 8000dac:	f7ff fbee 	bl	800058c <WM8978_Register_Wirter2>
}
 8000db0:	bf00      	nop
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <Audio_Player_Stop>:

void Audio_Player_Resume(void) {
	HAL_I2S_DMAResume(&USEI2S);
}

void Audio_Player_Stop(void) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
	WAV_FileInit();
 8000dbc:	f7ff fca8 	bl	8000710 <WAV_FileInit>
	HAL_I2S_DMAStop(&USEI2S);
 8000dc0:	4802      	ldr	r0, [pc, #8]	; (8000dcc <Audio_Player_Stop+0x14>)
 8000dc2:	f007 fb07 	bl	80083d4 <HAL_I2S_DMAStop>
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20004730 	.word	0x20004730

08000dd0 <delay_us>:

//ʱnus
//nusΪҪʱus.
//nus:0~190887435(ֵ2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	; 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADֵ
 8000ddc:	4b19      	ldr	r3, [pc, #100]	; (8000e44 <delay_us+0x74>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//ҪĽ
 8000de2:	4b19      	ldr	r3, [pc, #100]	; (8000e48 <delay_us+0x78>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	fb02 f303 	mul.w	r3, r2, r3
 8000dec:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//սʱļֵ
 8000dee:	4b15      	ldr	r3, [pc, #84]	; (8000e44 <delay_us+0x74>)
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8000df4:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <delay_us+0x74>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d0f8      	beq.n	8000df4 <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//עһSYSTICKһݼļͿ.
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d206      	bcs.n	8000e18 <delay_us+0x48>
 8000e0a:	69fa      	ldr	r2, [r7, #28]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	4413      	add	r3, r2
 8000e14:	61bb      	str	r3, [r7, #24]
 8000e16:	e007      	b.n	8000e28 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000e18:	697a      	ldr	r2, [r7, #20]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	1ad2      	subs	r2, r2, r3
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	4413      	add	r3, r2
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	4413      	add	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d200      	bcs.n	8000e36 <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000e34:	e7de      	b.n	8000df4 <delay_us+0x24>
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000e36:	bf00      	nop
		}  
	};
}
 8000e38:	bf00      	nop
 8000e3a:	3724      	adds	r7, #36	; 0x24
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	e000e010 	.word	0xe000e010
 8000e48:	20001150 	.word	0x20001150

08000e4c <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2S����ģʽ,�������ã�I2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity:ʱ�ӵ�ƽ����������Ϊ:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat:���ݳ���,�������ã�I2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
 8000e58:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000e5a:	4b26      	ldr	r3, [pc, #152]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e5c:	4a26      	ldr	r2, [pc, #152]	; (8000ef8 <I2S2_Init+0xac>)
 8000e5e:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IISģʽ
 8000e60:	4a24      	ldr	r2, [pc, #144]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IIS��׼
 8000e66:	4a23      	ldr	r2, [pc, #140]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IIS���ݳ���
 8000e6c:	4a21      	ldr	r2, [pc, #132]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//��ʱ�����ʹ��
 8000e72:	4b20      	ldr	r3, [pc, #128]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e78:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IISƵ������
 8000e7a:	4b1e      	ldr	r3, [pc, #120]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//����״̬ʱ�ӵ�ƽ
 8000e80:	4a1c      	ldr	r2, [pc, #112]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IISʱ��ԴΪPLL
 8000e86:	4b1b      	ldr	r3, [pc, #108]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IISȫ˫��
 8000e8c:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler);
 8000e92:	4818      	ldr	r0, [pc, #96]	; (8000ef4 <I2S2_Init+0xa8>)
 8000e94:	f007 f95e 	bl	8008154 <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMA����ʹ��.
 8000e98:	4b17      	ldr	r3, [pc, #92]	; (8000ef8 <I2S2_Init+0xac>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	4a16      	ldr	r2, [pc, #88]	; (8000ef8 <I2S2_Init+0xac>)
 8000e9e:	f043 0302 	orr.w	r3, r3, #2
 8000ea2:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMA����ʹ��.
 8000ea4:	4b15      	ldr	r3, [pc, #84]	; (8000efc <I2S2_Init+0xb0>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	4a14      	ldr	r2, [pc, #80]	; (8000efc <I2S2_Init+0xb0>)
 8000eaa:	f043 0301 	orr.w	r3, r3, #1
 8000eae:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					//ʹ��I2S2
 8000eb0:	4b10      	ldr	r3, [pc, #64]	; (8000ef4 <I2S2_Init+0xa8>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	69da      	ldr	r2, [r3, #28]
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <I2S2_Init+0xa8>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ebe:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					//ʹ��I2S2ext
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <I2S2_Init+0xa8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a0c      	ldr	r2, [pc, #48]	; (8000ef8 <I2S2_Init+0xac>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d101      	bne.n	8000ece <I2S2_Init+0x82>
 8000eca:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <I2S2_Init+0xb0>)
 8000ecc:	e001      	b.n	8000ed2 <I2S2_Init+0x86>
 8000ece:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000ed2:	69da      	ldr	r2, [r3, #28]
 8000ed4:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <I2S2_Init+0xa8>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4907      	ldr	r1, [pc, #28]	; (8000ef8 <I2S2_Init+0xac>)
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d101      	bne.n	8000ee2 <I2S2_Init+0x96>
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <I2S2_Init+0xb0>)
 8000ee0:	e001      	b.n	8000ee6 <I2S2_Init+0x9a>
 8000ee2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000ee6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000eea:	61da      	str	r2, [r3, #28]
}
 8000eec:	bf00      	nop
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20002370 	.word	0x20002370
 8000ef8:	40003800 	.word	0x40003800
 8000efc:	40003400 	.word	0x40003400

08000f00 <I2S2_SampleRate_Set>:

//����SAIA�Ĳ�����(@MCKEN)
//samplerate:������,��λ:Hz
//����ֵ:0,���óɹ�;1,�޷�����.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000f10:	2300      	movs	r3, #0
 8000f12:	77fb      	strb	r3, [r7, #31]
 8000f14:	e011      	b.n	8000f3a <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a33      	ldr	r2, [pc, #204]	; (8000fe8 <I2S2_SampleRate_Set+0xe8>)
 8000f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1e:	08d9      	lsrs	r1, r3, #3
 8000f20:	7ffa      	ldrb	r2, [r7, #31]
 8000f22:	4832      	ldr	r0, [pc, #200]	; (8000fec <I2S2_SampleRate_Set+0xec>)
 8000f24:	4613      	mov	r3, r2
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	4403      	add	r3, r0
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	4299      	cmp	r1, r3
 8000f32:	d006      	beq.n	8000f42 <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000f34:	7ffb      	ldrb	r3, [r7, #31]
 8000f36:	3301      	adds	r3, #1
 8000f38:	77fb      	strb	r3, [r7, #31]
 8000f3a:	7ffb      	ldrb	r3, [r7, #31]
 8000f3c:	2b0a      	cmp	r3, #10
 8000f3e:	d9ea      	bls.n	8000f16 <I2S2_SampleRate_Set+0x16>
 8000f40:	e000      	b.n	8000f44 <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000f42:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//�ѱ���Ҳ�Ҳ���
 8000f44:	7ffb      	ldrb	r3, [r7, #31]
 8000f46:	2b0b      	cmp	r3, #11
 8000f48:	d101      	bne.n	8000f4e <I2S2_SampleRate_Set+0x4e>
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e047      	b.n	8000fde <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//����ʱ��Դѡ��
 8000f4e:	2301      	movs	r3, #1
 8000f50:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//����PLLI2SN
 8000f52:	7ffa      	ldrb	r2, [r7, #31]
 8000f54:	4925      	ldr	r1, [pc, #148]	; (8000fec <I2S2_SampleRate_Set+0xec>)
 8000f56:	4613      	mov	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	440b      	add	r3, r1
 8000f60:	3302      	adds	r3, #2
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//����PLLI2SR
 8000f66:	7ffa      	ldrb	r2, [r7, #31]
 8000f68:	4920      	ldr	r1, [pc, #128]	; (8000fec <I2S2_SampleRate_Set+0xec>)
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	440b      	add	r3, r1
 8000f74:	3304      	adds	r3, #4
 8000f76:	881b      	ldrh	r3, [r3, #0]
 8000f78:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//����ʱ��
 8000f7a:	f107 0308 	add.w	r3, r7, #8
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f008 fc0e 	bl	80097a0 <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//����I2Sʱ��
 8000f84:	4b1a      	ldr	r3, [pc, #104]	; (8000ff0 <I2S2_SampleRate_Set+0xf0>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a19      	ldr	r2, [pc, #100]	; (8000ff0 <I2S2_SampleRate_Set+0xf0>)
 8000f8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f8e:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//�ȴ�I2Sʱ�ӿ����ɹ�.
 8000f90:	bf00      	nop
 8000f92:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <I2S2_SampleRate_Set+0xf0>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0f9      	beq.n	8000f92 <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//����I2SDIV
 8000f9e:	7ffa      	ldrb	r2, [r7, #31]
 8000fa0:	4912      	ldr	r1, [pc, #72]	; (8000fec <I2S2_SampleRate_Set+0xec>)
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	440b      	add	r3, r1
 8000fac:	3306      	adds	r3, #6
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//����ODDλ
 8000fb2:	7ffa      	ldrb	r2, [r7, #31]
 8000fb4:	490d      	ldr	r1, [pc, #52]	; (8000fec <I2S2_SampleRate_Set+0xec>)
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4413      	add	r3, r2
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	440b      	add	r3, r1
 8000fc0:	3308      	adds	r3, #8
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					//ʹ��MCKOEλ,���MCK
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd4:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//����I2SPR�Ĵ���
 8000fd6:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <I2S2_SampleRate_Set+0xf4>)
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	6213      	str	r3, [r2, #32]
	return 0;
 8000fdc:	2300      	movs	r3, #0
}  
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3720      	adds	r7, #32
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	cccccccd 	.word	0xcccccccd
 8000fec:	08097630 	.word	0x08097630
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40003800 	.word	0x40003800

08000ff8 <I2S2_TX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	4613      	mov	r3, r2
 8001004:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
 800100a:	4b45      	ldr	r3, [pc, #276]	; (8001120 <I2S2_TX_DMA_Init+0x128>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a44      	ldr	r2, [pc, #272]	; (8001120 <I2S2_TX_DMA_Init+0x128>)
 8001010:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b42      	ldr	r3, [pc, #264]	; (8001120 <I2S2_TX_DMA_Init+0x128>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//��DMA��I2S��ϵ����
 8001022:	4b40      	ldr	r3, [pc, #256]	; (8001124 <I2S2_TX_DMA_Init+0x12c>)
 8001024:	4a40      	ldr	r2, [pc, #256]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001026:	639a      	str	r2, [r3, #56]	; 0x38
 8001028:	4b3f      	ldr	r3, [pc, #252]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 800102a:	4a3e      	ldr	r2, [pc, #248]	; (8001124 <I2S2_TX_DMA_Init+0x12c>)
 800102c:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1������4
 800102e:	4b3e      	ldr	r3, [pc, #248]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001030:	4a3e      	ldr	r2, [pc, #248]	; (800112c <I2S2_TX_DMA_Init+0x134>)
 8001032:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//ͨ��0
 8001034:	4b3c      	ldr	r3, [pc, #240]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001036:	2200      	movs	r2, #0
 8001038:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//�洢��������ģʽ
 800103a:	4b3b      	ldr	r3, [pc, #236]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 800103c:	2240      	movs	r2, #64	; 0x40
 800103e:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 8001040:	4b39      	ldr	r3, [pc, #228]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 8001046:	4b38      	ldr	r3, [pc, #224]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800104c:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 800104e:	4b36      	ldr	r3, [pc, #216]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001050:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001054:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 8001056:	4b34      	ldr	r3, [pc, #208]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001058:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800105c:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 800105e:	4b32      	ldr	r3, [pc, #200]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001060:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001064:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//�����ȼ�
 8001066:	4b30      	ldr	r3, [pc, #192]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001068:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800106c:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 800106e:	4b2e      	ldr	r3, [pc, #184]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001070:	2200      	movs	r2, #0
 8001072:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 8001074:	4b2c      	ldr	r3, [pc, #176]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001076:	2200      	movs	r2, #0
 8001078:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 800107a:	4b2b      	ldr	r3, [pc, #172]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 800107c:	2200      	movs	r2, #0
 800107e:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//�������ǰ������
 8001080:	4829      	ldr	r0, [pc, #164]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001082:	f001 fe9f 	bl	8002dc4 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//��ʼ��DMA
 8001086:	4828      	ldr	r0, [pc, #160]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 8001088:	f001 fdee 	bl	8002c68 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//����˫����
 800108c:	68f9      	ldr	r1, [r7, #12]
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	88fb      	ldrh	r3, [r7, #6]
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	4613      	mov	r3, r2
 8001096:	4a26      	ldr	r2, [pc, #152]	; (8001130 <I2S2_TX_DMA_Init+0x138>)
 8001098:	4823      	ldr	r0, [pc, #140]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 800109a:	f002 f99d 	bl	80033d8 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//�ȹر�DMA
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b20      	ldr	r3, [pc, #128]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f022 0201 	bic.w	r2, r2, #1
 80010ac:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 80010ae:	200a      	movs	r0, #10
 80010b0:	f7ff fe8e 	bl	8000dd0 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//������������ж�
 80010b4:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f042 0210 	orr.w	r2, r2, #16
 80010c2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//���DMA��������жϱ�־λ
 80010c4:	4b18      	ldr	r3, [pc, #96]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <I2S2_TX_DMA_Init+0x13c>)
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d903      	bls.n	80010d8 <I2S2_TX_DMA_Init+0xe0>
 80010d0:	4b19      	ldr	r3, [pc, #100]	; (8001138 <I2S2_TX_DMA_Init+0x140>)
 80010d2:	2220      	movs	r2, #32
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	e016      	b.n	8001106 <I2S2_TX_DMA_Init+0x10e>
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b17      	ldr	r3, [pc, #92]	; (800113c <I2S2_TX_DMA_Init+0x144>)
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d903      	bls.n	80010ec <I2S2_TX_DMA_Init+0xf4>
 80010e4:	4a14      	ldr	r2, [pc, #80]	; (8001138 <I2S2_TX_DMA_Init+0x140>)
 80010e6:	2320      	movs	r3, #32
 80010e8:	6093      	str	r3, [r2, #8]
 80010ea:	e00c      	b.n	8001106 <I2S2_TX_DMA_Init+0x10e>
 80010ec:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <I2S2_TX_DMA_Init+0x130>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <I2S2_TX_DMA_Init+0x148>)
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d903      	bls.n	8001100 <I2S2_TX_DMA_Init+0x108>
 80010f8:	4a12      	ldr	r2, [pc, #72]	; (8001144 <I2S2_TX_DMA_Init+0x14c>)
 80010fa:	2320      	movs	r3, #32
 80010fc:	60d3      	str	r3, [r2, #12]
 80010fe:	e002      	b.n	8001106 <I2S2_TX_DMA_Init+0x10e>
 8001100:	4a10      	ldr	r2, [pc, #64]	; (8001144 <I2S2_TX_DMA_Init+0x14c>)
 8001102:	2320      	movs	r3, #32
 8001104:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMA�ж����ȼ�
 8001106:	2200      	movs	r2, #0
 8001108:	2105      	movs	r1, #5
 800110a:	200f      	movs	r0, #15
 800110c:	f001 fd75 	bl	8002bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001110:	200f      	movs	r0, #15
 8001112:	f001 fd8e 	bl	8002c32 <HAL_NVIC_EnableIRQ>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40023800 	.word	0x40023800
 8001124:	20002370 	.word	0x20002370
 8001128:	200023b8 	.word	0x200023b8
 800112c:	40026070 	.word	0x40026070
 8001130:	4000380c 	.word	0x4000380c
 8001134:	40026458 	.word	0x40026458
 8001138:	40026400 	.word	0x40026400
 800113c:	400260b8 	.word	0x400260b8
 8001140:	40026058 	.word	0x40026058
 8001144:	40026000 	.word	0x40026000

08001148 <I2S2ext_RX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af02      	add	r7, sp, #8
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	4613      	mov	r3, r2
 8001154:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	4b47      	ldr	r3, [pc, #284]	; (8001278 <I2S2ext_RX_DMA_Init+0x130>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a46      	ldr	r2, [pc, #280]	; (8001278 <I2S2ext_RX_DMA_Init+0x130>)
 8001160:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b44      	ldr	r3, [pc, #272]	; (8001278 <I2S2ext_RX_DMA_Init+0x130>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//��DMA��I2S��ϵ����
 8001172:	4b42      	ldr	r3, [pc, #264]	; (800127c <I2S2ext_RX_DMA_Init+0x134>)
 8001174:	4a42      	ldr	r2, [pc, #264]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001176:	63da      	str	r2, [r3, #60]	; 0x3c
 8001178:	4b41      	ldr	r3, [pc, #260]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 800117a:	4a40      	ldr	r2, [pc, #256]	; (800127c <I2S2ext_RX_DMA_Init+0x134>)
 800117c:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1������3
 800117e:	4b40      	ldr	r3, [pc, #256]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001180:	4a40      	ldr	r2, [pc, #256]	; (8001284 <I2S2ext_RX_DMA_Init+0x13c>)
 8001182:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//ͨ��3
 8001184:	4b3e      	ldr	r3, [pc, #248]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001186:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800118a:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//���赽�洢��ģʽ
 800118c:	4b3c      	ldr	r3, [pc, #240]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 8001192:	4b3b      	ldr	r3, [pc, #236]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 8001198:	4b39      	ldr	r3, [pc, #228]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 800119a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800119e:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 80011a0:	4b37      	ldr	r3, [pc, #220]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011a6:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 80011a8:	4b35      	ldr	r3, [pc, #212]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ae:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 80011b0:	4b33      	ldr	r3, [pc, #204]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011b6:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//�е����ȼ�
 80011b8:	4b31      	ldr	r3, [pc, #196]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011be:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 80011c0:	4b2f      	ldr	r3, [pc, #188]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 80011c6:	4b2e      	ldr	r3, [pc, #184]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 80011cc:	4b2c      	ldr	r3, [pc, #176]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//�������ǰ������
 80011d2:	482b      	ldr	r0, [pc, #172]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011d4:	f001 fdf6 	bl	8002dc4 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//��ʼ��DMA
 80011d8:	4829      	ldr	r0, [pc, #164]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011da:	f001 fd45 	bl	8002c68 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//����˫����
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	68b9      	ldr	r1, [r7, #8]
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	460b      	mov	r3, r1
 80011e8:	4927      	ldr	r1, [pc, #156]	; (8001288 <I2S2ext_RX_DMA_Init+0x140>)
 80011ea:	4825      	ldr	r0, [pc, #148]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011ec:	f002 f8f4 	bl	80033d8 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//�ȹر�DMA
 80011f0:	4b23      	ldr	r3, [pc, #140]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	4b22      	ldr	r3, [pc, #136]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0201 	bic.w	r2, r2, #1
 80011fe:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 8001200:	200a      	movs	r0, #10
 8001202:	f7ff fde5 	bl	8000dd0 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//������������ж�
 8001206:	4b1e      	ldr	r3, [pc, #120]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b1c      	ldr	r3, [pc, #112]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f042 0210 	orr.w	r2, r2, #16
 8001214:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//���DMA��������жϱ�־λ
 8001216:	4b1a      	ldr	r3, [pc, #104]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	4b1b      	ldr	r3, [pc, #108]	; (800128c <I2S2ext_RX_DMA_Init+0x144>)
 800121e:	429a      	cmp	r2, r3
 8001220:	d904      	bls.n	800122c <I2S2ext_RX_DMA_Init+0xe4>
 8001222:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <I2S2ext_RX_DMA_Init+0x148>)
 8001224:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	e019      	b.n	8001260 <I2S2ext_RX_DMA_Init+0x118>
 800122c:	4b14      	ldr	r3, [pc, #80]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4b18      	ldr	r3, [pc, #96]	; (8001294 <I2S2ext_RX_DMA_Init+0x14c>)
 8001234:	429a      	cmp	r2, r3
 8001236:	d904      	bls.n	8001242 <I2S2ext_RX_DMA_Init+0xfa>
 8001238:	4a15      	ldr	r2, [pc, #84]	; (8001290 <I2S2ext_RX_DMA_Init+0x148>)
 800123a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800123e:	6093      	str	r3, [r2, #8]
 8001240:	e00e      	b.n	8001260 <I2S2ext_RX_DMA_Init+0x118>
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <I2S2ext_RX_DMA_Init+0x138>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <I2S2ext_RX_DMA_Init+0x13c>)
 800124a:	429a      	cmp	r2, r3
 800124c:	d904      	bls.n	8001258 <I2S2ext_RX_DMA_Init+0x110>
 800124e:	4a12      	ldr	r2, [pc, #72]	; (8001298 <I2S2ext_RX_DMA_Init+0x150>)
 8001250:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001254:	60d3      	str	r3, [r2, #12]
 8001256:	e003      	b.n	8001260 <I2S2ext_RX_DMA_Init+0x118>
 8001258:	4a0f      	ldr	r2, [pc, #60]	; (8001298 <I2S2ext_RX_DMA_Init+0x150>)
 800125a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800125e:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //��ռ1�������ȼ�1����2
 8001260:	2201      	movs	r2, #1
 8001262:	2105      	movs	r1, #5
 8001264:	200e      	movs	r0, #14
 8001266:	f001 fcc8 	bl	8002bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 800126a:	200e      	movs	r0, #14
 800126c:	f001 fce1 	bl	8002c32 <HAL_NVIC_EnableIRQ>
} 
 8001270:	bf00      	nop
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40023800 	.word	0x40023800
 800127c:	20002370 	.word	0x20002370
 8001280:	2000241c 	.word	0x2000241c
 8001284:	40026058 	.word	0x40026058
 8001288:	4000340c 	.word	0x4000340c
 800128c:	40026458 	.word	0x40026458
 8001290:	40026400 	.word	0x40026400
 8001294:	400260b8 	.word	0x400260b8
 8001298:	40026000 	.word	0x40026000

0800129c <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TX�ص�����
void (*i2s_rx_callback)(void);	//RX�ص�����

//DMA1_Stream4�жϷ�����
void DMA1_Stream4_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMA�������
 80012a0:	4b32      	ldr	r3, [pc, #200]	; (800136c <DMA1_Stream4_IRQHandler+0xd0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b32      	ldr	r3, [pc, #200]	; (8001370 <DMA1_Stream4_IRQHandler+0xd4>)
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d909      	bls.n	80012c0 <DMA1_Stream4_IRQHandler+0x24>
 80012ac:	4b31      	ldr	r3, [pc, #196]	; (8001374 <DMA1_Stream4_IRQHandler+0xd8>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0320 	and.w	r3, r3, #32
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	bf14      	ite	ne
 80012b8:	2301      	movne	r3, #1
 80012ba:	2300      	moveq	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	e028      	b.n	8001312 <DMA1_Stream4_IRQHandler+0x76>
 80012c0:	4b2a      	ldr	r3, [pc, #168]	; (800136c <DMA1_Stream4_IRQHandler+0xd0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b2c      	ldr	r3, [pc, #176]	; (8001378 <DMA1_Stream4_IRQHandler+0xdc>)
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d909      	bls.n	80012e0 <DMA1_Stream4_IRQHandler+0x44>
 80012cc:	4b29      	ldr	r3, [pc, #164]	; (8001374 <DMA1_Stream4_IRQHandler+0xd8>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0320 	and.w	r3, r3, #32
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	bf14      	ite	ne
 80012d8:	2301      	movne	r3, #1
 80012da:	2300      	moveq	r3, #0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	e018      	b.n	8001312 <DMA1_Stream4_IRQHandler+0x76>
 80012e0:	4b22      	ldr	r3, [pc, #136]	; (800136c <DMA1_Stream4_IRQHandler+0xd0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <DMA1_Stream4_IRQHandler+0xe0>)
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d909      	bls.n	8001300 <DMA1_Stream4_IRQHandler+0x64>
 80012ec:	4b24      	ldr	r3, [pc, #144]	; (8001380 <DMA1_Stream4_IRQHandler+0xe4>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 0320 	and.w	r3, r3, #32
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	bf14      	ite	ne
 80012f8:	2301      	movne	r3, #1
 80012fa:	2300      	moveq	r3, #0
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	e008      	b.n	8001312 <DMA1_Stream4_IRQHandler+0x76>
 8001300:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <DMA1_Stream4_IRQHandler+0xe4>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0320 	and.w	r3, r3, #32
 8001308:	2b00      	cmp	r3, #0
 800130a:	bf14      	ite	ne
 800130c:	2301      	movne	r3, #1
 800130e:	2300      	moveq	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d027      	beq.n	8001366 <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //���DMA��������жϱ�־λ
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <DMA1_Stream4_IRQHandler+0xd0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	4b14      	ldr	r3, [pc, #80]	; (8001370 <DMA1_Stream4_IRQHandler+0xd4>)
 800131e:	429a      	cmp	r2, r3
 8001320:	d903      	bls.n	800132a <DMA1_Stream4_IRQHandler+0x8e>
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <DMA1_Stream4_IRQHandler+0xd8>)
 8001324:	2220      	movs	r2, #32
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	e016      	b.n	8001358 <DMA1_Stream4_IRQHandler+0xbc>
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <DMA1_Stream4_IRQHandler+0xd0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <DMA1_Stream4_IRQHandler+0xdc>)
 8001332:	429a      	cmp	r2, r3
 8001334:	d903      	bls.n	800133e <DMA1_Stream4_IRQHandler+0xa2>
 8001336:	4a0f      	ldr	r2, [pc, #60]	; (8001374 <DMA1_Stream4_IRQHandler+0xd8>)
 8001338:	2320      	movs	r3, #32
 800133a:	6093      	str	r3, [r2, #8]
 800133c:	e00c      	b.n	8001358 <DMA1_Stream4_IRQHandler+0xbc>
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <DMA1_Stream4_IRQHandler+0xd0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	4b0d      	ldr	r3, [pc, #52]	; (800137c <DMA1_Stream4_IRQHandler+0xe0>)
 8001346:	429a      	cmp	r2, r3
 8001348:	d903      	bls.n	8001352 <DMA1_Stream4_IRQHandler+0xb6>
 800134a:	4a0d      	ldr	r2, [pc, #52]	; (8001380 <DMA1_Stream4_IRQHandler+0xe4>)
 800134c:	2320      	movs	r3, #32
 800134e:	60d3      	str	r3, [r2, #12]
 8001350:	e002      	b.n	8001358 <DMA1_Stream4_IRQHandler+0xbc>
 8001352:	4a0b      	ldr	r2, [pc, #44]	; (8001380 <DMA1_Stream4_IRQHandler+0xe4>)
 8001354:	2320      	movs	r3, #32
 8001356:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <DMA1_Stream4_IRQHandler+0xe8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d002      	beq.n	8001366 <DMA1_Stream4_IRQHandler+0xca>
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <DMA1_Stream4_IRQHandler+0xe8>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4798      	blx	r3
    }
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200023b8 	.word	0x200023b8
 8001370:	40026458 	.word	0x40026458
 8001374:	40026400 	.word	0x40026400
 8001378:	400260b8 	.word	0x400260b8
 800137c:	40026058 	.word	0x40026058
 8001380:	40026000 	.word	0x40026000
 8001384:	2000247c 	.word	0x2000247c

08001388 <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3�жϷ�����
void DMA1_Stream3_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMA�������
 800138c:	4b34      	ldr	r3, [pc, #208]	; (8001460 <DMA1_Stream3_IRQHandler+0xd8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b34      	ldr	r3, [pc, #208]	; (8001464 <DMA1_Stream3_IRQHandler+0xdc>)
 8001394:	429a      	cmp	r2, r3
 8001396:	d909      	bls.n	80013ac <DMA1_Stream3_IRQHandler+0x24>
 8001398:	4b33      	ldr	r3, [pc, #204]	; (8001468 <DMA1_Stream3_IRQHandler+0xe0>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	bf14      	ite	ne
 80013a4:	2301      	movne	r3, #1
 80013a6:	2300      	moveq	r3, #0
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	e028      	b.n	80013fe <DMA1_Stream3_IRQHandler+0x76>
 80013ac:	4b2c      	ldr	r3, [pc, #176]	; (8001460 <DMA1_Stream3_IRQHandler+0xd8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b2e      	ldr	r3, [pc, #184]	; (800146c <DMA1_Stream3_IRQHandler+0xe4>)
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d909      	bls.n	80013cc <DMA1_Stream3_IRQHandler+0x44>
 80013b8:	4b2b      	ldr	r3, [pc, #172]	; (8001468 <DMA1_Stream3_IRQHandler+0xe0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	bf14      	ite	ne
 80013c4:	2301      	movne	r3, #1
 80013c6:	2300      	moveq	r3, #0
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	e018      	b.n	80013fe <DMA1_Stream3_IRQHandler+0x76>
 80013cc:	4b24      	ldr	r3, [pc, #144]	; (8001460 <DMA1_Stream3_IRQHandler+0xd8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b27      	ldr	r3, [pc, #156]	; (8001470 <DMA1_Stream3_IRQHandler+0xe8>)
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d909      	bls.n	80013ec <DMA1_Stream3_IRQHandler+0x64>
 80013d8:	4b26      	ldr	r3, [pc, #152]	; (8001474 <DMA1_Stream3_IRQHandler+0xec>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	bf14      	ite	ne
 80013e4:	2301      	movne	r3, #1
 80013e6:	2300      	moveq	r3, #0
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	e008      	b.n	80013fe <DMA1_Stream3_IRQHandler+0x76>
 80013ec:	4b21      	ldr	r3, [pc, #132]	; (8001474 <DMA1_Stream3_IRQHandler+0xec>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	bf14      	ite	ne
 80013f8:	2301      	movne	r3, #1
 80013fa:	2300      	moveq	r3, #0
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d02b      	beq.n	800145a <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //���DMA��������жϱ�־λ
 8001402:	4b17      	ldr	r3, [pc, #92]	; (8001460 <DMA1_Stream3_IRQHandler+0xd8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	461a      	mov	r2, r3
 8001408:	4b16      	ldr	r3, [pc, #88]	; (8001464 <DMA1_Stream3_IRQHandler+0xdc>)
 800140a:	429a      	cmp	r2, r3
 800140c:	d904      	bls.n	8001418 <DMA1_Stream3_IRQHandler+0x90>
 800140e:	4b16      	ldr	r3, [pc, #88]	; (8001468 <DMA1_Stream3_IRQHandler+0xe0>)
 8001410:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	e019      	b.n	800144c <DMA1_Stream3_IRQHandler+0xc4>
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <DMA1_Stream3_IRQHandler+0xd8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	461a      	mov	r2, r3
 800141e:	4b13      	ldr	r3, [pc, #76]	; (800146c <DMA1_Stream3_IRQHandler+0xe4>)
 8001420:	429a      	cmp	r2, r3
 8001422:	d904      	bls.n	800142e <DMA1_Stream3_IRQHandler+0xa6>
 8001424:	4a10      	ldr	r2, [pc, #64]	; (8001468 <DMA1_Stream3_IRQHandler+0xe0>)
 8001426:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800142a:	6093      	str	r3, [r2, #8]
 800142c:	e00e      	b.n	800144c <DMA1_Stream3_IRQHandler+0xc4>
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <DMA1_Stream3_IRQHandler+0xd8>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	461a      	mov	r2, r3
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <DMA1_Stream3_IRQHandler+0xe8>)
 8001436:	429a      	cmp	r2, r3
 8001438:	d904      	bls.n	8001444 <DMA1_Stream3_IRQHandler+0xbc>
 800143a:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <DMA1_Stream3_IRQHandler+0xec>)
 800143c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001440:	60d3      	str	r3, [r2, #12]
 8001442:	e003      	b.n	800144c <DMA1_Stream3_IRQHandler+0xc4>
 8001444:	4a0b      	ldr	r2, [pc, #44]	; (8001474 <DMA1_Stream3_IRQHandler+0xec>)
 8001446:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800144a:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 800144c:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <DMA1_Stream3_IRQHandler+0xf0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d002      	beq.n	800145a <DMA1_Stream3_IRQHandler+0xd2>
 8001454:	4b08      	ldr	r3, [pc, #32]	; (8001478 <DMA1_Stream3_IRQHandler+0xf0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4798      	blx	r3
    } 											 
} 
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	2000241c 	.word	0x2000241c
 8001464:	40026458 	.word	0x40026458
 8001468:	40026400 	.word	0x40026400
 800146c:	400260b8 	.word	0x400260b8
 8001470:	40026058 	.word	0x40026058
 8001474:	40026000 	.word	0x40026000
 8001478:	20002418 	.word	0x20002418

0800147c <I2S_Play_Start>:

//I2S��ʼ����
void I2S_Play_Start(void)
{   	
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//����DMA TX����
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <I2S_Play_Start+0x20>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <I2S_Play_Start+0x20>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f042 0201 	orr.w	r2, r2, #1
 800148e:	601a      	str	r2, [r3, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	200023b8 	.word	0x200023b8

080014a0 <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//��������;
} 

//I2S��ʼ¼��
void I2S_Rec_Start(void)
{ 
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //����DMA RX����
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <I2S_Rec_Start+0x20>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <I2S_Rec_Start+0x20>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f042 0201 	orr.w	r2, r2, #1
 80014b2:	601a      	str	r2, [r3, #0]
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	2000241c 	.word	0x2000241c

080014c4 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80014cc:	1d39      	adds	r1, r7, #4
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	2201      	movs	r2, #1
 80014d4:	4803      	ldr	r0, [pc, #12]	; (80014e4 <__io_putchar+0x20>)
 80014d6:	f008 fb34 	bl	8009b42 <HAL_UART_Transmit>
  return ch;
 80014da:	687b      	ldr	r3, [r7, #4]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20003610 	.word	0x20003610

080014e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ec:	f001 fa14 	bl	8002918 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f0:	f000 f898 	bl	8001624 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80014f4:	f000 f900 	bl	80016f8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f8:	f000 fa24 	bl	8001944 <MX_GPIO_Init>
  MX_DMA_Init();
 80014fc:	f000 f9fa 	bl	80018f4 <MX_DMA_Init>
  MX_I2S3_Init();
 8001500:	f000 f9a0 	bl	8001844 <MX_I2S3_Init>
  MX_I2C1_Init();
 8001504:	f000 f914 	bl	8001730 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001508:	f000 f940 	bl	800178c <MX_I2C2_Init>
  MX_I2S2_Init();
 800150c:	f000 f96c 	bl	80017e8 <MX_I2S2_Init>
  MX_FATFS_Init();
 8001510:	f009 fe68 	bl	800b1e4 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8001514:	f01a fec6 	bl	801c2a4 <MX_USB_HOST_Init>
  MX_UART5_Init();
 8001518:	f000 f9c2 	bl	80018a0 <MX_UART5_Init>
  MX_LWIP_Init();
 800151c:	f009 ffb2 	bl	800b484 <MX_LWIP_Init>
  MX_FSMC_Init();
 8001520:	f000 fa8c 	bl	8001a3c <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  Audio_Player_Init(&hi2c1);
 8001524:	4833      	ldr	r0, [pc, #204]	; (80015f4 <main+0x10c>)
 8001526:	f7ff fa8b 	bl	8000a40 <Audio_Player_Init>





  	HAL_Delay(1000);
 800152a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800152e:	f001 fa65 	bl	80029fc <HAL_Delay>

	WM8978_HPvol_Set(40, 40);	//耳机音量设置
 8001532:	2128      	movs	r1, #40	; 0x28
 8001534:	2028      	movs	r0, #40	; 0x28
 8001536:	f7ff faef 	bl	8000b18 <WM8978_HPvol_Set>
	WM8978_SPKvol_Set(50);	//喇叭音量设置
 800153a:	2032      	movs	r0, #50	; 0x32
 800153c:	f7ff fb1e 	bl	8000b7c <WM8978_SPKvol_Set>
  	WM8978_ADDA_Cfg(0, 1);		//�???????????????????????????????启ADC
 8001540:	2101      	movs	r1, #1
 8001542:	2000      	movs	r0, #0
 8001544:	f7ff fb3e 	bl	8000bc4 <WM8978_ADDA_Cfg>
  	WM8978_Input_Cfg(1, 1, 0);	//�???????????????????????????????启输入�?�道(MIC&LINE IN)
 8001548:	2200      	movs	r2, #0
 800154a:	2101      	movs	r1, #1
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff fba8 	bl	8000ca2 <WM8978_Input_Cfg>
  	WM8978_Output_Cfg(0, 1);		//�???????????????????????????????启BYPASS输出
 8001552:	2101      	movs	r1, #1
 8001554:	2000      	movs	r0, #0
 8001556:	f7ff f880 	bl	800065a <WM8978_Output_Cfg>
  	WM8978_MIC_Gain(46);		//MIC增益设置
 800155a:	202e      	movs	r0, #46	; 0x2e
 800155c:	f7ff fbee 	bl	8000d3c <WM8978_MIC_Gain>
  	WM8978_I2S_Cfg(2, 0);//
 8001560:	2100      	movs	r1, #0
 8001562:	2002      	movs	r0, #2
 8001564:	f7ff fc07 	bl	8000d76 <WM8978_I2S_Cfg>
  Audio_Player_Init(&hi2c2);
 8001568:	4823      	ldr	r0, [pc, #140]	; (80015f8 <main+0x110>)
 800156a:	f7ff fa69 	bl	8000a40 <Audio_Player_Init>
  //ETX_MSC_ProcessUsbDevice();




  while( Appli_state !=APPLICATION_READY){
 800156e:	e001      	b.n	8001574 <main+0x8c>
	    MX_USB_HOST_Process();
 8001570:	f01a febe 	bl	801c2f0 <MX_USB_HOST_Process>
  while( Appli_state !=APPLICATION_READY){
 8001574:	4b21      	ldr	r3, [pc, #132]	; (80015fc <main+0x114>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d1f9      	bne.n	8001570 <main+0x88>
  }
  res = f_mount( &UsbDiskFatFs, (TCHAR const*)UsbDiskPath, 0 );
 800157c:	2200      	movs	r2, #0
 800157e:	4920      	ldr	r1, [pc, #128]	; (8001600 <main+0x118>)
 8001580:	4820      	ldr	r0, [pc, #128]	; (8001604 <main+0x11c>)
 8001582:	f00f fc87 	bl	8010e94 <f_mount>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <main+0x120>)
 800158c:	701a      	strb	r2, [r3, #0]

  printf("mount %d\n",res);
 800158e:	4b1e      	ldr	r3, [pc, #120]	; (8001608 <main+0x120>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	4619      	mov	r1, r3
 8001594:	481d      	ldr	r0, [pc, #116]	; (800160c <main+0x124>)
 8001596:	f01b fa99 	bl	801cacc <iprintf>
  res = f_open( &file, file_name, FA_READ );
 800159a:	2201      	movs	r2, #1
 800159c:	491c      	ldr	r1, [pc, #112]	; (8001610 <main+0x128>)
 800159e:	481d      	ldr	r0, [pc, #116]	; (8001614 <main+0x12c>)
 80015a0:	f00f fcbe 	bl	8010f20 <f_open>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b17      	ldr	r3, [pc, #92]	; (8001608 <main+0x120>)
 80015aa:	701a      	strb	r2, [r3, #0]


  f_lseek(&file,44);
 80015ac:	212c      	movs	r1, #44	; 0x2c
 80015ae:	4819      	ldr	r0, [pc, #100]	; (8001614 <main+0x12c>)
 80015b0:	f010 f889 	bl	80116c6 <f_lseek>
  printf("open %d\n",res);
 80015b4:	4b14      	ldr	r3, [pc, #80]	; (8001608 <main+0x120>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	4619      	mov	r1, r3
 80015ba:	4817      	ldr	r0, [pc, #92]	; (8001618 <main+0x130>)
 80015bc:	f01b fa86 	bl	801cacc <iprintf>
  res = f_open( &file2, file_name2, FA_READ );
 80015c0:	2201      	movs	r2, #1
 80015c2:	4916      	ldr	r1, [pc, #88]	; (800161c <main+0x134>)
 80015c4:	4816      	ldr	r0, [pc, #88]	; (8001620 <main+0x138>)
 80015c6:	f00f fcab 	bl	8010f20 <f_open>
 80015ca:	4603      	mov	r3, r0
 80015cc:	461a      	mov	r2, r3
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <main+0x120>)
 80015d0:	701a      	strb	r2, [r3, #0]
  f_lseek(&file2,44);
 80015d2:	212c      	movs	r1, #44	; 0x2c
 80015d4:	4812      	ldr	r0, [pc, #72]	; (8001620 <main+0x138>)
 80015d6:	f010 f876 	bl	80116c6 <f_lseek>
  printf("open %d\n",res);
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <main+0x120>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4619      	mov	r1, r3
 80015e0:	480d      	ldr	r0, [pc, #52]	; (8001618 <main+0x130>)
 80015e2:	f01b fa73 	bl	801cacc <iprintf>
  Audio_Player_Start();
 80015e6:	f7ff fa77 	bl	8000ad8 <Audio_Player_Start>
  tcp_client_init();
 80015ea:	f000 ff49 	bl	8002480 <tcp_client_init>
  {
    /* USER CODE END WHILE */
   // MX_USB_HOST_Process();

    /* USER CODE BEGIN 3 */
	  MX_LWIP_Process();
 80015ee:	f00a f87b 	bl	800b6e8 <MX_LWIP_Process>
 80015f2:	e7fc      	b.n	80015ee <main+0x106>
 80015f4:	200034b4 	.word	0x200034b4
 80015f8:	20003558 	.word	0x20003558
 80015fc:	20002356 	.word	0x20002356
 8001600:	20002188 	.word	0x20002188
 8001604:	20001154 	.word	0x20001154
 8001608:	20004684 	.word	0x20004684
 800160c:	0801db74 	.word	0x0801db74
 8001610:	20000074 	.word	0x20000074
 8001614:	20003654 	.word	0x20003654
 8001618:	0801db80 	.word	0x0801db80
 800161c:	20000080 	.word	0x20000080
 8001620:	20002480 	.word	0x20002480

08001624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b094      	sub	sp, #80	; 0x50
 8001628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800162a:	f107 0320 	add.w	r3, r7, #32
 800162e:	2230      	movs	r2, #48	; 0x30
 8001630:	2100      	movs	r1, #0
 8001632:	4618      	mov	r0, r3
 8001634:	f01b f998 	bl	801c968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001638:	f107 030c 	add.w	r3, r7, #12
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001648:	2300      	movs	r3, #0
 800164a:	60bb      	str	r3, [r7, #8]
 800164c:	4b28      	ldr	r3, [pc, #160]	; (80016f0 <SystemClock_Config+0xcc>)
 800164e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001650:	4a27      	ldr	r2, [pc, #156]	; (80016f0 <SystemClock_Config+0xcc>)
 8001652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001656:	6413      	str	r3, [r2, #64]	; 0x40
 8001658:	4b25      	ldr	r3, [pc, #148]	; (80016f0 <SystemClock_Config+0xcc>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001664:	2300      	movs	r3, #0
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <SystemClock_Config+0xd0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a21      	ldr	r2, [pc, #132]	; (80016f4 <SystemClock_Config+0xd0>)
 800166e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <SystemClock_Config+0xd0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001680:	2301      	movs	r3, #1
 8001682:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001684:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001688:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800168a:	2302      	movs	r3, #2
 800168c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800168e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001692:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001694:	2308      	movs	r3, #8
 8001696:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001698:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800169c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800169e:	2302      	movs	r3, #2
 80016a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016a2:	2307      	movs	r3, #7
 80016a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a6:	f107 0320 	add.w	r3, r7, #32
 80016aa:	4618      	mov	r0, r3
 80016ac:	f007 fc04 	bl	8008eb8 <HAL_RCC_OscConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80016b6:	f000 fa21 	bl	8001afc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ba:	230f      	movs	r3, #15
 80016bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016be:	2302      	movs	r3, #2
 80016c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	2105      	movs	r1, #5
 80016d8:	4618      	mov	r0, r3
 80016da:	f007 fe65 	bl	80093a8 <HAL_RCC_ClockConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016e4:	f000 fa0a 	bl	8001afc <Error_Handler>
  }
}
 80016e8:	bf00      	nop
 80016ea:	3750      	adds	r7, #80	; 0x50
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40007000 	.word	0x40007000

080016f8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016fe:	463b      	mov	r3, r7
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800170a:	2301      	movs	r3, #1
 800170c:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800170e:	23c0      	movs	r3, #192	; 0xc0
 8001710:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001712:	2302      	movs	r3, #2
 8001714:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001716:	463b      	mov	r3, r7
 8001718:	4618      	mov	r0, r3
 800171a:	f008 f841 	bl	80097a0 <HAL_RCCEx_PeriphCLKConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8001724:	f000 f9ea 	bl	8001afc <Error_Handler>
  }
}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <MX_I2C1_Init+0x50>)
 8001736:	4a13      	ldr	r2, [pc, #76]	; (8001784 <MX_I2C1_Init+0x54>)
 8001738:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800173a:	4b11      	ldr	r3, [pc, #68]	; (8001780 <MX_I2C1_Init+0x50>)
 800173c:	4a12      	ldr	r2, [pc, #72]	; (8001788 <MX_I2C1_Init+0x58>)
 800173e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <MX_I2C1_Init+0x50>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <MX_I2C1_Init+0x50>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <MX_I2C1_Init+0x50>)
 800174e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001752:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001754:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <MX_I2C1_Init+0x50>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <MX_I2C1_Init+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <MX_I2C1_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <MX_I2C1_Init+0x50>)
 8001768:	2200      	movs	r2, #0
 800176a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800176c:	4804      	ldr	r0, [pc, #16]	; (8001780 <MX_I2C1_Init+0x50>)
 800176e:	f006 f8a5 	bl	80078bc <HAL_I2C_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001778:	f000 f9c0 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	200034b4 	.word	0x200034b4
 8001784:	40005400 	.word	0x40005400
 8001788:	000186a0 	.word	0x000186a0

0800178c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <MX_I2C2_Init+0x50>)
 8001792:	4a13      	ldr	r2, [pc, #76]	; (80017e0 <MX_I2C2_Init+0x54>)
 8001794:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_I2C2_Init+0x50>)
 8001798:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <MX_I2C2_Init+0x58>)
 800179a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_I2C2_Init+0x50>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_I2C2_Init+0x50>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_I2C2_Init+0x50>)
 80017aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017ae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017b0:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <MX_I2C2_Init+0x50>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80017b6:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_I2C2_Init+0x50>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017bc:	4b07      	ldr	r3, [pc, #28]	; (80017dc <MX_I2C2_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017c2:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_I2C2_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017c8:	4804      	ldr	r0, [pc, #16]	; (80017dc <MX_I2C2_Init+0x50>)
 80017ca:	f006 f877 	bl	80078bc <HAL_I2C_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80017d4:	f000 f992 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20003558 	.word	0x20003558
 80017e0:	40005800 	.word	0x40005800
 80017e4:	000186a0 	.word	0x000186a0

080017e8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80017ec:	4b13      	ldr	r3, [pc, #76]	; (800183c <MX_I2S2_Init+0x54>)
 80017ee:	4a14      	ldr	r2, [pc, #80]	; (8001840 <MX_I2S2_Init+0x58>)
 80017f0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <MX_I2S2_Init+0x54>)
 80017f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017f8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <MX_I2S2_Init+0x54>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001800:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MX_I2S2_Init+0x54>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <MX_I2S2_Init+0x54>)
 8001808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800180c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <MX_I2S2_Init+0x54>)
 8001810:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001814:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <MX_I2S2_Init+0x54>)
 8001818:	2200      	movs	r2, #0
 800181a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800181c:	4b07      	ldr	r3, [pc, #28]	; (800183c <MX_I2S2_Init+0x54>)
 800181e:	2200      	movs	r2, #0
 8001820:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <MX_I2S2_Init+0x54>)
 8001824:	2201      	movs	r2, #1
 8001826:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001828:	4804      	ldr	r0, [pc, #16]	; (800183c <MX_I2S2_Init+0x54>)
 800182a:	f006 fc93 	bl	8008154 <HAL_I2S_Init>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8001834:	f000 f962 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	200046e8 	.word	0x200046e8
 8001840:	40003800 	.word	0x40003800

08001844 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001848:	4b13      	ldr	r3, [pc, #76]	; (8001898 <MX_I2S3_Init+0x54>)
 800184a:	4a14      	ldr	r2, [pc, #80]	; (800189c <MX_I2S3_Init+0x58>)
 800184c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800184e:	4b12      	ldr	r3, [pc, #72]	; (8001898 <MX_I2S3_Init+0x54>)
 8001850:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001854:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <MX_I2S3_Init+0x54>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800185c:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <MX_I2S3_Init+0x54>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001862:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <MX_I2S3_Init+0x54>)
 8001864:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001868:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800186a:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <MX_I2S3_Init+0x54>)
 800186c:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001870:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <MX_I2S3_Init+0x54>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001878:	4b07      	ldr	r3, [pc, #28]	; (8001898 <MX_I2S3_Init+0x54>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <MX_I2S3_Init+0x54>)
 8001880:	2201      	movs	r2, #1
 8001882:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	; (8001898 <MX_I2S3_Init+0x54>)
 8001886:	f006 fc65 	bl	8008154 <HAL_I2S_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001890:	f000 f934 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20004730 	.word	0x20004730
 800189c:	40003c00 	.word	0x40003c00

080018a0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80018a4:	4b11      	ldr	r3, [pc, #68]	; (80018ec <MX_UART5_Init+0x4c>)
 80018a6:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <MX_UART5_Init+0x50>)
 80018a8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80018aa:	4b10      	ldr	r3, [pc, #64]	; (80018ec <MX_UART5_Init+0x4c>)
 80018ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018b0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <MX_UART5_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <MX_UART5_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80018be:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <MX_UART5_Init+0x4c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80018c4:	4b09      	ldr	r3, [pc, #36]	; (80018ec <MX_UART5_Init+0x4c>)
 80018c6:	220c      	movs	r2, #12
 80018c8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ca:	4b08      	ldr	r3, [pc, #32]	; (80018ec <MX_UART5_Init+0x4c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <MX_UART5_Init+0x4c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80018d6:	4805      	ldr	r0, [pc, #20]	; (80018ec <MX_UART5_Init+0x4c>)
 80018d8:	f008 f8e6 	bl	8009aa8 <HAL_UART_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80018e2:	f000 f90b 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20003610 	.word	0x20003610
 80018f0:	40005000 	.word	0x40005000

080018f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <MX_DMA_Init+0x4c>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a0f      	ldr	r2, [pc, #60]	; (8001940 <MX_DMA_Init+0x4c>)
 8001904:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b0d      	ldr	r3, [pc, #52]	; (8001940 <MX_DMA_Init+0x4c>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2102      	movs	r1, #2
 800191a:	200f      	movs	r0, #15
 800191c:	f001 f96d 	bl	8002bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001920:	200f      	movs	r0, #15
 8001922:	f001 f986 	bl	8002c32 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	2102      	movs	r1, #2
 800192a:	2010      	movs	r0, #16
 800192c:	f001 f965 	bl	8002bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001930:	2010      	movs	r0, #16
 8001932:	f001 f97e 	bl	8002c32 <HAL_NVIC_EnableIRQ>

}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800

08001944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001944:	b480      	push	{r7}
 8001946:	b089      	sub	sp, #36	; 0x24
 8001948:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	4b3a      	ldr	r3, [pc, #232]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a39      	ldr	r2, [pc, #228]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001954:	f043 0320 	orr.w	r3, r3, #32
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <MX_GPIO_Init+0xf4>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0320 	and.w	r3, r3, #32
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	61bb      	str	r3, [r7, #24]
 800196a:	4b33      	ldr	r3, [pc, #204]	; (8001a38 <MX_GPIO_Init+0xf4>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a32      	ldr	r2, [pc, #200]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b30      	ldr	r3, [pc, #192]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800197e:	61bb      	str	r3, [r7, #24]
 8001980:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	4b2c      	ldr	r3, [pc, #176]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a2b      	ldr	r2, [pc, #172]	; (8001a38 <MX_GPIO_Init+0xf4>)
 800198c:	f043 0304 	orr.w	r3, r3, #4
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	4b25      	ldr	r3, [pc, #148]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a24      	ldr	r2, [pc, #144]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b22      	ldr	r3, [pc, #136]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b1e      	ldr	r3, [pc, #120]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a1d      	ldr	r2, [pc, #116]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a16      	ldr	r2, [pc, #88]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019e0:	f043 0310 	orr.w	r3, r3, #16
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0310 	and.w	r3, r3, #16
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	607b      	str	r3, [r7, #4]
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	4a0f      	ldr	r2, [pc, #60]	; (8001a38 <MX_GPIO_Init+0xf4>)
 80019fc:	f043 0302 	orr.w	r3, r3, #2
 8001a00:	6313      	str	r3, [r2, #48]	; 0x30
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	603b      	str	r3, [r7, #0]
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a08      	ldr	r2, [pc, #32]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001a18:	f043 0308 	orr.w	r3, r3, #8
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_GPIO_Init+0xf4>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0308 	and.w	r3, r3, #8
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]

}
 8001a2a:	bf00      	nop
 8001a2c:	3724      	adds	r7, #36	; 0x24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40023800 	.word	0x40023800

08001a3c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
 8001a50:	615a      	str	r2, [r3, #20]
 8001a52:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 8001a54:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a56:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001a5a:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001a5c:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a5e:	4a26      	ldr	r2, [pc, #152]	; (8001af8 <MX_FSMC_Init+0xbc>)
 8001a60:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 8001a62:	4b24      	ldr	r3, [pc, #144]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a64:	2204      	movs	r2, #4
 8001a66:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001a68:	4b22      	ldr	r3, [pc, #136]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001a6e:	4b21      	ldr	r3, [pc, #132]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001a74:	4b1f      	ldr	r3, [pc, #124]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a76:	2210      	movs	r2, #16
 8001a78:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001a7a:	4b1e      	ldr	r3, [pc, #120]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001a86:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001a8c:	4b19      	ldr	r3, [pc, #100]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001a92:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001a9a:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001aa0:	4b14      	ldr	r3, [pc, #80]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001aa6:	4b13      	ldr	r3, [pc, #76]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001ab2:	4b10      	ldr	r3, [pc, #64]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001abc:	230f      	movs	r3, #15
 8001abe:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 7;
 8001ac0:	2307      	movs	r3, #7
 8001ac2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001ac8:	2310      	movs	r3, #16
 8001aca:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001acc:	2311      	movs	r3, #17
 8001ace:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4806      	ldr	r0, [pc, #24]	; (8001af4 <MX_FSMC_Init+0xb8>)
 8001adc:	f007 ffa0 	bl	8009a20 <HAL_SRAM_Init>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8001ae6:	f000 f809 	bl	8001afc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001aea:	bf00      	nop
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20003508 	.word	0x20003508
 8001af8:	a0000104 	.word	0xa0000104

08001afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b00:	b672      	cpsid	i
}
 8001b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <Error_Handler+0x8>
	...

08001b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	607b      	str	r3, [r7, #4]
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <HAL_MspInit+0x4c>)
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	4a0f      	ldr	r2, [pc, #60]	; (8001b54 <HAL_MspInit+0x4c>)
 8001b18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b1e:	4b0d      	ldr	r3, [pc, #52]	; (8001b54 <HAL_MspInit+0x4c>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <HAL_MspInit+0x4c>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	4a08      	ldr	r2, [pc, #32]	; (8001b54 <HAL_MspInit+0x4c>)
 8001b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b38:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_MspInit+0x4c>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b42:	603b      	str	r3, [r7, #0]
 8001b44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800

08001b58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	; 0x30
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a32      	ldr	r2, [pc, #200]	; (8001c40 <HAL_I2C_MspInit+0xe8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d12c      	bne.n	8001bd4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a30      	ldr	r2, [pc, #192]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	61bb      	str	r3, [r7, #24]
 8001b94:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b96:	23c0      	movs	r3, #192	; 0xc0
 8001b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b9a:	2312      	movs	r3, #18
 8001b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ba6:	2304      	movs	r3, #4
 8001ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001baa:	f107 031c 	add.w	r3, r7, #28
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4825      	ldr	r0, [pc, #148]	; (8001c48 <HAL_I2C_MspInit+0xf0>)
 8001bb2:	f003 ff77 	bl	8005aa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	4a21      	ldr	r2, [pc, #132]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc6:	4b1f      	ldr	r3, [pc, #124]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bd2:	e031      	b.n	8001c38 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_I2C_MspInit+0xf4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d12c      	bne.n	8001c38 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	4a17      	ldr	r2, [pc, #92]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	6313      	str	r3, [r2, #48]	; 0x30
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bfa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c00:	2312      	movs	r3, #18
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c04:	2301      	movs	r3, #1
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c0c:	2304      	movs	r3, #4
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	4619      	mov	r1, r3
 8001c16:	480c      	ldr	r0, [pc, #48]	; (8001c48 <HAL_I2C_MspInit+0xf0>)
 8001c18:	f003 ff44 	bl	8005aa4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	4a07      	ldr	r2, [pc, #28]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001c26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2c:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_I2C_MspInit+0xec>)
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	bf00      	nop
 8001c3a:	3730      	adds	r7, #48	; 0x30
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40005400 	.word	0x40005400
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020400 	.word	0x40020400
 8001c4c:	40005800 	.word	0x40005800

08001c50 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08e      	sub	sp, #56	; 0x38
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a4b      	ldr	r2, [pc, #300]	; (8001d9c <HAL_I2S_MspInit+0x14c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	f040 80a0 	bne.w	8001db4 <HAL_I2S_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c74:	2300      	movs	r3, #0
 8001c76:	623b      	str	r3, [r7, #32]
 8001c78:	4b49      	ldr	r3, [pc, #292]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	4a48      	ldr	r2, [pc, #288]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001c7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c82:	6413      	str	r3, [r2, #64]	; 0x40
 8001c84:	4b46      	ldr	r3, [pc, #280]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8c:	623b      	str	r3, [r7, #32]
 8001c8e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
 8001c94:	4b42      	ldr	r3, [pc, #264]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c98:	4a41      	ldr	r2, [pc, #260]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001c9a:	f043 0304 	orr.w	r3, r3, #4
 8001c9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca0:	4b3f      	ldr	r3, [pc, #252]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	61fb      	str	r3, [r7, #28]
 8001caa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cac:	2300      	movs	r3, #0
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	4b3b      	ldr	r3, [pc, #236]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb4:	4a3a      	ldr	r2, [pc, #232]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001cb6:	f043 0302 	orr.w	r3, r3, #2
 8001cba:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbc:	4b38      	ldr	r3, [pc, #224]	; (8001da0 <HAL_I2S_MspInit+0x150>)
 8001cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	61bb      	str	r3, [r7, #24]
 8001cc6:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cc8:	2304      	movs	r3, #4
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001cd8:	2306      	movs	r3, #6
 8001cda:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4830      	ldr	r0, [pc, #192]	; (8001da4 <HAL_I2S_MspInit+0x154>)
 8001ce4:	f003 fede 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001ce8:	2348      	movs	r3, #72	; 0x48
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cf8:	2305      	movs	r3, #5
 8001cfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d00:	4619      	mov	r1, r3
 8001d02:	4828      	ldr	r0, [pc, #160]	; (8001da4 <HAL_I2S_MspInit+0x154>)
 8001d04:	f003 fece 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001d08:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d16:	2300      	movs	r3, #0
 8001d18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d1a:	2305      	movs	r3, #5
 8001d1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d22:	4619      	mov	r1, r3
 8001d24:	4820      	ldr	r0, [pc, #128]	; (8001da8 <HAL_I2S_MspInit+0x158>)
 8001d26:	f003 febd 	bl	8005aa4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001d2a:	4b20      	ldr	r3, [pc, #128]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d2c:	4a20      	ldr	r2, [pc, #128]	; (8001db0 <HAL_I2S_MspInit+0x160>)
 8001d2e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001d30:	4b1e      	ldr	r3, [pc, #120]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d38:	2240      	movs	r2, #64	; 0x40
 8001d3a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d48:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d4a:	4b18      	ldr	r3, [pc, #96]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d50:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d52:	4b16      	ldr	r3, [pc, #88]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d58:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001d5a:	4b14      	ldr	r3, [pc, #80]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d60:	4b12      	ldr	r3, [pc, #72]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d68:	2204      	movs	r2, #4
 8001d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d6e:	2203      	movs	r2, #3
 8001d70:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001d7e:	480b      	ldr	r0, [pc, #44]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d80:	f000 ff72 	bl	8002c68 <HAL_DMA_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001d8a:	f7ff feb7 	bl	8001afc <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a06      	ldr	r2, [pc, #24]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d92:	639a      	str	r2, [r3, #56]	; 0x38
 8001d94:	4a05      	ldr	r2, [pc, #20]	; (8001dac <HAL_I2S_MspInit+0x15c>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d9a:	e0c2      	b.n	8001f22 <HAL_I2S_MspInit+0x2d2>
 8001d9c:	40003800 	.word	0x40003800
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40020800 	.word	0x40020800
 8001da8:	40020400 	.word	0x40020400
 8001dac:	20004688 	.word	0x20004688
 8001db0:	40026070 	.word	0x40026070
  else if(hi2s->Instance==SPI3)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a5c      	ldr	r2, [pc, #368]	; (8001f2c <HAL_I2S_MspInit+0x2dc>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	f040 80b1 	bne.w	8001f22 <HAL_I2S_MspInit+0x2d2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	4b5a      	ldr	r3, [pc, #360]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	4a59      	ldr	r2, [pc, #356]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001dca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dce:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd0:	4b57      	ldr	r3, [pc, #348]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	4b53      	ldr	r3, [pc, #332]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	4a52      	ldr	r2, [pc, #328]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6313      	str	r3, [r2, #48]	; 0x30
 8001dec:	4b50      	ldr	r3, [pc, #320]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	4b4c      	ldr	r3, [pc, #304]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	4a4b      	ldr	r2, [pc, #300]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001e02:	f043 0304 	orr.w	r3, r3, #4
 8001e06:	6313      	str	r3, [r2, #48]	; 0x30
 8001e08:	4b49      	ldr	r3, [pc, #292]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	4b45      	ldr	r3, [pc, #276]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1c:	4a44      	ldr	r2, [pc, #272]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001e1e:	f043 0302 	orr.w	r3, r3, #2
 8001e22:	6313      	str	r3, [r2, #48]	; 0x30
 8001e24:	4b42      	ldr	r3, [pc, #264]	; (8001f30 <HAL_I2S_MspInit+0x2e0>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e30:	2310      	movs	r3, #16
 8001e32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e40:	2306      	movs	r3, #6
 8001e42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e48:	4619      	mov	r1, r3
 8001e4a:	483a      	ldr	r0, [pc, #232]	; (8001f34 <HAL_I2S_MspInit+0x2e4>)
 8001e4c:	f003 fe2a 	bl	8005aa4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e50:	2380      	movs	r3, #128	; 0x80
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e60:	2306      	movs	r3, #6
 8001e62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4833      	ldr	r0, [pc, #204]	; (8001f38 <HAL_I2S_MspInit+0x2e8>)
 8001e6c:	f003 fe1a 	bl	8005aa4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 8001e82:	2305      	movs	r3, #5
 8001e84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	482a      	ldr	r0, [pc, #168]	; (8001f38 <HAL_I2S_MspInit+0x2e8>)
 8001e8e:	f003 fe09 	bl	8005aa4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001e92:	2328      	movs	r3, #40	; 0x28
 8001e94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e96:	2302      	movs	r3, #2
 8001e98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ea2:	2306      	movs	r3, #6
 8001ea4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4823      	ldr	r0, [pc, #140]	; (8001f3c <HAL_I2S_MspInit+0x2ec>)
 8001eae:	f003 fdf9 	bl	8005aa4 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001eb2:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001eb4:	4a23      	ldr	r2, [pc, #140]	; (8001f44 <HAL_I2S_MspInit+0x2f4>)
 8001eb6:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001eb8:	4b21      	ldr	r3, [pc, #132]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ebe:	4b20      	ldr	r3, [pc, #128]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ec0:	2240      	movs	r2, #64	; 0x40
 8001ec2:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001eca:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ecc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ed0:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ed4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ed8:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001eda:	4b19      	ldr	r3, [pc, #100]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001edc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ee0:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001ee2:	4b17      	ldr	r3, [pc, #92]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ee8:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001eee:	4b14      	ldr	r3, [pc, #80]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001ef6:	2203      	movs	r2, #3
 8001ef8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001efa:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001f00:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001f06:	480e      	ldr	r0, [pc, #56]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001f08:	f000 feae 	bl	8002c68 <HAL_DMA_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <HAL_I2S_MspInit+0x2c6>
      Error_Handler();
 8001f12:	f7ff fdf3 	bl	8001afc <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a09      	ldr	r2, [pc, #36]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001f1a:	639a      	str	r2, [r3, #56]	; 0x38
 8001f1c:	4a08      	ldr	r2, [pc, #32]	; (8001f40 <HAL_I2S_MspInit+0x2f0>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001f22:	bf00      	nop
 8001f24:	3738      	adds	r7, #56	; 0x38
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40003c00 	.word	0x40003c00
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020000 	.word	0x40020000
 8001f38:	40020800 	.word	0x40020800
 8001f3c:	40020400 	.word	0x40020400
 8001f40:	200035b0 	.word	0x200035b0
 8001f44:	40026088 	.word	0x40026088

08001f48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	; 0x28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a28      	ldr	r2, [pc, #160]	; (8002008 <HAL_UART_MspInit+0xc0>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d14a      	bne.n	8002000 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	4b27      	ldr	r3, [pc, #156]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	4a26      	ldr	r2, [pc, #152]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001f74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f78:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7a:	4b24      	ldr	r3, [pc, #144]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	4b20      	ldr	r3, [pc, #128]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	4a1f      	ldr	r2, [pc, #124]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001f90:	f043 0304 	orr.w	r3, r3, #4
 8001f94:	6313      	str	r3, [r2, #48]	; 0x30
 8001f96:	4b1d      	ldr	r3, [pc, #116]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	4a18      	ldr	r2, [pc, #96]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001fac:	f043 0308 	orr.w	r3, r3, #8
 8001fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb2:	4b16      	ldr	r3, [pc, #88]	; (800200c <HAL_UART_MspInit+0xc4>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001fbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd4:	f107 0314 	add.w	r3, r7, #20
 8001fd8:	4619      	mov	r1, r3
 8001fda:	480d      	ldr	r0, [pc, #52]	; (8002010 <HAL_UART_MspInit+0xc8>)
 8001fdc:	f003 fd62 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fec:	2303      	movs	r3, #3
 8001fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001ff0:	2308      	movs	r3, #8
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4806      	ldr	r0, [pc, #24]	; (8002014 <HAL_UART_MspInit+0xcc>)
 8001ffc:	f003 fd52 	bl	8005aa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8002000:	bf00      	nop
 8002002:	3728      	adds	r7, #40	; 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40005000 	.word	0x40005000
 800200c:	40023800 	.word	0x40023800
 8002010:	40020800 	.word	0x40020800
 8002014:	40020c00 	.word	0x40020c00

08002018 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800202c:	4b2c      	ldr	r3, [pc, #176]	; (80020e0 <HAL_FSMC_MspInit+0xc8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d151      	bne.n	80020d8 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8002034:	4b2a      	ldr	r3, [pc, #168]	; (80020e0 <HAL_FSMC_MspInit+0xc8>)
 8002036:	2201      	movs	r2, #1
 8002038:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	603b      	str	r3, [r7, #0]
 800203e:	4b29      	ldr	r3, [pc, #164]	; (80020e4 <HAL_FSMC_MspInit+0xcc>)
 8002040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002042:	4a28      	ldr	r2, [pc, #160]	; (80020e4 <HAL_FSMC_MspInit+0xcc>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6393      	str	r3, [r2, #56]	; 0x38
 800204a:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <HAL_FSMC_MspInit+0xcc>)
 800204c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	603b      	str	r3, [r7, #0]
 8002054:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002056:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800205a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205c:	2302      	movs	r3, #2
 800205e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002064:	2303      	movs	r3, #3
 8002066:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002068:	230c      	movs	r3, #12
 800206a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	4619      	mov	r1, r3
 8002070:	481d      	ldr	r0, [pc, #116]	; (80020e8 <HAL_FSMC_MspInit+0xd0>)
 8002072:	f003 fd17 	bl	8005aa4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002076:	f240 433f 	movw	r3, #1087	; 0x43f
 800207a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207c:	2302      	movs	r3, #2
 800207e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002084:	2303      	movs	r3, #3
 8002086:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002088:	230c      	movs	r3, #12
 800208a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800208c:	1d3b      	adds	r3, r7, #4
 800208e:	4619      	mov	r1, r3
 8002090:	4816      	ldr	r0, [pc, #88]	; (80020ec <HAL_FSMC_MspInit+0xd4>)
 8002092:	f003 fd07 	bl	8005aa4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002096:	f64f 7383 	movw	r3, #65411	; 0xff83
 800209a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80020a8:	230c      	movs	r3, #12
 80020aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	4619      	mov	r1, r3
 80020b0:	480f      	ldr	r0, [pc, #60]	; (80020f0 <HAL_FSMC_MspInit+0xd8>)
 80020b2:	f003 fcf7 	bl	8005aa4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80020b6:	f64f 7333 	movw	r3, #65331	; 0xff33
 80020ba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80020c8:	230c      	movs	r3, #12
 80020ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020cc:	1d3b      	adds	r3, r7, #4
 80020ce:	4619      	mov	r1, r3
 80020d0:	4808      	ldr	r0, [pc, #32]	; (80020f4 <HAL_FSMC_MspInit+0xdc>)
 80020d2:	f003 fce7 	bl	8005aa4 <HAL_GPIO_Init>
 80020d6:	e000      	b.n	80020da <HAL_FSMC_MspInit+0xc2>
    return;
 80020d8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	2000218c 	.word	0x2000218c
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40021400 	.word	0x40021400
 80020ec:	40021800 	.word	0x40021800
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40020c00 	.word	0x40020c00

080020f8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002100:	f7ff ff8a 	bl	8002018 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002110:	e7fe      	b.n	8002110 <NMI_Handler+0x4>

08002112 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002116:	e7fe      	b.n	8002116 <HardFault_Handler+0x4>

08002118 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800211c:	e7fe      	b.n	800211c <MemManage_Handler+0x4>

0800211e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002122:	e7fe      	b.n	8002122 <BusFault_Handler+0x4>

08002124 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002128:	e7fe      	b.n	8002128 <UsageFault_Handler+0x4>

0800212a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002146:	b480      	push	{r7}
 8002148:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002158:	f000 fc30 	bl	80029bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}

08002160 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002164:	4802      	ldr	r0, [pc, #8]	; (8002170 <DMA1_Stream5_IRQHandler+0x10>)
 8002166:	f000 fefb 	bl	8002f60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	200035b0 	.word	0x200035b0

08002174 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002178:	4802      	ldr	r0, [pc, #8]	; (8002184 <ETH_IRQHandler+0x10>)
 800217a:	f002 fec7 	bl	8004f0c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	2000ed44 	.word	0x2000ed44

08002188 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800218c:	4802      	ldr	r0, [pc, #8]	; (8002198 <OTG_FS_IRQHandler+0x10>)
 800218e:	f004 f88f 	bl	80062b0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	2001d95c 	.word	0x2001d95c

0800219c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
	return 1;
 80021a0:	2301      	movs	r3, #1
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <_kill>:

int _kill(int pid, int sig)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021b6:	4b05      	ldr	r3, [pc, #20]	; (80021cc <_kill+0x20>)
 80021b8:	2216      	movs	r2, #22
 80021ba:	601a      	str	r2, [r3, #0]
	return -1;
 80021bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	2001dc60 	.word	0x2001dc60

080021d0 <_exit>:

void _exit (int status)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80021d8:	f04f 31ff 	mov.w	r1, #4294967295
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ffe5 	bl	80021ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80021e2:	e7fe      	b.n	80021e2 <_exit+0x12>

080021e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	e00a      	b.n	800220c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80021f6:	f3af 8000 	nop.w
 80021fa:	4601      	mov	r1, r0
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	1c5a      	adds	r2, r3, #1
 8002200:	60ba      	str	r2, [r7, #8]
 8002202:	b2ca      	uxtb	r2, r1
 8002204:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	3301      	adds	r3, #1
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	429a      	cmp	r2, r3
 8002212:	dbf0      	blt.n	80021f6 <_read+0x12>
	}

return len;
 8002214:	687b      	ldr	r3, [r7, #4]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b086      	sub	sp, #24
 8002222:	af00      	add	r7, sp, #0
 8002224:	60f8      	str	r0, [r7, #12]
 8002226:	60b9      	str	r1, [r7, #8]
 8002228:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	e009      	b.n	8002244 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	1c5a      	adds	r2, r3, #1
 8002234:	60ba      	str	r2, [r7, #8]
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff f943 	bl	80014c4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	3301      	adds	r3, #1
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	429a      	cmp	r2, r3
 800224a:	dbf1      	blt.n	8002230 <_write+0x12>
	}
	return len;
 800224c:	687b      	ldr	r3, [r7, #4]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <_close>:

int _close(int file)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
	return -1;
 800225e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002262:	4618      	mov	r0, r3
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800227e:	605a      	str	r2, [r3, #4]
	return 0;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <_isatty>:

int _isatty(int file)
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
	return 1;
 8002296:	2301      	movs	r3, #1
}
 8002298:	4618      	mov	r0, r3
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
	return 0;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
	...

080022c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022c8:	4a14      	ldr	r2, [pc, #80]	; (800231c <_sbrk+0x5c>)
 80022ca:	4b15      	ldr	r3, [pc, #84]	; (8002320 <_sbrk+0x60>)
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d4:	4b13      	ldr	r3, [pc, #76]	; (8002324 <_sbrk+0x64>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d102      	bne.n	80022e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <_sbrk+0x64>)
 80022de:	4a12      	ldr	r2, [pc, #72]	; (8002328 <_sbrk+0x68>)
 80022e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022e2:	4b10      	ldr	r3, [pc, #64]	; (8002324 <_sbrk+0x64>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d205      	bcs.n	80022fc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80022f0:	4b0e      	ldr	r3, [pc, #56]	; (800232c <_sbrk+0x6c>)
 80022f2:	220c      	movs	r2, #12
 80022f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022f6:	f04f 33ff 	mov.w	r3, #4294967295
 80022fa:	e009      	b.n	8002310 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80022fc:	4b09      	ldr	r3, [pc, #36]	; (8002324 <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002302:	4b08      	ldr	r3, [pc, #32]	; (8002324 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	4a06      	ldr	r2, [pc, #24]	; (8002324 <_sbrk+0x64>)
 800230c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800230e:	68fb      	ldr	r3, [r7, #12]
}
 8002310:	4618      	mov	r0, r3
 8002312:	371c      	adds	r7, #28
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	20020000 	.word	0x20020000
 8002320:	00000800 	.word	0x00000800
 8002324:	20002190 	.word	0x20002190
 8002328:	2001dc70 	.word	0x2001dc70
 800232c:	2001dc60 	.word	0x2001dc60

08002330 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <SystemInit+0x20>)
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800233a:	4a05      	ldr	r2, [pc, #20]	; (8002350 <SystemInit+0x20>)
 800233c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002340:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <rec_i2s_dma_rx_callback>:
FATFS UsbDiskFatFs2;
int all_index = 0;
FIL file;
FIL wavfile;
char UsbDiskPath2[4] = { 0 };
void rec_i2s_dma_rx_callback(void) {
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
	b1+=10;
 8002358:	4b1d      	ldr	r3, [pc, #116]	; (80023d0 <rec_i2s_dma_rx_callback+0x7c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	330a      	adds	r3, #10
 800235e:	4a1c      	ldr	r2, [pc, #112]	; (80023d0 <rec_i2s_dma_rx_callback+0x7c>)
 8002360:	6013      	str	r3, [r2, #0]
	if (DMA1_Stream3->CR & (1 << 19)) {
 8002362:	4b1c      	ldr	r3, [pc, #112]	; (80023d4 <rec_i2s_dma_rx_callback+0x80>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d011      	beq.n	8002392 <rec_i2s_dma_rx_callback+0x3e>
		memcpy(wavsram + BUFFSIZE * record_index*10, i2srecbuf1,
 800236e:	4b1a      	ldr	r3, [pc, #104]	; (80023d8 <rec_i2s_dma_rx_callback+0x84>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f242 52e4 	movw	r2, #9700	; 0x25e4
 8002376:	fb02 f303 	mul.w	r3, r2, r3
 800237a:	461a      	mov	r2, r3
 800237c:	4b17      	ldr	r3, [pc, #92]	; (80023dc <rec_i2s_dma_rx_callback+0x88>)
 800237e:	4413      	add	r3, r2
 8002380:	4a17      	ldr	r2, [pc, #92]	; (80023e0 <rec_i2s_dma_rx_callback+0x8c>)
 8002382:	4618      	mov	r0, r3
 8002384:	4611      	mov	r1, r2
 8002386:	f242 53e4 	movw	r3, #9700	; 0x25e4
 800238a:	461a      	mov	r2, r3
 800238c:	f01a fade 	bl	801c94c <memcpy>
 8002390:	e010      	b.n	80023b4 <rec_i2s_dma_rx_callback+0x60>
				sizeof(i2srecbuf1));
	} else {
		memcpy(wavsram + BUFFSIZE* record_index*10, i2srecbuf2,
 8002392:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <rec_i2s_dma_rx_callback+0x84>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f242 52e4 	movw	r2, #9700	; 0x25e4
 800239a:	fb02 f303 	mul.w	r3, r2, r3
 800239e:	461a      	mov	r2, r3
 80023a0:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <rec_i2s_dma_rx_callback+0x88>)
 80023a2:	4413      	add	r3, r2
 80023a4:	4a0f      	ldr	r2, [pc, #60]	; (80023e4 <rec_i2s_dma_rx_callback+0x90>)
 80023a6:	4618      	mov	r0, r3
 80023a8:	4611      	mov	r1, r2
 80023aa:	f242 53e4 	movw	r3, #9700	; 0x25e4
 80023ae:	461a      	mov	r2, r3
 80023b0:	f01a facc 	bl	801c94c <memcpy>
				sizeof(i2srecbuf2));
	}
	record_index += 1;
 80023b4:	4b08      	ldr	r3, [pc, #32]	; (80023d8 <rec_i2s_dma_rx_callback+0x84>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a07      	ldr	r2, [pc, #28]	; (80023d8 <rec_i2s_dma_rx_callback+0x84>)
 80023bc:	6013      	str	r3, [r2, #0]

	if (record_index >= 100)
 80023be:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <rec_i2s_dma_rx_callback+0x84>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b63      	cmp	r3, #99	; 0x63
 80023c4:	dd02      	ble.n	80023cc <rec_i2s_dma_rx_callback+0x78>
		record_index=0;
 80023c6:	4b04      	ldr	r3, [pc, #16]	; (80023d8 <rec_i2s_dma_rx_callback+0x84>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]

}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20002198 	.word	0x20002198
 80023d4:	40026058 	.word	0x40026058
 80023d8:	200021ac 	.word	0x200021ac
 80023dc:	68000000 	.word	0x68000000
 80023e0:	20007d90 	.word	0x20007d90
 80023e4:	200057ac 	.word	0x200057ac

080023e8 <tcp_err2>:

static void tcp_err2(void *arg, err_t err) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	460b      	mov	r3, r1
 80023f2:	70fb      	strb	r3, [r7, #3]

	printf("connect error,!closed by core ");
 80023f4:	4803      	ldr	r0, [pc, #12]	; (8002404 <tcp_err2+0x1c>)
 80023f6:	f01a fb69 	bl	801cacc <iprintf>

}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	0801db8c 	.word	0x0801db8c

08002408 <send_poolsize>:
//		}
//	}
//
//}

void send_poolsize(int index) {
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	esTx->p = pbuf_alloc(PBUF_RAW, BUFFSIZE, PBUF_POOL);
 8002410:	4b18      	ldr	r3, [pc, #96]	; (8002474 <send_poolsize+0x6c>)
 8002412:	681c      	ldr	r4, [r3, #0]
 8002414:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8002418:	f240 31ca 	movw	r1, #970	; 0x3ca
 800241c:	2000      	movs	r0, #0
 800241e:	f010 fbb1 	bl	8012b84 <pbuf_alloc>
 8002422:	4603      	mov	r3, r0
 8002424:	60a3      	str	r3, [r4, #8]
	if (esTx->p != NULL) {
 8002426:	4b13      	ldr	r3, [pc, #76]	; (8002474 <send_poolsize+0x6c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d01d      	beq.n	800246c <send_poolsize+0x64>
	//	pbuf_take(esTx->p, wavsram, BUFFSIZE);
		pbuf_take(esTx->p, wavsram + BUFFSIZE * index, BUFFSIZE);
 8002430:	4b10      	ldr	r3, [pc, #64]	; (8002474 <send_poolsize+0x6c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6898      	ldr	r0, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f240 32ca 	movw	r2, #970	; 0x3ca
 800243c:	fb02 f303 	mul.w	r3, r2, r3
 8002440:	461a      	mov	r2, r3
 8002442:	4b0d      	ldr	r3, [pc, #52]	; (8002478 <send_poolsize+0x70>)
 8002444:	4413      	add	r3, r2
 8002446:	f240 32ca 	movw	r2, #970	; 0x3ca
 800244a:	4619      	mov	r1, r3
 800244c:	f011 f8da 	bl	8013604 <pbuf_take>
		tcp_client_send(pcbTx, esTx);
 8002450:	4b0a      	ldr	r3, [pc, #40]	; (800247c <send_poolsize+0x74>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a07      	ldr	r2, [pc, #28]	; (8002474 <send_poolsize+0x6c>)
 8002456:	6812      	ldr	r2, [r2, #0]
 8002458:	4611      	mov	r1, r2
 800245a:	4618      	mov	r0, r3
 800245c:	f000 f9dd 	bl	800281a <tcp_client_send>
		pbuf_free(esTx->p);
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <send_poolsize+0x6c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	4618      	mov	r0, r3
 8002468:	f010 fe70 	bl	801314c <pbuf_free>
//	} else {
//		tcp_client_send2(pcbTx, i2srecbuf2);
//
//	}

}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	bd90      	pop	{r4, r7, pc}
 8002474:	2000219c 	.word	0x2000219c
 8002478:	68000000 	.word	0x68000000
 800247c:	200021a0 	.word	0x200021a0

08002480 <tcp_client_init>:
 2. connect to the server
 3. start communicating
 */


void tcp_client_init(void) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 8002486:	f012 fcb5 	bl	8014df4 <tcp_new>
 800248a:	6078      	str	r0, [r7, #4]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1,7);
 800248c:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <tcp_client_init+0x84>)
 800248e:	603b      	str	r3, [r7, #0]
	//while(ok!= ERR_OK)

	tcp_connect(tpcb, &destIPADDR, 12345, tcp_client_connected);
 8002490:	4639      	mov	r1, r7
 8002492:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <tcp_client_init+0x88>)
 8002494:	f243 0239 	movw	r2, #12345	; 0x3039
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f011 fd6f 	bl	8013f7c <tcp_connect>
	HAL_Delay(5000);
 800249e:	f241 3088 	movw	r0, #5000	; 0x1388
 80024a2:	f000 faab 	bl	80029fc <HAL_Delay>
	printf("tpc address = %p\r\n,", tpcb);
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4818      	ldr	r0, [pc, #96]	; (800250c <tcp_client_init+0x8c>)
 80024aa:	f01a fb0f 	bl	801cacc <iprintf>

	I2S2_Init(I2S_STANDARD_PHILIPS, I2S_MODE_MASTER_TX, I2S_CPOL_LOW,
 80024ae:	2300      	movs	r3, #0
 80024b0:	2200      	movs	r2, #0
 80024b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024b6:	2000      	movs	r0, #0
 80024b8:	f7fe fcc8 	bl	8000e4c <I2S2_Init>
	I2S_DATAFORMAT_16B);	//飞利浦标�???????,主机发�??,时钟低电平有�???????,16位帧长度
	I2S2_SampleRate_Set(16000);	//设置采样�???????
 80024bc:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 80024c0:	f7fe fd1e 	bl	8000f00 <I2S2_SampleRate_Set>
	I2S2_TX_DMA_Init((uint8_t*) &i2splaybuf[0], (uint8_t*) &i2splaybuf[1], 1); //配置TX DMA
 80024c4:	2201      	movs	r2, #1
 80024c6:	4912      	ldr	r1, [pc, #72]	; (8002510 <tcp_client_init+0x90>)
 80024c8:	4812      	ldr	r0, [pc, #72]	; (8002514 <tcp_client_init+0x94>)
 80024ca:	f7fe fd95 	bl	8000ff8 <I2S2_TX_DMA_Init>
	DMA1_Stream4->CR &= ~(1 << 4);	//关闭传输完成中断(这里不用中断送数�???????)
 80024ce:	4b12      	ldr	r3, [pc, #72]	; (8002518 <tcp_client_init+0x98>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a11      	ldr	r2, [pc, #68]	; (8002518 <tcp_client_init+0x98>)
 80024d4:	f023 0310 	bic.w	r3, r3, #16
 80024d8:	6013      	str	r3, [r2, #0]
	I2S2ext_RX_DMA_Init(i2srecbuf1, i2srecbuf2, BUFFSIZE*5); 		//配置RX DMA
 80024da:	f241 22f2 	movw	r2, #4850	; 0x12f2
 80024de:	490f      	ldr	r1, [pc, #60]	; (800251c <tcp_client_init+0x9c>)
 80024e0:	480f      	ldr	r0, [pc, #60]	; (8002520 <tcp_client_init+0xa0>)
 80024e2:	f7fe fe31 	bl	8001148 <I2S2ext_RX_DMA_Init>
	i2s_rx_callback = rec_i2s_dma_rx_callback;
 80024e6:	4b0f      	ldr	r3, [pc, #60]	; (8002524 <tcp_client_init+0xa4>)
 80024e8:	4a0f      	ldr	r2, [pc, #60]	; (8002528 <tcp_client_init+0xa8>)
 80024ea:	601a      	str	r2, [r3, #0]
	I2S_Play_Start();
 80024ec:	f7fe ffc6 	bl	800147c <I2S_Play_Start>
	I2S_Rec_Start();
 80024f0:	f7fe ffd6 	bl	80014a0 <I2S_Rec_Start>
//	res2 = f_write(&file, wavhead, sizeof(__WaveHeader ), (void*) &write);
//	printf("write wav %d\n", res2);
//	res2=f_open(&wavfile, wavname, FA_READ);
//	printf("open %d\n",res2);

	tcp_err(tpcb, tcp_err2);
 80024f4:	490d      	ldr	r1, [pc, #52]	; (800252c <tcp_client_init+0xac>)
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f012 fcda 	bl	8014eb0 <tcp_err>

}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	0701a8c0 	.word	0x0701a8c0
 8002508:	08002531 	.word	0x08002531
 800250c:	0801dbac 	.word	0x0801dbac
 8002510:	200021b2 	.word	0x200021b2
 8002514:	200021b0 	.word	0x200021b0
 8002518:	40026070 	.word	0x40026070
 800251c:	200057ac 	.word	0x200057ac
 8002520:	20007d90 	.word	0x20007d90
 8002524:	20002418 	.word	0x20002418
 8002528:	08002355 	.word	0x08002355
 800252c:	080023e9 	.word	0x080023e9

08002530 <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	4613      	mov	r3, r2
 800253c:	71fb      	strb	r3, [r7, #7]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	if (err == ERR_OK) {
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d103      	bne.n	800254e <tcp_client_connected+0x1e>
		printf("TCP connection established successfully!\n");
 8002546:	4820      	ldr	r0, [pc, #128]	; (80025c8 <tcp_client_connected+0x98>)
 8002548:	f01a fb5c 	bl	801cc04 <puts>
 800254c:	e005      	b.n	800255a <tcp_client_connected+0x2a>
	} else {
		printf("TCP connection failed with error code: %d\n", err);
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	4619      	mov	r1, r3
 8002554:	481d      	ldr	r0, [pc, #116]	; (80025cc <tcp_client_connected+0x9c>)
 8002556:	f01a fab9 	bl	801cacc <iprintf>
	}

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 800255a:	200c      	movs	r0, #12
 800255c:	f00f fe26 	bl	80121ac <mem_malloc>
 8002560:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d023      	beq.n	80025b0 <tcp_client_connected+0x80>
		es->state = ES_CONNECTED;
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	2200      	movs	r2, #0
 8002578:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 8002580:	6939      	ldr	r1, [r7, #16]
 8002582:	68b8      	ldr	r0, [r7, #8]
 8002584:	f012 fc3e 	bl	8014e04 <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 8002588:	4911      	ldr	r1, [pc, #68]	; (80025d0 <tcp_client_connected+0xa0>)
 800258a:	68b8      	ldr	r0, [r7, #8]
 800258c:	f012 fc4c 	bl	8014e28 <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 8002590:	2200      	movs	r2, #0
 8002592:	4910      	ldr	r1, [pc, #64]	; (80025d4 <tcp_client_connected+0xa4>)
 8002594:	68b8      	ldr	r0, [r7, #8]
 8002596:	f012 fcad 	bl	8014ef4 <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		tcp_sent(newpcb, tcp_client_sent);
 800259a:	490f      	ldr	r1, [pc, #60]	; (80025d8 <tcp_client_connected+0xa8>)
 800259c:	68b8      	ldr	r0, [r7, #8]
 800259e:	f012 fc65 	bl	8014e6c <tcp_sent>
		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 80025a2:	6939      	ldr	r1, [r7, #16]
 80025a4:	68b8      	ldr	r0, [r7, #8]
 80025a6:	f000 f977 	bl	8002898 <tcp_client_handle>

		ret_err = ERR_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	75fb      	strb	r3, [r7, #23]
 80025ae:	e005      	b.n	80025bc <tcp_client_connected+0x8c>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 80025b0:	6939      	ldr	r1, [r7, #16]
 80025b2:	68b8      	ldr	r0, [r7, #8]
 80025b4:	f000 f948 	bl	8002848 <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 80025b8:	23ff      	movs	r3, #255	; 0xff
 80025ba:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 80025bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	0801dbc0 	.word	0x0801dbc0
 80025cc:	0801dbec 	.word	0x0801dbec
 80025d0:	080025dd 	.word	0x080025dd
 80025d4:	08002789 	.word	0x08002789
 80025d8:	080027e1 	.word	0x080027e1

080025dc <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d106      	bne.n	80025fe <tcp_client_recv+0x22>
 80025f0:	4b5a      	ldr	r3, [pc, #360]	; (800275c <tcp_client_recv+0x180>)
 80025f2:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80025f6:	495a      	ldr	r1, [pc, #360]	; (8002760 <tcp_client_recv+0x184>)
 80025f8:	485a      	ldr	r0, [pc, #360]	; (8002764 <tcp_client_recv+0x188>)
 80025fa:	f01a fa67 	bl	801cacc <iprintf>

	es = (struct tcp_client_struct*) arg;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	613b      	str	r3, [r7, #16]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10d      	bne.n	8002624 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	2203      	movs	r2, #3
 800260c:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d103      	bne.n	800261e <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 8002616:	6939      	ldr	r1, [r7, #16]
 8002618:	68b8      	ldr	r0, [r7, #8]
 800261a:	f000 f915 	bl	8002848 <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	75fb      	strb	r3, [r7, #23]
 8002622:	e095      	b.n	8002750 <tcp_client_recv+0x174>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 8002624:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00b      	beq.n	8002644 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d005      	beq.n	800263e <tcp_client_recv+0x62>
			es->p = NULL;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2200      	movs	r2, #0
 8002636:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f010 fd87 	bl	801314c <pbuf_free>
		}
		ret_err = err;
 800263e:	78fb      	ldrb	r3, [r7, #3]
 8002640:	75fb      	strb	r3, [r7, #23]
 8002642:	e085      	b.n	8002750 <tcp_client_recv+0x174>
	} else if (es->state == ES_CONNECTED) {
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d160      	bne.n	800270e <tcp_client_recv+0x132>
		//printf("1111------->\n");

    	//f_read(&wavfile, wavsram,BUFFSIZE,(void *)&write);


			while(a1>b1){
 800264c:	e002      	b.n	8002654 <tcp_client_recv+0x78>
				HAL_Delay(10);
 800264e:	200a      	movs	r0, #10
 8002650:	f000 f9d4 	bl	80029fc <HAL_Delay>
			while(a1>b1){
 8002654:	4b44      	ldr	r3, [pc, #272]	; (8002768 <tcp_client_recv+0x18c>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b44      	ldr	r3, [pc, #272]	; (800276c <tcp_client_recv+0x190>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	429a      	cmp	r2, r3
 800265e:	dcf6      	bgt.n	800264e <tcp_client_recv+0x72>
			}

	//	printf("server_index %d record%d\n",server_index, record_index);
		send_poolsize(current_index);
 8002660:	4b43      	ldr	r3, [pc, #268]	; (8002770 <tcp_client_recv+0x194>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff fecf 	bl	8002408 <send_poolsize>
		server_index+=1;
 800266a:	4b42      	ldr	r3, [pc, #264]	; (8002774 <tcp_client_recv+0x198>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3301      	adds	r3, #1
 8002670:	4a40      	ldr	r2, [pc, #256]	; (8002774 <tcp_client_recv+0x198>)
 8002672:	6013      	str	r3, [r2, #0]
		a1+=1;
 8002674:	4b3c      	ldr	r3, [pc, #240]	; (8002768 <tcp_client_recv+0x18c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	3301      	adds	r3, #1
 800267a:	4a3b      	ldr	r2, [pc, #236]	; (8002768 <tcp_client_recv+0x18c>)
 800267c:	6013      	str	r3, [r2, #0]
		if (server_index >= 1000)
 800267e:	4b3d      	ldr	r3, [pc, #244]	; (8002774 <tcp_client_recv+0x198>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002686:	db02      	blt.n	800268e <tcp_client_recv+0xb2>
			server_index = 0;
 8002688:	4b3a      	ldr	r3, [pc, #232]	; (8002774 <tcp_client_recv+0x198>)
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
		current_index+=1;
 800268e:	4b38      	ldr	r3, [pc, #224]	; (8002770 <tcp_client_recv+0x194>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	3301      	adds	r3, #1
 8002694:	4a36      	ldr	r2, [pc, #216]	; (8002770 <tcp_client_recv+0x194>)
 8002696:	6013      	str	r3, [r2, #0]
		if(current_index==current_end){
 8002698:	4b35      	ldr	r3, [pc, #212]	; (8002770 <tcp_client_recv+0x194>)
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4b36      	ldr	r3, [pc, #216]	; (8002778 <tcp_client_recv+0x19c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d128      	bne.n	80026f6 <tcp_client_recv+0x11a>
			printf("====\n");
 80026a4:	4835      	ldr	r0, [pc, #212]	; (800277c <tcp_client_recv+0x1a0>)
 80026a6:	f01a faad 	bl	801cc04 <puts>

			if(record_index==0){
 80026aa:	4b35      	ldr	r3, [pc, #212]	; (8002780 <tcp_client_recv+0x1a4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d109      	bne.n	80026c6 <tcp_client_recv+0xea>
				current_index=99*10;
 80026b2:	4b2f      	ldr	r3, [pc, #188]	; (8002770 <tcp_client_recv+0x194>)
 80026b4:	f240 32de 	movw	r2, #990	; 0x3de
 80026b8:	601a      	str	r2, [r3, #0]
								current_end=current_index+10;
 80026ba:	4b2d      	ldr	r3, [pc, #180]	; (8002770 <tcp_client_recv+0x194>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	330a      	adds	r3, #10
 80026c0:	4a2d      	ldr	r2, [pc, #180]	; (8002778 <tcp_client_recv+0x19c>)
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	e017      	b.n	80026f6 <tcp_client_recv+0x11a>
			}else{
				current_index=(record_index-1)*10;
 80026c6:	4b2e      	ldr	r3, [pc, #184]	; (8002780 <tcp_client_recv+0x1a4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	1e5a      	subs	r2, r3, #1
 80026cc:	4613      	mov	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	4413      	add	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	461a      	mov	r2, r3
 80026d6:	4b26      	ldr	r3, [pc, #152]	; (8002770 <tcp_client_recv+0x194>)
 80026d8:	601a      	str	r2, [r3, #0]
				current_end=current_index+10;
 80026da:	4b25      	ldr	r3, [pc, #148]	; (8002770 <tcp_client_recv+0x194>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	330a      	adds	r3, #10
 80026e0:	4a25      	ldr	r2, [pc, #148]	; (8002778 <tcp_client_recv+0x19c>)
 80026e2:	6013      	str	r3, [r2, #0]
				printf("====%d,%d,%d\n",current_index,current_end,record_index);
 80026e4:	4b22      	ldr	r3, [pc, #136]	; (8002770 <tcp_client_recv+0x194>)
 80026e6:	6819      	ldr	r1, [r3, #0]
 80026e8:	4b23      	ldr	r3, [pc, #140]	; (8002778 <tcp_client_recv+0x19c>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4b24      	ldr	r3, [pc, #144]	; (8002780 <tcp_client_recv+0x1a4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4824      	ldr	r0, [pc, #144]	; (8002784 <tcp_client_recv+0x1a8>)
 80026f2:	f01a f9eb 	bl	801cacc <iprintf>
//
//			server_direction=-server_direction;
//		}

		/* Acknowledge the received data */
		tcp_recved(tpcb, p->tot_len);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	891b      	ldrh	r3, [r3, #8]
 80026fa:	4619      	mov	r1, r3
 80026fc:	68b8      	ldr	r0, [r7, #8]
 80026fe:	f011 fba5 	bl	8013e4c <tcp_recved>

		/* handle the received data */
		pbuf_free(p);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f010 fd22 	bl	801314c <pbuf_free>

		ret_err = ERR_OK;
 8002708:	2300      	movs	r3, #0
 800270a:	75fb      	strb	r3, [r7, #23]
 800270c:	e020      	b.n	8002750 <tcp_client_recv+0x174>
	} else if (es->state == ES_CLOSING) {
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b03      	cmp	r3, #3
 8002714:	d10e      	bne.n	8002734 <tcp_client_recv+0x158>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	891b      	ldrh	r3, [r3, #8]
 800271a:	4619      	mov	r1, r3
 800271c:	68b8      	ldr	r0, [r7, #8]
 800271e:	f011 fb95 	bl	8013e4c <tcp_recved>
		es->p = NULL;
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	2200      	movs	r2, #0
 8002726:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f010 fd0f 	bl	801314c <pbuf_free>
		ret_err = ERR_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	75fb      	strb	r3, [r7, #23]
 8002732:	e00d      	b.n	8002750 <tcp_client_recv+0x174>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	891b      	ldrh	r3, [r3, #8]
 8002738:	4619      	mov	r1, r3
 800273a:	68b8      	ldr	r0, [r7, #8]
 800273c:	f011 fb86 	bl	8013e4c <tcp_recved>
		es->p = NULL;
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f010 fd00 	bl	801314c <pbuf_free>
		ret_err = ERR_OK;
 800274c:	2300      	movs	r3, #0
 800274e:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002750:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	0801dc18 	.word	0x0801dc18
 8002760:	0801dc34 	.word	0x0801dc34
 8002764:	0801dc40 	.word	0x0801dc40
 8002768:	20002194 	.word	0x20002194
 800276c:	20002198 	.word	0x20002198
 8002770:	200021a8 	.word	0x200021a8
 8002774:	200021a4 	.word	0x200021a4
 8002778:	20000090 	.word	0x20000090
 800277c:	0801dc68 	.word	0x0801dc68
 8002780:	200021ac 	.word	0x200021ac
 8002784:	0801dc70 	.word	0x0801dc70

08002788 <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d013      	beq.n	80027c4 <tcp_client_poll+0x3c>
		if (es->p != NULL) {
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d004      	beq.n	80027ae <tcp_client_poll+0x26>
			// tcp_sent has already been initialized in the beginning.
			tcp_sent(tpcb, tcp_client_sent);
 80027a4:	490d      	ldr	r1, [pc, #52]	; (80027dc <tcp_client_poll+0x54>)
 80027a6:	6838      	ldr	r0, [r7, #0]
 80027a8:	f012 fb60 	bl	8014e6c <tcp_sent>
 80027ac:	e007      	b.n	80027be <tcp_client_poll+0x36>
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	d103      	bne.n	80027be <tcp_client_poll+0x36>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 80027b6:	68b9      	ldr	r1, [r7, #8]
 80027b8:	6838      	ldr	r0, [r7, #0]
 80027ba:	f000 f845 	bl	8002848 <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	73fb      	strb	r3, [r7, #15]
 80027c2:	e004      	b.n	80027ce <tcp_client_poll+0x46>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 80027c4:	6838      	ldr	r0, [r7, #0]
 80027c6:	f011 fadb 	bl	8013d80 <tcp_abort>
		ret_err = ERR_ABRT;
 80027ca:	23f3      	movs	r3, #243	; 0xf3
 80027cc:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 80027ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	080027e1 	.word	0x080027e1

080027e0 <tcp_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
 */
static err_t tcp_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	4613      	mov	r3, r2
 80027ec:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);
	//	HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_9);

	es = (struct tcp_client_struct*) arg;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2200      	movs	r2, #0
 80027f6:	705a      	strb	r2, [r3, #1]

	if (es->p != NULL) {
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d107      	bne.n	8002810 <tcp_client_sent+0x30>
		// tcp_sent has already been initialized in the beginning.
		/* still got pbufs to send */
//    tcp_client_send(tpcb, es);
	} else {
		/* if no more data to send and client closed connection*/
		if (es->state == ES_CLOSING)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b03      	cmp	r3, #3
 8002806:	d103      	bne.n	8002810 <tcp_client_sent+0x30>
			tcp_client_connection_close(tpcb, es);
 8002808:	6979      	ldr	r1, [r7, #20]
 800280a:	68b8      	ldr	r0, [r7, #8]
 800280c:	f000 f81c 	bl	8002848 <tcp_client_connection_close>
	}
	return ERR_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <tcp_client_send>:

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb, struct tcp_client_struct *es) {
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
 8002822:	6039      	str	r1, [r7, #0]
	struct pbuf *ptr;

	/* get pointer on pbuf from es structure */
	ptr = es->p;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	60fb      	str	r3, [r7, #12]

	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6859      	ldr	r1, [r3, #4]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	895a      	ldrh	r2, [r3, #10]
 8002832:	2301      	movs	r3, #1
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f015 fa0f 	bl	8017c58 <tcp_write>

	tcp_output(tpcb);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f015 fff8 	bl	8018830 <tcp_output>
	//tcp_recved(tpcb, ptr->tot_len);

}
 8002840:	bf00      	nop
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <tcp_client_connection_close>:
	//tcp_recved(tpcb, ptr->tot_len);

}

static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 8002852:	2100      	movs	r1, #0
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f012 fad5 	bl	8014e04 <tcp_arg>
	tcp_sent(tpcb, NULL);
 800285a:	2100      	movs	r1, #0
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f012 fb05 	bl	8014e6c <tcp_sent>
	tcp_recv(tpcb, NULL);
 8002862:	2100      	movs	r1, #0
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f012 fadf 	bl	8014e28 <tcp_recv>
	tcp_err(tpcb, NULL);
 800286a:	2100      	movs	r1, #0
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f012 fb1f 	bl	8014eb0 <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 8002872:	2200      	movs	r2, #0
 8002874:	2100      	movs	r1, #0
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f012 fb3c 	bl	8014ef4 <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <tcp_client_connection_close+0x40>
		mem_free(es);
 8002882:	6838      	ldr	r0, [r7, #0]
 8002884:	f00f fb26 	bl	8011ed4 <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f011 f98f 	bl	8013bac <tcp_close>
}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 80028a2:	4a06      	ldr	r2, [pc, #24]	; (80028bc <tcp_client_handle+0x24>)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 80028a8:	4a05      	ldr	r2, [pc, #20]	; (80028c0 <tcp_client_handle+0x28>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6013      	str	r3, [r2, #0]

}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	2000219c 	.word	0x2000219c
 80028c0:	200021a0 	.word	0x200021a0

080028c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028c8:	480d      	ldr	r0, [pc, #52]	; (8002900 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028ca:	490e      	ldr	r1, [pc, #56]	; (8002904 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028cc:	4a0e      	ldr	r2, [pc, #56]	; (8002908 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028d0:	e002      	b.n	80028d8 <LoopCopyDataInit>

080028d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028d6:	3304      	adds	r3, #4

080028d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028dc:	d3f9      	bcc.n	80028d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028de:	4a0b      	ldr	r2, [pc, #44]	; (800290c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028e0:	4c0b      	ldr	r4, [pc, #44]	; (8002910 <LoopFillZerobss+0x26>)
  movs r3, #0
 80028e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028e4:	e001      	b.n	80028ea <LoopFillZerobss>

080028e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028e8:	3204      	adds	r2, #4

080028ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028ec:	d3fb      	bcc.n	80028e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028ee:	f7ff fd1f 	bl	8002330 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028f2:	f019 ffe9 	bl	801c8c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028f6:	f7fe fdf7 	bl	80014e8 <main>
  bx  lr    
 80028fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002904:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8002908:	08097914 	.word	0x08097914
  ldr r2, =_sbss
 800290c:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8002910:	2001dc70 	.word	0x2001dc70

08002914 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002914:	e7fe      	b.n	8002914 <ADC_IRQHandler>
	...

08002918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800291c:	4b0e      	ldr	r3, [pc, #56]	; (8002958 <HAL_Init+0x40>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a0d      	ldr	r2, [pc, #52]	; (8002958 <HAL_Init+0x40>)
 8002922:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002926:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002928:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <HAL_Init+0x40>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0a      	ldr	r2, [pc, #40]	; (8002958 <HAL_Init+0x40>)
 800292e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002932:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002934:	4b08      	ldr	r3, [pc, #32]	; (8002958 <HAL_Init+0x40>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a07      	ldr	r2, [pc, #28]	; (8002958 <HAL_Init+0x40>)
 800293a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800293e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002940:	2003      	movs	r0, #3
 8002942:	f000 f94f 	bl	8002be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002946:	200f      	movs	r0, #15
 8002948:	f000 f808 	bl	800295c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800294c:	f7ff f8dc 	bl	8001b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	40023c00 	.word	0x40023c00

0800295c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002964:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <HAL_InitTick+0x54>)
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	4b12      	ldr	r3, [pc, #72]	; (80029b4 <HAL_InitTick+0x58>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002972:	fbb3 f3f1 	udiv	r3, r3, r1
 8002976:	fbb2 f3f3 	udiv	r3, r2, r3
 800297a:	4618      	mov	r0, r3
 800297c:	f000 f967 	bl	8002c4e <HAL_SYSTICK_Config>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e00e      	b.n	80029a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b0f      	cmp	r3, #15
 800298e:	d80a      	bhi.n	80029a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002990:	2200      	movs	r2, #0
 8002992:	6879      	ldr	r1, [r7, #4]
 8002994:	f04f 30ff 	mov.w	r0, #4294967295
 8002998:	f000 f92f 	bl	8002bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800299c:	4a06      	ldr	r2, [pc, #24]	; (80029b8 <HAL_InitTick+0x5c>)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
 80029a4:	e000      	b.n	80029a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	2000008c 	.word	0x2000008c
 80029b4:	20000098 	.word	0x20000098
 80029b8:	20000094 	.word	0x20000094

080029bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029c0:	4b06      	ldr	r3, [pc, #24]	; (80029dc <HAL_IncTick+0x20>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	461a      	mov	r2, r3
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_IncTick+0x24>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4413      	add	r3, r2
 80029cc:	4a04      	ldr	r2, [pc, #16]	; (80029e0 <HAL_IncTick+0x24>)
 80029ce:	6013      	str	r3, [r2, #0]
}
 80029d0:	bf00      	nop
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	20000098 	.word	0x20000098
 80029e0:	2000b3b8 	.word	0x2000b3b8

080029e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  return uwTick;
 80029e8:	4b03      	ldr	r3, [pc, #12]	; (80029f8 <HAL_GetTick+0x14>)
 80029ea:	681b      	ldr	r3, [r3, #0]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	2000b3b8 	.word	0x2000b3b8

080029fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a04:	f7ff ffee 	bl	80029e4 <HAL_GetTick>
 8002a08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a14:	d005      	beq.n	8002a22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a16:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <HAL_Delay+0x44>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4413      	add	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a22:	bf00      	nop
 8002a24:	f7ff ffde 	bl	80029e4 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d8f7      	bhi.n	8002a24 <HAL_Delay+0x28>
  {
  }
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000098 	.word	0x20000098

08002a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a54:	4b0c      	ldr	r3, [pc, #48]	; (8002a88 <__NVIC_SetPriorityGrouping+0x44>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a60:	4013      	ands	r3, r2
 8002a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a76:	4a04      	ldr	r2, [pc, #16]	; (8002a88 <__NVIC_SetPriorityGrouping+0x44>)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	60d3      	str	r3, [r2, #12]
}
 8002a7c:	bf00      	nop
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	e000ed00 	.word	0xe000ed00

08002a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a90:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	0a1b      	lsrs	r3, r3, #8
 8002a96:	f003 0307 	and.w	r3, r3, #7
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	db0b      	blt.n	8002ad2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	f003 021f 	and.w	r2, r3, #31
 8002ac0:	4907      	ldr	r1, [pc, #28]	; (8002ae0 <__NVIC_EnableIRQ+0x38>)
 8002ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac6:	095b      	lsrs	r3, r3, #5
 8002ac8:	2001      	movs	r0, #1
 8002aca:	fa00 f202 	lsl.w	r2, r0, r2
 8002ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	e000e100 	.word	0xe000e100

08002ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	6039      	str	r1, [r7, #0]
 8002aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	db0a      	blt.n	8002b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	490c      	ldr	r1, [pc, #48]	; (8002b30 <__NVIC_SetPriority+0x4c>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	0112      	lsls	r2, r2, #4
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	440b      	add	r3, r1
 8002b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b0c:	e00a      	b.n	8002b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	4908      	ldr	r1, [pc, #32]	; (8002b34 <__NVIC_SetPriority+0x50>)
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	f003 030f 	and.w	r3, r3, #15
 8002b1a:	3b04      	subs	r3, #4
 8002b1c:	0112      	lsls	r2, r2, #4
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	440b      	add	r3, r1
 8002b22:	761a      	strb	r2, [r3, #24]
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	e000e100 	.word	0xe000e100
 8002b34:	e000ed00 	.word	0xe000ed00

08002b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b089      	sub	sp, #36	; 0x24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	f1c3 0307 	rsb	r3, r3, #7
 8002b52:	2b04      	cmp	r3, #4
 8002b54:	bf28      	it	cs
 8002b56:	2304      	movcs	r3, #4
 8002b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	3304      	adds	r3, #4
 8002b5e:	2b06      	cmp	r3, #6
 8002b60:	d902      	bls.n	8002b68 <NVIC_EncodePriority+0x30>
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3b03      	subs	r3, #3
 8002b66:	e000      	b.n	8002b6a <NVIC_EncodePriority+0x32>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43da      	mvns	r2, r3
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b80:	f04f 31ff 	mov.w	r1, #4294967295
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	fa01 f303 	lsl.w	r3, r1, r3
 8002b8a:	43d9      	mvns	r1, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b90:	4313      	orrs	r3, r2
         );
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3724      	adds	r7, #36	; 0x24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
	...

08002ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bb0:	d301      	bcc.n	8002bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e00f      	b.n	8002bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <SysTick_Config+0x40>)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bbe:	210f      	movs	r1, #15
 8002bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc4:	f7ff ff8e 	bl	8002ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <SysTick_Config+0x40>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bce:	4b04      	ldr	r3, [pc, #16]	; (8002be0 <SysTick_Config+0x40>)
 8002bd0:	2207      	movs	r2, #7
 8002bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	e000e010 	.word	0xe000e010

08002be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f7ff ff29 	bl	8002a44 <__NVIC_SetPriorityGrouping>
}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b086      	sub	sp, #24
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	4603      	mov	r3, r0
 8002c02:	60b9      	str	r1, [r7, #8]
 8002c04:	607a      	str	r2, [r7, #4]
 8002c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c0c:	f7ff ff3e 	bl	8002a8c <__NVIC_GetPriorityGrouping>
 8002c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	68b9      	ldr	r1, [r7, #8]
 8002c16:	6978      	ldr	r0, [r7, #20]
 8002c18:	f7ff ff8e 	bl	8002b38 <NVIC_EncodePriority>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c22:	4611      	mov	r1, r2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff5d 	bl	8002ae4 <__NVIC_SetPriority>
}
 8002c2a:	bf00      	nop
 8002c2c:	3718      	adds	r7, #24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	4603      	mov	r3, r0
 8002c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff31 	bl	8002aa8 <__NVIC_EnableIRQ>
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7ff ffa2 	bl	8002ba0 <SysTick_Config>
 8002c5c:	4603      	mov	r3, r0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
	...

08002c68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b086      	sub	sp, #24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c74:	f7ff feb6 	bl	80029e4 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e099      	b.n	8002db8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2202      	movs	r2, #2
 8002c88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0201 	bic.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ca4:	e00f      	b.n	8002cc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ca6:	f7ff fe9d 	bl	80029e4 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b05      	cmp	r3, #5
 8002cb2:	d908      	bls.n	8002cc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2203      	movs	r2, #3
 8002cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e078      	b.n	8002db8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1e8      	bne.n	8002ca6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	4b38      	ldr	r3, [pc, #224]	; (8002dc0 <HAL_DMA_Init+0x158>)
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d107      	bne.n	8002d30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f023 0307 	bic.w	r3, r3, #7
 8002d46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d117      	bne.n	8002d8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00e      	beq.n	8002d8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 fab7 	bl	80032e0 <DMA_CheckFifoParam>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d008      	beq.n	8002d8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2240      	movs	r2, #64	; 0x40
 8002d7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d86:	2301      	movs	r3, #1
 8002d88:	e016      	b.n	8002db8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 fa6e 	bl	8003274 <DMA_CalcBaseAndBitshift>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da0:	223f      	movs	r2, #63	; 0x3f
 8002da2:	409a      	lsls	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3718      	adds	r7, #24
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	f010803f 	.word	0xf010803f

08002dc4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e050      	b.n	8002e78 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d101      	bne.n	8002de6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002de2:	2302      	movs	r3, #2
 8002de4:	e048      	b.n	8002e78 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0201 	bic.w	r2, r2, #1
 8002df4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2200      	movs	r2, #0
 8002e04:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2221      	movs	r2, #33	; 0x21
 8002e24:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa24 	bl	8003274 <DMA_CalcBaseAndBitshift>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e58:	223f      	movs	r2, #63	; 0x3f
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e8e:	f7ff fda9 	bl	80029e4 <HAL_GetTick>
 8002e92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d008      	beq.n	8002eb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2280      	movs	r2, #128	; 0x80
 8002ea4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e052      	b.n	8002f58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0216 	bic.w	r2, r2, #22
 8002ec0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	695a      	ldr	r2, [r3, #20]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ed0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d103      	bne.n	8002ee2 <HAL_DMA_Abort+0x62>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d007      	beq.n	8002ef2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0208 	bic.w	r2, r2, #8
 8002ef0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0201 	bic.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f02:	e013      	b.n	8002f2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f04:	f7ff fd6e 	bl	80029e4 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d90c      	bls.n	8002f2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2220      	movs	r2, #32
 8002f16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e015      	b.n	8002f58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e4      	bne.n	8002f04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3e:	223f      	movs	r2, #63	; 0x3f
 8002f40:	409a      	lsls	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f6c:	4b92      	ldr	r3, [pc, #584]	; (80031b8 <HAL_DMA_IRQHandler+0x258>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a92      	ldr	r2, [pc, #584]	; (80031bc <HAL_DMA_IRQHandler+0x25c>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	0a9b      	lsrs	r3, r3, #10
 8002f78:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8a:	2208      	movs	r2, #8
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d01a      	beq.n	8002fcc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d013      	beq.n	8002fcc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0204 	bic.w	r2, r2, #4
 8002fb2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb8:	2208      	movs	r2, #8
 8002fba:	409a      	lsls	r2, r3
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc4:	f043 0201 	orr.w	r2, r3, #1
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	409a      	lsls	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d012      	beq.n	8003002 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fee:	2201      	movs	r2, #1
 8002ff0:	409a      	lsls	r2, r3
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ffa:	f043 0202 	orr.w	r2, r3, #2
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003006:	2204      	movs	r2, #4
 8003008:	409a      	lsls	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	4013      	ands	r3, r2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d012      	beq.n	8003038 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00b      	beq.n	8003038 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003024:	2204      	movs	r2, #4
 8003026:	409a      	lsls	r2, r3
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003030:	f043 0204 	orr.w	r2, r3, #4
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303c:	2210      	movs	r2, #16
 800303e:	409a      	lsls	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4013      	ands	r3, r2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d043      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0308 	and.w	r3, r3, #8
 8003052:	2b00      	cmp	r3, #0
 8003054:	d03c      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305a:	2210      	movs	r2, #16
 800305c:	409a      	lsls	r2, r3
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d018      	beq.n	80030a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d108      	bne.n	8003090 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	2b00      	cmp	r3, #0
 8003084:	d024      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	4798      	blx	r3
 800308e:	e01f      	b.n	80030d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003094:	2b00      	cmp	r3, #0
 8003096:	d01b      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	4798      	blx	r3
 80030a0:	e016      	b.n	80030d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d107      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0208 	bic.w	r2, r2, #8
 80030be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d4:	2220      	movs	r2, #32
 80030d6:	409a      	lsls	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 808e 	beq.w	80031fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 8086 	beq.w	80031fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f6:	2220      	movs	r2, #32
 80030f8:	409a      	lsls	r2, r3
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b05      	cmp	r3, #5
 8003108:	d136      	bne.n	8003178 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 0216 	bic.w	r2, r2, #22
 8003118:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	695a      	ldr	r2, [r3, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003128:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d103      	bne.n	800313a <HAL_DMA_IRQHandler+0x1da>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003136:	2b00      	cmp	r3, #0
 8003138:	d007      	beq.n	800314a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0208 	bic.w	r2, r2, #8
 8003148:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314e:	223f      	movs	r2, #63	; 0x3f
 8003150:	409a      	lsls	r2, r3
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800316a:	2b00      	cmp	r3, #0
 800316c:	d07d      	beq.n	800326a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	4798      	blx	r3
        }
        return;
 8003176:	e078      	b.n	800326a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d01c      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d108      	bne.n	80031a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003198:	2b00      	cmp	r3, #0
 800319a:	d030      	beq.n	80031fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	4798      	blx	r3
 80031a4:	e02b      	b.n	80031fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d027      	beq.n	80031fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
 80031b6:	e022      	b.n	80031fe <HAL_DMA_IRQHandler+0x29e>
 80031b8:	2000008c 	.word	0x2000008c
 80031bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10f      	bne.n	80031ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0210 	bic.w	r2, r2, #16
 80031dc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003202:	2b00      	cmp	r3, #0
 8003204:	d032      	beq.n	800326c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d022      	beq.n	8003258 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2205      	movs	r2, #5
 8003216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0201 	bic.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	3301      	adds	r3, #1
 800322e:	60bb      	str	r3, [r7, #8]
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	429a      	cmp	r2, r3
 8003234:	d307      	bcc.n	8003246 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1f2      	bne.n	800322a <HAL_DMA_IRQHandler+0x2ca>
 8003244:	e000      	b.n	8003248 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003246:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325c:	2b00      	cmp	r3, #0
 800325e:	d005      	beq.n	800326c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	4798      	blx	r3
 8003268:	e000      	b.n	800326c <HAL_DMA_IRQHandler+0x30c>
        return;
 800326a:	bf00      	nop
    }
  }
}
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop

08003274 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	3b10      	subs	r3, #16
 8003284:	4a14      	ldr	r2, [pc, #80]	; (80032d8 <DMA_CalcBaseAndBitshift+0x64>)
 8003286:	fba2 2303 	umull	r2, r3, r2, r3
 800328a:	091b      	lsrs	r3, r3, #4
 800328c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800328e:	4a13      	ldr	r2, [pc, #76]	; (80032dc <DMA_CalcBaseAndBitshift+0x68>)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4413      	add	r3, r2
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d909      	bls.n	80032b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032aa:	f023 0303 	bic.w	r3, r3, #3
 80032ae:	1d1a      	adds	r2, r3, #4
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	659a      	str	r2, [r3, #88]	; 0x58
 80032b4:	e007      	b.n	80032c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032be:	f023 0303 	bic.w	r3, r3, #3
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	aaaaaaab 	.word	0xaaaaaaab
 80032dc:	080976b8 	.word	0x080976b8

080032e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d11f      	bne.n	800333a <DMA_CheckFifoParam+0x5a>
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d856      	bhi.n	80033ae <DMA_CheckFifoParam+0xce>
 8003300:	a201      	add	r2, pc, #4	; (adr r2, 8003308 <DMA_CheckFifoParam+0x28>)
 8003302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003306:	bf00      	nop
 8003308:	08003319 	.word	0x08003319
 800330c:	0800332b 	.word	0x0800332b
 8003310:	08003319 	.word	0x08003319
 8003314:	080033af 	.word	0x080033af
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d046      	beq.n	80033b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003328:	e043      	b.n	80033b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003332:	d140      	bne.n	80033b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003338:	e03d      	b.n	80033b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003342:	d121      	bne.n	8003388 <DMA_CheckFifoParam+0xa8>
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2b03      	cmp	r3, #3
 8003348:	d837      	bhi.n	80033ba <DMA_CheckFifoParam+0xda>
 800334a:	a201      	add	r2, pc, #4	; (adr r2, 8003350 <DMA_CheckFifoParam+0x70>)
 800334c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003350:	08003361 	.word	0x08003361
 8003354:	08003367 	.word	0x08003367
 8003358:	08003361 	.word	0x08003361
 800335c:	08003379 	.word	0x08003379
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	73fb      	strb	r3, [r7, #15]
      break;
 8003364:	e030      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d025      	beq.n	80033be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003376:	e022      	b.n	80033be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003380:	d11f      	bne.n	80033c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003386:	e01c      	b.n	80033c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d903      	bls.n	8003396 <DMA_CheckFifoParam+0xb6>
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d003      	beq.n	800339c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003394:	e018      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	73fb      	strb	r3, [r7, #15]
      break;
 800339a:	e015      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00e      	beq.n	80033c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]
      break;
 80033ac:	e00b      	b.n	80033c6 <DMA_CheckFifoParam+0xe6>
      break;
 80033ae:	bf00      	nop
 80033b0:	e00a      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      break;
 80033b2:	bf00      	nop
 80033b4:	e008      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      break;
 80033b6:	bf00      	nop
 80033b8:	e006      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      break;
 80033ba:	bf00      	nop
 80033bc:	e004      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      break;
 80033be:	bf00      	nop
 80033c0:	e002      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80033c2:	bf00      	nop
 80033c4:	e000      	b.n	80033c8 <DMA_CheckFifoParam+0xe8>
      break;
 80033c6:	bf00      	nop
    }
  } 
  
  return status; 
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop

080033d8 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033e6:	2300      	movs	r3, #0
 80033e8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b80      	cmp	r3, #128	; 0x80
 80033f0:	d106      	bne.n	8003400 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033f8:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
 80033fe:	e031      	b.n	8003464 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_DMAEx_MultiBufferStart+0x36>
 800340a:	2302      	movs	r3, #2
 800340c:	e02b      	b.n	8003466 <HAL_DMAEx_MultiBufferStart+0x8e>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b01      	cmp	r3, #1
 8003420:	d11e      	bne.n	8003460 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2202      	movs	r2, #2
 8003426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003438:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	68b9      	ldr	r1, [r7, #8]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f001 f959 	bl	8004700 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f042 0201 	orr.w	r2, r2, #1
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	e001      	b.n	8003464 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003460:	2302      	movs	r3, #2
 8003462:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003464:	7dfb      	ldrb	r3, [r7, #23]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
 800347c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b80      	cmp	r3, #128	; 0x80
 8003488:	d106      	bne.n	8003498 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003490:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	f001 b913 	b.w	80046be <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349c:	2b00      	cmp	r3, #0
 800349e:	d007      	beq.n	80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d105      	bne.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2240      	movs	r2, #64	; 0x40
 80034b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	f001 b901 	b.w	80046be <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d102      	bne.n	80034cc <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 80034c6:	2302      	movs	r3, #2
 80034c8:	f001 b8f9 	b.w	80046be <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	f041 80e7 	bne.w	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2202      	movs	r2, #2
 80034e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80034fe:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f001 f8f6 	bl	8004700 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	461a      	mov	r2, r3
 800351a:	4b99      	ldr	r3, [pc, #612]	; (8003780 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800351c:	429a      	cmp	r2, r3
 800351e:	d960      	bls.n	80035e2 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a97      	ldr	r2, [pc, #604]	; (8003784 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d057      	beq.n	80035da <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a96      	ldr	r2, [pc, #600]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d050      	beq.n	80035d6 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a94      	ldr	r2, [pc, #592]	; (800378c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d049      	beq.n	80035d2 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a93      	ldr	r2, [pc, #588]	; (8003790 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d042      	beq.n	80035ce <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a91      	ldr	r2, [pc, #580]	; (8003794 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d03a      	beq.n	80035c8 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a90      	ldr	r2, [pc, #576]	; (8003798 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d032      	beq.n	80035c2 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a8e      	ldr	r2, [pc, #568]	; (800379c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d02a      	beq.n	80035bc <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a8d      	ldr	r2, [pc, #564]	; (80037a0 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d022      	beq.n	80035b6 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a8b      	ldr	r2, [pc, #556]	; (80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d01a      	beq.n	80035b0 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a8a      	ldr	r2, [pc, #552]	; (80037a8 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d012      	beq.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a88      	ldr	r2, [pc, #544]	; (80037ac <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d00a      	beq.n	80035a4 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a87      	ldr	r2, [pc, #540]	; (80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d102      	bne.n	800359e <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003598:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800359c:	e01e      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800359e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80035a2:	e01b      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035a8:	e018      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035ae:	e015      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035b4:	e012      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035ba:	e00f      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035c0:	e00c      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035c6:	e009      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035cc:	e006      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035ce:	2320      	movs	r3, #32
 80035d0:	e004      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035d2:	2320      	movs	r3, #32
 80035d4:	e002      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035d6:	2320      	movs	r3, #32
 80035d8:	e000      	b.n	80035dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80035da:	2320      	movs	r3, #32
 80035dc:	4a75      	ldr	r2, [pc, #468]	; (80037b4 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80035de:	60d3      	str	r3, [r2, #12]
 80035e0:	e150      	b.n	8003884 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	461a      	mov	r2, r3
 80035e8:	4b73      	ldr	r3, [pc, #460]	; (80037b8 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d960      	bls.n	80036b0 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a64      	ldr	r2, [pc, #400]	; (8003784 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d057      	beq.n	80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a62      	ldr	r2, [pc, #392]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d050      	beq.n	80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a61      	ldr	r2, [pc, #388]	; (800378c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d049      	beq.n	80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a5f      	ldr	r2, [pc, #380]	; (8003790 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d042      	beq.n	800369c <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a5e      	ldr	r2, [pc, #376]	; (8003794 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d03a      	beq.n	8003696 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a5c      	ldr	r2, [pc, #368]	; (8003798 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d032      	beq.n	8003690 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a5b      	ldr	r2, [pc, #364]	; (800379c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d02a      	beq.n	800368a <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a59      	ldr	r2, [pc, #356]	; (80037a0 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d022      	beq.n	8003684 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a58      	ldr	r2, [pc, #352]	; (80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d01a      	beq.n	800367e <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a56      	ldr	r2, [pc, #344]	; (80037a8 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d012      	beq.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a55      	ldr	r2, [pc, #340]	; (80037ac <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d00a      	beq.n	8003672 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a53      	ldr	r2, [pc, #332]	; (80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d102      	bne.n	800366c <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8003666:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800366a:	e01e      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800366c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003670:	e01b      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003672:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003676:	e018      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003678:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800367c:	e015      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800367e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003682:	e012      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003684:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003688:	e00f      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800368a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800368e:	e00c      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003694:	e009      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003696:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800369a:	e006      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800369c:	2320      	movs	r3, #32
 800369e:	e004      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80036a0:	2320      	movs	r3, #32
 80036a2:	e002      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80036a4:	2320      	movs	r3, #32
 80036a6:	e000      	b.n	80036aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80036a8:	2320      	movs	r3, #32
 80036aa:	4a42      	ldr	r2, [pc, #264]	; (80037b4 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80036ac:	6093      	str	r3, [r2, #8]
 80036ae:	e0e9      	b.n	8003884 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	461a      	mov	r2, r3
 80036b6:	4b41      	ldr	r3, [pc, #260]	; (80037bc <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 80036b8:	429a      	cmp	r2, r3
 80036ba:	f240 8083 	bls.w	80037c4 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a30      	ldr	r2, [pc, #192]	; (8003784 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d057      	beq.n	8003778 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a2e      	ldr	r2, [pc, #184]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d050      	beq.n	8003774 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a2d      	ldr	r2, [pc, #180]	; (800378c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d049      	beq.n	8003770 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a2b      	ldr	r2, [pc, #172]	; (8003790 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d042      	beq.n	800376c <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a2a      	ldr	r2, [pc, #168]	; (8003794 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d03a      	beq.n	8003766 <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a28      	ldr	r2, [pc, #160]	; (8003798 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d032      	beq.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a27      	ldr	r2, [pc, #156]	; (800379c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d02a      	beq.n	800375a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a25      	ldr	r2, [pc, #148]	; (80037a0 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d022      	beq.n	8003754 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a24      	ldr	r2, [pc, #144]	; (80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d01a      	beq.n	800374e <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a22      	ldr	r2, [pc, #136]	; (80037a8 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d012      	beq.n	8003748 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a21      	ldr	r2, [pc, #132]	; (80037ac <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d00a      	beq.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1f      	ldr	r2, [pc, #124]	; (80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d102      	bne.n	800373c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8003736:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800373a:	e01e      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800373c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003740:	e01b      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003742:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003746:	e018      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003748:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800374c:	e015      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800374e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003752:	e012      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003754:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003758:	e00f      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800375a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800375e:	e00c      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003764:	e009      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800376a:	e006      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800376c:	2320      	movs	r3, #32
 800376e:	e004      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003770:	2320      	movs	r3, #32
 8003772:	e002      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003774:	2320      	movs	r3, #32
 8003776:	e000      	b.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003778:	2320      	movs	r3, #32
 800377a:	4a11      	ldr	r2, [pc, #68]	; (80037c0 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 800377c:	60d3      	str	r3, [r2, #12]
 800377e:	e081      	b.n	8003884 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003780:	40026458 	.word	0x40026458
 8003784:	40026010 	.word	0x40026010
 8003788:	40026410 	.word	0x40026410
 800378c:	40026070 	.word	0x40026070
 8003790:	40026470 	.word	0x40026470
 8003794:	40026028 	.word	0x40026028
 8003798:	40026428 	.word	0x40026428
 800379c:	40026088 	.word	0x40026088
 80037a0:	40026488 	.word	0x40026488
 80037a4:	40026040 	.word	0x40026040
 80037a8:	40026440 	.word	0x40026440
 80037ac:	400260a0 	.word	0x400260a0
 80037b0:	400264a0 	.word	0x400264a0
 80037b4:	40026400 	.word	0x40026400
 80037b8:	400260b8 	.word	0x400260b8
 80037bc:	40026058 	.word	0x40026058
 80037c0:	40026000 	.word	0x40026000
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a96      	ldr	r2, [pc, #600]	; (8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d057      	beq.n	800387e <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a95      	ldr	r2, [pc, #596]	; (8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d050      	beq.n	800387a <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a93      	ldr	r2, [pc, #588]	; (8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d049      	beq.n	8003876 <HAL_DMAEx_MultiBufferStart_IT+0x406>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a92      	ldr	r2, [pc, #584]	; (8003a30 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d042      	beq.n	8003872 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a90      	ldr	r2, [pc, #576]	; (8003a34 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d03a      	beq.n	800386c <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a8f      	ldr	r2, [pc, #572]	; (8003a38 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d032      	beq.n	8003866 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a8d      	ldr	r2, [pc, #564]	; (8003a3c <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d02a      	beq.n	8003860 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a8c      	ldr	r2, [pc, #560]	; (8003a40 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d022      	beq.n	800385a <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a8a      	ldr	r2, [pc, #552]	; (8003a44 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d01a      	beq.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a89      	ldr	r2, [pc, #548]	; (8003a48 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d012      	beq.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a87      	ldr	r2, [pc, #540]	; (8003a4c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d00a      	beq.n	8003848 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a86      	ldr	r2, [pc, #536]	; (8003a50 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d102      	bne.n	8003842 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 800383c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003840:	e01e      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003842:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003846:	e01b      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003848:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800384c:	e018      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800384e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003852:	e015      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003854:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003858:	e012      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800385a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800385e:	e00f      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003860:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003864:	e00c      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003866:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800386a:	e009      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800386c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003870:	e006      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003872:	2320      	movs	r3, #32
 8003874:	e004      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003876:	2320      	movs	r3, #32
 8003878:	e002      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800387a:	2320      	movs	r3, #32
 800387c:	e000      	b.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800387e:	2320      	movs	r3, #32
 8003880:	4a74      	ldr	r2, [pc, #464]	; (8003a54 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003882:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	461a      	mov	r2, r3
 800388a:	4b73      	ldr	r3, [pc, #460]	; (8003a58 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 800388c:	429a      	cmp	r2, r3
 800388e:	d960      	bls.n	8003952 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a63      	ldr	r2, [pc, #396]	; (8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d057      	beq.n	800394a <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a62      	ldr	r2, [pc, #392]	; (8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d050      	beq.n	8003946 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a60      	ldr	r2, [pc, #384]	; (8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d049      	beq.n	8003942 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a5f      	ldr	r2, [pc, #380]	; (8003a30 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d042      	beq.n	800393e <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a5d      	ldr	r2, [pc, #372]	; (8003a34 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d03a      	beq.n	8003938 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a5c      	ldr	r2, [pc, #368]	; (8003a38 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d032      	beq.n	8003932 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a5a      	ldr	r2, [pc, #360]	; (8003a3c <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d02a      	beq.n	800392c <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a59      	ldr	r2, [pc, #356]	; (8003a40 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d022      	beq.n	8003926 <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a57      	ldr	r2, [pc, #348]	; (8003a44 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d01a      	beq.n	8003920 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a56      	ldr	r2, [pc, #344]	; (8003a48 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d012      	beq.n	800391a <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a54      	ldr	r2, [pc, #336]	; (8003a4c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d00a      	beq.n	8003914 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a53      	ldr	r2, [pc, #332]	; (8003a50 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d102      	bne.n	800390e <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003908:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800390c:	e01e      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800390e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003912:	e01b      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003914:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003918:	e018      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800391a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800391e:	e015      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003920:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003924:	e012      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800392a:	e00f      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800392c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003930:	e00c      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003932:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003936:	e009      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003938:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800393c:	e006      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800393e:	2310      	movs	r3, #16
 8003940:	e004      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003942:	2310      	movs	r3, #16
 8003944:	e002      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003946:	2310      	movs	r3, #16
 8003948:	e000      	b.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800394a:	2310      	movs	r3, #16
 800394c:	4a43      	ldr	r2, [pc, #268]	; (8003a5c <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 800394e:	60d3      	str	r3, [r2, #12]
 8003950:	e14f      	b.n	8003bf2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	461a      	mov	r2, r3
 8003958:	4b41      	ldr	r3, [pc, #260]	; (8003a60 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 800395a:	429a      	cmp	r2, r3
 800395c:	f240 8082 	bls.w	8003a64 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a2f      	ldr	r2, [pc, #188]	; (8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d057      	beq.n	8003a1a <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a2e      	ldr	r2, [pc, #184]	; (8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d050      	beq.n	8003a16 <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a2c      	ldr	r2, [pc, #176]	; (8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d049      	beq.n	8003a12 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a2b      	ldr	r2, [pc, #172]	; (8003a30 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d042      	beq.n	8003a0e <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a29      	ldr	r2, [pc, #164]	; (8003a34 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d03a      	beq.n	8003a08 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a28      	ldr	r2, [pc, #160]	; (8003a38 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d032      	beq.n	8003a02 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a26      	ldr	r2, [pc, #152]	; (8003a3c <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d02a      	beq.n	80039fc <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a25      	ldr	r2, [pc, #148]	; (8003a40 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d022      	beq.n	80039f6 <HAL_DMAEx_MultiBufferStart_IT+0x586>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a23      	ldr	r2, [pc, #140]	; (8003a44 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01a      	beq.n	80039f0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a22      	ldr	r2, [pc, #136]	; (8003a48 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d012      	beq.n	80039ea <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a20      	ldr	r2, [pc, #128]	; (8003a4c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d00a      	beq.n	80039e4 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1f      	ldr	r2, [pc, #124]	; (8003a50 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d102      	bne.n	80039de <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 80039d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039dc:	e01e      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80039de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80039e2:	e01b      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80039e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039e8:	e018      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80039ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039ee:	e015      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80039f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039f4:	e012      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80039f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039fa:	e00f      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80039fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a00:	e00c      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003a02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a06:	e009      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003a08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a0c:	e006      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003a0e:	2310      	movs	r3, #16
 8003a10:	e004      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003a12:	2310      	movs	r3, #16
 8003a14:	e002      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003a16:	2310      	movs	r3, #16
 8003a18:	e000      	b.n	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003a1a:	2310      	movs	r3, #16
 8003a1c:	4a0f      	ldr	r2, [pc, #60]	; (8003a5c <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003a1e:	6093      	str	r3, [r2, #8]
 8003a20:	e0e7      	b.n	8003bf2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003a22:	bf00      	nop
 8003a24:	40026010 	.word	0x40026010
 8003a28:	40026410 	.word	0x40026410
 8003a2c:	40026070 	.word	0x40026070
 8003a30:	40026470 	.word	0x40026470
 8003a34:	40026028 	.word	0x40026028
 8003a38:	40026428 	.word	0x40026428
 8003a3c:	40026088 	.word	0x40026088
 8003a40:	40026488 	.word	0x40026488
 8003a44:	40026040 	.word	0x40026040
 8003a48:	40026440 	.word	0x40026440
 8003a4c:	400260a0 	.word	0x400260a0
 8003a50:	400264a0 	.word	0x400264a0
 8003a54:	40026000 	.word	0x40026000
 8003a58:	40026458 	.word	0x40026458
 8003a5c:	40026400 	.word	0x40026400
 8003a60:	400260b8 	.word	0x400260b8
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	4b96      	ldr	r3, [pc, #600]	; (8003cc4 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d960      	bls.n	8003b32 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a94      	ldr	r2, [pc, #592]	; (8003cc8 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d057      	beq.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a93      	ldr	r2, [pc, #588]	; (8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d050      	beq.n	8003b26 <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a91      	ldr	r2, [pc, #580]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d049      	beq.n	8003b22 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a90      	ldr	r2, [pc, #576]	; (8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d042      	beq.n	8003b1e <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a8e      	ldr	r2, [pc, #568]	; (8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d03a      	beq.n	8003b18 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a8d      	ldr	r2, [pc, #564]	; (8003cdc <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d032      	beq.n	8003b12 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a8b      	ldr	r2, [pc, #556]	; (8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d02a      	beq.n	8003b0c <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a8a      	ldr	r2, [pc, #552]	; (8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d022      	beq.n	8003b06 <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a88      	ldr	r2, [pc, #544]	; (8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d01a      	beq.n	8003b00 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a87      	ldr	r2, [pc, #540]	; (8003cec <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d012      	beq.n	8003afa <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a85      	ldr	r2, [pc, #532]	; (8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d00a      	beq.n	8003af4 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a84      	ldr	r2, [pc, #528]	; (8003cf4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d102      	bne.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8003ae8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aec:	e01e      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003aee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003af2:	e01b      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003af4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003af8:	e018      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003afa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003afe:	e015      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b04:	e012      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b0a:	e00f      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b10:	e00c      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b16:	e009      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b1c:	e006      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b1e:	2310      	movs	r3, #16
 8003b20:	e004      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b22:	2310      	movs	r3, #16
 8003b24:	e002      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b26:	2310      	movs	r3, #16
 8003b28:	e000      	b.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003b2a:	2310      	movs	r3, #16
 8003b2c:	4a72      	ldr	r2, [pc, #456]	; (8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003b2e:	60d3      	str	r3, [r2, #12]
 8003b30:	e05f      	b.n	8003bf2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a64      	ldr	r2, [pc, #400]	; (8003cc8 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d057      	beq.n	8003bec <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a62      	ldr	r2, [pc, #392]	; (8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d050      	beq.n	8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a61      	ldr	r2, [pc, #388]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d049      	beq.n	8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a5f      	ldr	r2, [pc, #380]	; (8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d042      	beq.n	8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a5e      	ldr	r2, [pc, #376]	; (8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d03a      	beq.n	8003bda <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a5c      	ldr	r2, [pc, #368]	; (8003cdc <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d032      	beq.n	8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a5b      	ldr	r2, [pc, #364]	; (8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d02a      	beq.n	8003bce <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a59      	ldr	r2, [pc, #356]	; (8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d022      	beq.n	8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a58      	ldr	r2, [pc, #352]	; (8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d01a      	beq.n	8003bc2 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a56      	ldr	r2, [pc, #344]	; (8003cec <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d012      	beq.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a55      	ldr	r2, [pc, #340]	; (8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a53      	ldr	r2, [pc, #332]	; (8003cf4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d102      	bne.n	8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003baa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bae:	e01e      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bb0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003bb4:	e01b      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bb6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bba:	e018      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bc0:	e015      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bc2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bc6:	e012      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bcc:	e00f      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bd2:	e00c      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bd8:	e009      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bde:	e006      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003be0:	2310      	movs	r3, #16
 8003be2:	e004      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003be4:	2310      	movs	r3, #16
 8003be6:	e002      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003be8:	2310      	movs	r3, #16
 8003bea:	e000      	b.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003bec:	2310      	movs	r3, #16
 8003bee:	4a42      	ldr	r2, [pc, #264]	; (8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003bf0:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	4b40      	ldr	r3, [pc, #256]	; (8003cfc <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	f240 8082 	bls.w	8003d04 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a30      	ldr	r2, [pc, #192]	; (8003cc8 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d057      	beq.n	8003cba <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a2f      	ldr	r2, [pc, #188]	; (8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d050      	beq.n	8003cb6 <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a2d      	ldr	r2, [pc, #180]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d049      	beq.n	8003cb2 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a2c      	ldr	r2, [pc, #176]	; (8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d042      	beq.n	8003cae <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a2a      	ldr	r2, [pc, #168]	; (8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d03a      	beq.n	8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a29      	ldr	r2, [pc, #164]	; (8003cdc <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d032      	beq.n	8003ca2 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a27      	ldr	r2, [pc, #156]	; (8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d02a      	beq.n	8003c9c <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a26      	ldr	r2, [pc, #152]	; (8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d022      	beq.n	8003c96 <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a24      	ldr	r2, [pc, #144]	; (8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d01a      	beq.n	8003c90 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a23      	ldr	r2, [pc, #140]	; (8003cec <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d012      	beq.n	8003c8a <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a21      	ldr	r2, [pc, #132]	; (8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00a      	beq.n	8003c84 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a20      	ldr	r2, [pc, #128]	; (8003cf4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d102      	bne.n	8003c7e <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003c78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c7c:	e01e      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003c7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c82:	e01b      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003c84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c88:	e018      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003c8a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c8e:	e015      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003c90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c94:	e012      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003c96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c9a:	e00f      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003c9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ca0:	e00c      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ca2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ca6:	e009      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cac:	e006      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003cae:	2308      	movs	r3, #8
 8003cb0:	e004      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003cb2:	2308      	movs	r3, #8
 8003cb4:	e002      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003cb6:	2308      	movs	r3, #8
 8003cb8:	e000      	b.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003cba:	2308      	movs	r3, #8
 8003cbc:	4a10      	ldr	r2, [pc, #64]	; (8003d00 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003cbe:	60d3      	str	r3, [r2, #12]
 8003cc0:	e16f      	b.n	8003fa2 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003cc2:	bf00      	nop
 8003cc4:	40026058 	.word	0x40026058
 8003cc8:	40026010 	.word	0x40026010
 8003ccc:	40026410 	.word	0x40026410
 8003cd0:	40026070 	.word	0x40026070
 8003cd4:	40026470 	.word	0x40026470
 8003cd8:	40026028 	.word	0x40026028
 8003cdc:	40026428 	.word	0x40026428
 8003ce0:	40026088 	.word	0x40026088
 8003ce4:	40026488 	.word	0x40026488
 8003ce8:	40026040 	.word	0x40026040
 8003cec:	40026440 	.word	0x40026440
 8003cf0:	400260a0 	.word	0x400260a0
 8003cf4:	400264a0 	.word	0x400264a0
 8003cf8:	40026000 	.word	0x40026000
 8003cfc:	40026458 	.word	0x40026458
 8003d00:	40026400 	.word	0x40026400
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	461a      	mov	r2, r3
 8003d0a:	4b94      	ldr	r3, [pc, #592]	; (8003f5c <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d960      	bls.n	8003dd2 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a92      	ldr	r2, [pc, #584]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d057      	beq.n	8003dca <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a91      	ldr	r2, [pc, #580]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d050      	beq.n	8003dc6 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a8f      	ldr	r2, [pc, #572]	; (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d049      	beq.n	8003dc2 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a8e      	ldr	r2, [pc, #568]	; (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d042      	beq.n	8003dbe <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a8c      	ldr	r2, [pc, #560]	; (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d03a      	beq.n	8003db8 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a8b      	ldr	r2, [pc, #556]	; (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d032      	beq.n	8003db2 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a89      	ldr	r2, [pc, #548]	; (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d02a      	beq.n	8003dac <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a88      	ldr	r2, [pc, #544]	; (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d022      	beq.n	8003da6 <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a86      	ldr	r2, [pc, #536]	; (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d01a      	beq.n	8003da0 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a85      	ldr	r2, [pc, #532]	; (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d012      	beq.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a83      	ldr	r2, [pc, #524]	; (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00a      	beq.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a82      	ldr	r2, [pc, #520]	; (8003f8c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d102      	bne.n	8003d8e <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003d88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d8c:	e01e      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003d8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d92:	e01b      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003d94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d98:	e018      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003d9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d9e:	e015      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003da0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003da4:	e012      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003da6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003daa:	e00f      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003dac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003db0:	e00c      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003db2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003db6:	e009      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003db8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dbc:	e006      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003dbe:	2308      	movs	r3, #8
 8003dc0:	e004      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003dc2:	2308      	movs	r3, #8
 8003dc4:	e002      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003dc6:	2308      	movs	r3, #8
 8003dc8:	e000      	b.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003dca:	2308      	movs	r3, #8
 8003dcc:	4a70      	ldr	r2, [pc, #448]	; (8003f90 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003dce:	6093      	str	r3, [r2, #8]
 8003dd0:	e0e7      	b.n	8003fa2 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	4b6e      	ldr	r3, [pc, #440]	; (8003f94 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d960      	bls.n	8003ea0 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a5f      	ldr	r2, [pc, #380]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d057      	beq.n	8003e98 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a5d      	ldr	r2, [pc, #372]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d050      	beq.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a5c      	ldr	r2, [pc, #368]	; (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d049      	beq.n	8003e90 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a5a      	ldr	r2, [pc, #360]	; (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d042      	beq.n	8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a59      	ldr	r2, [pc, #356]	; (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d03a      	beq.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a57      	ldr	r2, [pc, #348]	; (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d032      	beq.n	8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a56      	ldr	r2, [pc, #344]	; (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d02a      	beq.n	8003e7a <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a54      	ldr	r2, [pc, #336]	; (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d022      	beq.n	8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a53      	ldr	r2, [pc, #332]	; (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d01a      	beq.n	8003e6e <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a51      	ldr	r2, [pc, #324]	; (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d012      	beq.n	8003e68 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a50      	ldr	r2, [pc, #320]	; (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d00a      	beq.n	8003e62 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a4e      	ldr	r2, [pc, #312]	; (8003f8c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d102      	bne.n	8003e5c <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003e56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e5a:	e01e      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e60:	e01b      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e62:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e66:	e018      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e6c:	e015      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e72:	e012      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e78:	e00f      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e7e:	e00c      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e84:	e009      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e8a:	e006      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e8c:	2308      	movs	r3, #8
 8003e8e:	e004      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e90:	2308      	movs	r3, #8
 8003e92:	e002      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e94:	2308      	movs	r3, #8
 8003e96:	e000      	b.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003e98:	2308      	movs	r3, #8
 8003e9a:	4a3f      	ldr	r2, [pc, #252]	; (8003f98 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003e9c:	60d3      	str	r3, [r2, #12]
 8003e9e:	e080      	b.n	8003fa2 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a2e      	ldr	r2, [pc, #184]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d078      	beq.n	8003f9c <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a2d      	ldr	r2, [pc, #180]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d050      	beq.n	8003f56 <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a2b      	ldr	r2, [pc, #172]	; (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d049      	beq.n	8003f52 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a2a      	ldr	r2, [pc, #168]	; (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d042      	beq.n	8003f4e <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a28      	ldr	r2, [pc, #160]	; (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d03a      	beq.n	8003f48 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a27      	ldr	r2, [pc, #156]	; (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d032      	beq.n	8003f42 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a25      	ldr	r2, [pc, #148]	; (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d02a      	beq.n	8003f3c <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a24      	ldr	r2, [pc, #144]	; (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d022      	beq.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a22      	ldr	r2, [pc, #136]	; (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d01a      	beq.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a21      	ldr	r2, [pc, #132]	; (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d012      	beq.n	8003f2a <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a1f      	ldr	r2, [pc, #124]	; (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d00a      	beq.n	8003f24 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a1e      	ldr	r2, [pc, #120]	; (8003f8c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d102      	bne.n	8003f1e <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003f18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f1c:	e03f      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f22:	e03c      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f28:	e039      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f2a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f2e:	e036      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f34:	e033      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f3a:	e030      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f40:	e02d      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f46:	e02a      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f4c:	e027      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f4e:	2308      	movs	r3, #8
 8003f50:	e025      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f52:	2308      	movs	r3, #8
 8003f54:	e023      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f56:	2308      	movs	r3, #8
 8003f58:	e021      	b.n	8003f9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003f5a:	bf00      	nop
 8003f5c:	400260b8 	.word	0x400260b8
 8003f60:	40026010 	.word	0x40026010
 8003f64:	40026410 	.word	0x40026410
 8003f68:	40026070 	.word	0x40026070
 8003f6c:	40026470 	.word	0x40026470
 8003f70:	40026028 	.word	0x40026028
 8003f74:	40026428 	.word	0x40026428
 8003f78:	40026088 	.word	0x40026088
 8003f7c:	40026488 	.word	0x40026488
 8003f80:	40026040 	.word	0x40026040
 8003f84:	40026440 	.word	0x40026440
 8003f88:	400260a0 	.word	0x400260a0
 8003f8c:	400264a0 	.word	0x400264a0
 8003f90:	40026400 	.word	0x40026400
 8003f94:	40026058 	.word	0x40026058
 8003f98:	40026000 	.word	0x40026000
 8003f9c:	2308      	movs	r3, #8
 8003f9e:	4a9a      	ldr	r2, [pc, #616]	; (8004208 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003fa0:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	4b98      	ldr	r3, [pc, #608]	; (800420c <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d960      	bls.n	8004070 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a97      	ldr	r2, [pc, #604]	; (8004210 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d057      	beq.n	8004068 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a95      	ldr	r2, [pc, #596]	; (8004214 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d050      	beq.n	8004064 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a94      	ldr	r2, [pc, #592]	; (8004218 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d049      	beq.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a92      	ldr	r2, [pc, #584]	; (800421c <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d042      	beq.n	800405c <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a91      	ldr	r2, [pc, #580]	; (8004220 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d03a      	beq.n	8004056 <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a8f      	ldr	r2, [pc, #572]	; (8004224 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d032      	beq.n	8004050 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a8e      	ldr	r2, [pc, #568]	; (8004228 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d02a      	beq.n	800404a <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a8c      	ldr	r2, [pc, #560]	; (800422c <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d022      	beq.n	8004044 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a8b      	ldr	r2, [pc, #556]	; (8004230 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d01a      	beq.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a89      	ldr	r2, [pc, #548]	; (8004234 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d012      	beq.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a88      	ldr	r2, [pc, #544]	; (8004238 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00a      	beq.n	8004032 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a86      	ldr	r2, [pc, #536]	; (800423c <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d102      	bne.n	800402c <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8004026:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800402a:	e01e      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800402c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004030:	e01b      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004032:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004036:	e018      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004038:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800403c:	e015      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800403e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004042:	e012      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004044:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004048:	e00f      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800404a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800404e:	e00c      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004050:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004054:	e009      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800405a:	e006      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800405c:	2304      	movs	r3, #4
 800405e:	e004      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004060:	2304      	movs	r3, #4
 8004062:	e002      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004064:	2304      	movs	r3, #4
 8004066:	e000      	b.n	800406a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004068:	2304      	movs	r3, #4
 800406a:	4a75      	ldr	r2, [pc, #468]	; (8004240 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 800406c:	60d3      	str	r3, [r2, #12]
 800406e:	e151      	b.n	8004314 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	461a      	mov	r2, r3
 8004076:	4b73      	ldr	r3, [pc, #460]	; (8004244 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8004078:	429a      	cmp	r2, r3
 800407a:	d960      	bls.n	800413e <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a63      	ldr	r2, [pc, #396]	; (8004210 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d057      	beq.n	8004136 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a62      	ldr	r2, [pc, #392]	; (8004214 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d050      	beq.n	8004132 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a60      	ldr	r2, [pc, #384]	; (8004218 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d049      	beq.n	800412e <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a5f      	ldr	r2, [pc, #380]	; (800421c <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d042      	beq.n	800412a <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a5d      	ldr	r2, [pc, #372]	; (8004220 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d03a      	beq.n	8004124 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a5c      	ldr	r2, [pc, #368]	; (8004224 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d032      	beq.n	800411e <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a5a      	ldr	r2, [pc, #360]	; (8004228 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d02a      	beq.n	8004118 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a59      	ldr	r2, [pc, #356]	; (800422c <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d022      	beq.n	8004112 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a57      	ldr	r2, [pc, #348]	; (8004230 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d01a      	beq.n	800410c <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a56      	ldr	r2, [pc, #344]	; (8004234 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d012      	beq.n	8004106 <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a54      	ldr	r2, [pc, #336]	; (8004238 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d00a      	beq.n	8004100 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a53      	ldr	r2, [pc, #332]	; (800423c <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d102      	bne.n	80040fa <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 80040f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040f8:	e01e      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80040fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040fe:	e01b      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004100:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004104:	e018      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004106:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800410a:	e015      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800410c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004110:	e012      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004112:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004116:	e00f      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004118:	f44f 7380 	mov.w	r3, #256	; 0x100
 800411c:	e00c      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800411e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004122:	e009      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004124:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004128:	e006      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800412a:	2304      	movs	r3, #4
 800412c:	e004      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800412e:	2304      	movs	r3, #4
 8004130:	e002      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004132:	2304      	movs	r3, #4
 8004134:	e000      	b.n	8004138 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004136:	2304      	movs	r3, #4
 8004138:	4a41      	ldr	r2, [pc, #260]	; (8004240 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 800413a:	6093      	str	r3, [r2, #8]
 800413c:	e0ea      	b.n	8004314 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	4b40      	ldr	r3, [pc, #256]	; (8004248 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8004146:	429a      	cmp	r2, r3
 8004148:	f240 8084 	bls.w	8004254 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a2f      	ldr	r2, [pc, #188]	; (8004210 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d07a      	beq.n	800424c <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a2e      	ldr	r2, [pc, #184]	; (8004214 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d050      	beq.n	8004202 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a2c      	ldr	r2, [pc, #176]	; (8004218 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d049      	beq.n	80041fe <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a2b      	ldr	r2, [pc, #172]	; (800421c <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d042      	beq.n	80041fa <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a29      	ldr	r2, [pc, #164]	; (8004220 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d03a      	beq.n	80041f4 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a28      	ldr	r2, [pc, #160]	; (8004224 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d032      	beq.n	80041ee <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a26      	ldr	r2, [pc, #152]	; (8004228 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d02a      	beq.n	80041e8 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a25      	ldr	r2, [pc, #148]	; (800422c <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d022      	beq.n	80041e2 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a23      	ldr	r2, [pc, #140]	; (8004230 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d01a      	beq.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a22      	ldr	r2, [pc, #136]	; (8004234 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d012      	beq.n	80041d6 <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a20      	ldr	r2, [pc, #128]	; (8004238 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d00a      	beq.n	80041d0 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a1f      	ldr	r2, [pc, #124]	; (800423c <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d102      	bne.n	80041ca <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 80041c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041c8:	e041      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041ce:	e03e      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041d4:	e03b      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041da:	e038      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041e0:	e035      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e6:	e032      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041ec:	e02f      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041f2:	e02c      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041f8:	e029      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041fa:	2304      	movs	r3, #4
 80041fc:	e027      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80041fe:	2304      	movs	r3, #4
 8004200:	e025      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004202:	2304      	movs	r3, #4
 8004204:	e023      	b.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004206:	bf00      	nop
 8004208:	40026000 	.word	0x40026000
 800420c:	40026458 	.word	0x40026458
 8004210:	40026010 	.word	0x40026010
 8004214:	40026410 	.word	0x40026410
 8004218:	40026070 	.word	0x40026070
 800421c:	40026470 	.word	0x40026470
 8004220:	40026028 	.word	0x40026028
 8004224:	40026428 	.word	0x40026428
 8004228:	40026088 	.word	0x40026088
 800422c:	40026488 	.word	0x40026488
 8004230:	40026040 	.word	0x40026040
 8004234:	40026440 	.word	0x40026440
 8004238:	400260a0 	.word	0x400260a0
 800423c:	400264a0 	.word	0x400264a0
 8004240:	40026400 	.word	0x40026400
 8004244:	400260b8 	.word	0x400260b8
 8004248:	40026058 	.word	0x40026058
 800424c:	2304      	movs	r3, #4
 800424e:	4a94      	ldr	r2, [pc, #592]	; (80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004250:	60d3      	str	r3, [r2, #12]
 8004252:	e05f      	b.n	8004314 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a92      	ldr	r2, [pc, #584]	; (80044a4 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d057      	beq.n	800430e <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a91      	ldr	r2, [pc, #580]	; (80044a8 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d050      	beq.n	800430a <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a8f      	ldr	r2, [pc, #572]	; (80044ac <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d049      	beq.n	8004306 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a8e      	ldr	r2, [pc, #568]	; (80044b0 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d042      	beq.n	8004302 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a8c      	ldr	r2, [pc, #560]	; (80044b4 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d03a      	beq.n	80042fc <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a8b      	ldr	r2, [pc, #556]	; (80044b8 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d032      	beq.n	80042f6 <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a89      	ldr	r2, [pc, #548]	; (80044bc <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d02a      	beq.n	80042f0 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a88      	ldr	r2, [pc, #544]	; (80044c0 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d022      	beq.n	80042ea <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a86      	ldr	r2, [pc, #536]	; (80044c4 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d01a      	beq.n	80042e4 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a85      	ldr	r2, [pc, #532]	; (80044c8 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d012      	beq.n	80042de <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a83      	ldr	r2, [pc, #524]	; (80044cc <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d00a      	beq.n	80042d8 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a82      	ldr	r2, [pc, #520]	; (80044d0 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d102      	bne.n	80042d2 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 80042cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042d0:	e01e      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042d6:	e01b      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042dc:	e018      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042e2:	e015      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042e4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042e8:	e012      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042ee:	e00f      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042f4:	e00c      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042fa:	e009      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80042fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004300:	e006      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004302:	2304      	movs	r3, #4
 8004304:	e004      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004306:	2304      	movs	r3, #4
 8004308:	e002      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800430a:	2304      	movs	r3, #4
 800430c:	e000      	b.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800430e:	2304      	movs	r3, #4
 8004310:	4a63      	ldr	r2, [pc, #396]	; (80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004312:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	4b6e      	ldr	r3, [pc, #440]	; (80044d4 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 800431c:	429a      	cmp	r2, r3
 800431e:	d95c      	bls.n	80043da <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a5f      	ldr	r2, [pc, #380]	; (80044a4 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d053      	beq.n	80043d2 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a5e      	ldr	r2, [pc, #376]	; (80044a8 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d04c      	beq.n	80043ce <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a5c      	ldr	r2, [pc, #368]	; (80044ac <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d045      	beq.n	80043ca <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a5b      	ldr	r2, [pc, #364]	; (80044b0 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d03e      	beq.n	80043c6 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a59      	ldr	r2, [pc, #356]	; (80044b4 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d037      	beq.n	80043c2 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a58      	ldr	r2, [pc, #352]	; (80044b8 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d030      	beq.n	80043be <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a56      	ldr	r2, [pc, #344]	; (80044bc <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d029      	beq.n	80043ba <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a55      	ldr	r2, [pc, #340]	; (80044c0 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d022      	beq.n	80043b6 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a53      	ldr	r2, [pc, #332]	; (80044c4 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d01a      	beq.n	80043b0 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a52      	ldr	r2, [pc, #328]	; (80044c8 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d012      	beq.n	80043aa <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a50      	ldr	r2, [pc, #320]	; (80044cc <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00a      	beq.n	80043a4 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a4f      	ldr	r2, [pc, #316]	; (80044d0 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d102      	bne.n	800439e <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8004398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800439c:	e01a      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800439e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80043a2:	e017      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043a8:	e014      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043ae:	e011      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043b4:	e00e      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043b6:	2340      	movs	r3, #64	; 0x40
 80043b8:	e00c      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043ba:	2340      	movs	r3, #64	; 0x40
 80043bc:	e00a      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043be:	2340      	movs	r3, #64	; 0x40
 80043c0:	e008      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043c2:	2340      	movs	r3, #64	; 0x40
 80043c4:	e006      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043c6:	2301      	movs	r3, #1
 80043c8:	e004      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043ca:	2301      	movs	r3, #1
 80043cc:	e002      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80043d2:	2301      	movs	r3, #1
 80043d4:	4a40      	ldr	r2, [pc, #256]	; (80044d8 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80043d6:	60d3      	str	r3, [r2, #12]
 80043d8:	e141      	b.n	800465e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	4b3e      	ldr	r3, [pc, #248]	; (80044dc <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d97c      	bls.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a2e      	ldr	r2, [pc, #184]	; (80044a4 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d053      	beq.n	8004498 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a2c      	ldr	r2, [pc, #176]	; (80044a8 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d04c      	beq.n	8004494 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a2b      	ldr	r2, [pc, #172]	; (80044ac <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d045      	beq.n	8004490 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a29      	ldr	r2, [pc, #164]	; (80044b0 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d03e      	beq.n	800448c <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a28      	ldr	r2, [pc, #160]	; (80044b4 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d037      	beq.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a26      	ldr	r2, [pc, #152]	; (80044b8 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d030      	beq.n	8004484 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a25      	ldr	r2, [pc, #148]	; (80044bc <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d029      	beq.n	8004480 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a23      	ldr	r2, [pc, #140]	; (80044c0 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d022      	beq.n	800447c <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a22      	ldr	r2, [pc, #136]	; (80044c4 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d01a      	beq.n	8004476 <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a20      	ldr	r2, [pc, #128]	; (80044c8 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d012      	beq.n	8004470 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a1f      	ldr	r2, [pc, #124]	; (80044cc <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d00a      	beq.n	800446a <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a1d      	ldr	r2, [pc, #116]	; (80044d0 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d102      	bne.n	8004464 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 800445e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004462:	e01a      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004464:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004468:	e017      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800446a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800446e:	e014      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004470:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004474:	e011      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004476:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800447a:	e00e      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800447c:	2340      	movs	r3, #64	; 0x40
 800447e:	e00c      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004480:	2340      	movs	r3, #64	; 0x40
 8004482:	e00a      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004484:	2340      	movs	r3, #64	; 0x40
 8004486:	e008      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004488:	2340      	movs	r3, #64	; 0x40
 800448a:	e006      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800448c:	2301      	movs	r3, #1
 800448e:	e004      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004490:	2301      	movs	r3, #1
 8004492:	e002      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004494:	2301      	movs	r3, #1
 8004496:	e000      	b.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004498:	2301      	movs	r3, #1
 800449a:	4a0f      	ldr	r2, [pc, #60]	; (80044d8 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 800449c:	6093      	str	r3, [r2, #8]
 800449e:	e0de      	b.n	800465e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80044a0:	40026000 	.word	0x40026000
 80044a4:	40026010 	.word	0x40026010
 80044a8:	40026410 	.word	0x40026410
 80044ac:	40026070 	.word	0x40026070
 80044b0:	40026470 	.word	0x40026470
 80044b4:	40026028 	.word	0x40026028
 80044b8:	40026428 	.word	0x40026428
 80044bc:	40026088 	.word	0x40026088
 80044c0:	40026488 	.word	0x40026488
 80044c4:	40026040 	.word	0x40026040
 80044c8:	40026440 	.word	0x40026440
 80044cc:	400260a0 	.word	0x400260a0
 80044d0:	400264a0 	.word	0x400264a0
 80044d4:	40026458 	.word	0x40026458
 80044d8:	40026400 	.word	0x40026400
 80044dc:	400260b8 	.word	0x400260b8
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	461a      	mov	r2, r3
 80044e6:	4b78      	ldr	r3, [pc, #480]	; (80046c8 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d95c      	bls.n	80045a6 <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a76      	ldr	r2, [pc, #472]	; (80046cc <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d053      	beq.n	800459e <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a75      	ldr	r2, [pc, #468]	; (80046d0 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d04c      	beq.n	800459a <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a73      	ldr	r2, [pc, #460]	; (80046d4 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d045      	beq.n	8004596 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a72      	ldr	r2, [pc, #456]	; (80046d8 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d03e      	beq.n	8004592 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a70      	ldr	r2, [pc, #448]	; (80046dc <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d037      	beq.n	800458e <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a6f      	ldr	r2, [pc, #444]	; (80046e0 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d030      	beq.n	800458a <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a6d      	ldr	r2, [pc, #436]	; (80046e4 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d029      	beq.n	8004586 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a6c      	ldr	r2, [pc, #432]	; (80046e8 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d022      	beq.n	8004582 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a6a      	ldr	r2, [pc, #424]	; (80046ec <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d01a      	beq.n	800457c <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a69      	ldr	r2, [pc, #420]	; (80046f0 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d012      	beq.n	8004576 <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a67      	ldr	r2, [pc, #412]	; (80046f4 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d00a      	beq.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a66      	ldr	r2, [pc, #408]	; (80046f8 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d102      	bne.n	800456a <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8004564:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004568:	e01a      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800456a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800456e:	e017      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004570:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004574:	e014      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004576:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800457a:	e011      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800457c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004580:	e00e      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004582:	2340      	movs	r3, #64	; 0x40
 8004584:	e00c      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004586:	2340      	movs	r3, #64	; 0x40
 8004588:	e00a      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800458a:	2340      	movs	r3, #64	; 0x40
 800458c:	e008      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800458e:	2340      	movs	r3, #64	; 0x40
 8004590:	e006      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004592:	2301      	movs	r3, #1
 8004594:	e004      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004596:	2301      	movs	r3, #1
 8004598:	e002      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800459e:	2301      	movs	r3, #1
 80045a0:	4a56      	ldr	r2, [pc, #344]	; (80046fc <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80045a2:	60d3      	str	r3, [r2, #12]
 80045a4:	e05b      	b.n	800465e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a48      	ldr	r2, [pc, #288]	; (80046cc <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d053      	beq.n	8004658 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a46      	ldr	r2, [pc, #280]	; (80046d0 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d04c      	beq.n	8004654 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a45      	ldr	r2, [pc, #276]	; (80046d4 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d045      	beq.n	8004650 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a43      	ldr	r2, [pc, #268]	; (80046d8 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d03e      	beq.n	800464c <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a42      	ldr	r2, [pc, #264]	; (80046dc <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d037      	beq.n	8004648 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a40      	ldr	r2, [pc, #256]	; (80046e0 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d030      	beq.n	8004644 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a3f      	ldr	r2, [pc, #252]	; (80046e4 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d029      	beq.n	8004640 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a3d      	ldr	r2, [pc, #244]	; (80046e8 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d022      	beq.n	800463c <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a3c      	ldr	r2, [pc, #240]	; (80046ec <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d01a      	beq.n	8004636 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a3a      	ldr	r2, [pc, #232]	; (80046f0 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d012      	beq.n	8004630 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a39      	ldr	r2, [pc, #228]	; (80046f4 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00a      	beq.n	800462a <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a37      	ldr	r2, [pc, #220]	; (80046f8 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d102      	bne.n	8004624 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 800461e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004622:	e01a      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004624:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004628:	e017      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800462a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800462e:	e014      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004634:	e011      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004636:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800463a:	e00e      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800463c:	2340      	movs	r3, #64	; 0x40
 800463e:	e00c      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004640:	2340      	movs	r3, #64	; 0x40
 8004642:	e00a      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004644:	2340      	movs	r3, #64	; 0x40
 8004646:	e008      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004648:	2340      	movs	r3, #64	; 0x40
 800464a:	e006      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800464c:	2301      	movs	r3, #1
 800464e:	e004      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004650:	2301      	movs	r3, #1
 8004652:	e002      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004658:	2301      	movs	r3, #1
 800465a:	4a28      	ldr	r2, [pc, #160]	; (80046fc <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800465c:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0216 	orr.w	r2, r2, #22
 800466c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695a      	ldr	r2, [r3, #20]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800467c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	2b00      	cmp	r3, #0
 8004684:	d103      	bne.n	800468e <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800468a:	2b00      	cmp	r3, #0
 800468c:	d007      	beq.n	800469e <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f042 0208 	orr.w	r2, r2, #8
 800469c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 0201 	orr.w	r2, r2, #1
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	e005      	b.n	80046bc <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046b8:	2302      	movs	r3, #2
 80046ba:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 80046bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40026058 	.word	0x40026058
 80046cc:	40026010 	.word	0x40026010
 80046d0:	40026410 	.word	0x40026410
 80046d4:	40026070 	.word	0x40026070
 80046d8:	40026470 	.word	0x40026470
 80046dc:	40026028 	.word	0x40026028
 80046e0:	40026428 	.word	0x40026428
 80046e4:	40026088 	.word	0x40026088
 80046e8:	40026488 	.word	0x40026488
 80046ec:	40026040 	.word	0x40026040
 80046f0:	40026440 	.word	0x40026440
 80046f4:	400260a0 	.word	0x400260a0
 80046f8:	400264a0 	.word	0x400264a0
 80046fc:	40026000 	.word	0x40026000

08004700 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b40      	cmp	r3, #64	; 0x40
 800471c:	d108      	bne.n	8004730 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800472e:	e007      	b.n	8004740 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	60da      	str	r2, [r3, #12]
}
 8004740:	bf00      	nop
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	61fb      	str	r3, [r7, #28]
 8004758:	2300      	movs	r3, #0
 800475a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 800475c:	4baa      	ldr	r3, [pc, #680]	; (8004a08 <HAL_ETH_Init+0x2bc>)
 800475e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004764:	2300      	movs	r3, #0
 8004766:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e183      	b.n	8004a7a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f006 ffba 	bl	800b700 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800478c:	2300      	movs	r3, #0
 800478e:	60bb      	str	r3, [r7, #8]
 8004790:	4b9e      	ldr	r3, [pc, #632]	; (8004a0c <HAL_ETH_Init+0x2c0>)
 8004792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004794:	4a9d      	ldr	r2, [pc, #628]	; (8004a0c <HAL_ETH_Init+0x2c0>)
 8004796:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800479a:	6453      	str	r3, [r2, #68]	; 0x44
 800479c:	4b9b      	ldr	r3, [pc, #620]	; (8004a0c <HAL_ETH_Init+0x2c0>)
 800479e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80047a8:	4b99      	ldr	r3, [pc, #612]	; (8004a10 <HAL_ETH_Init+0x2c4>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	4a98      	ldr	r2, [pc, #608]	; (8004a10 <HAL_ETH_Init+0x2c4>)
 80047ae:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80047b2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80047b4:	4b96      	ldr	r3, [pc, #600]	; (8004a10 <HAL_ETH_Init+0x2c4>)
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	4994      	ldr	r1, [pc, #592]	; (8004a10 <HAL_ETH_Init+0x2c4>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047d8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80047da:	f7fe f903 	bl	80029e4 <HAL_GetTick>
 80047de:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80047e0:	e011      	b.n	8004806 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80047e2:	f7fe f8ff 	bl	80029e4 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80047f0:	d909      	bls.n	8004806 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2203      	movs	r2, #3
 80047f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e139      	b.n	8004a7a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1e4      	bne.n	80047e2 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	f023 031c 	bic.w	r3, r3, #28
 8004826:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004828:	f004 ff86 	bl	8009738 <HAL_RCC_GetHCLKFreq>
 800482c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	4a78      	ldr	r2, [pc, #480]	; (8004a14 <HAL_ETH_Init+0x2c8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d908      	bls.n	8004848 <HAL_ETH_Init+0xfc>
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	4a77      	ldr	r2, [pc, #476]	; (8004a18 <HAL_ETH_Init+0x2cc>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d804      	bhi.n	8004848 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	f043 0308 	orr.w	r3, r3, #8
 8004844:	61fb      	str	r3, [r7, #28]
 8004846:	e027      	b.n	8004898 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	4a73      	ldr	r2, [pc, #460]	; (8004a18 <HAL_ETH_Init+0x2cc>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d908      	bls.n	8004862 <HAL_ETH_Init+0x116>
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	4a6d      	ldr	r2, [pc, #436]	; (8004a08 <HAL_ETH_Init+0x2bc>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d204      	bcs.n	8004862 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	f043 030c 	orr.w	r3, r3, #12
 800485e:	61fb      	str	r3, [r7, #28]
 8004860:	e01a      	b.n	8004898 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	4a68      	ldr	r2, [pc, #416]	; (8004a08 <HAL_ETH_Init+0x2bc>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d303      	bcc.n	8004872 <HAL_ETH_Init+0x126>
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	4a6b      	ldr	r2, [pc, #428]	; (8004a1c <HAL_ETH_Init+0x2d0>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d911      	bls.n	8004896 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	4a69      	ldr	r2, [pc, #420]	; (8004a1c <HAL_ETH_Init+0x2d0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d908      	bls.n	800488c <HAL_ETH_Init+0x140>
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	4a68      	ldr	r2, [pc, #416]	; (8004a20 <HAL_ETH_Init+0x2d4>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d804      	bhi.n	800488c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	f043 0304 	orr.w	r3, r3, #4
 8004888:	61fb      	str	r3, [r7, #28]
 800488a:	e005      	b.n	8004898 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	f043 0310 	orr.w	r3, r3, #16
 8004892:	61fb      	str	r3, [r7, #28]
 8004894:	e000      	b.n	8004898 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004896:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	69fa      	ldr	r2, [r7, #28]
 800489e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80048a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80048a4:	2100      	movs	r1, #0
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fc1d 	bl	80050e6 <HAL_ETH_WritePHYRegister>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00b      	beq.n	80048ca <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80048b6:	6939      	ldr	r1, [r7, #16]
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 fdd3 	bl	8005464 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e0d7      	b.n	8004a7a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80048ca:	20ff      	movs	r0, #255	; 0xff
 80048cc:	f7fe f896 	bl	80029fc <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 80a5 	beq.w	8004a24 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80048da:	f7fe f883 	bl	80029e4 <HAL_GetTick>
 80048de:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80048e0:	f107 030c 	add.w	r3, r7, #12
 80048e4:	461a      	mov	r2, r3
 80048e6:	2101      	movs	r1, #1
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 fb94 	bl	8005016 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80048ee:	f7fe f879 	bl	80029e4 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d90f      	bls.n	8004920 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004904:	6939      	ldr	r1, [r7, #16]
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 fdac 	bl	8005464 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e0ac      	b.n	8004a7a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0da      	beq.n	80048e0 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800492a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800492e:	2100      	movs	r1, #0
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 fbd8 	bl	80050e6 <HAL_ETH_WritePHYRegister>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00b      	beq.n	8004954 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004940:	6939      	ldr	r1, [r7, #16]
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 fd8e 	bl	8005464 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004950:	2301      	movs	r3, #1
 8004952:	e092      	b.n	8004a7a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004954:	f7fe f846 	bl	80029e4 <HAL_GetTick>
 8004958:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800495a:	f107 030c 	add.w	r3, r7, #12
 800495e:	461a      	mov	r2, r3
 8004960:	2101      	movs	r1, #1
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fb57 	bl	8005016 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004968:	f7fe f83c 	bl	80029e4 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	f241 3288 	movw	r2, #5000	; 0x1388
 8004976:	4293      	cmp	r3, r2
 8004978:	d90f      	bls.n	800499a <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800497e:	6939      	ldr	r1, [r7, #16]
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 fd6f 	bl	8005464 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e06f      	b.n	8004a7a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0320 	and.w	r3, r3, #32
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0da      	beq.n	800495a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80049a4:	f107 030c 	add.w	r3, r7, #12
 80049a8:	461a      	mov	r2, r3
 80049aa:	2110      	movs	r1, #16
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 fb32 	bl	8005016 <HAL_ETH_ReadPHYRegister>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00b      	beq.n	80049d0 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80049bc:	6939      	ldr	r1, [r7, #16]
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fd50 	bl	8005464 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80049cc:	2301      	movs	r3, #1
 80049ce:	e054      	b.n	8004a7a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 0304 	and.w	r3, r3, #4
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d004      	beq.n	80049e4 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049e0:	60da      	str	r2, [r3, #12]
 80049e2:	e002      	b.n	80049ea <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d003      	beq.n	80049fc <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	609a      	str	r2, [r3, #8]
 80049fa:	e035      	b.n	8004a68 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004a02:	609a      	str	r2, [r3, #8]
 8004a04:	e030      	b.n	8004a68 <HAL_ETH_Init+0x31c>
 8004a06:	bf00      	nop
 8004a08:	03938700 	.word	0x03938700
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	40013800 	.word	0x40013800
 8004a14:	01312cff 	.word	0x01312cff
 8004a18:	02160ebf 	.word	0x02160ebf
 8004a1c:	05f5e0ff 	.word	0x05f5e0ff
 8004a20:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	08db      	lsrs	r3, r3, #3
 8004a2a:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	085b      	lsrs	r3, r3, #1
 8004a32:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004a34:	4313      	orrs	r3, r2
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	461a      	mov	r2, r3
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 fb52 	bl	80050e6 <HAL_ETH_WritePHYRegister>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00b      	beq.n	8004a60 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004a4c:	6939      	ldr	r1, [r7, #16]
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 fd08 	bl	8005464 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e00c      	b.n	8004a7a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004a60:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004a64:	f7fd ffca 	bl	80029fc <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004a68:	6939      	ldr	r1, [r7, #16]
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 fcfa 	bl	8005464 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3720      	adds	r7, #32
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop

08004a84 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
 8004a90:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_ETH_DMATxDescListInit+0x20>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e052      	b.n	8004b4a <HAL_ETH_DMATxDescListInit+0xc6>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004aba:	2300      	movs	r3, #0
 8004abc:	617b      	str	r3, [r7, #20]
 8004abe:	e030      	b.n	8004b22 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	015b      	lsls	r3, r3, #5
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004ad0:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004ad8:	fb02 f303 	mul.w	r3, r2, r3
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	4413      	add	r3, r2
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d105      	bne.n	8004afa <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	3b01      	subs	r3, #1
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d208      	bcs.n	8004b16 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	3301      	adds	r3, #1
 8004b08:	015b      	lsls	r3, r3, #5
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	461a      	mov	r2, r3
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	60da      	str	r2, [r3, #12]
 8004b14:	e002      	b.n	8004b1c <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004b16:	68ba      	ldr	r2, [r7, #8]
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	617b      	str	r3, [r7, #20]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d3ca      	bcc.n	8004ac0 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b34:	3310      	adds	r3, #16
 8004b36:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b087      	sub	sp, #28
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	60f8      	str	r0, [r7, #12]
 8004b5e:	60b9      	str	r1, [r7, #8]
 8004b60:	607a      	str	r2, [r7, #4]
 8004b62:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d101      	bne.n	8004b76 <HAL_ETH_DMARxDescListInit+0x20>
 8004b72:	2302      	movs	r3, #2
 8004b74:	e056      	b.n	8004c24 <HAL_ETH_DMARxDescListInit+0xce>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	68ba      	ldr	r2, [r7, #8]
 8004b8a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	e034      	b.n	8004bfc <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	015b      	lsls	r3, r3, #5
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	4413      	add	r3, r2
 8004b9a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004ba2:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004baa:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004bb2:	fb02 f303 	mul.w	r3, r2, r3
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	4413      	add	r3, r2
 8004bba:	461a      	mov	r2, r3
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d105      	bne.n	8004bd4 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	697a      	ldr	r2, [r7, #20]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d208      	bcs.n	8004bf0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	3301      	adds	r3, #1
 8004be2:	015b      	lsls	r3, r3, #5
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	4413      	add	r3, r2
 8004be8:	461a      	mov	r2, r3
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	60da      	str	r2, [r3, #12]
 8004bee:	e002      	b.n	8004bf6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d3c6      	bcc.n	8004b92 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c0e:	330c      	adds	r3, #12
 8004c10:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	371c      	adds	r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	2300      	movs	r3, #0
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	2300      	movs	r3, #0
 8004c44:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_ETH_TransmitFrame+0x24>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e0cd      	b.n	8004df0 <HAL_ETH_TransmitFrame+0x1c0>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d109      	bne.n	8004c7e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e0b8      	b.n	8004df0 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	da09      	bge.n	8004c9c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2212      	movs	r2, #18
 8004c8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0a9      	b.n	8004df0 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d915      	bls.n	8004cd2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	4a54      	ldr	r2, [pc, #336]	; (8004dfc <HAL_ETH_TransmitFrame+0x1cc>)
 8004caa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cae:	0a9b      	lsrs	r3, r3, #10
 8004cb0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	4b51      	ldr	r3, [pc, #324]	; (8004dfc <HAL_ETH_TransmitFrame+0x1cc>)
 8004cb6:	fba3 1302 	umull	r1, r3, r3, r2
 8004cba:	0a9b      	lsrs	r3, r3, #10
 8004cbc:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004cc0:	fb01 f303 	mul.w	r3, r1, r3
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d005      	beq.n	8004cd6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	e001      	b.n	8004cd6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d11c      	bne.n	8004d16 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004cea:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004cf6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d06:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	62da      	str	r2, [r3, #44]	; 0x2c
 8004d14:	e04b      	b.n	8004dae <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004d16:	2300      	movs	r3, #0
 8004d18:	613b      	str	r3, [r7, #16]
 8004d1a:	e044      	b.n	8004da6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d26:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004d2a:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d107      	bne.n	8004d42 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d3c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004d40:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d46:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004d4a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d116      	bne.n	8004d84 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d60:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004d64:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	4a25      	ldr	r2, [pc, #148]	; (8004e00 <HAL_ETH_TransmitFrame+0x1d0>)
 8004d6a:	fb02 f203 	mul.w	r2, r2, r3
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	4413      	add	r3, r2
 8004d72:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004d76:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004d82:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d92:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	3301      	adds	r3, #1
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d3b6      	bcc.n	8004d1c <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004db6:	3314      	adds	r3, #20
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00d      	beq.n	8004dde <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dca:	3314      	adds	r3, #20
 8004dcc:	2204      	movs	r2, #4
 8004dce:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dd8:	3304      	adds	r3, #4
 8004dda:	2200      	movs	r2, #0
 8004ddc:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	371c      	adds	r7, #28
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr
 8004dfc:	ac02b00b 	.word	0xac02b00b
 8004e00:	fffffa0c 	.word	0xfffffa0c

08004e04 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d101      	bne.n	8004e1e <HAL_ETH_GetReceivedFrame+0x1a>
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	e070      	b.n	8004f00 <HAL_ETH_GetReceivedFrame+0xfc>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2202      	movs	r2, #2
 8004e2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	db5a      	blt.n	8004eee <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d030      	beq.n	8004ea8 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d103      	bne.n	8004e60 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	0c1b      	lsrs	r3, r3, #16
 8004e70:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004e74:	3b04      	subs	r3, #4
 8004e76:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	e02b      	b.n	8004f00 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d010      	beq.n	8004ed8 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ed6:	e00a      	b.n	8004eee <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	461a      	mov	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f1c:	3314      	adds	r3, #20
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f24:	2b40      	cmp	r3, #64	; 0x40
 8004f26:	d112      	bne.n	8004f4e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 f860 	bl	8004fee <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f36:	3314      	adds	r3, #20
 8004f38:	2240      	movs	r2, #64	; 0x40
 8004f3a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f4c:	e01b      	b.n	8004f86 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f56:	3314      	adds	r3, #20
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d111      	bne.n	8004f86 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f839 	bl	8004fda <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f70:	3314      	adds	r3, #20
 8004f72:	2201      	movs	r2, #1
 8004f74:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f8e:	3314      	adds	r3, #20
 8004f90:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004f94:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f9e:	3314      	adds	r3, #20
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004fa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004faa:	d112      	bne.n	8004fd2 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f828 	bl	8005002 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fba:	3314      	adds	r3, #20
 8004fbc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004fc0:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004fd2:	bf00      	nop
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b083      	sub	sp, #12
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b083      	sub	sp, #12
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004ff6:	bf00      	nop
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b086      	sub	sp, #24
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	460b      	mov	r3, r1
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b82      	cmp	r3, #130	; 0x82
 8005036:	d101      	bne.n	800503c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8005038:	2302      	movs	r3, #2
 800503a:	e050      	b.n	80050de <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2282      	movs	r2, #130	; 0x82
 8005040:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f003 031c 	and.w	r3, r3, #28
 8005052:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8a1b      	ldrh	r3, [r3, #16]
 8005058:	02db      	lsls	r3, r3, #11
 800505a:	b29b      	uxth	r3, r3
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	4313      	orrs	r3, r2
 8005060:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8005062:	897b      	ldrh	r3, [r7, #10]
 8005064:	019b      	lsls	r3, r3, #6
 8005066:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	f023 0302 	bic.w	r3, r3, #2
 8005076:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f043 0301 	orr.w	r3, r3, #1
 800507e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005088:	f7fd fcac 	bl	80029e4 <HAL_GetTick>
 800508c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800508e:	e015      	b.n	80050bc <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8005090:	f7fd fca8 	bl	80029e4 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800509e:	d309      	bcc.n	80050b4 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e014      	b.n	80050de <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1e4      	bne.n	8005090 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	461a      	mov	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b086      	sub	sp, #24
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	60f8      	str	r0, [r7, #12]
 80050ee:	460b      	mov	r3, r1
 80050f0:	607a      	str	r2, [r7, #4]
 80050f2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80050f8:	2300      	movs	r3, #0
 80050fa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b42      	cmp	r3, #66	; 0x42
 8005106:	d101      	bne.n	800510c <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8005108:	2302      	movs	r3, #2
 800510a:	e04e      	b.n	80051aa <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2242      	movs	r2, #66	; 0x42
 8005110:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f003 031c 	and.w	r3, r3, #28
 8005122:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8a1b      	ldrh	r3, [r3, #16]
 8005128:	02db      	lsls	r3, r3, #11
 800512a:	b29b      	uxth	r3, r3
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8005132:	897b      	ldrh	r3, [r7, #10]
 8005134:	019b      	lsls	r3, r3, #6
 8005136:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	4313      	orrs	r3, r2
 800513e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f043 0302 	orr.w	r3, r3, #2
 8005146:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f043 0301 	orr.w	r3, r3, #1
 800514e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005162:	f7fd fc3f 	bl	80029e4 <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005168:	e015      	b.n	8005196 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800516a:	f7fd fc3b 	bl	80029e4 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005178:	d309      	bcc.n	800518e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e00d      	b.n	80051aa <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e4      	bne.n	800516a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3718      	adds	r7, #24
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b082      	sub	sp, #8
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_ETH_Start+0x16>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e01f      	b.n	8005208 <HAL_ETH_Start+0x56>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fb45 	bl	8005868 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fb7c 	bl	80058dc <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fc13 	bl	8005a10 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fbb0 	bl	8005950 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 fbdd 	bl	80059b0 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3708      	adds	r7, #8
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800521e:	2b01      	cmp	r3, #1
 8005220:	d101      	bne.n	8005226 <HAL_ETH_Stop+0x16>
 8005222:	2302      	movs	r3, #2
 8005224:	e01f      	b.n	8005266 <HAL_ETH_Stop+0x56>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2202      	movs	r2, #2
 8005232:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 fba2 	bl	8005980 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 fbcf 	bl	80059e0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 fb67 	bl	8005916 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 fbe1 	bl	8005a10 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 fb27 	bl	80058a2 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800527a:	2300      	movs	r3, #0
 800527c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005284:	2b01      	cmp	r3, #1
 8005286:	d101      	bne.n	800528c <HAL_ETH_ConfigMAC+0x1c>
 8005288:	2302      	movs	r3, #2
 800528a:	e0e4      	b.n	8005456 <HAL_ETH_ConfigMAC+0x1e6>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2202      	movs	r2, #2
 8005298:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f000 80b1 	beq.w	8005406 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	4b6c      	ldr	r3, [pc, #432]	; (8005460 <HAL_ETH_ConfigMAC+0x1f0>)
 80052b0:	4013      	ands	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80052bc:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 80052c2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 80052c8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 80052ce:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 80052d4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 80052da:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 80052e0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 80052e6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 80052ec:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 80052f2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 80052f8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 80052fe:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005316:	2001      	movs	r0, #1
 8005318:	f7fd fb70 	bl	80029fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800532c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8005332:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005338:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800533e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8005344:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800534a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8005356:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005358:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005362:	2001      	movs	r0, #1
 8005364:	f7fd fb4a 	bl	80029fc <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005378:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005382:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005392:	4013      	ands	r3, r2
 8005394:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800539a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80053a0:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80053a6:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80053ac:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 80053b2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80053b8:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	4313      	orrs	r3, r2
 80053be:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80053d0:	2001      	movs	r0, #1
 80053d2:	f7fd fb13 	bl	80029fc <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	69db      	ldr	r3, [r3, #28]
 80053f4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80053f6:	2001      	movs	r0, #1
 80053f8:	f7fd fb00 	bl	80029fc <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	61da      	str	r2, [r3, #28]
 8005404:	e01e      	b.n	8005444 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005414:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005436:	2001      	movs	r0, #1
 8005438:	f7fd fae0 	bl	80029fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	ff20810f 	.word	0xff20810f

08005464 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b0b0      	sub	sp, #192	; 0xc0
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800546e:	2300      	movs	r3, #0
 8005470:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d007      	beq.n	800548a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005480:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005488:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800548a:	2300      	movs	r3, #0
 800548c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800548e:	2300      	movs	r3, #0
 8005490:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005492:	2300      	movs	r3, #0
 8005494:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005496:	2300      	movs	r3, #0
 8005498:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800549a:	2300      	movs	r3, #0
 800549c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800549e:	2300      	movs	r3, #0
 80054a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d103      	bne.n	80054b2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80054aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054ae:	663b      	str	r3, [r7, #96]	; 0x60
 80054b0:	e001      	b.n	80054b6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80054b2:	2300      	movs	r3, #0
 80054b4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80054b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054ba:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80054bc:	2300      	movs	r3, #0
 80054be:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80054c0:	2300      	movs	r3, #0
 80054c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80054c4:	2300      	movs	r3, #0
 80054c6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80054cc:	2300      	movs	r3, #0
 80054ce:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80054d0:	2340      	movs	r3, #64	; 0x40
 80054d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80054d4:	2300      	movs	r3, #0
 80054d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80054da:	2300      	movs	r3, #0
 80054dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80054e0:	2300      	movs	r3, #0
 80054e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80054e6:	2300      	movs	r3, #0
 80054e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80054ec:	2300      	movs	r3, #0
 80054ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005504:	2380      	movs	r3, #128	; 0x80
 8005506:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800550a:	2300      	movs	r3, #0
 800550c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005510:	2300      	movs	r3, #0
 8005512:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005516:	2300      	movs	r3, #0
 8005518:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800551c:	2300      	movs	r3, #0
 800551e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005522:	2300      	movs	r3, #0
 8005524:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005528:	2300      	movs	r3, #0
 800552a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005538:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800553c:	4bac      	ldr	r3, [pc, #688]	; (80057f0 <ETH_MACDMAConfig+0x38c>)
 800553e:	4013      	ands	r3, r2
 8005540:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005544:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8005546:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005548:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800554a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800554c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800554e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005550:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8005556:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005558:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800555a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800555c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800555e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005564:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8005566:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005568:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800556a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800556c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800556e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005570:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8005572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005574:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005576:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005578:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800557a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800557e:	4313      	orrs	r3, r2
 8005580:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800558c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005598:	2001      	movs	r0, #1
 800559a:	f7fd fa2f 	bl	80029fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055a6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80055a8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80055aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80055ac:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80055ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80055b0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80055b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80055b6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80055b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80055bc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80055be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80055c2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80055c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80055c8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80055cc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80055d4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80055d6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80055e2:	2001      	movs	r0, #1
 80055e4:	f7fd fa0a 	bl	80029fc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055f0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055fa:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005604:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005610:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005614:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005618:	4013      	ands	r3, r2
 800561a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800561e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005622:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005624:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005628:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800562a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800562e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005630:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005634:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800563a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800563c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005640:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005642:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005646:	4313      	orrs	r3, r2
 8005648:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005654:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005660:	2001      	movs	r0, #1
 8005662:	f7fd f9cb 	bl	80029fc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800566e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005670:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005674:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800568a:	2001      	movs	r0, #1
 800568c:	f7fd f9b6 	bl	80029fc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005698:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800569a:	2300      	movs	r3, #0
 800569c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800569e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056a2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80056a4:	2300      	movs	r3, #0
 80056a6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80056a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80056ac:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80056b2:	2300      	movs	r3, #0
 80056b4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80056ba:	2300      	movs	r3, #0
 80056bc:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80056be:	2304      	movs	r3, #4
 80056c0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80056c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80056c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80056cc:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80056ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80056d2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80056d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80056d8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80056da:	2380      	movs	r3, #128	; 0x80
 80056dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80056de:	2300      	movs	r3, #0
 80056e0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80056e2:	2300      	movs	r3, #0
 80056e4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056ee:	3318      	adds	r3, #24
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80056f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80056fa:	4b3e      	ldr	r3, [pc, #248]	; (80057f4 <ETH_MACDMAConfig+0x390>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005702:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005704:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005706:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005708:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800570a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800570c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800570e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005710:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005712:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005714:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005716:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005718:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800571a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800571c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800571e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005720:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005722:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005724:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005728:	4313      	orrs	r3, r2
 800572a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005736:	3318      	adds	r3, #24
 8005738:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800573c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005746:	3318      	adds	r3, #24
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800574e:	2001      	movs	r0, #1
 8005750:	f7fd f954 	bl	80029fc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800575c:	3318      	adds	r3, #24
 800575e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005762:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8005766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005768:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800576a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800576c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800576e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005770:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8005772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005774:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005776:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005778:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800577a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800577c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800577e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005788:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800578c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800579c:	2001      	movs	r0, #1
 800579e:	f7fd f92d 	bl	80029fc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057ae:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d10f      	bne.n	80057d8 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057c0:	331c      	adds	r3, #28
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80057cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057d4:	331c      	adds	r3, #28
 80057d6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	461a      	mov	r2, r3
 80057de:	2100      	movs	r1, #0
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f809 	bl	80057f8 <ETH_MACAddressConfig>
}
 80057e6:	bf00      	nop
 80057e8:	37c0      	adds	r7, #192	; 0xc0
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	ff20810f 	.word	0xff20810f
 80057f4:	f8de3f23 	.word	0xf8de3f23

080057f8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b087      	sub	sp, #28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	3305      	adds	r3, #5
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	021b      	lsls	r3, r3, #8
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	3204      	adds	r2, #4
 8005810:	7812      	ldrb	r2, [r2, #0]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005816:	68ba      	ldr	r2, [r7, #8]
 8005818:	4b11      	ldr	r3, [pc, #68]	; (8005860 <ETH_MACAddressConfig+0x68>)
 800581a:	4413      	add	r3, r2
 800581c:	461a      	mov	r2, r3
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	3303      	adds	r3, #3
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	061a      	lsls	r2, r3, #24
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	3302      	adds	r3, #2
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	041b      	lsls	r3, r3, #16
 8005832:	431a      	orrs	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	3301      	adds	r3, #1
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	021b      	lsls	r3, r3, #8
 800583c:	4313      	orrs	r3, r2
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	7812      	ldrb	r2, [r2, #0]
 8005842:	4313      	orrs	r3, r2
 8005844:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	4b06      	ldr	r3, [pc, #24]	; (8005864 <ETH_MACAddressConfig+0x6c>)
 800584a:	4413      	add	r3, r2
 800584c:	461a      	mov	r2, r3
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	6013      	str	r3, [r2, #0]
}
 8005852:	bf00      	nop
 8005854:	371c      	adds	r7, #28
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	40028040 	.word	0x40028040
 8005864:	40028044 	.word	0x40028044

08005868 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0208 	orr.w	r2, r2, #8
 8005882:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800588c:	2001      	movs	r0, #1
 800588e:	f000 f8e9 	bl	8005a64 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	601a      	str	r2, [r3, #0]
}
 800589a:	bf00      	nop
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b084      	sub	sp, #16
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f022 0208 	bic.w	r2, r2, #8
 80058bc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80058c6:	2001      	movs	r0, #1
 80058c8:	f000 f8cc 	bl	8005a64 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	601a      	str	r2, [r3, #0]
}
 80058d4:	bf00      	nop
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80058e4:	2300      	movs	r3, #0
 80058e6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f042 0204 	orr.w	r2, r2, #4
 80058f6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005900:	2001      	movs	r0, #1
 8005902:	f000 f8af 	bl	8005a64 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	601a      	str	r2, [r3, #0]
}
 800590e:	bf00      	nop
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f022 0204 	bic.w	r2, r2, #4
 8005930:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800593a:	2001      	movs	r0, #1
 800593c:	f000 f892 	bl	8005a64 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	601a      	str	r2, [r3, #0]
}
 8005948:	bf00      	nop
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005960:	3318      	adds	r3, #24
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800596c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005970:	3318      	adds	r3, #24
 8005972:	601a      	str	r2, [r3, #0]
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005990:	3318      	adds	r3, #24
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800599c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059a0:	3318      	adds	r3, #24
 80059a2:	601a      	str	r2, [r3, #0]
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059c0:	3318      	adds	r3, #24
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f042 0202 	orr.w	r2, r2, #2
 80059cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059d0:	3318      	adds	r3, #24
 80059d2:	601a      	str	r2, [r3, #0]
}
 80059d4:	bf00      	nop
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059f0:	3318      	adds	r3, #24
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0202 	bic.w	r2, r2, #2
 80059fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a00:	3318      	adds	r3, #24
 8005a02:	601a      	str	r2, [r3, #0]
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a24:	3318      	adds	r3, #24
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005a30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a34:	3318      	adds	r3, #24
 8005a36:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a40:	3318      	adds	r3, #24
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005a46:	2001      	movs	r0, #1
 8005a48:	f000 f80c 	bl	8005a64 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a56:	3318      	adds	r3, #24
 8005a58:	601a      	str	r2, [r3, #0]
}
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
	...

08005a64 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a6c:	4b0b      	ldr	r3, [pc, #44]	; (8005a9c <ETH_Delay+0x38>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a0b      	ldr	r2, [pc, #44]	; (8005aa0 <ETH_Delay+0x3c>)
 8005a72:	fba2 2303 	umull	r2, r3, r2, r3
 8005a76:	0a5b      	lsrs	r3, r3, #9
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005a80:	bf00      	nop
  } 
  while (Delay --);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	1e5a      	subs	r2, r3, #1
 8005a86:	60fa      	str	r2, [r7, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d1f9      	bne.n	8005a80 <ETH_Delay+0x1c>
}
 8005a8c:	bf00      	nop
 8005a8e:	bf00      	nop
 8005a90:	3714      	adds	r7, #20
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	2000008c 	.word	0x2000008c
 8005aa0:	10624dd3 	.word	0x10624dd3

08005aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b089      	sub	sp, #36	; 0x24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005aba:	2300      	movs	r3, #0
 8005abc:	61fb      	str	r3, [r7, #28]
 8005abe:	e16b      	b.n	8005d98 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	f040 815a 	bne.w	8005d92 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d005      	beq.n	8005af6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d130      	bne.n	8005b58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	005b      	lsls	r3, r3, #1
 8005b00:	2203      	movs	r2, #3
 8005b02:	fa02 f303 	lsl.w	r3, r2, r3
 8005b06:	43db      	mvns	r3, r3
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68da      	ldr	r2, [r3, #12]
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	69ba      	ldr	r2, [r7, #24]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	fa02 f303 	lsl.w	r3, r2, r3
 8005b34:	43db      	mvns	r3, r3
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	091b      	lsrs	r3, r3, #4
 8005b42:	f003 0201 	and.w	r2, r3, #1
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4c:	69ba      	ldr	r2, [r7, #24]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f003 0303 	and.w	r3, r3, #3
 8005b60:	2b03      	cmp	r3, #3
 8005b62:	d017      	beq.n	8005b94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	005b      	lsls	r3, r3, #1
 8005b6e:	2203      	movs	r2, #3
 8005b70:	fa02 f303 	lsl.w	r3, r2, r3
 8005b74:	43db      	mvns	r3, r3
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	fa02 f303 	lsl.w	r3, r2, r3
 8005b88:	69ba      	ldr	r2, [r7, #24]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	69ba      	ldr	r2, [r7, #24]
 8005b92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f003 0303 	and.w	r3, r3, #3
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d123      	bne.n	8005be8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	08da      	lsrs	r2, r3, #3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3208      	adds	r2, #8
 8005ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	f003 0307 	and.w	r3, r3, #7
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	220f      	movs	r2, #15
 8005bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bbc:	43db      	mvns	r3, r3
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	691a      	ldr	r2, [r3, #16]
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	08da      	lsrs	r2, r3, #3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	3208      	adds	r2, #8
 8005be2:	69b9      	ldr	r1, [r7, #24]
 8005be4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	2203      	movs	r2, #3
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f003 0203 	and.w	r2, r3, #3
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f000 80b4 	beq.w	8005d92 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	60fb      	str	r3, [r7, #12]
 8005c2e:	4b60      	ldr	r3, [pc, #384]	; (8005db0 <HAL_GPIO_Init+0x30c>)
 8005c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c32:	4a5f      	ldr	r2, [pc, #380]	; (8005db0 <HAL_GPIO_Init+0x30c>)
 8005c34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c38:	6453      	str	r3, [r2, #68]	; 0x44
 8005c3a:	4b5d      	ldr	r3, [pc, #372]	; (8005db0 <HAL_GPIO_Init+0x30c>)
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c42:	60fb      	str	r3, [r7, #12]
 8005c44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c46:	4a5b      	ldr	r2, [pc, #364]	; (8005db4 <HAL_GPIO_Init+0x310>)
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	089b      	lsrs	r3, r3, #2
 8005c4c:	3302      	adds	r3, #2
 8005c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f003 0303 	and.w	r3, r3, #3
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	220f      	movs	r2, #15
 8005c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c62:	43db      	mvns	r3, r3
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	4013      	ands	r3, r2
 8005c68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a52      	ldr	r2, [pc, #328]	; (8005db8 <HAL_GPIO_Init+0x314>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d02b      	beq.n	8005cca <HAL_GPIO_Init+0x226>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a51      	ldr	r2, [pc, #324]	; (8005dbc <HAL_GPIO_Init+0x318>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d025      	beq.n	8005cc6 <HAL_GPIO_Init+0x222>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a50      	ldr	r2, [pc, #320]	; (8005dc0 <HAL_GPIO_Init+0x31c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d01f      	beq.n	8005cc2 <HAL_GPIO_Init+0x21e>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a4f      	ldr	r2, [pc, #316]	; (8005dc4 <HAL_GPIO_Init+0x320>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d019      	beq.n	8005cbe <HAL_GPIO_Init+0x21a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a4e      	ldr	r2, [pc, #312]	; (8005dc8 <HAL_GPIO_Init+0x324>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d013      	beq.n	8005cba <HAL_GPIO_Init+0x216>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a4d      	ldr	r2, [pc, #308]	; (8005dcc <HAL_GPIO_Init+0x328>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d00d      	beq.n	8005cb6 <HAL_GPIO_Init+0x212>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a4c      	ldr	r2, [pc, #304]	; (8005dd0 <HAL_GPIO_Init+0x32c>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d007      	beq.n	8005cb2 <HAL_GPIO_Init+0x20e>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a4b      	ldr	r2, [pc, #300]	; (8005dd4 <HAL_GPIO_Init+0x330>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d101      	bne.n	8005cae <HAL_GPIO_Init+0x20a>
 8005caa:	2307      	movs	r3, #7
 8005cac:	e00e      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cae:	2308      	movs	r3, #8
 8005cb0:	e00c      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cb2:	2306      	movs	r3, #6
 8005cb4:	e00a      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cb6:	2305      	movs	r3, #5
 8005cb8:	e008      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cba:	2304      	movs	r3, #4
 8005cbc:	e006      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e004      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cc2:	2302      	movs	r3, #2
 8005cc4:	e002      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <HAL_GPIO_Init+0x228>
 8005cca:	2300      	movs	r3, #0
 8005ccc:	69fa      	ldr	r2, [r7, #28]
 8005cce:	f002 0203 	and.w	r2, r2, #3
 8005cd2:	0092      	lsls	r2, r2, #2
 8005cd4:	4093      	lsls	r3, r2
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cdc:	4935      	ldr	r1, [pc, #212]	; (8005db4 <HAL_GPIO_Init+0x310>)
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	089b      	lsrs	r3, r3, #2
 8005ce2:	3302      	adds	r3, #2
 8005ce4:	69ba      	ldr	r2, [r7, #24]
 8005ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005cea:	4b3b      	ldr	r3, [pc, #236]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	43db      	mvns	r3, r3
 8005cf4:	69ba      	ldr	r2, [r7, #24]
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005d06:	69ba      	ldr	r2, [r7, #24]
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d0e:	4a32      	ldr	r2, [pc, #200]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005d14:	4b30      	ldr	r3, [pc, #192]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	43db      	mvns	r3, r3
 8005d1e:	69ba      	ldr	r2, [r7, #24]
 8005d20:	4013      	ands	r3, r2
 8005d22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005d30:	69ba      	ldr	r2, [r7, #24]
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d38:	4a27      	ldr	r2, [pc, #156]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d3e:	4b26      	ldr	r3, [pc, #152]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	43db      	mvns	r3, r3
 8005d48:	69ba      	ldr	r2, [r7, #24]
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005d5a:	69ba      	ldr	r2, [r7, #24]
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d62:	4a1d      	ldr	r2, [pc, #116]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d68:	4b1b      	ldr	r3, [pc, #108]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	43db      	mvns	r3, r3
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	4013      	ands	r3, r2
 8005d76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005d84:	69ba      	ldr	r2, [r7, #24]
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d8c:	4a12      	ldr	r2, [pc, #72]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	3301      	adds	r3, #1
 8005d96:	61fb      	str	r3, [r7, #28]
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	2b0f      	cmp	r3, #15
 8005d9c:	f67f ae90 	bls.w	8005ac0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005da0:	bf00      	nop
 8005da2:	bf00      	nop
 8005da4:	3724      	adds	r7, #36	; 0x24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	40023800 	.word	0x40023800
 8005db4:	40013800 	.word	0x40013800
 8005db8:	40020000 	.word	0x40020000
 8005dbc:	40020400 	.word	0x40020400
 8005dc0:	40020800 	.word	0x40020800
 8005dc4:	40020c00 	.word	0x40020c00
 8005dc8:	40021000 	.word	0x40021000
 8005dcc:	40021400 	.word	0x40021400
 8005dd0:	40021800 	.word	0x40021800
 8005dd4:	40021c00 	.word	0x40021c00
 8005dd8:	40013c00 	.word	0x40013c00

08005ddc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dde:	b08f      	sub	sp, #60	; 0x3c
 8005de0:	af0a      	add	r7, sp, #40	; 0x28
 8005de2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e054      	b.n	8005e98 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d106      	bne.n	8005e0e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f016 faa9 	bl	801c360 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2203      	movs	r2, #3
 8005e12:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d102      	bne.n	8005e28 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f004 fa93 	bl	800a358 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	603b      	str	r3, [r7, #0]
 8005e38:	687e      	ldr	r6, [r7, #4]
 8005e3a:	466d      	mov	r5, sp
 8005e3c:	f106 0410 	add.w	r4, r6, #16
 8005e40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005e4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005e50:	1d33      	adds	r3, r6, #4
 8005e52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e54:	6838      	ldr	r0, [r7, #0]
 8005e56:	f004 fa0d 	bl	800a274 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2101      	movs	r1, #1
 8005e60:	4618      	mov	r0, r3
 8005e62:	f004 fa8a 	bl	800a37a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	687e      	ldr	r6, [r7, #4]
 8005e6e:	466d      	mov	r5, sp
 8005e70:	f106 0410 	add.w	r4, r6, #16
 8005e74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e7c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005e80:	e885 0003 	stmia.w	r5, {r0, r1}
 8005e84:	1d33      	adds	r3, r6, #4
 8005e86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e88:	6838      	ldr	r0, [r7, #0]
 8005e8a:	f004 fbf1 	bl	800a670 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ea0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005ea0:	b590      	push	{r4, r7, lr}
 8005ea2:	b089      	sub	sp, #36	; 0x24
 8005ea4:	af04      	add	r7, sp, #16
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	4608      	mov	r0, r1
 8005eaa:	4611      	mov	r1, r2
 8005eac:	461a      	mov	r2, r3
 8005eae:	4603      	mov	r3, r0
 8005eb0:	70fb      	strb	r3, [r7, #3]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	70bb      	strb	r3, [r7, #2]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d101      	bne.n	8005ec8 <HAL_HCD_HC_Init+0x28>
 8005ec4:	2302      	movs	r3, #2
 8005ec6:	e076      	b.n	8005fb6 <HAL_HCD_HC_Init+0x116>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8005ed0:	78fb      	ldrb	r3, [r7, #3]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	212c      	movs	r1, #44	; 0x2c
 8005ed6:	fb01 f303 	mul.w	r3, r1, r3
 8005eda:	4413      	add	r3, r2
 8005edc:	333d      	adds	r3, #61	; 0x3d
 8005ede:	2200      	movs	r2, #0
 8005ee0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005ee2:	78fb      	ldrb	r3, [r7, #3]
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	212c      	movs	r1, #44	; 0x2c
 8005ee8:	fb01 f303 	mul.w	r3, r1, r3
 8005eec:	4413      	add	r3, r2
 8005eee:	3338      	adds	r3, #56	; 0x38
 8005ef0:	787a      	ldrb	r2, [r7, #1]
 8005ef2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005ef4:	78fb      	ldrb	r3, [r7, #3]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	212c      	movs	r1, #44	; 0x2c
 8005efa:	fb01 f303 	mul.w	r3, r1, r3
 8005efe:	4413      	add	r3, r2
 8005f00:	3340      	adds	r3, #64	; 0x40
 8005f02:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005f04:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005f06:	78fb      	ldrb	r3, [r7, #3]
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	212c      	movs	r1, #44	; 0x2c
 8005f0c:	fb01 f303 	mul.w	r3, r1, r3
 8005f10:	4413      	add	r3, r2
 8005f12:	3339      	adds	r3, #57	; 0x39
 8005f14:	78fa      	ldrb	r2, [r7, #3]
 8005f16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005f18:	78fb      	ldrb	r3, [r7, #3]
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	212c      	movs	r1, #44	; 0x2c
 8005f1e:	fb01 f303 	mul.w	r3, r1, r3
 8005f22:	4413      	add	r3, r2
 8005f24:	333f      	adds	r3, #63	; 0x3f
 8005f26:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005f2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005f2c:	78fb      	ldrb	r3, [r7, #3]
 8005f2e:	78ba      	ldrb	r2, [r7, #2]
 8005f30:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f34:	b2d0      	uxtb	r0, r2
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	212c      	movs	r1, #44	; 0x2c
 8005f3a:	fb01 f303 	mul.w	r3, r1, r3
 8005f3e:	4413      	add	r3, r2
 8005f40:	333a      	adds	r3, #58	; 0x3a
 8005f42:	4602      	mov	r2, r0
 8005f44:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005f46:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	da09      	bge.n	8005f62 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005f4e:	78fb      	ldrb	r3, [r7, #3]
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	212c      	movs	r1, #44	; 0x2c
 8005f54:	fb01 f303 	mul.w	r3, r1, r3
 8005f58:	4413      	add	r3, r2
 8005f5a:	333b      	adds	r3, #59	; 0x3b
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	701a      	strb	r2, [r3, #0]
 8005f60:	e008      	b.n	8005f74 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005f62:	78fb      	ldrb	r3, [r7, #3]
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	212c      	movs	r1, #44	; 0x2c
 8005f68:	fb01 f303 	mul.w	r3, r1, r3
 8005f6c:	4413      	add	r3, r2
 8005f6e:	333b      	adds	r3, #59	; 0x3b
 8005f70:	2200      	movs	r2, #0
 8005f72:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	212c      	movs	r1, #44	; 0x2c
 8005f7a:	fb01 f303 	mul.w	r3, r1, r3
 8005f7e:	4413      	add	r3, r2
 8005f80:	333c      	adds	r3, #60	; 0x3c
 8005f82:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005f86:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6818      	ldr	r0, [r3, #0]
 8005f8c:	787c      	ldrb	r4, [r7, #1]
 8005f8e:	78ba      	ldrb	r2, [r7, #2]
 8005f90:	78f9      	ldrb	r1, [r7, #3]
 8005f92:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005f94:	9302      	str	r3, [sp, #8]
 8005f96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005f9a:	9301      	str	r3, [sp, #4]
 8005f9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005fa0:	9300      	str	r3, [sp, #0]
 8005fa2:	4623      	mov	r3, r4
 8005fa4:	f004 fcde 	bl	800a964 <USB_HC_Init>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd90      	pop	{r4, r7, pc}

08005fbe <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b084      	sub	sp, #16
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d101      	bne.n	8005fdc <HAL_HCD_HC_Halt+0x1e>
 8005fd8:	2302      	movs	r3, #2
 8005fda:	e00f      	b.n	8005ffc <HAL_HCD_HC_Halt+0x3e>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	78fa      	ldrb	r2, [r7, #3]
 8005fea:	4611      	mov	r1, r2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f004 ff1a 	bl	800ae26 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3710      	adds	r7, #16
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	461a      	mov	r2, r3
 8006012:	4603      	mov	r3, r0
 8006014:	70fb      	strb	r3, [r7, #3]
 8006016:	460b      	mov	r3, r1
 8006018:	70bb      	strb	r3, [r7, #2]
 800601a:	4613      	mov	r3, r2
 800601c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800601e:	78fb      	ldrb	r3, [r7, #3]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	212c      	movs	r1, #44	; 0x2c
 8006024:	fb01 f303 	mul.w	r3, r1, r3
 8006028:	4413      	add	r3, r2
 800602a:	333b      	adds	r3, #59	; 0x3b
 800602c:	78ba      	ldrb	r2, [r7, #2]
 800602e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8006030:	78fb      	ldrb	r3, [r7, #3]
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	212c      	movs	r1, #44	; 0x2c
 8006036:	fb01 f303 	mul.w	r3, r1, r3
 800603a:	4413      	add	r3, r2
 800603c:	333f      	adds	r3, #63	; 0x3f
 800603e:	787a      	ldrb	r2, [r7, #1]
 8006040:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8006042:	7c3b      	ldrb	r3, [r7, #16]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d112      	bne.n	800606e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006048:	78fb      	ldrb	r3, [r7, #3]
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	212c      	movs	r1, #44	; 0x2c
 800604e:	fb01 f303 	mul.w	r3, r1, r3
 8006052:	4413      	add	r3, r2
 8006054:	3342      	adds	r3, #66	; 0x42
 8006056:	2203      	movs	r2, #3
 8006058:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800605a:	78fb      	ldrb	r3, [r7, #3]
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	212c      	movs	r1, #44	; 0x2c
 8006060:	fb01 f303 	mul.w	r3, r1, r3
 8006064:	4413      	add	r3, r2
 8006066:	333d      	adds	r3, #61	; 0x3d
 8006068:	7f3a      	ldrb	r2, [r7, #28]
 800606a:	701a      	strb	r2, [r3, #0]
 800606c:	e008      	b.n	8006080 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800606e:	78fb      	ldrb	r3, [r7, #3]
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	212c      	movs	r1, #44	; 0x2c
 8006074:	fb01 f303 	mul.w	r3, r1, r3
 8006078:	4413      	add	r3, r2
 800607a:	3342      	adds	r3, #66	; 0x42
 800607c:	2202      	movs	r2, #2
 800607e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8006080:	787b      	ldrb	r3, [r7, #1]
 8006082:	2b03      	cmp	r3, #3
 8006084:	f200 80c6 	bhi.w	8006214 <HAL_HCD_HC_SubmitRequest+0x210>
 8006088:	a201      	add	r2, pc, #4	; (adr r2, 8006090 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800608a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608e:	bf00      	nop
 8006090:	080060a1 	.word	0x080060a1
 8006094:	08006201 	.word	0x08006201
 8006098:	08006105 	.word	0x08006105
 800609c:	08006183 	.word	0x08006183
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80060a0:	7c3b      	ldrb	r3, [r7, #16]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	f040 80b8 	bne.w	8006218 <HAL_HCD_HC_SubmitRequest+0x214>
 80060a8:	78bb      	ldrb	r3, [r7, #2]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f040 80b4 	bne.w	8006218 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80060b0:	8b3b      	ldrh	r3, [r7, #24]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d108      	bne.n	80060c8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80060b6:	78fb      	ldrb	r3, [r7, #3]
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	212c      	movs	r1, #44	; 0x2c
 80060bc:	fb01 f303 	mul.w	r3, r1, r3
 80060c0:	4413      	add	r3, r2
 80060c2:	3355      	adds	r3, #85	; 0x55
 80060c4:	2201      	movs	r2, #1
 80060c6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80060c8:	78fb      	ldrb	r3, [r7, #3]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	212c      	movs	r1, #44	; 0x2c
 80060ce:	fb01 f303 	mul.w	r3, r1, r3
 80060d2:	4413      	add	r3, r2
 80060d4:	3355      	adds	r3, #85	; 0x55
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d109      	bne.n	80060f0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80060dc:	78fb      	ldrb	r3, [r7, #3]
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	212c      	movs	r1, #44	; 0x2c
 80060e2:	fb01 f303 	mul.w	r3, r1, r3
 80060e6:	4413      	add	r3, r2
 80060e8:	3342      	adds	r3, #66	; 0x42
 80060ea:	2200      	movs	r2, #0
 80060ec:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80060ee:	e093      	b.n	8006218 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80060f0:	78fb      	ldrb	r3, [r7, #3]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	212c      	movs	r1, #44	; 0x2c
 80060f6:	fb01 f303 	mul.w	r3, r1, r3
 80060fa:	4413      	add	r3, r2
 80060fc:	3342      	adds	r3, #66	; 0x42
 80060fe:	2202      	movs	r2, #2
 8006100:	701a      	strb	r2, [r3, #0]
      break;
 8006102:	e089      	b.n	8006218 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006104:	78bb      	ldrb	r3, [r7, #2]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d11d      	bne.n	8006146 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800610a:	78fb      	ldrb	r3, [r7, #3]
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	212c      	movs	r1, #44	; 0x2c
 8006110:	fb01 f303 	mul.w	r3, r1, r3
 8006114:	4413      	add	r3, r2
 8006116:	3355      	adds	r3, #85	; 0x55
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d109      	bne.n	8006132 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800611e:	78fb      	ldrb	r3, [r7, #3]
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	212c      	movs	r1, #44	; 0x2c
 8006124:	fb01 f303 	mul.w	r3, r1, r3
 8006128:	4413      	add	r3, r2
 800612a:	3342      	adds	r3, #66	; 0x42
 800612c:	2200      	movs	r2, #0
 800612e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006130:	e073      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006132:	78fb      	ldrb	r3, [r7, #3]
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	212c      	movs	r1, #44	; 0x2c
 8006138:	fb01 f303 	mul.w	r3, r1, r3
 800613c:	4413      	add	r3, r2
 800613e:	3342      	adds	r3, #66	; 0x42
 8006140:	2202      	movs	r2, #2
 8006142:	701a      	strb	r2, [r3, #0]
      break;
 8006144:	e069      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006146:	78fb      	ldrb	r3, [r7, #3]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	212c      	movs	r1, #44	; 0x2c
 800614c:	fb01 f303 	mul.w	r3, r1, r3
 8006150:	4413      	add	r3, r2
 8006152:	3354      	adds	r3, #84	; 0x54
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d109      	bne.n	800616e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800615a:	78fb      	ldrb	r3, [r7, #3]
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	212c      	movs	r1, #44	; 0x2c
 8006160:	fb01 f303 	mul.w	r3, r1, r3
 8006164:	4413      	add	r3, r2
 8006166:	3342      	adds	r3, #66	; 0x42
 8006168:	2200      	movs	r2, #0
 800616a:	701a      	strb	r2, [r3, #0]
      break;
 800616c:	e055      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800616e:	78fb      	ldrb	r3, [r7, #3]
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	212c      	movs	r1, #44	; 0x2c
 8006174:	fb01 f303 	mul.w	r3, r1, r3
 8006178:	4413      	add	r3, r2
 800617a:	3342      	adds	r3, #66	; 0x42
 800617c:	2202      	movs	r2, #2
 800617e:	701a      	strb	r2, [r3, #0]
      break;
 8006180:	e04b      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006182:	78bb      	ldrb	r3, [r7, #2]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d11d      	bne.n	80061c4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006188:	78fb      	ldrb	r3, [r7, #3]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	212c      	movs	r1, #44	; 0x2c
 800618e:	fb01 f303 	mul.w	r3, r1, r3
 8006192:	4413      	add	r3, r2
 8006194:	3355      	adds	r3, #85	; 0x55
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d109      	bne.n	80061b0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800619c:	78fb      	ldrb	r3, [r7, #3]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	212c      	movs	r1, #44	; 0x2c
 80061a2:	fb01 f303 	mul.w	r3, r1, r3
 80061a6:	4413      	add	r3, r2
 80061a8:	3342      	adds	r3, #66	; 0x42
 80061aa:	2200      	movs	r2, #0
 80061ac:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80061ae:	e034      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80061b0:	78fb      	ldrb	r3, [r7, #3]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	212c      	movs	r1, #44	; 0x2c
 80061b6:	fb01 f303 	mul.w	r3, r1, r3
 80061ba:	4413      	add	r3, r2
 80061bc:	3342      	adds	r3, #66	; 0x42
 80061be:	2202      	movs	r2, #2
 80061c0:	701a      	strb	r2, [r3, #0]
      break;
 80061c2:	e02a      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80061c4:	78fb      	ldrb	r3, [r7, #3]
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	212c      	movs	r1, #44	; 0x2c
 80061ca:	fb01 f303 	mul.w	r3, r1, r3
 80061ce:	4413      	add	r3, r2
 80061d0:	3354      	adds	r3, #84	; 0x54
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d109      	bne.n	80061ec <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	212c      	movs	r1, #44	; 0x2c
 80061de:	fb01 f303 	mul.w	r3, r1, r3
 80061e2:	4413      	add	r3, r2
 80061e4:	3342      	adds	r3, #66	; 0x42
 80061e6:	2200      	movs	r2, #0
 80061e8:	701a      	strb	r2, [r3, #0]
      break;
 80061ea:	e016      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80061ec:	78fb      	ldrb	r3, [r7, #3]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	212c      	movs	r1, #44	; 0x2c
 80061f2:	fb01 f303 	mul.w	r3, r1, r3
 80061f6:	4413      	add	r3, r2
 80061f8:	3342      	adds	r3, #66	; 0x42
 80061fa:	2202      	movs	r2, #2
 80061fc:	701a      	strb	r2, [r3, #0]
      break;
 80061fe:	e00c      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006200:	78fb      	ldrb	r3, [r7, #3]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	212c      	movs	r1, #44	; 0x2c
 8006206:	fb01 f303 	mul.w	r3, r1, r3
 800620a:	4413      	add	r3, r2
 800620c:	3342      	adds	r3, #66	; 0x42
 800620e:	2200      	movs	r2, #0
 8006210:	701a      	strb	r2, [r3, #0]
      break;
 8006212:	e002      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006214:	bf00      	nop
 8006216:	e000      	b.n	800621a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006218:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800621a:	78fb      	ldrb	r3, [r7, #3]
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	212c      	movs	r1, #44	; 0x2c
 8006220:	fb01 f303 	mul.w	r3, r1, r3
 8006224:	4413      	add	r3, r2
 8006226:	3344      	adds	r3, #68	; 0x44
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800622c:	78fb      	ldrb	r3, [r7, #3]
 800622e:	8b3a      	ldrh	r2, [r7, #24]
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	202c      	movs	r0, #44	; 0x2c
 8006234:	fb00 f303 	mul.w	r3, r0, r3
 8006238:	440b      	add	r3, r1
 800623a:	334c      	adds	r3, #76	; 0x4c
 800623c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800623e:	78fb      	ldrb	r3, [r7, #3]
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	212c      	movs	r1, #44	; 0x2c
 8006244:	fb01 f303 	mul.w	r3, r1, r3
 8006248:	4413      	add	r3, r2
 800624a:	3360      	adds	r3, #96	; 0x60
 800624c:	2200      	movs	r2, #0
 800624e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006250:	78fb      	ldrb	r3, [r7, #3]
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	212c      	movs	r1, #44	; 0x2c
 8006256:	fb01 f303 	mul.w	r3, r1, r3
 800625a:	4413      	add	r3, r2
 800625c:	3350      	adds	r3, #80	; 0x50
 800625e:	2200      	movs	r2, #0
 8006260:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006262:	78fb      	ldrb	r3, [r7, #3]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	212c      	movs	r1, #44	; 0x2c
 8006268:	fb01 f303 	mul.w	r3, r1, r3
 800626c:	4413      	add	r3, r2
 800626e:	3339      	adds	r3, #57	; 0x39
 8006270:	78fa      	ldrb	r2, [r7, #3]
 8006272:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006274:	78fb      	ldrb	r3, [r7, #3]
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	212c      	movs	r1, #44	; 0x2c
 800627a:	fb01 f303 	mul.w	r3, r1, r3
 800627e:	4413      	add	r3, r2
 8006280:	3361      	adds	r3, #97	; 0x61
 8006282:	2200      	movs	r2, #0
 8006284:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
 800628a:	78fb      	ldrb	r3, [r7, #3]
 800628c:	222c      	movs	r2, #44	; 0x2c
 800628e:	fb02 f303 	mul.w	r3, r2, r3
 8006292:	3338      	adds	r3, #56	; 0x38
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	18d1      	adds	r1, r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	b2db      	uxtb	r3, r3
 800629e:	461a      	mov	r2, r3
 80062a0:	f004 fc6e 	bl	800ab80 <USB_HC_StartXfer>
 80062a4:	4603      	mov	r3, r0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3708      	adds	r7, #8
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop

080062b0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f004 f991 	bl	800a5ee <USB_GetMode>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	f040 80f6 	bne.w	80064c0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4618      	mov	r0, r3
 80062da:	f004 f975 	bl	800a5c8 <USB_ReadInterrupts>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 80ec 	beq.w	80064be <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4618      	mov	r0, r3
 80062ec:	f004 f96c 	bl	800a5c8 <USB_ReadInterrupts>
 80062f0:	4603      	mov	r3, r0
 80062f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80062fa:	d104      	bne.n	8006306 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006304:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4618      	mov	r0, r3
 800630c:	f004 f95c 	bl	800a5c8 <USB_ReadInterrupts>
 8006310:	4603      	mov	r3, r0
 8006312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800631a:	d104      	bne.n	8006326 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006324:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4618      	mov	r0, r3
 800632c:	f004 f94c 	bl	800a5c8 <USB_ReadInterrupts>
 8006330:	4603      	mov	r3, r0
 8006332:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006336:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800633a:	d104      	bne.n	8006346 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006344:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4618      	mov	r0, r3
 800634c:	f004 f93c 	bl	800a5c8 <USB_ReadInterrupts>
 8006350:	4603      	mov	r3, r0
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b02      	cmp	r3, #2
 8006358:	d103      	bne.n	8006362 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2202      	movs	r2, #2
 8006360:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4618      	mov	r0, r3
 8006368:	f004 f92e 	bl	800a5c8 <USB_ReadInterrupts>
 800636c:	4603      	mov	r3, r0
 800636e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006372:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006376:	d11c      	bne.n	80063b2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006380:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0301 	and.w	r3, r3, #1
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10f      	bne.n	80063b2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006392:	2110      	movs	r1, #16
 8006394:	6938      	ldr	r0, [r7, #16]
 8006396:	f004 f83d 	bl	800a414 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800639a:	6938      	ldr	r0, [r7, #16]
 800639c:	f004 f85e 	bl	800a45c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2101      	movs	r1, #1
 80063a6:	4618      	mov	r0, r3
 80063a8:	f004 fa16 	bl	800a7d8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f016 f855 	bl	801c45c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f004 f906 	bl	800a5c8 <USB_ReadInterrupts>
 80063bc:	4603      	mov	r3, r0
 80063be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063c6:	d102      	bne.n	80063ce <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f001 fa03 	bl	80077d4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4618      	mov	r0, r3
 80063d4:	f004 f8f8 	bl	800a5c8 <USB_ReadInterrupts>
 80063d8:	4603      	mov	r3, r0
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d106      	bne.n	80063f0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f016 f81e 	bl	801c424 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2208      	movs	r2, #8
 80063ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f004 f8e7 	bl	800a5c8 <USB_ReadInterrupts>
 80063fa:	4603      	mov	r3, r0
 80063fc:	f003 0310 	and.w	r3, r3, #16
 8006400:	2b10      	cmp	r3, #16
 8006402:	d101      	bne.n	8006408 <HAL_HCD_IRQHandler+0x158>
 8006404:	2301      	movs	r3, #1
 8006406:	e000      	b.n	800640a <HAL_HCD_IRQHandler+0x15a>
 8006408:	2300      	movs	r3, #0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d012      	beq.n	8006434 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	699a      	ldr	r2, [r3, #24]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0210 	bic.w	r2, r2, #16
 800641c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f001 f906 	bl	8007630 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	699a      	ldr	r2, [r3, #24]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f042 0210 	orr.w	r2, r2, #16
 8006432:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4618      	mov	r0, r3
 800643a:	f004 f8c5 	bl	800a5c8 <USB_ReadInterrupts>
 800643e:	4603      	mov	r3, r0
 8006440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006444:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006448:	d13a      	bne.n	80064c0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f004 fcd8 	bl	800ae04 <USB_HC_ReadInterrupt>
 8006454:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006456:	2300      	movs	r3, #0
 8006458:	617b      	str	r3, [r7, #20]
 800645a:	e025      	b.n	80064a8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	fa22 f303 	lsr.w	r3, r2, r3
 8006468:	f003 0301 	and.w	r3, r3, #1
 800646c:	2b00      	cmp	r3, #0
 800646e:	d018      	beq.n	80064a2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4413      	add	r3, r2
 8006478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006482:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006486:	d106      	bne.n	8006496 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	b2db      	uxtb	r3, r3
 800648c:	4619      	mov	r1, r3
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f8ab 	bl	80065ea <HCD_HC_IN_IRQHandler>
 8006494:	e005      	b.n	80064a2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	b2db      	uxtb	r3, r3
 800649a:	4619      	mov	r1, r3
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 fcc6 	bl	8006e2e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	3301      	adds	r3, #1
 80064a6:	617b      	str	r3, [r7, #20]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d3d4      	bcc.n	800645c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064ba:	615a      	str	r2, [r3, #20]
 80064bc:	e000      	b.n	80064c0 <HAL_HCD_IRQHandler+0x210>
      return;
 80064be:	bf00      	nop
    }
  }
}
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b082      	sub	sp, #8
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d101      	bne.n	80064dc <HAL_HCD_Start+0x16>
 80064d8:	2302      	movs	r3, #2
 80064da:	e013      	b.n	8006504 <HAL_HCD_Start+0x3e>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2101      	movs	r1, #1
 80064ea:	4618      	mov	r0, r3
 80064ec:	f004 f9d8 	bl	800a8a0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4618      	mov	r0, r3
 80064f6:	f003 ff1e 	bl	800a336 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3708      	adds	r7, #8
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800651a:	2b01      	cmp	r3, #1
 800651c:	d101      	bne.n	8006522 <HAL_HCD_Stop+0x16>
 800651e:	2302      	movs	r3, #2
 8006520:	e00d      	b.n	800653e <HAL_HCD_Stop+0x32>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4618      	mov	r0, r3
 8006530:	f004 fdd2 	bl	800b0d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b082      	sub	sp, #8
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4618      	mov	r0, r3
 8006554:	f004 f97a 	bl	800a84c <USB_ResetPort>
 8006558:	4603      	mov	r3, r0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3708      	adds	r7, #8
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006562:	b480      	push	{r7}
 8006564:	b083      	sub	sp, #12
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
 800656a:	460b      	mov	r3, r1
 800656c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800656e:	78fb      	ldrb	r3, [r7, #3]
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	212c      	movs	r1, #44	; 0x2c
 8006574:	fb01 f303 	mul.w	r3, r1, r3
 8006578:	4413      	add	r3, r2
 800657a:	3360      	adds	r3, #96	; 0x60
 800657c:	781b      	ldrb	r3, [r3, #0]
}
 800657e:	4618      	mov	r0, r3
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
 8006592:	460b      	mov	r3, r1
 8006594:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8006596:	78fb      	ldrb	r3, [r7, #3]
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	212c      	movs	r1, #44	; 0x2c
 800659c:	fb01 f303 	mul.w	r3, r1, r3
 80065a0:	4413      	add	r3, r2
 80065a2:	3350      	adds	r3, #80	; 0x50
 80065a4:	681b      	ldr	r3, [r3, #0]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr

080065b2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b082      	sub	sp, #8
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4618      	mov	r0, r3
 80065c0:	f004 f9be 	bl	800a940 <USB_GetCurrentFrame>
 80065c4:	4603      	mov	r3, r0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b082      	sub	sp, #8
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4618      	mov	r0, r3
 80065dc:	f004 f999 	bl	800a912 <USB_GetHostSpeed>
 80065e0:	4603      	mov	r3, r0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b086      	sub	sp, #24
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	460b      	mov	r3, r1
 80065f4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006600:	78fb      	ldrb	r3, [r7, #3]
 8006602:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	015a      	lsls	r2, r3, #5
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	4413      	add	r3, r2
 800660c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 0304 	and.w	r3, r3, #4
 8006616:	2b04      	cmp	r3, #4
 8006618:	d119      	bne.n	800664e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	015a      	lsls	r2, r3, #5
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	4413      	add	r3, r2
 8006622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006626:	461a      	mov	r2, r3
 8006628:	2304      	movs	r3, #4
 800662a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	015a      	lsls	r2, r3, #5
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	4413      	add	r3, r2
 8006634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	0151      	lsls	r1, r2, #5
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	440a      	add	r2, r1
 8006642:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006646:	f043 0302 	orr.w	r3, r3, #2
 800664a:	60d3      	str	r3, [r2, #12]
 800664c:	e101      	b.n	8006852 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	4413      	add	r3, r2
 8006656:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006664:	d12b      	bne.n	80066be <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	4413      	add	r3, r2
 800666e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006672:	461a      	mov	r2, r3
 8006674:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006678:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	212c      	movs	r1, #44	; 0x2c
 8006680:	fb01 f303 	mul.w	r3, r1, r3
 8006684:	4413      	add	r3, r2
 8006686:	3361      	adds	r3, #97	; 0x61
 8006688:	2207      	movs	r2, #7
 800668a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	4413      	add	r3, r2
 8006694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	0151      	lsls	r1, r2, #5
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	440a      	add	r2, r1
 80066a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066a6:	f043 0302 	orr.w	r3, r3, #2
 80066aa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	b2d2      	uxtb	r2, r2
 80066b4:	4611      	mov	r1, r2
 80066b6:	4618      	mov	r0, r3
 80066b8:	f004 fbb5 	bl	800ae26 <USB_HC_Halt>
 80066bc:	e0c9      	b.n	8006852 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	015a      	lsls	r2, r3, #5
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f003 0320 	and.w	r3, r3, #32
 80066d0:	2b20      	cmp	r3, #32
 80066d2:	d109      	bne.n	80066e8 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	015a      	lsls	r2, r3, #5
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	4413      	add	r3, r2
 80066dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066e0:	461a      	mov	r2, r3
 80066e2:	2320      	movs	r3, #32
 80066e4:	6093      	str	r3, [r2, #8]
 80066e6:	e0b4      	b.n	8006852 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 0308 	and.w	r3, r3, #8
 80066fa:	2b08      	cmp	r3, #8
 80066fc:	d133      	bne.n	8006766 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	4413      	add	r3, r2
 8006706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	0151      	lsls	r1, r2, #5
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	440a      	add	r2, r1
 8006714:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006718:	f043 0302 	orr.w	r3, r3, #2
 800671c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	212c      	movs	r1, #44	; 0x2c
 8006724:	fb01 f303 	mul.w	r3, r1, r3
 8006728:	4413      	add	r3, r2
 800672a:	3361      	adds	r3, #97	; 0x61
 800672c:	2205      	movs	r2, #5
 800672e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	4413      	add	r3, r2
 8006738:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800673c:	461a      	mov	r2, r3
 800673e:	2310      	movs	r3, #16
 8006740:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	015a      	lsls	r2, r3, #5
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	4413      	add	r3, r2
 800674a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800674e:	461a      	mov	r2, r3
 8006750:	2308      	movs	r3, #8
 8006752:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	b2d2      	uxtb	r2, r2
 800675c:	4611      	mov	r1, r2
 800675e:	4618      	mov	r0, r3
 8006760:	f004 fb61 	bl	800ae26 <USB_HC_Halt>
 8006764:	e075      	b.n	8006852 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	015a      	lsls	r2, r3, #5
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	4413      	add	r3, r2
 800676e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800677c:	d134      	bne.n	80067e8 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	4413      	add	r3, r2
 8006786:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	0151      	lsls	r1, r2, #5
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	440a      	add	r2, r1
 8006794:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006798:	f043 0302 	orr.w	r3, r3, #2
 800679c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	212c      	movs	r1, #44	; 0x2c
 80067a4:	fb01 f303 	mul.w	r3, r1, r3
 80067a8:	4413      	add	r3, r2
 80067aa:	3361      	adds	r3, #97	; 0x61
 80067ac:	2208      	movs	r2, #8
 80067ae:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	015a      	lsls	r2, r3, #5
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4413      	add	r3, r2
 80067b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067bc:	461a      	mov	r2, r3
 80067be:	2310      	movs	r3, #16
 80067c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ce:	461a      	mov	r2, r3
 80067d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067d4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	b2d2      	uxtb	r2, r2
 80067de:	4611      	mov	r1, r2
 80067e0:	4618      	mov	r0, r3
 80067e2:	f004 fb20 	bl	800ae26 <USB_HC_Halt>
 80067e6:	e034      	b.n	8006852 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	015a      	lsls	r2, r3, #5
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	4413      	add	r3, r2
 80067f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067fa:	2b80      	cmp	r3, #128	; 0x80
 80067fc:	d129      	bne.n	8006852 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	015a      	lsls	r2, r3, #5
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	4413      	add	r3, r2
 8006806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	0151      	lsls	r1, r2, #5
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	440a      	add	r2, r1
 8006814:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006818:	f043 0302 	orr.w	r3, r3, #2
 800681c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	212c      	movs	r1, #44	; 0x2c
 8006824:	fb01 f303 	mul.w	r3, r1, r3
 8006828:	4413      	add	r3, r2
 800682a:	3361      	adds	r3, #97	; 0x61
 800682c:	2206      	movs	r2, #6
 800682e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	b2d2      	uxtb	r2, r2
 8006838:	4611      	mov	r1, r2
 800683a:	4618      	mov	r0, r3
 800683c:	f004 faf3 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	015a      	lsls	r2, r3, #5
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	4413      	add	r3, r2
 8006848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684c:	461a      	mov	r2, r3
 800684e:	2380      	movs	r3, #128	; 0x80
 8006850:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	4413      	add	r3, r2
 800685a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006868:	d122      	bne.n	80068b0 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	015a      	lsls	r2, r3, #5
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	4413      	add	r3, r2
 8006872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	0151      	lsls	r1, r2, #5
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	440a      	add	r2, r1
 8006880:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006884:	f043 0302 	orr.w	r3, r3, #2
 8006888:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	b2d2      	uxtb	r2, r2
 8006892:	4611      	mov	r1, r2
 8006894:	4618      	mov	r0, r3
 8006896:	f004 fac6 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068a6:	461a      	mov	r2, r3
 80068a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068ac:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80068ae:	e2ba      	b.n	8006e26 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	f040 811b 	bne.w	8006afe <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d019      	beq.n	8006904 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	212c      	movs	r1, #44	; 0x2c
 80068d6:	fb01 f303 	mul.w	r3, r1, r3
 80068da:	4413      	add	r3, r2
 80068dc:	3348      	adds	r3, #72	; 0x48
 80068de:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	0159      	lsls	r1, r3, #5
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	440b      	add	r3, r1
 80068e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80068f2:	1ad2      	subs	r2, r2, r3
 80068f4:	6879      	ldr	r1, [r7, #4]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	202c      	movs	r0, #44	; 0x2c
 80068fa:	fb00 f303 	mul.w	r3, r0, r3
 80068fe:	440b      	add	r3, r1
 8006900:	3350      	adds	r3, #80	; 0x50
 8006902:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	212c      	movs	r1, #44	; 0x2c
 800690a:	fb01 f303 	mul.w	r3, r1, r3
 800690e:	4413      	add	r3, r2
 8006910:	3361      	adds	r3, #97	; 0x61
 8006912:	2201      	movs	r2, #1
 8006914:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	212c      	movs	r1, #44	; 0x2c
 800691c:	fb01 f303 	mul.w	r3, r1, r3
 8006920:	4413      	add	r3, r2
 8006922:	335c      	adds	r3, #92	; 0x5c
 8006924:	2200      	movs	r2, #0
 8006926:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	015a      	lsls	r2, r3, #5
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	4413      	add	r3, r2
 8006930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006934:	461a      	mov	r2, r3
 8006936:	2301      	movs	r3, #1
 8006938:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	212c      	movs	r1, #44	; 0x2c
 8006940:	fb01 f303 	mul.w	r3, r1, r3
 8006944:	4413      	add	r3, r2
 8006946:	333f      	adds	r3, #63	; 0x3f
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d009      	beq.n	8006962 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	212c      	movs	r1, #44	; 0x2c
 8006954:	fb01 f303 	mul.w	r3, r1, r3
 8006958:	4413      	add	r3, r2
 800695a:	333f      	adds	r3, #63	; 0x3f
 800695c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800695e:	2b02      	cmp	r3, #2
 8006960:	d121      	bne.n	80069a6 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	015a      	lsls	r2, r3, #5
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	4413      	add	r3, r2
 800696a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	0151      	lsls	r1, r2, #5
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	440a      	add	r2, r1
 8006978:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800697c:	f043 0302 	orr.w	r3, r3, #2
 8006980:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	b2d2      	uxtb	r2, r2
 800698a:	4611      	mov	r1, r2
 800698c:	4618      	mov	r0, r3
 800698e:	f004 fa4a 	bl	800ae26 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	4413      	add	r3, r2
 800699a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800699e:	461a      	mov	r2, r3
 80069a0:	2310      	movs	r3, #16
 80069a2:	6093      	str	r3, [r2, #8]
 80069a4:	e066      	b.n	8006a74 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	212c      	movs	r1, #44	; 0x2c
 80069ac:	fb01 f303 	mul.w	r3, r1, r3
 80069b0:	4413      	add	r3, r2
 80069b2:	333f      	adds	r3, #63	; 0x3f
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	2b03      	cmp	r3, #3
 80069b8:	d127      	bne.n	8006a0a <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	0151      	lsls	r1, r2, #5
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	440a      	add	r2, r1
 80069d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80069d8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	212c      	movs	r1, #44	; 0x2c
 80069e0:	fb01 f303 	mul.w	r3, r1, r3
 80069e4:	4413      	add	r3, r2
 80069e6:	3360      	adds	r3, #96	; 0x60
 80069e8:	2201      	movs	r2, #1
 80069ea:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	b2d9      	uxtb	r1, r3
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	202c      	movs	r0, #44	; 0x2c
 80069f6:	fb00 f303 	mul.w	r3, r0, r3
 80069fa:	4413      	add	r3, r2
 80069fc:	3360      	adds	r3, #96	; 0x60
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	461a      	mov	r2, r3
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f015 fd38 	bl	801c478 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006a08:	e034      	b.n	8006a74 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	212c      	movs	r1, #44	; 0x2c
 8006a10:	fb01 f303 	mul.w	r3, r1, r3
 8006a14:	4413      	add	r3, r2
 8006a16:	333f      	adds	r3, #63	; 0x3f
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d12a      	bne.n	8006a74 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	212c      	movs	r1, #44	; 0x2c
 8006a24:	fb01 f303 	mul.w	r3, r1, r3
 8006a28:	4413      	add	r3, r2
 8006a2a:	3360      	adds	r3, #96	; 0x60
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	212c      	movs	r1, #44	; 0x2c
 8006a36:	fb01 f303 	mul.w	r3, r1, r3
 8006a3a:	4413      	add	r3, r2
 8006a3c:	3354      	adds	r3, #84	; 0x54
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	f083 0301 	eor.w	r3, r3, #1
 8006a44:	b2d8      	uxtb	r0, r3
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	212c      	movs	r1, #44	; 0x2c
 8006a4c:	fb01 f303 	mul.w	r3, r1, r3
 8006a50:	4413      	add	r3, r2
 8006a52:	3354      	adds	r3, #84	; 0x54
 8006a54:	4602      	mov	r2, r0
 8006a56:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	b2d9      	uxtb	r1, r3
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	202c      	movs	r0, #44	; 0x2c
 8006a62:	fb00 f303 	mul.w	r3, r0, r3
 8006a66:	4413      	add	r3, r2
 8006a68:	3360      	adds	r3, #96	; 0x60
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f015 fd02 	bl	801c478 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d12b      	bne.n	8006ad4 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	212c      	movs	r1, #44	; 0x2c
 8006a82:	fb01 f303 	mul.w	r3, r1, r3
 8006a86:	4413      	add	r3, r2
 8006a88:	3348      	adds	r3, #72	; 0x48
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6879      	ldr	r1, [r7, #4]
 8006a8e:	68fa      	ldr	r2, [r7, #12]
 8006a90:	202c      	movs	r0, #44	; 0x2c
 8006a92:	fb00 f202 	mul.w	r2, r0, r2
 8006a96:	440a      	add	r2, r1
 8006a98:	3240      	adds	r2, #64	; 0x40
 8006a9a:	8812      	ldrh	r2, [r2, #0]
 8006a9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	f000 81be 	beq.w	8006e26 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	212c      	movs	r1, #44	; 0x2c
 8006ab0:	fb01 f303 	mul.w	r3, r1, r3
 8006ab4:	4413      	add	r3, r2
 8006ab6:	3354      	adds	r3, #84	; 0x54
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	f083 0301 	eor.w	r3, r3, #1
 8006abe:	b2d8      	uxtb	r0, r3
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	212c      	movs	r1, #44	; 0x2c
 8006ac6:	fb01 f303 	mul.w	r3, r1, r3
 8006aca:	4413      	add	r3, r2
 8006acc:	3354      	adds	r3, #84	; 0x54
 8006ace:	4602      	mov	r2, r0
 8006ad0:	701a      	strb	r2, [r3, #0]
}
 8006ad2:	e1a8      	b.n	8006e26 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	212c      	movs	r1, #44	; 0x2c
 8006ada:	fb01 f303 	mul.w	r3, r1, r3
 8006ade:	4413      	add	r3, r2
 8006ae0:	3354      	adds	r3, #84	; 0x54
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	f083 0301 	eor.w	r3, r3, #1
 8006ae8:	b2d8      	uxtb	r0, r3
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	212c      	movs	r1, #44	; 0x2c
 8006af0:	fb01 f303 	mul.w	r3, r1, r3
 8006af4:	4413      	add	r3, r2
 8006af6:	3354      	adds	r3, #84	; 0x54
 8006af8:	4602      	mov	r2, r0
 8006afa:	701a      	strb	r2, [r3, #0]
}
 8006afc:	e193      	b.n	8006e26 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	015a      	lsls	r2, r3, #5
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	4413      	add	r3, r2
 8006b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	f040 8106 	bne.w	8006d22 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	015a      	lsls	r2, r3, #5
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	4413      	add	r3, r2
 8006b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	0151      	lsls	r1, r2, #5
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	440a      	add	r2, r1
 8006b2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b30:	f023 0302 	bic.w	r3, r3, #2
 8006b34:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	212c      	movs	r1, #44	; 0x2c
 8006b3c:	fb01 f303 	mul.w	r3, r1, r3
 8006b40:	4413      	add	r3, r2
 8006b42:	3361      	adds	r3, #97	; 0x61
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d109      	bne.n	8006b5e <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	212c      	movs	r1, #44	; 0x2c
 8006b50:	fb01 f303 	mul.w	r3, r1, r3
 8006b54:	4413      	add	r3, r2
 8006b56:	3360      	adds	r3, #96	; 0x60
 8006b58:	2201      	movs	r2, #1
 8006b5a:	701a      	strb	r2, [r3, #0]
 8006b5c:	e0c9      	b.n	8006cf2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	212c      	movs	r1, #44	; 0x2c
 8006b64:	fb01 f303 	mul.w	r3, r1, r3
 8006b68:	4413      	add	r3, r2
 8006b6a:	3361      	adds	r3, #97	; 0x61
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	2b05      	cmp	r3, #5
 8006b70:	d109      	bne.n	8006b86 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	212c      	movs	r1, #44	; 0x2c
 8006b78:	fb01 f303 	mul.w	r3, r1, r3
 8006b7c:	4413      	add	r3, r2
 8006b7e:	3360      	adds	r3, #96	; 0x60
 8006b80:	2205      	movs	r2, #5
 8006b82:	701a      	strb	r2, [r3, #0]
 8006b84:	e0b5      	b.n	8006cf2 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	212c      	movs	r1, #44	; 0x2c
 8006b8c:	fb01 f303 	mul.w	r3, r1, r3
 8006b90:	4413      	add	r3, r2
 8006b92:	3361      	adds	r3, #97	; 0x61
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b06      	cmp	r3, #6
 8006b98:	d009      	beq.n	8006bae <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	212c      	movs	r1, #44	; 0x2c
 8006ba0:	fb01 f303 	mul.w	r3, r1, r3
 8006ba4:	4413      	add	r3, r2
 8006ba6:	3361      	adds	r3, #97	; 0x61
 8006ba8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006baa:	2b08      	cmp	r3, #8
 8006bac:	d150      	bne.n	8006c50 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	212c      	movs	r1, #44	; 0x2c
 8006bb4:	fb01 f303 	mul.w	r3, r1, r3
 8006bb8:	4413      	add	r3, r2
 8006bba:	335c      	adds	r3, #92	; 0x5c
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	1c5a      	adds	r2, r3, #1
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	202c      	movs	r0, #44	; 0x2c
 8006bc6:	fb00 f303 	mul.w	r3, r0, r3
 8006bca:	440b      	add	r3, r1
 8006bcc:	335c      	adds	r3, #92	; 0x5c
 8006bce:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	212c      	movs	r1, #44	; 0x2c
 8006bd6:	fb01 f303 	mul.w	r3, r1, r3
 8006bda:	4413      	add	r3, r2
 8006bdc:	335c      	adds	r3, #92	; 0x5c
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d912      	bls.n	8006c0a <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	212c      	movs	r1, #44	; 0x2c
 8006bea:	fb01 f303 	mul.w	r3, r1, r3
 8006bee:	4413      	add	r3, r2
 8006bf0:	335c      	adds	r3, #92	; 0x5c
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	212c      	movs	r1, #44	; 0x2c
 8006bfc:	fb01 f303 	mul.w	r3, r1, r3
 8006c00:	4413      	add	r3, r2
 8006c02:	3360      	adds	r3, #96	; 0x60
 8006c04:	2204      	movs	r2, #4
 8006c06:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006c08:	e073      	b.n	8006cf2 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	212c      	movs	r1, #44	; 0x2c
 8006c10:	fb01 f303 	mul.w	r3, r1, r3
 8006c14:	4413      	add	r3, r2
 8006c16:	3360      	adds	r3, #96	; 0x60
 8006c18:	2202      	movs	r2, #2
 8006c1a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006c32:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c3a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c48:	461a      	mov	r2, r3
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006c4e:	e050      	b.n	8006cf2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	212c      	movs	r1, #44	; 0x2c
 8006c56:	fb01 f303 	mul.w	r3, r1, r3
 8006c5a:	4413      	add	r3, r2
 8006c5c:	3361      	adds	r3, #97	; 0x61
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	2b03      	cmp	r3, #3
 8006c62:	d122      	bne.n	8006caa <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	212c      	movs	r1, #44	; 0x2c
 8006c6a:	fb01 f303 	mul.w	r3, r1, r3
 8006c6e:	4413      	add	r3, r2
 8006c70:	3360      	adds	r3, #96	; 0x60
 8006c72:	2202      	movs	r2, #2
 8006c74:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	015a      	lsls	r2, r3, #5
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006c8c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c94:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	e023      	b.n	8006cf2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	212c      	movs	r1, #44	; 0x2c
 8006cb0:	fb01 f303 	mul.w	r3, r1, r3
 8006cb4:	4413      	add	r3, r2
 8006cb6:	3361      	adds	r3, #97	; 0x61
 8006cb8:	781b      	ldrb	r3, [r3, #0]
 8006cba:	2b07      	cmp	r3, #7
 8006cbc:	d119      	bne.n	8006cf2 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	212c      	movs	r1, #44	; 0x2c
 8006cc4:	fb01 f303 	mul.w	r3, r1, r3
 8006cc8:	4413      	add	r3, r2
 8006cca:	335c      	adds	r3, #92	; 0x5c
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	6879      	ldr	r1, [r7, #4]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	202c      	movs	r0, #44	; 0x2c
 8006cd6:	fb00 f303 	mul.w	r3, r0, r3
 8006cda:	440b      	add	r3, r1
 8006cdc:	335c      	adds	r3, #92	; 0x5c
 8006cde:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	212c      	movs	r1, #44	; 0x2c
 8006ce6:	fb01 f303 	mul.w	r3, r1, r3
 8006cea:	4413      	add	r3, r2
 8006cec:	3360      	adds	r3, #96	; 0x60
 8006cee:	2204      	movs	r2, #4
 8006cf0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	015a      	lsls	r2, r3, #5
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cfe:	461a      	mov	r2, r3
 8006d00:	2302      	movs	r3, #2
 8006d02:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	b2d9      	uxtb	r1, r3
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	202c      	movs	r0, #44	; 0x2c
 8006d0e:	fb00 f303 	mul.w	r3, r0, r3
 8006d12:	4413      	add	r3, r2
 8006d14:	3360      	adds	r3, #96	; 0x60
 8006d16:	781b      	ldrb	r3, [r3, #0]
 8006d18:	461a      	mov	r2, r3
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f015 fbac 	bl	801c478 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006d20:	e081      	b.n	8006e26 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	015a      	lsls	r2, r3, #5
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	4413      	add	r3, r2
 8006d2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 0310 	and.w	r3, r3, #16
 8006d34:	2b10      	cmp	r3, #16
 8006d36:	d176      	bne.n	8006e26 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	212c      	movs	r1, #44	; 0x2c
 8006d3e:	fb01 f303 	mul.w	r3, r1, r3
 8006d42:	4413      	add	r3, r2
 8006d44:	333f      	adds	r3, #63	; 0x3f
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	2b03      	cmp	r3, #3
 8006d4a:	d121      	bne.n	8006d90 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	212c      	movs	r1, #44	; 0x2c
 8006d52:	fb01 f303 	mul.w	r3, r1, r3
 8006d56:	4413      	add	r3, r2
 8006d58:	335c      	adds	r3, #92	; 0x5c
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	015a      	lsls	r2, r3, #5
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	4413      	add	r3, r2
 8006d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	0151      	lsls	r1, r2, #5
 8006d70:	693a      	ldr	r2, [r7, #16]
 8006d72:	440a      	add	r2, r1
 8006d74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d78:	f043 0302 	orr.w	r3, r3, #2
 8006d7c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	b2d2      	uxtb	r2, r2
 8006d86:	4611      	mov	r1, r2
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f004 f84c 	bl	800ae26 <USB_HC_Halt>
 8006d8e:	e041      	b.n	8006e14 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	212c      	movs	r1, #44	; 0x2c
 8006d96:	fb01 f303 	mul.w	r3, r1, r3
 8006d9a:	4413      	add	r3, r2
 8006d9c:	333f      	adds	r3, #63	; 0x3f
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d009      	beq.n	8006db8 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	212c      	movs	r1, #44	; 0x2c
 8006daa:	fb01 f303 	mul.w	r3, r1, r3
 8006dae:	4413      	add	r3, r2
 8006db0:	333f      	adds	r3, #63	; 0x3f
 8006db2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	d12d      	bne.n	8006e14 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	212c      	movs	r1, #44	; 0x2c
 8006dbe:	fb01 f303 	mul.w	r3, r1, r3
 8006dc2:	4413      	add	r3, r2
 8006dc4:	335c      	adds	r3, #92	; 0x5c
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d120      	bne.n	8006e14 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	212c      	movs	r1, #44	; 0x2c
 8006dd8:	fb01 f303 	mul.w	r3, r1, r3
 8006ddc:	4413      	add	r3, r2
 8006dde:	3361      	adds	r3, #97	; 0x61
 8006de0:	2203      	movs	r2, #3
 8006de2:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	0151      	lsls	r1, r2, #5
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	440a      	add	r2, r1
 8006dfa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006dfe:	f043 0302 	orr.w	r3, r3, #2
 8006e02:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	b2d2      	uxtb	r2, r2
 8006e0c:	4611      	mov	r1, r2
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f004 f809 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	015a      	lsls	r2, r3, #5
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e20:	461a      	mov	r2, r3
 8006e22:	2310      	movs	r3, #16
 8006e24:	6093      	str	r3, [r2, #8]
}
 8006e26:	bf00      	nop
 8006e28:	3718      	adds	r7, #24
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}

08006e2e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006e2e:	b580      	push	{r7, lr}
 8006e30:	b088      	sub	sp, #32
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
 8006e36:	460b      	mov	r3, r1
 8006e38:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8006e44:	78fb      	ldrb	r3, [r7, #3]
 8006e46:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	015a      	lsls	r2, r3, #5
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	4413      	add	r3, r2
 8006e50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f003 0304 	and.w	r3, r3, #4
 8006e5a:	2b04      	cmp	r3, #4
 8006e5c:	d119      	bne.n	8006e92 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	015a      	lsls	r2, r3, #5
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	4413      	add	r3, r2
 8006e66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	2304      	movs	r3, #4
 8006e6e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	0151      	lsls	r1, r2, #5
 8006e82:	69ba      	ldr	r2, [r7, #24]
 8006e84:	440a      	add	r2, r1
 8006e86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e8a:	f043 0302 	orr.w	r3, r3, #2
 8006e8e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006e90:	e3ca      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	015a      	lsls	r2, r3, #5
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	4413      	add	r3, r2
 8006e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 0320 	and.w	r3, r3, #32
 8006ea4:	2b20      	cmp	r3, #32
 8006ea6:	d13e      	bne.n	8006f26 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	015a      	lsls	r2, r3, #5
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	4413      	add	r3, r2
 8006eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	2320      	movs	r3, #32
 8006eb8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	212c      	movs	r1, #44	; 0x2c
 8006ec0:	fb01 f303 	mul.w	r3, r1, r3
 8006ec4:	4413      	add	r3, r2
 8006ec6:	333d      	adds	r3, #61	; 0x3d
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	f040 83ac 	bne.w	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	212c      	movs	r1, #44	; 0x2c
 8006ed6:	fb01 f303 	mul.w	r3, r1, r3
 8006eda:	4413      	add	r3, r2
 8006edc:	333d      	adds	r3, #61	; 0x3d
 8006ede:	2200      	movs	r2, #0
 8006ee0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	212c      	movs	r1, #44	; 0x2c
 8006ee8:	fb01 f303 	mul.w	r3, r1, r3
 8006eec:	4413      	add	r3, r2
 8006eee:	3360      	adds	r3, #96	; 0x60
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	015a      	lsls	r2, r3, #5
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	4413      	add	r3, r2
 8006efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	0151      	lsls	r1, r2, #5
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	440a      	add	r2, r1
 8006f0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f0e:	f043 0302 	orr.w	r3, r3, #2
 8006f12:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	b2d2      	uxtb	r2, r2
 8006f1c:	4611      	mov	r1, r2
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f003 ff81 	bl	800ae26 <USB_HC_Halt>
}
 8006f24:	e380      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f3c:	d122      	bne.n	8006f84 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	015a      	lsls	r2, r3, #5
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	4413      	add	r3, r2
 8006f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	0151      	lsls	r1, r2, #5
 8006f50:	69ba      	ldr	r2, [r7, #24]
 8006f52:	440a      	add	r2, r1
 8006f54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f58:	f043 0302 	orr.w	r3, r3, #2
 8006f5c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	697a      	ldr	r2, [r7, #20]
 8006f64:	b2d2      	uxtb	r2, r2
 8006f66:	4611      	mov	r1, r2
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f003 ff5c 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	015a      	lsls	r2, r3, #5
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	4413      	add	r3, r2
 8006f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f80:	6093      	str	r3, [r2, #8]
}
 8006f82:	e351      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d150      	bne.n	800703c <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	212c      	movs	r1, #44	; 0x2c
 8006fa0:	fb01 f303 	mul.w	r3, r1, r3
 8006fa4:	4413      	add	r3, r2
 8006fa6:	335c      	adds	r3, #92	; 0x5c
 8006fa8:	2200      	movs	r2, #0
 8006faa:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	015a      	lsls	r2, r3, #5
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fbe:	2b40      	cmp	r3, #64	; 0x40
 8006fc0:	d111      	bne.n	8006fe6 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	212c      	movs	r1, #44	; 0x2c
 8006fc8:	fb01 f303 	mul.w	r3, r1, r3
 8006fcc:	4413      	add	r3, r2
 8006fce:	333d      	adds	r3, #61	; 0x3d
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	2340      	movs	r3, #64	; 0x40
 8006fe4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	015a      	lsls	r2, r3, #5
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	4413      	add	r3, r2
 8006fee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	0151      	lsls	r1, r2, #5
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	440a      	add	r2, r1
 8006ffc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007000:	f043 0302 	orr.w	r3, r3, #2
 8007004:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	b2d2      	uxtb	r2, r2
 800700e:	4611      	mov	r1, r2
 8007010:	4618      	mov	r0, r3
 8007012:	f003 ff08 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	4413      	add	r3, r2
 800701e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007022:	461a      	mov	r2, r3
 8007024:	2301      	movs	r3, #1
 8007026:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	212c      	movs	r1, #44	; 0x2c
 800702e:	fb01 f303 	mul.w	r3, r1, r3
 8007032:	4413      	add	r3, r2
 8007034:	3361      	adds	r3, #97	; 0x61
 8007036:	2201      	movs	r2, #1
 8007038:	701a      	strb	r2, [r3, #0]
}
 800703a:	e2f5      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	4413      	add	r3, r2
 8007044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704e:	2b40      	cmp	r3, #64	; 0x40
 8007050:	d13c      	bne.n	80070cc <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	212c      	movs	r1, #44	; 0x2c
 8007058:	fb01 f303 	mul.w	r3, r1, r3
 800705c:	4413      	add	r3, r2
 800705e:	3361      	adds	r3, #97	; 0x61
 8007060:	2204      	movs	r2, #4
 8007062:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	212c      	movs	r1, #44	; 0x2c
 800706a:	fb01 f303 	mul.w	r3, r1, r3
 800706e:	4413      	add	r3, r2
 8007070:	333d      	adds	r3, #61	; 0x3d
 8007072:	2201      	movs	r2, #1
 8007074:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	212c      	movs	r1, #44	; 0x2c
 800707c:	fb01 f303 	mul.w	r3, r1, r3
 8007080:	4413      	add	r3, r2
 8007082:	335c      	adds	r3, #92	; 0x5c
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	015a      	lsls	r2, r3, #5
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	4413      	add	r3, r2
 8007090:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	0151      	lsls	r1, r2, #5
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	440a      	add	r2, r1
 800709e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070a2:	f043 0302 	orr.w	r3, r3, #2
 80070a6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	b2d2      	uxtb	r2, r2
 80070b0:	4611      	mov	r1, r2
 80070b2:	4618      	mov	r0, r3
 80070b4:	f003 feb7 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070c4:	461a      	mov	r2, r3
 80070c6:	2340      	movs	r3, #64	; 0x40
 80070c8:	6093      	str	r3, [r2, #8]
}
 80070ca:	e2ad      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	69bb      	ldr	r3, [r7, #24]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f003 0308 	and.w	r3, r3, #8
 80070de:	2b08      	cmp	r3, #8
 80070e0:	d12a      	bne.n	8007138 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070ee:	461a      	mov	r2, r3
 80070f0:	2308      	movs	r3, #8
 80070f2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	015a      	lsls	r2, r3, #5
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	4413      	add	r3, r2
 80070fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	0151      	lsls	r1, r2, #5
 8007106:	69ba      	ldr	r2, [r7, #24]
 8007108:	440a      	add	r2, r1
 800710a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800710e:	f043 0302 	orr.w	r3, r3, #2
 8007112:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	b2d2      	uxtb	r2, r2
 800711c:	4611      	mov	r1, r2
 800711e:	4618      	mov	r0, r3
 8007120:	f003 fe81 	bl	800ae26 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	212c      	movs	r1, #44	; 0x2c
 800712a:	fb01 f303 	mul.w	r3, r1, r3
 800712e:	4413      	add	r3, r2
 8007130:	3361      	adds	r3, #97	; 0x61
 8007132:	2205      	movs	r2, #5
 8007134:	701a      	strb	r2, [r3, #0]
}
 8007136:	e277      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	4413      	add	r3, r2
 8007140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 0310 	and.w	r3, r3, #16
 800714a:	2b10      	cmp	r3, #16
 800714c:	d150      	bne.n	80071f0 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	212c      	movs	r1, #44	; 0x2c
 8007154:	fb01 f303 	mul.w	r3, r1, r3
 8007158:	4413      	add	r3, r2
 800715a:	335c      	adds	r3, #92	; 0x5c
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	212c      	movs	r1, #44	; 0x2c
 8007166:	fb01 f303 	mul.w	r3, r1, r3
 800716a:	4413      	add	r3, r2
 800716c:	3361      	adds	r3, #97	; 0x61
 800716e:	2203      	movs	r2, #3
 8007170:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	212c      	movs	r1, #44	; 0x2c
 8007178:	fb01 f303 	mul.w	r3, r1, r3
 800717c:	4413      	add	r3, r2
 800717e:	333d      	adds	r3, #61	; 0x3d
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d112      	bne.n	80071ac <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	212c      	movs	r1, #44	; 0x2c
 800718c:	fb01 f303 	mul.w	r3, r1, r3
 8007190:	4413      	add	r3, r2
 8007192:	333c      	adds	r3, #60	; 0x3c
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d108      	bne.n	80071ac <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	212c      	movs	r1, #44	; 0x2c
 80071a0:	fb01 f303 	mul.w	r3, r1, r3
 80071a4:	4413      	add	r3, r2
 80071a6:	333d      	adds	r3, #61	; 0x3d
 80071a8:	2201      	movs	r2, #1
 80071aa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	015a      	lsls	r2, r3, #5
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	4413      	add	r3, r2
 80071b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	697a      	ldr	r2, [r7, #20]
 80071bc:	0151      	lsls	r1, r2, #5
 80071be:	69ba      	ldr	r2, [r7, #24]
 80071c0:	440a      	add	r2, r1
 80071c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071c6:	f043 0302 	orr.w	r3, r3, #2
 80071ca:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	b2d2      	uxtb	r2, r2
 80071d4:	4611      	mov	r1, r2
 80071d6:	4618      	mov	r0, r3
 80071d8:	f003 fe25 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	015a      	lsls	r2, r3, #5
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071e8:	461a      	mov	r2, r3
 80071ea:	2310      	movs	r3, #16
 80071ec:	6093      	str	r3, [r2, #8]
}
 80071ee:	e21b      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007202:	2b80      	cmp	r3, #128	; 0x80
 8007204:	d174      	bne.n	80072f0 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d121      	bne.n	8007252 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	212c      	movs	r1, #44	; 0x2c
 8007214:	fb01 f303 	mul.w	r3, r1, r3
 8007218:	4413      	add	r3, r2
 800721a:	3361      	adds	r3, #97	; 0x61
 800721c:	2206      	movs	r2, #6
 800721e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	4413      	add	r3, r2
 8007228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	0151      	lsls	r1, r2, #5
 8007232:	69ba      	ldr	r2, [r7, #24]
 8007234:	440a      	add	r2, r1
 8007236:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800723a:	f043 0302 	orr.w	r3, r3, #2
 800723e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	697a      	ldr	r2, [r7, #20]
 8007246:	b2d2      	uxtb	r2, r2
 8007248:	4611      	mov	r1, r2
 800724a:	4618      	mov	r0, r3
 800724c:	f003 fdeb 	bl	800ae26 <USB_HC_Halt>
 8007250:	e044      	b.n	80072dc <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	212c      	movs	r1, #44	; 0x2c
 8007258:	fb01 f303 	mul.w	r3, r1, r3
 800725c:	4413      	add	r3, r2
 800725e:	335c      	adds	r3, #92	; 0x5c
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	6879      	ldr	r1, [r7, #4]
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	202c      	movs	r0, #44	; 0x2c
 800726a:	fb00 f303 	mul.w	r3, r0, r3
 800726e:	440b      	add	r3, r1
 8007270:	335c      	adds	r3, #92	; 0x5c
 8007272:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	212c      	movs	r1, #44	; 0x2c
 800727a:	fb01 f303 	mul.w	r3, r1, r3
 800727e:	4413      	add	r3, r2
 8007280:	335c      	adds	r3, #92	; 0x5c
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b02      	cmp	r3, #2
 8007286:	d920      	bls.n	80072ca <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	212c      	movs	r1, #44	; 0x2c
 800728e:	fb01 f303 	mul.w	r3, r1, r3
 8007292:	4413      	add	r3, r2
 8007294:	335c      	adds	r3, #92	; 0x5c
 8007296:	2200      	movs	r2, #0
 8007298:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	212c      	movs	r1, #44	; 0x2c
 80072a0:	fb01 f303 	mul.w	r3, r1, r3
 80072a4:	4413      	add	r3, r2
 80072a6:	3360      	adds	r3, #96	; 0x60
 80072a8:	2204      	movs	r2, #4
 80072aa:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	b2d9      	uxtb	r1, r3
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	202c      	movs	r0, #44	; 0x2c
 80072b6:	fb00 f303 	mul.w	r3, r0, r3
 80072ba:	4413      	add	r3, r2
 80072bc:	3360      	adds	r3, #96	; 0x60
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	461a      	mov	r2, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f015 f8d8 	bl	801c478 <HAL_HCD_HC_NotifyURBChange_Callback>
 80072c8:	e008      	b.n	80072dc <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	212c      	movs	r1, #44	; 0x2c
 80072d0:	fb01 f303 	mul.w	r3, r1, r3
 80072d4:	4413      	add	r3, r2
 80072d6:	3360      	adds	r3, #96	; 0x60
 80072d8:	2202      	movs	r2, #2
 80072da:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072e8:	461a      	mov	r2, r3
 80072ea:	2380      	movs	r3, #128	; 0x80
 80072ec:	6093      	str	r3, [r2, #8]
}
 80072ee:	e19b      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007302:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007306:	d134      	bne.n	8007372 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	4413      	add	r3, r2
 8007310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	697a      	ldr	r2, [r7, #20]
 8007318:	0151      	lsls	r1, r2, #5
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	440a      	add	r2, r1
 800731e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007322:	f043 0302 	orr.w	r3, r3, #2
 8007326:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	b2d2      	uxtb	r2, r2
 8007330:	4611      	mov	r1, r2
 8007332:	4618      	mov	r0, r3
 8007334:	f003 fd77 	bl	800ae26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	015a      	lsls	r2, r3, #5
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	4413      	add	r3, r2
 8007340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007344:	461a      	mov	r2, r3
 8007346:	2310      	movs	r3, #16
 8007348:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	015a      	lsls	r2, r3, #5
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	4413      	add	r3, r2
 8007352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007356:	461a      	mov	r2, r3
 8007358:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800735c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	212c      	movs	r1, #44	; 0x2c
 8007364:	fb01 f303 	mul.w	r3, r1, r3
 8007368:	4413      	add	r3, r2
 800736a:	3361      	adds	r3, #97	; 0x61
 800736c:	2208      	movs	r2, #8
 800736e:	701a      	strb	r2, [r3, #0]
}
 8007370:	e15a      	b.n	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	015a      	lsls	r2, r3, #5
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	4413      	add	r3, r2
 800737a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	2b02      	cmp	r3, #2
 8007386:	f040 814f 	bne.w	8007628 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	015a      	lsls	r2, r3, #5
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	4413      	add	r3, r2
 8007392:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	0151      	lsls	r1, r2, #5
 800739c:	69ba      	ldr	r2, [r7, #24]
 800739e:	440a      	add	r2, r1
 80073a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073a4:	f023 0302 	bic.w	r3, r3, #2
 80073a8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	212c      	movs	r1, #44	; 0x2c
 80073b0:	fb01 f303 	mul.w	r3, r1, r3
 80073b4:	4413      	add	r3, r2
 80073b6:	3361      	adds	r3, #97	; 0x61
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d17d      	bne.n	80074ba <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	212c      	movs	r1, #44	; 0x2c
 80073c4:	fb01 f303 	mul.w	r3, r1, r3
 80073c8:	4413      	add	r3, r2
 80073ca:	3360      	adds	r3, #96	; 0x60
 80073cc:	2201      	movs	r2, #1
 80073ce:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	212c      	movs	r1, #44	; 0x2c
 80073d6:	fb01 f303 	mul.w	r3, r1, r3
 80073da:	4413      	add	r3, r2
 80073dc:	333f      	adds	r3, #63	; 0x3f
 80073de:	781b      	ldrb	r3, [r3, #0]
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d00a      	beq.n	80073fa <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	212c      	movs	r1, #44	; 0x2c
 80073ea:	fb01 f303 	mul.w	r3, r1, r3
 80073ee:	4413      	add	r3, r2
 80073f0:	333f      	adds	r3, #63	; 0x3f
 80073f2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80073f4:	2b03      	cmp	r3, #3
 80073f6:	f040 8100 	bne.w	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d113      	bne.n	800742a <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	212c      	movs	r1, #44	; 0x2c
 8007408:	fb01 f303 	mul.w	r3, r1, r3
 800740c:	4413      	add	r3, r2
 800740e:	3355      	adds	r3, #85	; 0x55
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	f083 0301 	eor.w	r3, r3, #1
 8007416:	b2d8      	uxtb	r0, r3
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	212c      	movs	r1, #44	; 0x2c
 800741e:	fb01 f303 	mul.w	r3, r1, r3
 8007422:	4413      	add	r3, r2
 8007424:	3355      	adds	r3, #85	; 0x55
 8007426:	4602      	mov	r2, r0
 8007428:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	2b01      	cmp	r3, #1
 8007430:	f040 80e3 	bne.w	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	212c      	movs	r1, #44	; 0x2c
 800743a:	fb01 f303 	mul.w	r3, r1, r3
 800743e:	4413      	add	r3, r2
 8007440:	334c      	adds	r3, #76	; 0x4c
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 80d8 	beq.w	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	212c      	movs	r1, #44	; 0x2c
 8007450:	fb01 f303 	mul.w	r3, r1, r3
 8007454:	4413      	add	r3, r2
 8007456:	334c      	adds	r3, #76	; 0x4c
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	697a      	ldr	r2, [r7, #20]
 800745e:	202c      	movs	r0, #44	; 0x2c
 8007460:	fb00 f202 	mul.w	r2, r0, r2
 8007464:	440a      	add	r2, r1
 8007466:	3240      	adds	r2, #64	; 0x40
 8007468:	8812      	ldrh	r2, [r2, #0]
 800746a:	4413      	add	r3, r2
 800746c:	3b01      	subs	r3, #1
 800746e:	6879      	ldr	r1, [r7, #4]
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	202c      	movs	r0, #44	; 0x2c
 8007474:	fb00 f202 	mul.w	r2, r0, r2
 8007478:	440a      	add	r2, r1
 800747a:	3240      	adds	r2, #64	; 0x40
 800747c:	8812      	ldrh	r2, [r2, #0]
 800747e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007482:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b00      	cmp	r3, #0
 800748c:	f000 80b5 	beq.w	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	212c      	movs	r1, #44	; 0x2c
 8007496:	fb01 f303 	mul.w	r3, r1, r3
 800749a:	4413      	add	r3, r2
 800749c:	3355      	adds	r3, #85	; 0x55
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	f083 0301 	eor.w	r3, r3, #1
 80074a4:	b2d8      	uxtb	r0, r3
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	212c      	movs	r1, #44	; 0x2c
 80074ac:	fb01 f303 	mul.w	r3, r1, r3
 80074b0:	4413      	add	r3, r2
 80074b2:	3355      	adds	r3, #85	; 0x55
 80074b4:	4602      	mov	r2, r0
 80074b6:	701a      	strb	r2, [r3, #0]
 80074b8:	e09f      	b.n	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	212c      	movs	r1, #44	; 0x2c
 80074c0:	fb01 f303 	mul.w	r3, r1, r3
 80074c4:	4413      	add	r3, r2
 80074c6:	3361      	adds	r3, #97	; 0x61
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	2b03      	cmp	r3, #3
 80074cc:	d109      	bne.n	80074e2 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	212c      	movs	r1, #44	; 0x2c
 80074d4:	fb01 f303 	mul.w	r3, r1, r3
 80074d8:	4413      	add	r3, r2
 80074da:	3360      	adds	r3, #96	; 0x60
 80074dc:	2202      	movs	r2, #2
 80074de:	701a      	strb	r2, [r3, #0]
 80074e0:	e08b      	b.n	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	212c      	movs	r1, #44	; 0x2c
 80074e8:	fb01 f303 	mul.w	r3, r1, r3
 80074ec:	4413      	add	r3, r2
 80074ee:	3361      	adds	r3, #97	; 0x61
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	2b04      	cmp	r3, #4
 80074f4:	d109      	bne.n	800750a <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	212c      	movs	r1, #44	; 0x2c
 80074fc:	fb01 f303 	mul.w	r3, r1, r3
 8007500:	4413      	add	r3, r2
 8007502:	3360      	adds	r3, #96	; 0x60
 8007504:	2202      	movs	r2, #2
 8007506:	701a      	strb	r2, [r3, #0]
 8007508:	e077      	b.n	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	212c      	movs	r1, #44	; 0x2c
 8007510:	fb01 f303 	mul.w	r3, r1, r3
 8007514:	4413      	add	r3, r2
 8007516:	3361      	adds	r3, #97	; 0x61
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	2b05      	cmp	r3, #5
 800751c:	d109      	bne.n	8007532 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	212c      	movs	r1, #44	; 0x2c
 8007524:	fb01 f303 	mul.w	r3, r1, r3
 8007528:	4413      	add	r3, r2
 800752a:	3360      	adds	r3, #96	; 0x60
 800752c:	2205      	movs	r2, #5
 800752e:	701a      	strb	r2, [r3, #0]
 8007530:	e063      	b.n	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	212c      	movs	r1, #44	; 0x2c
 8007538:	fb01 f303 	mul.w	r3, r1, r3
 800753c:	4413      	add	r3, r2
 800753e:	3361      	adds	r3, #97	; 0x61
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	2b06      	cmp	r3, #6
 8007544:	d009      	beq.n	800755a <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	212c      	movs	r1, #44	; 0x2c
 800754c:	fb01 f303 	mul.w	r3, r1, r3
 8007550:	4413      	add	r3, r2
 8007552:	3361      	adds	r3, #97	; 0x61
 8007554:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007556:	2b08      	cmp	r3, #8
 8007558:	d14f      	bne.n	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	212c      	movs	r1, #44	; 0x2c
 8007560:	fb01 f303 	mul.w	r3, r1, r3
 8007564:	4413      	add	r3, r2
 8007566:	335c      	adds	r3, #92	; 0x5c
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	1c5a      	adds	r2, r3, #1
 800756c:	6879      	ldr	r1, [r7, #4]
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	202c      	movs	r0, #44	; 0x2c
 8007572:	fb00 f303 	mul.w	r3, r0, r3
 8007576:	440b      	add	r3, r1
 8007578:	335c      	adds	r3, #92	; 0x5c
 800757a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	212c      	movs	r1, #44	; 0x2c
 8007582:	fb01 f303 	mul.w	r3, r1, r3
 8007586:	4413      	add	r3, r2
 8007588:	335c      	adds	r3, #92	; 0x5c
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2b02      	cmp	r3, #2
 800758e:	d912      	bls.n	80075b6 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	212c      	movs	r1, #44	; 0x2c
 8007596:	fb01 f303 	mul.w	r3, r1, r3
 800759a:	4413      	add	r3, r2
 800759c:	335c      	adds	r3, #92	; 0x5c
 800759e:	2200      	movs	r2, #0
 80075a0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	212c      	movs	r1, #44	; 0x2c
 80075a8:	fb01 f303 	mul.w	r3, r1, r3
 80075ac:	4413      	add	r3, r2
 80075ae:	3360      	adds	r3, #96	; 0x60
 80075b0:	2204      	movs	r2, #4
 80075b2:	701a      	strb	r2, [r3, #0]
 80075b4:	e021      	b.n	80075fa <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	212c      	movs	r1, #44	; 0x2c
 80075bc:	fb01 f303 	mul.w	r3, r1, r3
 80075c0:	4413      	add	r3, r2
 80075c2:	3360      	adds	r3, #96	; 0x60
 80075c4:	2202      	movs	r2, #2
 80075c6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	015a      	lsls	r2, r3, #5
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	4413      	add	r3, r2
 80075d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80075de:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075e6:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	015a      	lsls	r2, r3, #5
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	4413      	add	r3, r2
 80075f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075f4:	461a      	mov	r2, r3
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	4413      	add	r3, r2
 8007602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007606:	461a      	mov	r2, r3
 8007608:	2302      	movs	r3, #2
 800760a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	b2d9      	uxtb	r1, r3
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	202c      	movs	r0, #44	; 0x2c
 8007616:	fb00 f303 	mul.w	r3, r0, r3
 800761a:	4413      	add	r3, r2
 800761c:	3360      	adds	r3, #96	; 0x60
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	461a      	mov	r2, r3
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f014 ff28 	bl	801c478 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007628:	bf00      	nop
 800762a:	3720      	adds	r7, #32
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b08a      	sub	sp, #40	; 0x28
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800763e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007640:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6a1b      	ldr	r3, [r3, #32]
 8007648:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	f003 030f 	and.w	r3, r3, #15
 8007650:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	0c5b      	lsrs	r3, r3, #17
 8007656:	f003 030f 	and.w	r3, r3, #15
 800765a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	091b      	lsrs	r3, r3, #4
 8007660:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007664:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	2b02      	cmp	r3, #2
 800766a:	d004      	beq.n	8007676 <HCD_RXQLVL_IRQHandler+0x46>
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2b05      	cmp	r3, #5
 8007670:	f000 80a9 	beq.w	80077c6 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007674:	e0aa      	b.n	80077cc <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 80a6 	beq.w	80077ca <HCD_RXQLVL_IRQHandler+0x19a>
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	212c      	movs	r1, #44	; 0x2c
 8007684:	fb01 f303 	mul.w	r3, r1, r3
 8007688:	4413      	add	r3, r2
 800768a:	3344      	adds	r3, #68	; 0x44
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	2b00      	cmp	r3, #0
 8007690:	f000 809b 	beq.w	80077ca <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	212c      	movs	r1, #44	; 0x2c
 800769a:	fb01 f303 	mul.w	r3, r1, r3
 800769e:	4413      	add	r3, r2
 80076a0:	3350      	adds	r3, #80	; 0x50
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	441a      	add	r2, r3
 80076a8:	6879      	ldr	r1, [r7, #4]
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	202c      	movs	r0, #44	; 0x2c
 80076ae:	fb00 f303 	mul.w	r3, r0, r3
 80076b2:	440b      	add	r3, r1
 80076b4:	334c      	adds	r3, #76	; 0x4c
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d87a      	bhi.n	80077b2 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6818      	ldr	r0, [r3, #0]
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	212c      	movs	r1, #44	; 0x2c
 80076c6:	fb01 f303 	mul.w	r3, r1, r3
 80076ca:	4413      	add	r3, r2
 80076cc:	3344      	adds	r3, #68	; 0x44
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	b292      	uxth	r2, r2
 80076d4:	4619      	mov	r1, r3
 80076d6:	f002 ff1f 	bl	800a518 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	212c      	movs	r1, #44	; 0x2c
 80076e0:	fb01 f303 	mul.w	r3, r1, r3
 80076e4:	4413      	add	r3, r2
 80076e6:	3344      	adds	r3, #68	; 0x44
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	441a      	add	r2, r3
 80076ee:	6879      	ldr	r1, [r7, #4]
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	202c      	movs	r0, #44	; 0x2c
 80076f4:	fb00 f303 	mul.w	r3, r0, r3
 80076f8:	440b      	add	r3, r1
 80076fa:	3344      	adds	r3, #68	; 0x44
 80076fc:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	212c      	movs	r1, #44	; 0x2c
 8007704:	fb01 f303 	mul.w	r3, r1, r3
 8007708:	4413      	add	r3, r2
 800770a:	3350      	adds	r3, #80	; 0x50
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	441a      	add	r2, r3
 8007712:	6879      	ldr	r1, [r7, #4]
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	202c      	movs	r0, #44	; 0x2c
 8007718:	fb00 f303 	mul.w	r3, r0, r3
 800771c:	440b      	add	r3, r1
 800771e:	3350      	adds	r3, #80	; 0x50
 8007720:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	4413      	add	r3, r2
 800772a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800772e:	691b      	ldr	r3, [r3, #16]
 8007730:	0cdb      	lsrs	r3, r3, #19
 8007732:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007736:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	212c      	movs	r1, #44	; 0x2c
 800773e:	fb01 f303 	mul.w	r3, r1, r3
 8007742:	4413      	add	r3, r2
 8007744:	3340      	adds	r3, #64	; 0x40
 8007746:	881b      	ldrh	r3, [r3, #0]
 8007748:	461a      	mov	r2, r3
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	4293      	cmp	r3, r2
 800774e:	d13c      	bne.n	80077ca <HCD_RXQLVL_IRQHandler+0x19a>
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d039      	beq.n	80077ca <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	015a      	lsls	r2, r3, #5
 800775a:	6a3b      	ldr	r3, [r7, #32]
 800775c:	4413      	add	r3, r2
 800775e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800776c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007774:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	015a      	lsls	r2, r3, #5
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	4413      	add	r3, r2
 800777e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007782:	461a      	mov	r2, r3
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	212c      	movs	r1, #44	; 0x2c
 800778e:	fb01 f303 	mul.w	r3, r1, r3
 8007792:	4413      	add	r3, r2
 8007794:	3354      	adds	r3, #84	; 0x54
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	f083 0301 	eor.w	r3, r3, #1
 800779c:	b2d8      	uxtb	r0, r3
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	212c      	movs	r1, #44	; 0x2c
 80077a4:	fb01 f303 	mul.w	r3, r1, r3
 80077a8:	4413      	add	r3, r2
 80077aa:	3354      	adds	r3, #84	; 0x54
 80077ac:	4602      	mov	r2, r0
 80077ae:	701a      	strb	r2, [r3, #0]
      break;
 80077b0:	e00b      	b.n	80077ca <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	212c      	movs	r1, #44	; 0x2c
 80077b8:	fb01 f303 	mul.w	r3, r1, r3
 80077bc:	4413      	add	r3, r2
 80077be:	3360      	adds	r3, #96	; 0x60
 80077c0:	2204      	movs	r2, #4
 80077c2:	701a      	strb	r2, [r3, #0]
      break;
 80077c4:	e001      	b.n	80077ca <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80077c6:	bf00      	nop
 80077c8:	e000      	b.n	80077cc <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80077ca:	bf00      	nop
  }
}
 80077cc:	bf00      	nop
 80077ce:	3728      	adds	r7, #40	; 0x28
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b086      	sub	sp, #24
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007800:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b02      	cmp	r3, #2
 800780a:	d10b      	bne.n	8007824 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f003 0301 	and.w	r3, r3, #1
 8007812:	2b01      	cmp	r3, #1
 8007814:	d102      	bne.n	800781c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f014 fe12 	bl	801c440 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f043 0302 	orr.w	r3, r3, #2
 8007822:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f003 0308 	and.w	r3, r3, #8
 800782a:	2b08      	cmp	r3, #8
 800782c:	d132      	bne.n	8007894 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	f043 0308 	orr.w	r3, r3, #8
 8007834:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f003 0304 	and.w	r3, r3, #4
 800783c:	2b04      	cmp	r3, #4
 800783e:	d126      	bne.n	800788e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	2b02      	cmp	r3, #2
 8007846:	d113      	bne.n	8007870 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800784e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007852:	d106      	bne.n	8007862 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2102      	movs	r1, #2
 800785a:	4618      	mov	r0, r3
 800785c:	f002 ffbc 	bl	800a7d8 <USB_InitFSLSPClkSel>
 8007860:	e011      	b.n	8007886 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2101      	movs	r1, #1
 8007868:	4618      	mov	r0, r3
 800786a:	f002 ffb5 	bl	800a7d8 <USB_InitFSLSPClkSel>
 800786e:	e00a      	b.n	8007886 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	2b01      	cmp	r3, #1
 8007876:	d106      	bne.n	8007886 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800787e:	461a      	mov	r2, r3
 8007880:	f64e 2360 	movw	r3, #60000	; 0xea60
 8007884:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f014 fe04 	bl	801c494 <HAL_HCD_PortEnabled_Callback>
 800788c:	e002      	b.n	8007894 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f014 fe0e 	bl	801c4b0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f003 0320 	and.w	r3, r3, #32
 800789a:	2b20      	cmp	r3, #32
 800789c:	d103      	bne.n	80078a6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	f043 0320 	orr.w	r3, r3, #32
 80078a4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80078ac:	461a      	mov	r2, r3
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	6013      	str	r3, [r2, #0]
}
 80078b2:	bf00      	nop
 80078b4:	3718      	adds	r7, #24
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
	...

080078bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d101      	bne.n	80078ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e12b      	b.n	8007b26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d106      	bne.n	80078e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f7fa f938 	bl	8001b58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2224      	movs	r2, #36	; 0x24
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 0201 	bic.w	r2, r2, #1
 80078fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800790e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800791e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007920:	f001 ff16 	bl	8009750 <HAL_RCC_GetPCLK1Freq>
 8007924:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	4a81      	ldr	r2, [pc, #516]	; (8007b30 <HAL_I2C_Init+0x274>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d807      	bhi.n	8007940 <HAL_I2C_Init+0x84>
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	4a80      	ldr	r2, [pc, #512]	; (8007b34 <HAL_I2C_Init+0x278>)
 8007934:	4293      	cmp	r3, r2
 8007936:	bf94      	ite	ls
 8007938:	2301      	movls	r3, #1
 800793a:	2300      	movhi	r3, #0
 800793c:	b2db      	uxtb	r3, r3
 800793e:	e006      	b.n	800794e <HAL_I2C_Init+0x92>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	4a7d      	ldr	r2, [pc, #500]	; (8007b38 <HAL_I2C_Init+0x27c>)
 8007944:	4293      	cmp	r3, r2
 8007946:	bf94      	ite	ls
 8007948:	2301      	movls	r3, #1
 800794a:	2300      	movhi	r3, #0
 800794c:	b2db      	uxtb	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d001      	beq.n	8007956 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e0e7      	b.n	8007b26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	4a78      	ldr	r2, [pc, #480]	; (8007b3c <HAL_I2C_Init+0x280>)
 800795a:	fba2 2303 	umull	r2, r3, r2, r3
 800795e:	0c9b      	lsrs	r3, r3, #18
 8007960:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	68ba      	ldr	r2, [r7, #8]
 8007972:	430a      	orrs	r2, r1
 8007974:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	4a6a      	ldr	r2, [pc, #424]	; (8007b30 <HAL_I2C_Init+0x274>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d802      	bhi.n	8007990 <HAL_I2C_Init+0xd4>
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	3301      	adds	r3, #1
 800798e:	e009      	b.n	80079a4 <HAL_I2C_Init+0xe8>
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007996:	fb02 f303 	mul.w	r3, r2, r3
 800799a:	4a69      	ldr	r2, [pc, #420]	; (8007b40 <HAL_I2C_Init+0x284>)
 800799c:	fba2 2303 	umull	r2, r3, r2, r3
 80079a0:	099b      	lsrs	r3, r3, #6
 80079a2:	3301      	adds	r3, #1
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	6812      	ldr	r2, [r2, #0]
 80079a8:	430b      	orrs	r3, r1
 80079aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	69db      	ldr	r3, [r3, #28]
 80079b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80079b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	495c      	ldr	r1, [pc, #368]	; (8007b30 <HAL_I2C_Init+0x274>)
 80079c0:	428b      	cmp	r3, r1
 80079c2:	d819      	bhi.n	80079f8 <HAL_I2C_Init+0x13c>
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	1e59      	subs	r1, r3, #1
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80079d2:	1c59      	adds	r1, r3, #1
 80079d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80079d8:	400b      	ands	r3, r1
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <HAL_I2C_Init+0x138>
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	1e59      	subs	r1, r3, #1
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	005b      	lsls	r3, r3, #1
 80079e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80079ec:	3301      	adds	r3, #1
 80079ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079f2:	e051      	b.n	8007a98 <HAL_I2C_Init+0x1dc>
 80079f4:	2304      	movs	r3, #4
 80079f6:	e04f      	b.n	8007a98 <HAL_I2C_Init+0x1dc>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d111      	bne.n	8007a24 <HAL_I2C_Init+0x168>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	1e58      	subs	r0, r3, #1
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6859      	ldr	r1, [r3, #4]
 8007a08:	460b      	mov	r3, r1
 8007a0a:	005b      	lsls	r3, r3, #1
 8007a0c:	440b      	add	r3, r1
 8007a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a12:	3301      	adds	r3, #1
 8007a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	bf0c      	ite	eq
 8007a1c:	2301      	moveq	r3, #1
 8007a1e:	2300      	movne	r3, #0
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	e012      	b.n	8007a4a <HAL_I2C_Init+0x18e>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	1e58      	subs	r0, r3, #1
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6859      	ldr	r1, [r3, #4]
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	440b      	add	r3, r1
 8007a32:	0099      	lsls	r1, r3, #2
 8007a34:	440b      	add	r3, r1
 8007a36:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	bf0c      	ite	eq
 8007a44:	2301      	moveq	r3, #1
 8007a46:	2300      	movne	r3, #0
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <HAL_I2C_Init+0x196>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e022      	b.n	8007a98 <HAL_I2C_Init+0x1dc>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10e      	bne.n	8007a78 <HAL_I2C_Init+0x1bc>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	1e58      	subs	r0, r3, #1
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6859      	ldr	r1, [r3, #4]
 8007a62:	460b      	mov	r3, r1
 8007a64:	005b      	lsls	r3, r3, #1
 8007a66:	440b      	add	r3, r1
 8007a68:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a76:	e00f      	b.n	8007a98 <HAL_I2C_Init+0x1dc>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	1e58      	subs	r0, r3, #1
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6859      	ldr	r1, [r3, #4]
 8007a80:	460b      	mov	r3, r1
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	440b      	add	r3, r1
 8007a86:	0099      	lsls	r1, r3, #2
 8007a88:	440b      	add	r3, r1
 8007a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a8e:	3301      	adds	r3, #1
 8007a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a98:	6879      	ldr	r1, [r7, #4]
 8007a9a:	6809      	ldr	r1, [r1, #0]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	69da      	ldr	r2, [r3, #28]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	431a      	orrs	r2, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	430a      	orrs	r2, r1
 8007aba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007ac6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	6911      	ldr	r1, [r2, #16]
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	68d2      	ldr	r2, [r2, #12]
 8007ad2:	4311      	orrs	r1, r2
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	6812      	ldr	r2, [r2, #0]
 8007ad8:	430b      	orrs	r3, r1
 8007ada:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	695a      	ldr	r2, [r3, #20]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	431a      	orrs	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	430a      	orrs	r2, r1
 8007af6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0201 	orr.w	r2, r2, #1
 8007b06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2220      	movs	r2, #32
 8007b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	000186a0 	.word	0x000186a0
 8007b34:	001e847f 	.word	0x001e847f
 8007b38:	003d08ff 	.word	0x003d08ff
 8007b3c:	431bde83 	.word	0x431bde83
 8007b40:	10624dd3 	.word	0x10624dd3

08007b44 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b088      	sub	sp, #32
 8007b48:	af02      	add	r7, sp, #8
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	607a      	str	r2, [r7, #4]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	460b      	mov	r3, r1
 8007b52:	817b      	strh	r3, [r7, #10]
 8007b54:	4613      	mov	r3, r2
 8007b56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007b58:	f7fa ff44 	bl	80029e4 <HAL_GetTick>
 8007b5c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	2b20      	cmp	r3, #32
 8007b68:	f040 80e0 	bne.w	8007d2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	2319      	movs	r3, #25
 8007b72:	2201      	movs	r2, #1
 8007b74:	4970      	ldr	r1, [pc, #448]	; (8007d38 <HAL_I2C_Master_Transmit+0x1f4>)
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f000 f964 	bl	8007e44 <I2C_WaitOnFlagUntilTimeout>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007b82:	2302      	movs	r3, #2
 8007b84:	e0d3      	b.n	8007d2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d101      	bne.n	8007b94 <HAL_I2C_Master_Transmit+0x50>
 8007b90:	2302      	movs	r3, #2
 8007b92:	e0cc      	b.n	8007d2e <HAL_I2C_Master_Transmit+0x1ea>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0301 	and.w	r3, r3, #1
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d007      	beq.n	8007bba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f042 0201 	orr.w	r2, r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007bc8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2221      	movs	r2, #33	; 0x21
 8007bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2210      	movs	r2, #16
 8007bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	893a      	ldrh	r2, [r7, #8]
 8007bea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4a50      	ldr	r2, [pc, #320]	; (8007d3c <HAL_I2C_Master_Transmit+0x1f8>)
 8007bfa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007bfc:	8979      	ldrh	r1, [r7, #10]
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	6a3a      	ldr	r2, [r7, #32]
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f000 f89c 	bl	8007d40 <I2C_MasterRequestWrite>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e08d      	b.n	8007d2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c12:	2300      	movs	r3, #0
 8007c14:	613b      	str	r3, [r7, #16]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	613b      	str	r3, [r7, #16]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	613b      	str	r3, [r7, #16]
 8007c26:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007c28:	e066      	b.n	8007cf8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	6a39      	ldr	r1, [r7, #32]
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f000 f9de 	bl	8007ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00d      	beq.n	8007c56 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3e:	2b04      	cmp	r3, #4
 8007c40:	d107      	bne.n	8007c52 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e06b      	b.n	8007d2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5a:	781a      	ldrb	r2, [r3, #0]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c66:	1c5a      	adds	r2, r3, #1
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	3b01      	subs	r3, #1
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	695b      	ldr	r3, [r3, #20]
 8007c8c:	f003 0304 	and.w	r3, r3, #4
 8007c90:	2b04      	cmp	r3, #4
 8007c92:	d11b      	bne.n	8007ccc <HAL_I2C_Master_Transmit+0x188>
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d017      	beq.n	8007ccc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	781a      	ldrb	r2, [r3, #0]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cac:	1c5a      	adds	r2, r3, #1
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ccc:	697a      	ldr	r2, [r7, #20]
 8007cce:	6a39      	ldr	r1, [r7, #32]
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 f9ce 	bl	8008072 <I2C_WaitOnBTFFlagUntilTimeout>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00d      	beq.n	8007cf8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce0:	2b04      	cmp	r3, #4
 8007ce2:	d107      	bne.n	8007cf4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cf2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e01a      	b.n	8007d2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d194      	bne.n	8007c2a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2220      	movs	r2, #32
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	e000      	b.n	8007d2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007d2c:	2302      	movs	r3, #2
  }
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3718      	adds	r7, #24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	00100002 	.word	0x00100002
 8007d3c:	ffff0000 	.word	0xffff0000

08007d40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b088      	sub	sp, #32
 8007d44:	af02      	add	r7, sp, #8
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	607a      	str	r2, [r7, #4]
 8007d4a:	603b      	str	r3, [r7, #0]
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	2b08      	cmp	r3, #8
 8007d5a:	d006      	beq.n	8007d6a <I2C_MasterRequestWrite+0x2a>
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d003      	beq.n	8007d6a <I2C_MasterRequestWrite+0x2a>
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007d68:	d108      	bne.n	8007d7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d78:	601a      	str	r2, [r3, #0]
 8007d7a:	e00b      	b.n	8007d94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d80:	2b12      	cmp	r3, #18
 8007d82:	d107      	bne.n	8007d94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007da0:	68f8      	ldr	r0, [r7, #12]
 8007da2:	f000 f84f 	bl	8007e44 <I2C_WaitOnFlagUntilTimeout>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00d      	beq.n	8007dc8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007db6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dba:	d103      	bne.n	8007dc4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e035      	b.n	8007e34 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007dd0:	d108      	bne.n	8007de4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007dd2:	897b      	ldrh	r3, [r7, #10]
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007de0:	611a      	str	r2, [r3, #16]
 8007de2:	e01b      	b.n	8007e1c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007de4:	897b      	ldrh	r3, [r7, #10]
 8007de6:	11db      	asrs	r3, r3, #7
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	f003 0306 	and.w	r3, r3, #6
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	f063 030f 	orn	r3, r3, #15
 8007df4:	b2da      	uxtb	r2, r3
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	490e      	ldr	r1, [pc, #56]	; (8007e3c <I2C_MasterRequestWrite+0xfc>)
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f000 f875 	bl	8007ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d001      	beq.n	8007e12 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e010      	b.n	8007e34 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007e12:	897b      	ldrh	r3, [r7, #10]
 8007e14:	b2da      	uxtb	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	4907      	ldr	r1, [pc, #28]	; (8007e40 <I2C_MasterRequestWrite+0x100>)
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f000 f865 	bl	8007ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d001      	beq.n	8007e32 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e000      	b.n	8007e34 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3718      	adds	r7, #24
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	00010008 	.word	0x00010008
 8007e40:	00010002 	.word	0x00010002

08007e44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	603b      	str	r3, [r7, #0]
 8007e50:	4613      	mov	r3, r2
 8007e52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e54:	e025      	b.n	8007ea2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5c:	d021      	beq.n	8007ea2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e5e:	f7fa fdc1 	bl	80029e4 <HAL_GetTick>
 8007e62:	4602      	mov	r2, r0
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	683a      	ldr	r2, [r7, #0]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d302      	bcc.n	8007e74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d116      	bne.n	8007ea2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8e:	f043 0220 	orr.w	r2, r3, #32
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e023      	b.n	8007eea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	0c1b      	lsrs	r3, r3, #16
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d10d      	bne.n	8007ec8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	695b      	ldr	r3, [r3, #20]
 8007eb2:	43da      	mvns	r2, r3
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	4013      	ands	r3, r2
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	bf0c      	ite	eq
 8007ebe:	2301      	moveq	r3, #1
 8007ec0:	2300      	movne	r3, #0
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	e00c      	b.n	8007ee2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	43da      	mvns	r2, r3
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	bf0c      	ite	eq
 8007eda:	2301      	moveq	r3, #1
 8007edc:	2300      	movne	r3, #0
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	79fb      	ldrb	r3, [r7, #7]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d0b6      	beq.n	8007e56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b084      	sub	sp, #16
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	60f8      	str	r0, [r7, #12]
 8007efa:	60b9      	str	r1, [r7, #8]
 8007efc:	607a      	str	r2, [r7, #4]
 8007efe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f00:	e051      	b.n	8007fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	695b      	ldr	r3, [r3, #20]
 8007f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f10:	d123      	bne.n	8007f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2220      	movs	r2, #32
 8007f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f46:	f043 0204 	orr.w	r2, r3, #4
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e046      	b.n	8007fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f60:	d021      	beq.n	8007fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f62:	f7fa fd3f 	bl	80029e4 <HAL_GetTick>
 8007f66:	4602      	mov	r2, r0
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	1ad3      	subs	r3, r2, r3
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d302      	bcc.n	8007f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d116      	bne.n	8007fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2220      	movs	r2, #32
 8007f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f92:	f043 0220 	orr.w	r2, r3, #32
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e020      	b.n	8007fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	0c1b      	lsrs	r3, r3, #16
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d10c      	bne.n	8007fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	695b      	ldr	r3, [r3, #20]
 8007fb6:	43da      	mvns	r2, r3
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	4013      	ands	r3, r2
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	bf14      	ite	ne
 8007fc2:	2301      	movne	r3, #1
 8007fc4:	2300      	moveq	r3, #0
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	e00b      	b.n	8007fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	699b      	ldr	r3, [r3, #24]
 8007fd0:	43da      	mvns	r2, r3
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	bf14      	ite	ne
 8007fdc:	2301      	movne	r3, #1
 8007fde:	2300      	moveq	r3, #0
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d18d      	bne.n	8007f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ffc:	e02d      	b.n	800805a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f000 f878 	bl	80080f4 <I2C_IsAcknowledgeFailed>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d001      	beq.n	800800e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800800a:	2301      	movs	r3, #1
 800800c:	e02d      	b.n	800806a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008014:	d021      	beq.n	800805a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008016:	f7fa fce5 	bl	80029e4 <HAL_GetTick>
 800801a:	4602      	mov	r2, r0
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	1ad3      	subs	r3, r2, r3
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	429a      	cmp	r2, r3
 8008024:	d302      	bcc.n	800802c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d116      	bne.n	800805a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2200      	movs	r2, #0
 8008030:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2220      	movs	r2, #32
 8008036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008046:	f043 0220 	orr.w	r2, r3, #32
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	e007      	b.n	800806a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008064:	2b80      	cmp	r3, #128	; 0x80
 8008066:	d1ca      	bne.n	8007ffe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b084      	sub	sp, #16
 8008076:	af00      	add	r7, sp, #0
 8008078:	60f8      	str	r0, [r7, #12]
 800807a:	60b9      	str	r1, [r7, #8]
 800807c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800807e:	e02d      	b.n	80080dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f000 f837 	bl	80080f4 <I2C_IsAcknowledgeFailed>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d001      	beq.n	8008090 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e02d      	b.n	80080ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008096:	d021      	beq.n	80080dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008098:	f7fa fca4 	bl	80029e4 <HAL_GetTick>
 800809c:	4602      	mov	r2, r0
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d302      	bcc.n	80080ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d116      	bne.n	80080dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2200      	movs	r2, #0
 80080b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2220      	movs	r2, #32
 80080b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c8:	f043 0220 	orr.w	r2, r3, #32
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	e007      	b.n	80080ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	f003 0304 	and.w	r3, r3, #4
 80080e6:	2b04      	cmp	r3, #4
 80080e8:	d1ca      	bne.n	8008080 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800810a:	d11b      	bne.n	8008144 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008114:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2220      	movs	r2, #32
 8008120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008130:	f043 0204 	orr.w	r2, r3, #4
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	e000      	b.n	8008146 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
	...

08008154 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b088      	sub	sp, #32
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e128      	b.n	80083b8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800816c:	b2db      	uxtb	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	d109      	bne.n	8008186 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a90      	ldr	r2, [pc, #576]	; (80083c0 <HAL_I2S_Init+0x26c>)
 800817e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f7f9 fd65 	bl	8001c50 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2202      	movs	r2, #2
 800818a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	69db      	ldr	r3, [r3, #28]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6812      	ldr	r2, [r2, #0]
 8008198:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800819c:	f023 030f 	bic.w	r3, r3, #15
 80081a0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2202      	movs	r2, #2
 80081a8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d060      	beq.n	8008274 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d102      	bne.n	80081c0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80081ba:	2310      	movs	r3, #16
 80081bc:	617b      	str	r3, [r7, #20]
 80081be:	e001      	b.n	80081c4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80081c0:	2320      	movs	r3, #32
 80081c2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	2b20      	cmp	r3, #32
 80081ca:	d802      	bhi.n	80081d2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	005b      	lsls	r3, r3, #1
 80081d0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80081d2:	2001      	movs	r0, #1
 80081d4:	f001 fbc6 	bl	8009964 <HAL_RCCEx_GetPeriphCLKFreq>
 80081d8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081e2:	d125      	bne.n	8008230 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d010      	beq.n	800820e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80081f6:	4613      	mov	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	4413      	add	r3, r2
 80081fc:	005b      	lsls	r3, r3, #1
 80081fe:	461a      	mov	r2, r3
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	fbb2 f3f3 	udiv	r3, r2, r3
 8008208:	3305      	adds	r3, #5
 800820a:	613b      	str	r3, [r7, #16]
 800820c:	e01f      	b.n	800824e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	00db      	lsls	r3, r3, #3
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	fbb2 f2f3 	udiv	r2, r2, r3
 8008218:	4613      	mov	r3, r2
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	4413      	add	r3, r2
 800821e:	005b      	lsls	r3, r3, #1
 8008220:	461a      	mov	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	fbb2 f3f3 	udiv	r3, r2, r3
 800822a:	3305      	adds	r3, #5
 800822c:	613b      	str	r3, [r7, #16]
 800822e:	e00e      	b.n	800824e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	fbb2 f2f3 	udiv	r2, r2, r3
 8008238:	4613      	mov	r3, r2
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	4413      	add	r3, r2
 800823e:	005b      	lsls	r3, r3, #1
 8008240:	461a      	mov	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	695b      	ldr	r3, [r3, #20]
 8008246:	fbb2 f3f3 	udiv	r3, r2, r3
 800824a:	3305      	adds	r3, #5
 800824c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	4a5c      	ldr	r2, [pc, #368]	; (80083c4 <HAL_I2S_Init+0x270>)
 8008252:	fba2 2303 	umull	r2, r3, r2, r3
 8008256:	08db      	lsrs	r3, r3, #3
 8008258:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	f003 0301 	and.w	r3, r3, #1
 8008260:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8008262:	693a      	ldr	r2, [r7, #16]
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	1ad3      	subs	r3, r2, r3
 8008268:	085b      	lsrs	r3, r3, #1
 800826a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	021b      	lsls	r3, r3, #8
 8008270:	61bb      	str	r3, [r7, #24]
 8008272:	e003      	b.n	800827c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008274:	2302      	movs	r3, #2
 8008276:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8008278:	2300      	movs	r3, #0
 800827a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d902      	bls.n	8008288 <HAL_I2S_Init+0x134>
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	2bff      	cmp	r3, #255	; 0xff
 8008286:	d907      	bls.n	8008298 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800828c:	f043 0210 	orr.w	r2, r3, #16
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	e08f      	b.n	80083b8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	691a      	ldr	r2, [r3, #16]
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	ea42 0103 	orr.w	r1, r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	69fa      	ldr	r2, [r7, #28]
 80082a8:	430a      	orrs	r2, r1
 80082aa:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80082b6:	f023 030f 	bic.w	r3, r3, #15
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	6851      	ldr	r1, [r2, #4]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	6892      	ldr	r2, [r2, #8]
 80082c2:	4311      	orrs	r1, r2
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	68d2      	ldr	r2, [r2, #12]
 80082c8:	4311      	orrs	r1, r2
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	6992      	ldr	r2, [r2, #24]
 80082ce:	430a      	orrs	r2, r1
 80082d0:	431a      	orrs	r2, r3
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082da:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d161      	bne.n	80083a8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	4a38      	ldr	r2, [pc, #224]	; (80083c8 <HAL_I2S_Init+0x274>)
 80082e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a37      	ldr	r2, [pc, #220]	; (80083cc <HAL_I2S_Init+0x278>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d101      	bne.n	80082f8 <HAL_I2S_Init+0x1a4>
 80082f4:	4b36      	ldr	r3, [pc, #216]	; (80083d0 <HAL_I2S_Init+0x27c>)
 80082f6:	e001      	b.n	80082fc <HAL_I2S_Init+0x1a8>
 80082f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	6812      	ldr	r2, [r2, #0]
 8008302:	4932      	ldr	r1, [pc, #200]	; (80083cc <HAL_I2S_Init+0x278>)
 8008304:	428a      	cmp	r2, r1
 8008306:	d101      	bne.n	800830c <HAL_I2S_Init+0x1b8>
 8008308:	4a31      	ldr	r2, [pc, #196]	; (80083d0 <HAL_I2S_Init+0x27c>)
 800830a:	e001      	b.n	8008310 <HAL_I2S_Init+0x1bc>
 800830c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008310:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008314:	f023 030f 	bic.w	r3, r3, #15
 8008318:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a2b      	ldr	r2, [pc, #172]	; (80083cc <HAL_I2S_Init+0x278>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d101      	bne.n	8008328 <HAL_I2S_Init+0x1d4>
 8008324:	4b2a      	ldr	r3, [pc, #168]	; (80083d0 <HAL_I2S_Init+0x27c>)
 8008326:	e001      	b.n	800832c <HAL_I2S_Init+0x1d8>
 8008328:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800832c:	2202      	movs	r2, #2
 800832e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a25      	ldr	r2, [pc, #148]	; (80083cc <HAL_I2S_Init+0x278>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d101      	bne.n	800833e <HAL_I2S_Init+0x1ea>
 800833a:	4b25      	ldr	r3, [pc, #148]	; (80083d0 <HAL_I2S_Init+0x27c>)
 800833c:	e001      	b.n	8008342 <HAL_I2S_Init+0x1ee>
 800833e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008342:	69db      	ldr	r3, [r3, #28]
 8008344:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800834e:	d003      	beq.n	8008358 <HAL_I2S_Init+0x204>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d103      	bne.n	8008360 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8008358:	f44f 7380 	mov.w	r3, #256	; 0x100
 800835c:	613b      	str	r3, [r7, #16]
 800835e:	e001      	b.n	8008364 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8008360:	2300      	movs	r3, #0
 8008362:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800836e:	4313      	orrs	r3, r2
 8008370:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008378:	4313      	orrs	r3, r2
 800837a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008382:	4313      	orrs	r3, r2
 8008384:	b29a      	uxth	r2, r3
 8008386:	897b      	ldrh	r3, [r7, #10]
 8008388:	4313      	orrs	r3, r2
 800838a:	b29b      	uxth	r3, r3
 800838c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008390:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a0d      	ldr	r2, [pc, #52]	; (80083cc <HAL_I2S_Init+0x278>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d101      	bne.n	80083a0 <HAL_I2S_Init+0x24c>
 800839c:	4b0c      	ldr	r3, [pc, #48]	; (80083d0 <HAL_I2S_Init+0x27c>)
 800839e:	e001      	b.n	80083a4 <HAL_I2S_Init+0x250>
 80083a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083a4:	897a      	ldrh	r2, [r7, #10]
 80083a6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2201      	movs	r2, #1
 80083b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3720      	adds	r7, #32
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	0800887f 	.word	0x0800887f
 80083c4:	cccccccd 	.word	0xcccccccd
 80083c8:	08008a05 	.word	0x08008a05
 80083cc:	40003800 	.word	0x40003800
 80083d0:	40003400 	.word	0x40003400

080083d4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b088      	sub	sp, #32
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80083dc:	2300      	movs	r3, #0
 80083de:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083e8:	d004      	beq.n	80083f4 <HAL_I2S_DMAStop+0x20>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	f040 80d1 	bne.w	8008596 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00f      	beq.n	800841c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008400:	4618      	mov	r0, r3
 8008402:	f7fa fd3d 	bl	8002e80 <HAL_DMA_Abort>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d007      	beq.n	800841c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008410:	f043 0208 	orr.w	r2, r3, #8
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800841c:	2364      	movs	r3, #100	; 0x64
 800841e:	2201      	movs	r2, #1
 8008420:	2102      	movs	r1, #2
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fab5 	bl	8008992 <I2S_WaitFlagStateUntilTimeout>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00b      	beq.n	8008446 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008432:	f043 0201 	orr.w	r2, r3, #1
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008446:	2364      	movs	r3, #100	; 0x64
 8008448:	2200      	movs	r2, #0
 800844a:	2180      	movs	r1, #128	; 0x80
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 faa0 	bl	8008992 <I2S_WaitFlagStateUntilTimeout>
 8008452:	4603      	mov	r3, r0
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00b      	beq.n	8008470 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800845c:	f043 0201 	orr.w	r2, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800846c:	2301      	movs	r3, #1
 800846e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	69da      	ldr	r2, [r3, #28]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800847e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008480:	2300      	movs	r3, #0
 8008482:	617b      	str	r3, [r7, #20]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	617b      	str	r3, [r7, #20]
 800848c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	685a      	ldr	r2, [r3, #4]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f022 0202 	bic.w	r2, r2, #2
 800849c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b05      	cmp	r3, #5
 80084a8:	f040 8165 	bne.w	8008776 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d00f      	beq.n	80084d4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7fa fce1 	bl	8002e80 <HAL_DMA_Abort>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d007      	beq.n	80084d4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c8:	f043 0208 	orr.w	r2, r3, #8
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a8a      	ldr	r2, [pc, #552]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d101      	bne.n	80084e2 <HAL_I2S_DMAStop+0x10e>
 80084de:	4b8a      	ldr	r3, [pc, #552]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 80084e0:	e001      	b.n	80084e6 <HAL_I2S_DMAStop+0x112>
 80084e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084e6:	69da      	ldr	r2, [r3, #28]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4985      	ldr	r1, [pc, #532]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 80084ee:	428b      	cmp	r3, r1
 80084f0:	d101      	bne.n	80084f6 <HAL_I2S_DMAStop+0x122>
 80084f2:	4b85      	ldr	r3, [pc, #532]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 80084f4:	e001      	b.n	80084fa <HAL_I2S_DMAStop+0x126>
 80084f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084fe:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8008500:	2300      	movs	r3, #0
 8008502:	613b      	str	r3, [r7, #16]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a7e      	ldr	r2, [pc, #504]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d101      	bne.n	8008512 <HAL_I2S_DMAStop+0x13e>
 800850e:	4b7e      	ldr	r3, [pc, #504]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 8008510:	e001      	b.n	8008516 <HAL_I2S_DMAStop+0x142>
 8008512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	613b      	str	r3, [r7, #16]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a79      	ldr	r2, [pc, #484]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d101      	bne.n	8008528 <HAL_I2S_DMAStop+0x154>
 8008524:	4b78      	ldr	r3, [pc, #480]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 8008526:	e001      	b.n	800852c <HAL_I2S_DMAStop+0x158>
 8008528:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	613b      	str	r3, [r7, #16]
 8008530:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a73      	ldr	r2, [pc, #460]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d101      	bne.n	8008540 <HAL_I2S_DMAStop+0x16c>
 800853c:	4b72      	ldr	r3, [pc, #456]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 800853e:	e001      	b.n	8008544 <HAL_I2S_DMAStop+0x170>
 8008540:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008544:	685a      	ldr	r2, [r3, #4]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	496e      	ldr	r1, [pc, #440]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 800854c:	428b      	cmp	r3, r1
 800854e:	d101      	bne.n	8008554 <HAL_I2S_DMAStop+0x180>
 8008550:	4b6d      	ldr	r3, [pc, #436]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 8008552:	e001      	b.n	8008558 <HAL_I2S_DMAStop+0x184>
 8008554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008558:	f022 0201 	bic.w	r2, r2, #1
 800855c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d10c      	bne.n	8008580 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800856a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2201      	movs	r2, #1
 8008576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800857e:	e0fa      	b.n	8008776 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a5f      	ldr	r2, [pc, #380]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d101      	bne.n	800858e <HAL_I2S_DMAStop+0x1ba>
 800858a:	4b5f      	ldr	r3, [pc, #380]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 800858c:	e001      	b.n	8008592 <HAL_I2S_DMAStop+0x1be>
 800858e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008592:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008594:	e0ef      	b.n	8008776 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800859e:	d005      	beq.n	80085ac <HAL_I2S_DMAStop+0x1d8>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085a8:	f040 80e5 	bne.w	8008776 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d00f      	beq.n	80085d4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085b8:	4618      	mov	r0, r3
 80085ba:	f7fa fc61 	bl	8002e80 <HAL_DMA_Abort>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d007      	beq.n	80085d4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085c8:	f043 0208 	orr.w	r2, r3, #8
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b05      	cmp	r3, #5
 80085de:	f040 809a 	bne.w	8008716 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d00f      	beq.n	800860a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7fa fc46 	bl	8002e80 <HAL_DMA_Abort>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d007      	beq.n	800860a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085fe:	f043 0208 	orr.w	r2, r3, #8
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800860a:	f7fa f9eb 	bl	80029e4 <HAL_GetTick>
 800860e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008610:	e012      	b.n	8008638 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008612:	f7fa f9e7 	bl	80029e4 <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	2b64      	cmp	r3, #100	; 0x64
 800861e:	d90b      	bls.n	8008638 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008624:	f043 0201 	orr.w	r2, r3, #1
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008634:	2301      	movs	r3, #1
 8008636:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a31      	ldr	r2, [pc, #196]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d101      	bne.n	8008646 <HAL_I2S_DMAStop+0x272>
 8008642:	4b31      	ldr	r3, [pc, #196]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 8008644:	e001      	b.n	800864a <HAL_I2S_DMAStop+0x276>
 8008646:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	f003 0302 	and.w	r3, r3, #2
 8008650:	2b02      	cmp	r3, #2
 8008652:	d1de      	bne.n	8008612 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008654:	e012      	b.n	800867c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008656:	f7fa f9c5 	bl	80029e4 <HAL_GetTick>
 800865a:	4602      	mov	r2, r0
 800865c:	69bb      	ldr	r3, [r7, #24]
 800865e:	1ad3      	subs	r3, r2, r3
 8008660:	2b64      	cmp	r3, #100	; 0x64
 8008662:	d90b      	bls.n	800867c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008668:	f043 0201 	orr.w	r2, r3, #1
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a20      	ldr	r2, [pc, #128]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d101      	bne.n	800868a <HAL_I2S_DMAStop+0x2b6>
 8008686:	4b20      	ldr	r3, [pc, #128]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 8008688:	e001      	b.n	800868e <HAL_I2S_DMAStop+0x2ba>
 800868a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008694:	2b80      	cmp	r3, #128	; 0x80
 8008696:	d0de      	beq.n	8008656 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a19      	ldr	r2, [pc, #100]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d101      	bne.n	80086a6 <HAL_I2S_DMAStop+0x2d2>
 80086a2:	4b19      	ldr	r3, [pc, #100]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 80086a4:	e001      	b.n	80086aa <HAL_I2S_DMAStop+0x2d6>
 80086a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086aa:	69da      	ldr	r2, [r3, #28]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4914      	ldr	r1, [pc, #80]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 80086b2:	428b      	cmp	r3, r1
 80086b4:	d101      	bne.n	80086ba <HAL_I2S_DMAStop+0x2e6>
 80086b6:	4b14      	ldr	r3, [pc, #80]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 80086b8:	e001      	b.n	80086be <HAL_I2S_DMAStop+0x2ea>
 80086ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086c2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80086c4:	2300      	movs	r3, #0
 80086c6:	60fb      	str	r3, [r7, #12]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a0d      	ldr	r2, [pc, #52]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d101      	bne.n	80086d6 <HAL_I2S_DMAStop+0x302>
 80086d2:	4b0d      	ldr	r3, [pc, #52]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 80086d4:	e001      	b.n	80086da <HAL_I2S_DMAStop+0x306>
 80086d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	60fb      	str	r3, [r7, #12]
 80086de:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a07      	ldr	r2, [pc, #28]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d101      	bne.n	80086ee <HAL_I2S_DMAStop+0x31a>
 80086ea:	4b07      	ldr	r3, [pc, #28]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 80086ec:	e001      	b.n	80086f2 <HAL_I2S_DMAStop+0x31e>
 80086ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086f2:	685a      	ldr	r2, [r3, #4]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4902      	ldr	r1, [pc, #8]	; (8008704 <HAL_I2S_DMAStop+0x330>)
 80086fa:	428b      	cmp	r3, r1
 80086fc:	d106      	bne.n	800870c <HAL_I2S_DMAStop+0x338>
 80086fe:	4b02      	ldr	r3, [pc, #8]	; (8008708 <HAL_I2S_DMAStop+0x334>)
 8008700:	e006      	b.n	8008710 <HAL_I2S_DMAStop+0x33c>
 8008702:	bf00      	nop
 8008704:	40003800 	.word	0x40003800
 8008708:	40003400 	.word	0x40003400
 800870c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008710:	f022 0202 	bic.w	r2, r2, #2
 8008714:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	69da      	ldr	r2, [r3, #28]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008724:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008726:	2300      	movs	r3, #0
 8008728:	60bb      	str	r3, [r7, #8]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	60bb      	str	r3, [r7, #8]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	60bb      	str	r3, [r7, #8]
 800873a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	685a      	ldr	r2, [r3, #4]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f022 0201 	bic.w	r2, r2, #1
 800874a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008754:	d10c      	bne.n	8008770 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800875a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2201      	movs	r2, #1
 8008766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	77fb      	strb	r3, [r7, #31]
 800876e:	e002      	b.n	8008776 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 800877e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3720      	adds	r7, #32
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d0:	881a      	ldrh	r2, [r3, #0]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087dc:	1c9a      	adds	r2, r3, #2
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	3b01      	subs	r3, #1
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10e      	bne.n	8008818 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	685a      	ldr	r2, [r3, #4]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008808:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f7ff ffb8 	bl	8008788 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008818:	bf00      	nop
 800881a:	3708      	adds	r7, #8
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	68da      	ldr	r2, [r3, #12]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008832:	b292      	uxth	r2, r2
 8008834:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800883a:	1c9a      	adds	r2, r3, #2
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008844:	b29b      	uxth	r3, r3
 8008846:	3b01      	subs	r3, #1
 8008848:	b29a      	uxth	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008852:	b29b      	uxth	r3, r3
 8008854:	2b00      	cmp	r3, #0
 8008856:	d10e      	bne.n	8008876 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008866:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f7ff ff93 	bl	800879c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008876:	bf00      	nop
 8008878:	3708      	adds	r7, #8
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	b086      	sub	sp, #24
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b04      	cmp	r3, #4
 8008898:	d13a      	bne.n	8008910 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	f003 0301 	and.w	r3, r3, #1
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d109      	bne.n	80088b8 <I2S_IRQHandler+0x3a>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ae:	2b40      	cmp	r3, #64	; 0x40
 80088b0:	d102      	bne.n	80088b8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7ff ffb4 	bl	8008820 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088be:	2b40      	cmp	r3, #64	; 0x40
 80088c0:	d126      	bne.n	8008910 <I2S_IRQHandler+0x92>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	f003 0320 	and.w	r3, r3, #32
 80088cc:	2b20      	cmp	r3, #32
 80088ce:	d11f      	bne.n	8008910 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	685a      	ldr	r2, [r3, #4]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80088de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80088e0:	2300      	movs	r3, #0
 80088e2:	613b      	str	r3, [r7, #16]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	613b      	str	r3, [r7, #16]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	613b      	str	r3, [r7, #16]
 80088f4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008902:	f043 0202 	orr.w	r2, r3, #2
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7ff ff50 	bl	80087b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008916:	b2db      	uxtb	r3, r3
 8008918:	2b03      	cmp	r3, #3
 800891a:	d136      	bne.n	800898a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b02      	cmp	r3, #2
 8008924:	d109      	bne.n	800893a <I2S_IRQHandler+0xbc>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008930:	2b80      	cmp	r3, #128	; 0x80
 8008932:	d102      	bne.n	800893a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f7ff ff45 	bl	80087c4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	f003 0308 	and.w	r3, r3, #8
 8008940:	2b08      	cmp	r3, #8
 8008942:	d122      	bne.n	800898a <I2S_IRQHandler+0x10c>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f003 0320 	and.w	r3, r3, #32
 800894e:	2b20      	cmp	r3, #32
 8008950:	d11b      	bne.n	800898a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	685a      	ldr	r2, [r3, #4]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008960:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008962:	2300      	movs	r3, #0
 8008964:	60fb      	str	r3, [r7, #12]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	60fb      	str	r3, [r7, #12]
 800896e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800897c:	f043 0204 	orr.w	r2, r3, #4
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7ff ff13 	bl	80087b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800898a:	bf00      	nop
 800898c:	3718      	adds	r7, #24
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}

08008992 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b086      	sub	sp, #24
 8008996:	af00      	add	r7, sp, #0
 8008998:	60f8      	str	r0, [r7, #12]
 800899a:	60b9      	str	r1, [r7, #8]
 800899c:	603b      	str	r3, [r7, #0]
 800899e:	4613      	mov	r3, r2
 80089a0:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80089a2:	f7fa f81f 	bl	80029e4 <HAL_GetTick>
 80089a6:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80089a8:	e018      	b.n	80089dc <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b0:	d014      	beq.n	80089dc <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80089b2:	f7fa f817 	bl	80029e4 <HAL_GetTick>
 80089b6:	4602      	mov	r2, r0
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	1ad3      	subs	r3, r2, r3
 80089bc:	683a      	ldr	r2, [r7, #0]
 80089be:	429a      	cmp	r2, r3
 80089c0:	d902      	bls.n	80089c8 <I2S_WaitFlagStateUntilTimeout+0x36>
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d109      	bne.n	80089dc <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e00f      	b.n	80089fc <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	4013      	ands	r3, r2
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	bf0c      	ite	eq
 80089ec:	2301      	moveq	r3, #1
 80089ee:	2300      	movne	r3, #0
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	461a      	mov	r2, r3
 80089f4:	79fb      	ldrb	r3, [r7, #7]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d1d7      	bne.n	80089aa <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3718      	adds	r7, #24
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b088      	sub	sp, #32
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4aa2      	ldr	r2, [pc, #648]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d101      	bne.n	8008a22 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8008a1e:	4ba2      	ldr	r3, [pc, #648]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008a20:	e001      	b.n	8008a26 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8008a22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a9b      	ldr	r2, [pc, #620]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d101      	bne.n	8008a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8008a3c:	4b9a      	ldr	r3, [pc, #616]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008a3e:	e001      	b.n	8008a44 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008a40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a50:	d004      	beq.n	8008a5c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	f040 8099 	bne.w	8008b8e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	f003 0302 	and.w	r3, r3, #2
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	d107      	bne.n	8008a76 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f925 	bl	8008cc0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	f003 0301 	and.w	r3, r3, #1
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d107      	bne.n	8008a90 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d002      	beq.n	8008a90 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f9c8 	bl	8008e20 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a96:	2b40      	cmp	r3, #64	; 0x40
 8008a98:	d13a      	bne.n	8008b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f003 0320 	and.w	r3, r3, #32
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d035      	beq.n	8008b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a7e      	ldr	r2, [pc, #504]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d101      	bne.n	8008ab2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008aae:	4b7e      	ldr	r3, [pc, #504]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008ab0:	e001      	b.n	8008ab6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008ab2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008ab6:	685a      	ldr	r2, [r3, #4]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4979      	ldr	r1, [pc, #484]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008abe:	428b      	cmp	r3, r1
 8008ac0:	d101      	bne.n	8008ac6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008ac2:	4b79      	ldr	r3, [pc, #484]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008ac4:	e001      	b.n	8008aca <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8008ac6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008aca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008ace:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	685a      	ldr	r2, [r3, #4]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008ade:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	60fb      	str	r3, [r7, #12]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	60fb      	str	r3, [r7, #12]
 8008af4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2201      	movs	r2, #1
 8008afa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b02:	f043 0202 	orr.w	r2, r3, #2
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f7ff fe50 	bl	80087b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	f003 0308 	and.w	r3, r3, #8
 8008b16:	2b08      	cmp	r3, #8
 8008b18:	f040 80be 	bne.w	8008c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f003 0320 	and.w	r3, r3, #32
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 80b8 	beq.w	8008c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b36:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a59      	ldr	r2, [pc, #356]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d101      	bne.n	8008b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8008b42:	4b59      	ldr	r3, [pc, #356]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b44:	e001      	b.n	8008b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008b46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4954      	ldr	r1, [pc, #336]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b52:	428b      	cmp	r3, r1
 8008b54:	d101      	bne.n	8008b5a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008b56:	4b54      	ldr	r3, [pc, #336]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b58:	e001      	b.n	8008b5e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008b5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b5e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008b62:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008b64:	2300      	movs	r3, #0
 8008b66:	60bb      	str	r3, [r7, #8]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	60bb      	str	r3, [r7, #8]
 8008b70:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2201      	movs	r2, #1
 8008b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b7e:	f043 0204 	orr.w	r2, r3, #4
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f7ff fe12 	bl	80087b0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008b8c:	e084      	b.n	8008c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	f003 0302 	and.w	r3, r3, #2
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d107      	bne.n	8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d002      	beq.n	8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 f8be 	bl	8008d24 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	f003 0301 	and.w	r3, r3, #1
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d107      	bne.n	8008bc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d002      	beq.n	8008bc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 f8fd 	bl	8008dbc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008bc2:	69fb      	ldr	r3, [r7, #28]
 8008bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bc8:	2b40      	cmp	r3, #64	; 0x40
 8008bca:	d12f      	bne.n	8008c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	f003 0320 	and.w	r3, r3, #32
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d02a      	beq.n	8008c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	685a      	ldr	r2, [r3, #4]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008be4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a2e      	ldr	r2, [pc, #184]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d101      	bne.n	8008bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008bf0:	4b2d      	ldr	r3, [pc, #180]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008bf2:	e001      	b.n	8008bf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008bf4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008bf8:	685a      	ldr	r2, [r3, #4]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4929      	ldr	r1, [pc, #164]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c00:	428b      	cmp	r3, r1
 8008c02:	d101      	bne.n	8008c08 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008c04:	4b28      	ldr	r3, [pc, #160]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c06:	e001      	b.n	8008c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008c08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008c10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c1e:	f043 0202 	orr.w	r2, r3, #2
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f7ff fdc2 	bl	80087b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	f003 0308 	and.w	r3, r3, #8
 8008c32:	2b08      	cmp	r3, #8
 8008c34:	d131      	bne.n	8008c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	f003 0320 	and.w	r3, r3, #32
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d02c      	beq.n	8008c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a17      	ldr	r2, [pc, #92]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d101      	bne.n	8008c4e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008c4a:	4b17      	ldr	r3, [pc, #92]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c4c:	e001      	b.n	8008c52 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008c4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c52:	685a      	ldr	r2, [r3, #4]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4912      	ldr	r1, [pc, #72]	; (8008ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c5a:	428b      	cmp	r3, r1
 8008c5c:	d101      	bne.n	8008c62 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8008c5e:	4b12      	ldr	r3, [pc, #72]	; (8008ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c60:	e001      	b.n	8008c66 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8008c62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c66:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008c6a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685a      	ldr	r2, [r3, #4]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008c7a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c88:	f043 0204 	orr.w	r2, r3, #4
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f7ff fd8d 	bl	80087b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008c96:	e000      	b.n	8008c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008c98:	bf00      	nop
}
 8008c9a:	bf00      	nop
 8008c9c:	3720      	adds	r7, #32
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	40003800 	.word	0x40003800
 8008ca8:	40003400 	.word	0x40003400

08008cac <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008cb4:	bf00      	nop
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b082      	sub	sp, #8
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ccc:	1c99      	adds	r1, r3, #2
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	6251      	str	r1, [r2, #36]	; 0x24
 8008cd2:	881a      	ldrh	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	3b01      	subs	r3, #1
 8008ce2:	b29a      	uxth	r2, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d113      	bne.n	8008d1a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	685a      	ldr	r2, [r3, #4]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008d00:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d106      	bne.n	8008d1a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7ff ffc9 	bl	8008cac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008d1a:	bf00      	nop
 8008d1c:	3708      	adds	r7, #8
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
	...

08008d24 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b082      	sub	sp, #8
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d30:	1c99      	adds	r1, r3, #2
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	6251      	str	r1, [r2, #36]	; 0x24
 8008d36:	8819      	ldrh	r1, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a1d      	ldr	r2, [pc, #116]	; (8008db4 <I2SEx_TxISR_I2SExt+0x90>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d101      	bne.n	8008d46 <I2SEx_TxISR_I2SExt+0x22>
 8008d42:	4b1d      	ldr	r3, [pc, #116]	; (8008db8 <I2SEx_TxISR_I2SExt+0x94>)
 8008d44:	e001      	b.n	8008d4a <I2SEx_TxISR_I2SExt+0x26>
 8008d46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d4a:	460a      	mov	r2, r1
 8008d4c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	3b01      	subs	r3, #1
 8008d56:	b29a      	uxth	r2, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d121      	bne.n	8008daa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a12      	ldr	r2, [pc, #72]	; (8008db4 <I2SEx_TxISR_I2SExt+0x90>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d101      	bne.n	8008d74 <I2SEx_TxISR_I2SExt+0x50>
 8008d70:	4b11      	ldr	r3, [pc, #68]	; (8008db8 <I2SEx_TxISR_I2SExt+0x94>)
 8008d72:	e001      	b.n	8008d78 <I2SEx_TxISR_I2SExt+0x54>
 8008d74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d78:	685a      	ldr	r2, [r3, #4]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	490d      	ldr	r1, [pc, #52]	; (8008db4 <I2SEx_TxISR_I2SExt+0x90>)
 8008d80:	428b      	cmp	r3, r1
 8008d82:	d101      	bne.n	8008d88 <I2SEx_TxISR_I2SExt+0x64>
 8008d84:	4b0c      	ldr	r3, [pc, #48]	; (8008db8 <I2SEx_TxISR_I2SExt+0x94>)
 8008d86:	e001      	b.n	8008d8c <I2SEx_TxISR_I2SExt+0x68>
 8008d88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008d90:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d106      	bne.n	8008daa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f7ff ff81 	bl	8008cac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008daa:	bf00      	nop
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	40003800 	.word	0x40003800
 8008db8:	40003400 	.word	0x40003400

08008dbc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68d8      	ldr	r0, [r3, #12]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dce:	1c99      	adds	r1, r3, #2
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008dd4:	b282      	uxth	r2, r0
 8008dd6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	3b01      	subs	r3, #1
 8008de0:	b29a      	uxth	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d113      	bne.n	8008e18 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	685a      	ldr	r2, [r3, #4]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008dfe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d106      	bne.n	8008e18 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f7ff ff4a 	bl	8008cac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008e18:	bf00      	nop
 8008e1a:	3708      	adds	r7, #8
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b082      	sub	sp, #8
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a20      	ldr	r2, [pc, #128]	; (8008eb0 <I2SEx_RxISR_I2SExt+0x90>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d101      	bne.n	8008e36 <I2SEx_RxISR_I2SExt+0x16>
 8008e32:	4b20      	ldr	r3, [pc, #128]	; (8008eb4 <I2SEx_RxISR_I2SExt+0x94>)
 8008e34:	e001      	b.n	8008e3a <I2SEx_RxISR_I2SExt+0x1a>
 8008e36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e3a:	68d8      	ldr	r0, [r3, #12]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e40:	1c99      	adds	r1, r3, #2
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008e46:	b282      	uxth	r2, r0
 8008e48:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	3b01      	subs	r3, #1
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d121      	bne.n	8008ea6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a12      	ldr	r2, [pc, #72]	; (8008eb0 <I2SEx_RxISR_I2SExt+0x90>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d101      	bne.n	8008e70 <I2SEx_RxISR_I2SExt+0x50>
 8008e6c:	4b11      	ldr	r3, [pc, #68]	; (8008eb4 <I2SEx_RxISR_I2SExt+0x94>)
 8008e6e:	e001      	b.n	8008e74 <I2SEx_RxISR_I2SExt+0x54>
 8008e70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	490d      	ldr	r1, [pc, #52]	; (8008eb0 <I2SEx_RxISR_I2SExt+0x90>)
 8008e7c:	428b      	cmp	r3, r1
 8008e7e:	d101      	bne.n	8008e84 <I2SEx_RxISR_I2SExt+0x64>
 8008e80:	4b0c      	ldr	r3, [pc, #48]	; (8008eb4 <I2SEx_RxISR_I2SExt+0x94>)
 8008e82:	e001      	b.n	8008e88 <I2SEx_RxISR_I2SExt+0x68>
 8008e84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e88:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008e8c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d106      	bne.n	8008ea6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f7ff ff03 	bl	8008cac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008ea6:	bf00      	nop
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	40003800 	.word	0x40003800
 8008eb4:	40003400 	.word	0x40003400

08008eb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d101      	bne.n	8008eca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e264      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 0301 	and.w	r3, r3, #1
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d075      	beq.n	8008fc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008ed6:	4ba3      	ldr	r3, [pc, #652]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	f003 030c 	and.w	r3, r3, #12
 8008ede:	2b04      	cmp	r3, #4
 8008ee0:	d00c      	beq.n	8008efc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008ee2:	4ba0      	ldr	r3, [pc, #640]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008eea:	2b08      	cmp	r3, #8
 8008eec:	d112      	bne.n	8008f14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008eee:	4b9d      	ldr	r3, [pc, #628]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ef6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008efa:	d10b      	bne.n	8008f14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008efc:	4b99      	ldr	r3, [pc, #612]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d05b      	beq.n	8008fc0 <HAL_RCC_OscConfig+0x108>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d157      	bne.n	8008fc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e23f      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f1c:	d106      	bne.n	8008f2c <HAL_RCC_OscConfig+0x74>
 8008f1e:	4b91      	ldr	r3, [pc, #580]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a90      	ldr	r2, [pc, #576]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f28:	6013      	str	r3, [r2, #0]
 8008f2a:	e01d      	b.n	8008f68 <HAL_RCC_OscConfig+0xb0>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008f34:	d10c      	bne.n	8008f50 <HAL_RCC_OscConfig+0x98>
 8008f36:	4b8b      	ldr	r3, [pc, #556]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a8a      	ldr	r2, [pc, #552]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f40:	6013      	str	r3, [r2, #0]
 8008f42:	4b88      	ldr	r3, [pc, #544]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a87      	ldr	r2, [pc, #540]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f4c:	6013      	str	r3, [r2, #0]
 8008f4e:	e00b      	b.n	8008f68 <HAL_RCC_OscConfig+0xb0>
 8008f50:	4b84      	ldr	r3, [pc, #528]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a83      	ldr	r2, [pc, #524]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f5a:	6013      	str	r3, [r2, #0]
 8008f5c:	4b81      	ldr	r3, [pc, #516]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a80      	ldr	r2, [pc, #512]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d013      	beq.n	8008f98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f70:	f7f9 fd38 	bl	80029e4 <HAL_GetTick>
 8008f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f76:	e008      	b.n	8008f8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008f78:	f7f9 fd34 	bl	80029e4 <HAL_GetTick>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	2b64      	cmp	r3, #100	; 0x64
 8008f84:	d901      	bls.n	8008f8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008f86:	2303      	movs	r3, #3
 8008f88:	e204      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f8a:	4b76      	ldr	r3, [pc, #472]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d0f0      	beq.n	8008f78 <HAL_RCC_OscConfig+0xc0>
 8008f96:	e014      	b.n	8008fc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f98:	f7f9 fd24 	bl	80029e4 <HAL_GetTick>
 8008f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f9e:	e008      	b.n	8008fb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008fa0:	f7f9 fd20 	bl	80029e4 <HAL_GetTick>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	1ad3      	subs	r3, r2, r3
 8008faa:	2b64      	cmp	r3, #100	; 0x64
 8008fac:	d901      	bls.n	8008fb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e1f0      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008fb2:	4b6c      	ldr	r3, [pc, #432]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1f0      	bne.n	8008fa0 <HAL_RCC_OscConfig+0xe8>
 8008fbe:	e000      	b.n	8008fc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 0302 	and.w	r3, r3, #2
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d063      	beq.n	8009096 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008fce:	4b65      	ldr	r3, [pc, #404]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	f003 030c 	and.w	r3, r3, #12
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d00b      	beq.n	8008ff2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008fda:	4b62      	ldr	r3, [pc, #392]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008fe2:	2b08      	cmp	r3, #8
 8008fe4:	d11c      	bne.n	8009020 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008fe6:	4b5f      	ldr	r3, [pc, #380]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d116      	bne.n	8009020 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ff2:	4b5c      	ldr	r3, [pc, #368]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 0302 	and.w	r3, r3, #2
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d005      	beq.n	800900a <HAL_RCC_OscConfig+0x152>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d001      	beq.n	800900a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e1c4      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800900a:	4b56      	ldr	r3, [pc, #344]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	691b      	ldr	r3, [r3, #16]
 8009016:	00db      	lsls	r3, r3, #3
 8009018:	4952      	ldr	r1, [pc, #328]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 800901a:	4313      	orrs	r3, r2
 800901c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800901e:	e03a      	b.n	8009096 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	68db      	ldr	r3, [r3, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d020      	beq.n	800906a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009028:	4b4f      	ldr	r3, [pc, #316]	; (8009168 <HAL_RCC_OscConfig+0x2b0>)
 800902a:	2201      	movs	r2, #1
 800902c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800902e:	f7f9 fcd9 	bl	80029e4 <HAL_GetTick>
 8009032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009034:	e008      	b.n	8009048 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009036:	f7f9 fcd5 	bl	80029e4 <HAL_GetTick>
 800903a:	4602      	mov	r2, r0
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	1ad3      	subs	r3, r2, r3
 8009040:	2b02      	cmp	r3, #2
 8009042:	d901      	bls.n	8009048 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009044:	2303      	movs	r3, #3
 8009046:	e1a5      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009048:	4b46      	ldr	r3, [pc, #280]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f003 0302 	and.w	r3, r3, #2
 8009050:	2b00      	cmp	r3, #0
 8009052:	d0f0      	beq.n	8009036 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009054:	4b43      	ldr	r3, [pc, #268]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	691b      	ldr	r3, [r3, #16]
 8009060:	00db      	lsls	r3, r3, #3
 8009062:	4940      	ldr	r1, [pc, #256]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8009064:	4313      	orrs	r3, r2
 8009066:	600b      	str	r3, [r1, #0]
 8009068:	e015      	b.n	8009096 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800906a:	4b3f      	ldr	r3, [pc, #252]	; (8009168 <HAL_RCC_OscConfig+0x2b0>)
 800906c:	2200      	movs	r2, #0
 800906e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009070:	f7f9 fcb8 	bl	80029e4 <HAL_GetTick>
 8009074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009076:	e008      	b.n	800908a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009078:	f7f9 fcb4 	bl	80029e4 <HAL_GetTick>
 800907c:	4602      	mov	r2, r0
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	1ad3      	subs	r3, r2, r3
 8009082:	2b02      	cmp	r3, #2
 8009084:	d901      	bls.n	800908a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009086:	2303      	movs	r3, #3
 8009088:	e184      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800908a:	4b36      	ldr	r3, [pc, #216]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f003 0302 	and.w	r3, r3, #2
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1f0      	bne.n	8009078 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 0308 	and.w	r3, r3, #8
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d030      	beq.n	8009104 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	695b      	ldr	r3, [r3, #20]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d016      	beq.n	80090d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090aa:	4b30      	ldr	r3, [pc, #192]	; (800916c <HAL_RCC_OscConfig+0x2b4>)
 80090ac:	2201      	movs	r2, #1
 80090ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090b0:	f7f9 fc98 	bl	80029e4 <HAL_GetTick>
 80090b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80090b6:	e008      	b.n	80090ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80090b8:	f7f9 fc94 	bl	80029e4 <HAL_GetTick>
 80090bc:	4602      	mov	r2, r0
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	2b02      	cmp	r3, #2
 80090c4:	d901      	bls.n	80090ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80090c6:	2303      	movs	r3, #3
 80090c8:	e164      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80090ca:	4b26      	ldr	r3, [pc, #152]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 80090cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090ce:	f003 0302 	and.w	r3, r3, #2
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d0f0      	beq.n	80090b8 <HAL_RCC_OscConfig+0x200>
 80090d6:	e015      	b.n	8009104 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80090d8:	4b24      	ldr	r3, [pc, #144]	; (800916c <HAL_RCC_OscConfig+0x2b4>)
 80090da:	2200      	movs	r2, #0
 80090dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80090de:	f7f9 fc81 	bl	80029e4 <HAL_GetTick>
 80090e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80090e4:	e008      	b.n	80090f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80090e6:	f7f9 fc7d 	bl	80029e4 <HAL_GetTick>
 80090ea:	4602      	mov	r2, r0
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	1ad3      	subs	r3, r2, r3
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	d901      	bls.n	80090f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80090f4:	2303      	movs	r3, #3
 80090f6:	e14d      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80090f8:	4b1a      	ldr	r3, [pc, #104]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 80090fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090fc:	f003 0302 	and.w	r3, r3, #2
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1f0      	bne.n	80090e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f003 0304 	and.w	r3, r3, #4
 800910c:	2b00      	cmp	r3, #0
 800910e:	f000 80a0 	beq.w	8009252 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009112:	2300      	movs	r3, #0
 8009114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009116:	4b13      	ldr	r3, [pc, #76]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8009118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800911a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10f      	bne.n	8009142 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009122:	2300      	movs	r3, #0
 8009124:	60bb      	str	r3, [r7, #8]
 8009126:	4b0f      	ldr	r3, [pc, #60]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8009128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800912a:	4a0e      	ldr	r2, [pc, #56]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 800912c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009130:	6413      	str	r3, [r2, #64]	; 0x40
 8009132:	4b0c      	ldr	r3, [pc, #48]	; (8009164 <HAL_RCC_OscConfig+0x2ac>)
 8009134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800913a:	60bb      	str	r3, [r7, #8]
 800913c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800913e:	2301      	movs	r3, #1
 8009140:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009142:	4b0b      	ldr	r3, [pc, #44]	; (8009170 <HAL_RCC_OscConfig+0x2b8>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800914a:	2b00      	cmp	r3, #0
 800914c:	d121      	bne.n	8009192 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800914e:	4b08      	ldr	r3, [pc, #32]	; (8009170 <HAL_RCC_OscConfig+0x2b8>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a07      	ldr	r2, [pc, #28]	; (8009170 <HAL_RCC_OscConfig+0x2b8>)
 8009154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800915a:	f7f9 fc43 	bl	80029e4 <HAL_GetTick>
 800915e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009160:	e011      	b.n	8009186 <HAL_RCC_OscConfig+0x2ce>
 8009162:	bf00      	nop
 8009164:	40023800 	.word	0x40023800
 8009168:	42470000 	.word	0x42470000
 800916c:	42470e80 	.word	0x42470e80
 8009170:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009174:	f7f9 fc36 	bl	80029e4 <HAL_GetTick>
 8009178:	4602      	mov	r2, r0
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	1ad3      	subs	r3, r2, r3
 800917e:	2b02      	cmp	r3, #2
 8009180:	d901      	bls.n	8009186 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009182:	2303      	movs	r3, #3
 8009184:	e106      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009186:	4b85      	ldr	r3, [pc, #532]	; (800939c <HAL_RCC_OscConfig+0x4e4>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800918e:	2b00      	cmp	r3, #0
 8009190:	d0f0      	beq.n	8009174 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d106      	bne.n	80091a8 <HAL_RCC_OscConfig+0x2f0>
 800919a:	4b81      	ldr	r3, [pc, #516]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 800919c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800919e:	4a80      	ldr	r2, [pc, #512]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091a0:	f043 0301 	orr.w	r3, r3, #1
 80091a4:	6713      	str	r3, [r2, #112]	; 0x70
 80091a6:	e01c      	b.n	80091e2 <HAL_RCC_OscConfig+0x32a>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	2b05      	cmp	r3, #5
 80091ae:	d10c      	bne.n	80091ca <HAL_RCC_OscConfig+0x312>
 80091b0:	4b7b      	ldr	r3, [pc, #492]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091b4:	4a7a      	ldr	r2, [pc, #488]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091b6:	f043 0304 	orr.w	r3, r3, #4
 80091ba:	6713      	str	r3, [r2, #112]	; 0x70
 80091bc:	4b78      	ldr	r3, [pc, #480]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091c0:	4a77      	ldr	r2, [pc, #476]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091c2:	f043 0301 	orr.w	r3, r3, #1
 80091c6:	6713      	str	r3, [r2, #112]	; 0x70
 80091c8:	e00b      	b.n	80091e2 <HAL_RCC_OscConfig+0x32a>
 80091ca:	4b75      	ldr	r3, [pc, #468]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091ce:	4a74      	ldr	r2, [pc, #464]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091d0:	f023 0301 	bic.w	r3, r3, #1
 80091d4:	6713      	str	r3, [r2, #112]	; 0x70
 80091d6:	4b72      	ldr	r3, [pc, #456]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091da:	4a71      	ldr	r2, [pc, #452]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80091dc:	f023 0304 	bic.w	r3, r3, #4
 80091e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d015      	beq.n	8009216 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091ea:	f7f9 fbfb 	bl	80029e4 <HAL_GetTick>
 80091ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80091f0:	e00a      	b.n	8009208 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80091f2:	f7f9 fbf7 	bl	80029e4 <HAL_GetTick>
 80091f6:	4602      	mov	r2, r0
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	1ad3      	subs	r3, r2, r3
 80091fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009200:	4293      	cmp	r3, r2
 8009202:	d901      	bls.n	8009208 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009204:	2303      	movs	r3, #3
 8009206:	e0c5      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009208:	4b65      	ldr	r3, [pc, #404]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 800920a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800920c:	f003 0302 	and.w	r3, r3, #2
 8009210:	2b00      	cmp	r3, #0
 8009212:	d0ee      	beq.n	80091f2 <HAL_RCC_OscConfig+0x33a>
 8009214:	e014      	b.n	8009240 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009216:	f7f9 fbe5 	bl	80029e4 <HAL_GetTick>
 800921a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800921c:	e00a      	b.n	8009234 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800921e:	f7f9 fbe1 	bl	80029e4 <HAL_GetTick>
 8009222:	4602      	mov	r2, r0
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	f241 3288 	movw	r2, #5000	; 0x1388
 800922c:	4293      	cmp	r3, r2
 800922e:	d901      	bls.n	8009234 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009230:	2303      	movs	r3, #3
 8009232:	e0af      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009234:	4b5a      	ldr	r3, [pc, #360]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 8009236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009238:	f003 0302 	and.w	r3, r3, #2
 800923c:	2b00      	cmp	r3, #0
 800923e:	d1ee      	bne.n	800921e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009240:	7dfb      	ldrb	r3, [r7, #23]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d105      	bne.n	8009252 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009246:	4b56      	ldr	r3, [pc, #344]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 8009248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924a:	4a55      	ldr	r2, [pc, #340]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 800924c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009250:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	699b      	ldr	r3, [r3, #24]
 8009256:	2b00      	cmp	r3, #0
 8009258:	f000 809b 	beq.w	8009392 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800925c:	4b50      	ldr	r3, [pc, #320]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	f003 030c 	and.w	r3, r3, #12
 8009264:	2b08      	cmp	r3, #8
 8009266:	d05c      	beq.n	8009322 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	699b      	ldr	r3, [r3, #24]
 800926c:	2b02      	cmp	r3, #2
 800926e:	d141      	bne.n	80092f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009270:	4b4c      	ldr	r3, [pc, #304]	; (80093a4 <HAL_RCC_OscConfig+0x4ec>)
 8009272:	2200      	movs	r2, #0
 8009274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009276:	f7f9 fbb5 	bl	80029e4 <HAL_GetTick>
 800927a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800927c:	e008      	b.n	8009290 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800927e:	f7f9 fbb1 	bl	80029e4 <HAL_GetTick>
 8009282:	4602      	mov	r2, r0
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	1ad3      	subs	r3, r2, r3
 8009288:	2b02      	cmp	r3, #2
 800928a:	d901      	bls.n	8009290 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800928c:	2303      	movs	r3, #3
 800928e:	e081      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009290:	4b43      	ldr	r3, [pc, #268]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009298:	2b00      	cmp	r3, #0
 800929a:	d1f0      	bne.n	800927e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	69da      	ldr	r2, [r3, #28]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a1b      	ldr	r3, [r3, #32]
 80092a4:	431a      	orrs	r2, r3
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092aa:	019b      	lsls	r3, r3, #6
 80092ac:	431a      	orrs	r2, r3
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092b2:	085b      	lsrs	r3, r3, #1
 80092b4:	3b01      	subs	r3, #1
 80092b6:	041b      	lsls	r3, r3, #16
 80092b8:	431a      	orrs	r2, r3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092be:	061b      	lsls	r3, r3, #24
 80092c0:	4937      	ldr	r1, [pc, #220]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80092c2:	4313      	orrs	r3, r2
 80092c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80092c6:	4b37      	ldr	r3, [pc, #220]	; (80093a4 <HAL_RCC_OscConfig+0x4ec>)
 80092c8:	2201      	movs	r2, #1
 80092ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092cc:	f7f9 fb8a 	bl	80029e4 <HAL_GetTick>
 80092d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092d2:	e008      	b.n	80092e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80092d4:	f7f9 fb86 	bl	80029e4 <HAL_GetTick>
 80092d8:	4602      	mov	r2, r0
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	1ad3      	subs	r3, r2, r3
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d901      	bls.n	80092e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80092e2:	2303      	movs	r3, #3
 80092e4:	e056      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092e6:	4b2e      	ldr	r3, [pc, #184]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d0f0      	beq.n	80092d4 <HAL_RCC_OscConfig+0x41c>
 80092f2:	e04e      	b.n	8009392 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092f4:	4b2b      	ldr	r3, [pc, #172]	; (80093a4 <HAL_RCC_OscConfig+0x4ec>)
 80092f6:	2200      	movs	r2, #0
 80092f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092fa:	f7f9 fb73 	bl	80029e4 <HAL_GetTick>
 80092fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009300:	e008      	b.n	8009314 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009302:	f7f9 fb6f 	bl	80029e4 <HAL_GetTick>
 8009306:	4602      	mov	r2, r0
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	1ad3      	subs	r3, r2, r3
 800930c:	2b02      	cmp	r3, #2
 800930e:	d901      	bls.n	8009314 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009310:	2303      	movs	r3, #3
 8009312:	e03f      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009314:	4b22      	ldr	r3, [pc, #136]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1f0      	bne.n	8009302 <HAL_RCC_OscConfig+0x44a>
 8009320:	e037      	b.n	8009392 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d101      	bne.n	800932e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e032      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800932e:	4b1c      	ldr	r3, [pc, #112]	; (80093a0 <HAL_RCC_OscConfig+0x4e8>)
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	699b      	ldr	r3, [r3, #24]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d028      	beq.n	800938e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009346:	429a      	cmp	r2, r3
 8009348:	d121      	bne.n	800938e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009354:	429a      	cmp	r2, r3
 8009356:	d11a      	bne.n	800938e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800935e:	4013      	ands	r3, r2
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009364:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009366:	4293      	cmp	r3, r2
 8009368:	d111      	bne.n	800938e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009374:	085b      	lsrs	r3, r3, #1
 8009376:	3b01      	subs	r3, #1
 8009378:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800937a:	429a      	cmp	r2, r3
 800937c:	d107      	bne.n	800938e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009388:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800938a:	429a      	cmp	r2, r3
 800938c:	d001      	beq.n	8009392 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800938e:	2301      	movs	r3, #1
 8009390:	e000      	b.n	8009394 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009392:	2300      	movs	r3, #0
}
 8009394:	4618      	mov	r0, r3
 8009396:	3718      	adds	r7, #24
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}
 800939c:	40007000 	.word	0x40007000
 80093a0:	40023800 	.word	0x40023800
 80093a4:	42470060 	.word	0x42470060

080093a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d101      	bne.n	80093bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80093b8:	2301      	movs	r3, #1
 80093ba:	e0cc      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80093bc:	4b68      	ldr	r3, [pc, #416]	; (8009560 <HAL_RCC_ClockConfig+0x1b8>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 0307 	and.w	r3, r3, #7
 80093c4:	683a      	ldr	r2, [r7, #0]
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d90c      	bls.n	80093e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093ca:	4b65      	ldr	r3, [pc, #404]	; (8009560 <HAL_RCC_ClockConfig+0x1b8>)
 80093cc:	683a      	ldr	r2, [r7, #0]
 80093ce:	b2d2      	uxtb	r2, r2
 80093d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80093d2:	4b63      	ldr	r3, [pc, #396]	; (8009560 <HAL_RCC_ClockConfig+0x1b8>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 0307 	and.w	r3, r3, #7
 80093da:	683a      	ldr	r2, [r7, #0]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d001      	beq.n	80093e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80093e0:	2301      	movs	r3, #1
 80093e2:	e0b8      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f003 0302 	and.w	r3, r3, #2
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d020      	beq.n	8009432 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f003 0304 	and.w	r3, r3, #4
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d005      	beq.n	8009408 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80093fc:	4b59      	ldr	r3, [pc, #356]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	4a58      	ldr	r2, [pc, #352]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009402:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009406:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 0308 	and.w	r3, r3, #8
 8009410:	2b00      	cmp	r3, #0
 8009412:	d005      	beq.n	8009420 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009414:	4b53      	ldr	r3, [pc, #332]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	4a52      	ldr	r2, [pc, #328]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 800941a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800941e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009420:	4b50      	ldr	r3, [pc, #320]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	494d      	ldr	r1, [pc, #308]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 800942e:	4313      	orrs	r3, r2
 8009430:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f003 0301 	and.w	r3, r3, #1
 800943a:	2b00      	cmp	r3, #0
 800943c:	d044      	beq.n	80094c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	2b01      	cmp	r3, #1
 8009444:	d107      	bne.n	8009456 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009446:	4b47      	ldr	r3, [pc, #284]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800944e:	2b00      	cmp	r3, #0
 8009450:	d119      	bne.n	8009486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	e07f      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	2b02      	cmp	r3, #2
 800945c:	d003      	beq.n	8009466 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009462:	2b03      	cmp	r3, #3
 8009464:	d107      	bne.n	8009476 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009466:	4b3f      	ldr	r3, [pc, #252]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800946e:	2b00      	cmp	r3, #0
 8009470:	d109      	bne.n	8009486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e06f      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009476:	4b3b      	ldr	r3, [pc, #236]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f003 0302 	and.w	r3, r3, #2
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e067      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009486:	4b37      	ldr	r3, [pc, #220]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	f023 0203 	bic.w	r2, r3, #3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	4934      	ldr	r1, [pc, #208]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009494:	4313      	orrs	r3, r2
 8009496:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009498:	f7f9 faa4 	bl	80029e4 <HAL_GetTick>
 800949c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800949e:	e00a      	b.n	80094b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094a0:	f7f9 faa0 	bl	80029e4 <HAL_GetTick>
 80094a4:	4602      	mov	r2, r0
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	1ad3      	subs	r3, r2, r3
 80094aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d901      	bls.n	80094b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80094b2:	2303      	movs	r3, #3
 80094b4:	e04f      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094b6:	4b2b      	ldr	r3, [pc, #172]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	f003 020c 	and.w	r2, r3, #12
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d1eb      	bne.n	80094a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80094c8:	4b25      	ldr	r3, [pc, #148]	; (8009560 <HAL_RCC_ClockConfig+0x1b8>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f003 0307 	and.w	r3, r3, #7
 80094d0:	683a      	ldr	r2, [r7, #0]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d20c      	bcs.n	80094f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80094d6:	4b22      	ldr	r3, [pc, #136]	; (8009560 <HAL_RCC_ClockConfig+0x1b8>)
 80094d8:	683a      	ldr	r2, [r7, #0]
 80094da:	b2d2      	uxtb	r2, r2
 80094dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80094de:	4b20      	ldr	r3, [pc, #128]	; (8009560 <HAL_RCC_ClockConfig+0x1b8>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f003 0307 	and.w	r3, r3, #7
 80094e6:	683a      	ldr	r2, [r7, #0]
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d001      	beq.n	80094f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80094ec:	2301      	movs	r3, #1
 80094ee:	e032      	b.n	8009556 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 0304 	and.w	r3, r3, #4
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d008      	beq.n	800950e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80094fc:	4b19      	ldr	r3, [pc, #100]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	4916      	ldr	r1, [pc, #88]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 800950a:	4313      	orrs	r3, r2
 800950c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 0308 	and.w	r3, r3, #8
 8009516:	2b00      	cmp	r3, #0
 8009518:	d009      	beq.n	800952e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800951a:	4b12      	ldr	r3, [pc, #72]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	00db      	lsls	r3, r3, #3
 8009528:	490e      	ldr	r1, [pc, #56]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 800952a:	4313      	orrs	r3, r2
 800952c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800952e:	f000 f821 	bl	8009574 <HAL_RCC_GetSysClockFreq>
 8009532:	4602      	mov	r2, r0
 8009534:	4b0b      	ldr	r3, [pc, #44]	; (8009564 <HAL_RCC_ClockConfig+0x1bc>)
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	091b      	lsrs	r3, r3, #4
 800953a:	f003 030f 	and.w	r3, r3, #15
 800953e:	490a      	ldr	r1, [pc, #40]	; (8009568 <HAL_RCC_ClockConfig+0x1c0>)
 8009540:	5ccb      	ldrb	r3, [r1, r3]
 8009542:	fa22 f303 	lsr.w	r3, r2, r3
 8009546:	4a09      	ldr	r2, [pc, #36]	; (800956c <HAL_RCC_ClockConfig+0x1c4>)
 8009548:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800954a:	4b09      	ldr	r3, [pc, #36]	; (8009570 <HAL_RCC_ClockConfig+0x1c8>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4618      	mov	r0, r3
 8009550:	f7f9 fa04 	bl	800295c <HAL_InitTick>

  return HAL_OK;
 8009554:	2300      	movs	r3, #0
}
 8009556:	4618      	mov	r0, r3
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	40023c00 	.word	0x40023c00
 8009564:	40023800 	.word	0x40023800
 8009568:	080976a0 	.word	0x080976a0
 800956c:	2000008c 	.word	0x2000008c
 8009570:	20000094 	.word	0x20000094

08009574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009574:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009578:	b084      	sub	sp, #16
 800957a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800957c:	2300      	movs	r3, #0
 800957e:	607b      	str	r3, [r7, #4]
 8009580:	2300      	movs	r3, #0
 8009582:	60fb      	str	r3, [r7, #12]
 8009584:	2300      	movs	r3, #0
 8009586:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800958c:	4b67      	ldr	r3, [pc, #412]	; (800972c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	f003 030c 	and.w	r3, r3, #12
 8009594:	2b08      	cmp	r3, #8
 8009596:	d00d      	beq.n	80095b4 <HAL_RCC_GetSysClockFreq+0x40>
 8009598:	2b08      	cmp	r3, #8
 800959a:	f200 80bd 	bhi.w	8009718 <HAL_RCC_GetSysClockFreq+0x1a4>
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d002      	beq.n	80095a8 <HAL_RCC_GetSysClockFreq+0x34>
 80095a2:	2b04      	cmp	r3, #4
 80095a4:	d003      	beq.n	80095ae <HAL_RCC_GetSysClockFreq+0x3a>
 80095a6:	e0b7      	b.n	8009718 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80095a8:	4b61      	ldr	r3, [pc, #388]	; (8009730 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80095aa:	60bb      	str	r3, [r7, #8]
       break;
 80095ac:	e0b7      	b.n	800971e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80095ae:	4b61      	ldr	r3, [pc, #388]	; (8009734 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80095b0:	60bb      	str	r3, [r7, #8]
      break;
 80095b2:	e0b4      	b.n	800971e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80095b4:	4b5d      	ldr	r3, [pc, #372]	; (800972c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80095bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80095be:	4b5b      	ldr	r3, [pc, #364]	; (800972c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d04d      	beq.n	8009666 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095ca:	4b58      	ldr	r3, [pc, #352]	; (800972c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80095cc:	685b      	ldr	r3, [r3, #4]
 80095ce:	099b      	lsrs	r3, r3, #6
 80095d0:	461a      	mov	r2, r3
 80095d2:	f04f 0300 	mov.w	r3, #0
 80095d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80095da:	f04f 0100 	mov.w	r1, #0
 80095de:	ea02 0800 	and.w	r8, r2, r0
 80095e2:	ea03 0901 	and.w	r9, r3, r1
 80095e6:	4640      	mov	r0, r8
 80095e8:	4649      	mov	r1, r9
 80095ea:	f04f 0200 	mov.w	r2, #0
 80095ee:	f04f 0300 	mov.w	r3, #0
 80095f2:	014b      	lsls	r3, r1, #5
 80095f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80095f8:	0142      	lsls	r2, r0, #5
 80095fa:	4610      	mov	r0, r2
 80095fc:	4619      	mov	r1, r3
 80095fe:	ebb0 0008 	subs.w	r0, r0, r8
 8009602:	eb61 0109 	sbc.w	r1, r1, r9
 8009606:	f04f 0200 	mov.w	r2, #0
 800960a:	f04f 0300 	mov.w	r3, #0
 800960e:	018b      	lsls	r3, r1, #6
 8009610:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009614:	0182      	lsls	r2, r0, #6
 8009616:	1a12      	subs	r2, r2, r0
 8009618:	eb63 0301 	sbc.w	r3, r3, r1
 800961c:	f04f 0000 	mov.w	r0, #0
 8009620:	f04f 0100 	mov.w	r1, #0
 8009624:	00d9      	lsls	r1, r3, #3
 8009626:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800962a:	00d0      	lsls	r0, r2, #3
 800962c:	4602      	mov	r2, r0
 800962e:	460b      	mov	r3, r1
 8009630:	eb12 0208 	adds.w	r2, r2, r8
 8009634:	eb43 0309 	adc.w	r3, r3, r9
 8009638:	f04f 0000 	mov.w	r0, #0
 800963c:	f04f 0100 	mov.w	r1, #0
 8009640:	0259      	lsls	r1, r3, #9
 8009642:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009646:	0250      	lsls	r0, r2, #9
 8009648:	4602      	mov	r2, r0
 800964a:	460b      	mov	r3, r1
 800964c:	4610      	mov	r0, r2
 800964e:	4619      	mov	r1, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	461a      	mov	r2, r3
 8009654:	f04f 0300 	mov.w	r3, #0
 8009658:	f7f6 fe0a 	bl	8000270 <__aeabi_uldivmod>
 800965c:	4602      	mov	r2, r0
 800965e:	460b      	mov	r3, r1
 8009660:	4613      	mov	r3, r2
 8009662:	60fb      	str	r3, [r7, #12]
 8009664:	e04a      	b.n	80096fc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009666:	4b31      	ldr	r3, [pc, #196]	; (800972c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	099b      	lsrs	r3, r3, #6
 800966c:	461a      	mov	r2, r3
 800966e:	f04f 0300 	mov.w	r3, #0
 8009672:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009676:	f04f 0100 	mov.w	r1, #0
 800967a:	ea02 0400 	and.w	r4, r2, r0
 800967e:	ea03 0501 	and.w	r5, r3, r1
 8009682:	4620      	mov	r0, r4
 8009684:	4629      	mov	r1, r5
 8009686:	f04f 0200 	mov.w	r2, #0
 800968a:	f04f 0300 	mov.w	r3, #0
 800968e:	014b      	lsls	r3, r1, #5
 8009690:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009694:	0142      	lsls	r2, r0, #5
 8009696:	4610      	mov	r0, r2
 8009698:	4619      	mov	r1, r3
 800969a:	1b00      	subs	r0, r0, r4
 800969c:	eb61 0105 	sbc.w	r1, r1, r5
 80096a0:	f04f 0200 	mov.w	r2, #0
 80096a4:	f04f 0300 	mov.w	r3, #0
 80096a8:	018b      	lsls	r3, r1, #6
 80096aa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80096ae:	0182      	lsls	r2, r0, #6
 80096b0:	1a12      	subs	r2, r2, r0
 80096b2:	eb63 0301 	sbc.w	r3, r3, r1
 80096b6:	f04f 0000 	mov.w	r0, #0
 80096ba:	f04f 0100 	mov.w	r1, #0
 80096be:	00d9      	lsls	r1, r3, #3
 80096c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80096c4:	00d0      	lsls	r0, r2, #3
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	1912      	adds	r2, r2, r4
 80096cc:	eb45 0303 	adc.w	r3, r5, r3
 80096d0:	f04f 0000 	mov.w	r0, #0
 80096d4:	f04f 0100 	mov.w	r1, #0
 80096d8:	0299      	lsls	r1, r3, #10
 80096da:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80096de:	0290      	lsls	r0, r2, #10
 80096e0:	4602      	mov	r2, r0
 80096e2:	460b      	mov	r3, r1
 80096e4:	4610      	mov	r0, r2
 80096e6:	4619      	mov	r1, r3
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	461a      	mov	r2, r3
 80096ec:	f04f 0300 	mov.w	r3, #0
 80096f0:	f7f6 fdbe 	bl	8000270 <__aeabi_uldivmod>
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	4613      	mov	r3, r2
 80096fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80096fc:	4b0b      	ldr	r3, [pc, #44]	; (800972c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	0c1b      	lsrs	r3, r3, #16
 8009702:	f003 0303 	and.w	r3, r3, #3
 8009706:	3301      	adds	r3, #1
 8009708:	005b      	lsls	r3, r3, #1
 800970a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800970c:	68fa      	ldr	r2, [r7, #12]
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	fbb2 f3f3 	udiv	r3, r2, r3
 8009714:	60bb      	str	r3, [r7, #8]
      break;
 8009716:	e002      	b.n	800971e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009718:	4b05      	ldr	r3, [pc, #20]	; (8009730 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800971a:	60bb      	str	r3, [r7, #8]
      break;
 800971c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800971e:	68bb      	ldr	r3, [r7, #8]
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800972a:	bf00      	nop
 800972c:	40023800 	.word	0x40023800
 8009730:	00f42400 	.word	0x00f42400
 8009734:	007a1200 	.word	0x007a1200

08009738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009738:	b480      	push	{r7}
 800973a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800973c:	4b03      	ldr	r3, [pc, #12]	; (800974c <HAL_RCC_GetHCLKFreq+0x14>)
 800973e:	681b      	ldr	r3, [r3, #0]
}
 8009740:	4618      	mov	r0, r3
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop
 800974c:	2000008c 	.word	0x2000008c

08009750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009754:	f7ff fff0 	bl	8009738 <HAL_RCC_GetHCLKFreq>
 8009758:	4602      	mov	r2, r0
 800975a:	4b05      	ldr	r3, [pc, #20]	; (8009770 <HAL_RCC_GetPCLK1Freq+0x20>)
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	0a9b      	lsrs	r3, r3, #10
 8009760:	f003 0307 	and.w	r3, r3, #7
 8009764:	4903      	ldr	r1, [pc, #12]	; (8009774 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009766:	5ccb      	ldrb	r3, [r1, r3]
 8009768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800976c:	4618      	mov	r0, r3
 800976e:	bd80      	pop	{r7, pc}
 8009770:	40023800 	.word	0x40023800
 8009774:	080976b0 	.word	0x080976b0

08009778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800977c:	f7ff ffdc 	bl	8009738 <HAL_RCC_GetHCLKFreq>
 8009780:	4602      	mov	r2, r0
 8009782:	4b05      	ldr	r3, [pc, #20]	; (8009798 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	0b5b      	lsrs	r3, r3, #13
 8009788:	f003 0307 	and.w	r3, r3, #7
 800978c:	4903      	ldr	r1, [pc, #12]	; (800979c <HAL_RCC_GetPCLK2Freq+0x24>)
 800978e:	5ccb      	ldrb	r3, [r1, r3]
 8009790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009794:	4618      	mov	r0, r3
 8009796:	bd80      	pop	{r7, pc}
 8009798:	40023800 	.word	0x40023800
 800979c:	080976b0 	.word	0x080976b0

080097a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b086      	sub	sp, #24
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80097a8:	2300      	movs	r3, #0
 80097aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80097ac:	2300      	movs	r3, #0
 80097ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 0301 	and.w	r3, r3, #1
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d105      	bne.n	80097c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d035      	beq.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80097c8:	4b62      	ldr	r3, [pc, #392]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80097ce:	f7f9 f909 	bl	80029e4 <HAL_GetTick>
 80097d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80097d4:	e008      	b.n	80097e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80097d6:	f7f9 f905 	bl	80029e4 <HAL_GetTick>
 80097da:	4602      	mov	r2, r0
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	1ad3      	subs	r3, r2, r3
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	d901      	bls.n	80097e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80097e4:	2303      	movs	r3, #3
 80097e6:	e0b0      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80097e8:	4b5b      	ldr	r3, [pc, #364]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1f0      	bne.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	685b      	ldr	r3, [r3, #4]
 80097f8:	019a      	lsls	r2, r3, #6
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	071b      	lsls	r3, r3, #28
 8009800:	4955      	ldr	r1, [pc, #340]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009802:	4313      	orrs	r3, r2
 8009804:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009808:	4b52      	ldr	r3, [pc, #328]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800980a:	2201      	movs	r2, #1
 800980c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800980e:	f7f9 f8e9 	bl	80029e4 <HAL_GetTick>
 8009812:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009814:	e008      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009816:	f7f9 f8e5 	bl	80029e4 <HAL_GetTick>
 800981a:	4602      	mov	r2, r0
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	1ad3      	subs	r3, r2, r3
 8009820:	2b02      	cmp	r3, #2
 8009822:	d901      	bls.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009824:	2303      	movs	r3, #3
 8009826:	e090      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009828:	4b4b      	ldr	r3, [pc, #300]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009830:	2b00      	cmp	r3, #0
 8009832:	d0f0      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b00      	cmp	r3, #0
 800983e:	f000 8083 	beq.w	8009948 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009842:	2300      	movs	r3, #0
 8009844:	60fb      	str	r3, [r7, #12]
 8009846:	4b44      	ldr	r3, [pc, #272]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800984a:	4a43      	ldr	r2, [pc, #268]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800984c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009850:	6413      	str	r3, [r2, #64]	; 0x40
 8009852:	4b41      	ldr	r3, [pc, #260]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800985a:	60fb      	str	r3, [r7, #12]
 800985c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800985e:	4b3f      	ldr	r3, [pc, #252]	; (800995c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a3e      	ldr	r2, [pc, #248]	; (800995c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009868:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800986a:	f7f9 f8bb 	bl	80029e4 <HAL_GetTick>
 800986e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009870:	e008      	b.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009872:	f7f9 f8b7 	bl	80029e4 <HAL_GetTick>
 8009876:	4602      	mov	r2, r0
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	2b02      	cmp	r3, #2
 800987e:	d901      	bls.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009880:	2303      	movs	r3, #3
 8009882:	e062      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009884:	4b35      	ldr	r3, [pc, #212]	; (800995c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800988c:	2b00      	cmp	r3, #0
 800988e:	d0f0      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009890:	4b31      	ldr	r3, [pc, #196]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009894:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009898:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d02f      	beq.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098a8:	693a      	ldr	r2, [r7, #16]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d028      	beq.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80098ae:	4b2a      	ldr	r3, [pc, #168]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80098b8:	4b29      	ldr	r3, [pc, #164]	; (8009960 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80098ba:	2201      	movs	r2, #1
 80098bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80098be:	4b28      	ldr	r3, [pc, #160]	; (8009960 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80098c4:	4a24      	ldr	r2, [pc, #144]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80098ca:	4b23      	ldr	r3, [pc, #140]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098ce:	f003 0301 	and.w	r3, r3, #1
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d114      	bne.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80098d6:	f7f9 f885 	bl	80029e4 <HAL_GetTick>
 80098da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098dc:	e00a      	b.n	80098f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80098de:	f7f9 f881 	bl	80029e4 <HAL_GetTick>
 80098e2:	4602      	mov	r2, r0
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	1ad3      	subs	r3, r2, r3
 80098e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d901      	bls.n	80098f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80098f0:	2303      	movs	r3, #3
 80098f2:	e02a      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098f4:	4b18      	ldr	r3, [pc, #96]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098f8:	f003 0302 	and.w	r3, r3, #2
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d0ee      	beq.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	68db      	ldr	r3, [r3, #12]
 8009904:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009908:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800990c:	d10d      	bne.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800990e:	4b12      	ldr	r3, [pc, #72]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800991e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009922:	490d      	ldr	r1, [pc, #52]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009924:	4313      	orrs	r3, r2
 8009926:	608b      	str	r3, [r1, #8]
 8009928:	e005      	b.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800992a:	4b0b      	ldr	r3, [pc, #44]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	4a0a      	ldr	r2, [pc, #40]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009930:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009934:	6093      	str	r3, [r2, #8]
 8009936:	4b08      	ldr	r3, [pc, #32]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009938:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	68db      	ldr	r3, [r3, #12]
 800993e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009942:	4905      	ldr	r1, [pc, #20]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009944:	4313      	orrs	r3, r2
 8009946:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3718      	adds	r7, #24
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	42470068 	.word	0x42470068
 8009958:	40023800 	.word	0x40023800
 800995c:	40007000 	.word	0x40007000
 8009960:	42470e40 	.word	0x42470e40

08009964 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009964:	b480      	push	{r7}
 8009966:	b087      	sub	sp, #28
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800996c:	2300      	movs	r3, #0
 800996e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8009970:	2300      	movs	r3, #0
 8009972:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8009974:	2300      	movs	r3, #0
 8009976:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8009978:	2300      	movs	r3, #0
 800997a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2b01      	cmp	r3, #1
 8009980:	d13e      	bne.n	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009982:	4b23      	ldr	r3, [pc, #140]	; (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800998a:	60fb      	str	r3, [r7, #12]
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d005      	beq.n	800999e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2b01      	cmp	r3, #1
 8009996:	d12f      	bne.n	80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009998:	4b1e      	ldr	r3, [pc, #120]	; (8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800999a:	617b      	str	r3, [r7, #20]
          break;
 800999c:	e02f      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800999e:	4b1c      	ldr	r3, [pc, #112]	; (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099aa:	d108      	bne.n	80099be <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80099ac:	4b18      	ldr	r3, [pc, #96]	; (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80099b4:	4a18      	ldr	r2, [pc, #96]	; (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80099b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ba:	613b      	str	r3, [r7, #16]
 80099bc:	e007      	b.n	80099ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80099be:	4b14      	ldr	r3, [pc, #80]	; (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80099c6:	4a15      	ldr	r2, [pc, #84]	; (8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80099c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099cc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80099ce:	4b10      	ldr	r3, [pc, #64]	; (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80099d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80099d4:	099b      	lsrs	r3, r3, #6
 80099d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	fb02 f303 	mul.w	r3, r2, r3
 80099e0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80099e2:	4b0b      	ldr	r3, [pc, #44]	; (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80099e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80099e8:	0f1b      	lsrs	r3, r3, #28
 80099ea:	f003 0307 	and.w	r3, r3, #7
 80099ee:	68ba      	ldr	r2, [r7, #8]
 80099f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099f4:	617b      	str	r3, [r7, #20]
          break;
 80099f6:	e002      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80099f8:	2300      	movs	r3, #0
 80099fa:	617b      	str	r3, [r7, #20]
          break;
 80099fc:	bf00      	nop
        }
      }
      break;
 80099fe:	bf00      	nop
    }
  }
  return frequency;
 8009a00:	697b      	ldr	r3, [r7, #20]
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	371c      	adds	r7, #28
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	40023800 	.word	0x40023800
 8009a14:	00bb8000 	.word	0x00bb8000
 8009a18:	007a1200 	.word	0x007a1200
 8009a1c:	00f42400 	.word	0x00f42400

08009a20 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d101      	bne.n	8009a36 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e034      	b.n	8009aa0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d106      	bne.n	8009a50 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7f8 fb54 	bl	80020f8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	3308      	adds	r3, #8
 8009a58:	4619      	mov	r1, r3
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	f000 fb3a 	bl	800a0d4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6818      	ldr	r0, [r3, #0]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	461a      	mov	r2, r3
 8009a6a:	68b9      	ldr	r1, [r7, #8]
 8009a6c:	f000 fb84 	bl	800a178 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6858      	ldr	r0, [r3, #4]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	689a      	ldr	r2, [r3, #8]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a7c:	6879      	ldr	r1, [r7, #4]
 8009a7e:	f000 fbb9 	bl	800a1f4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	6892      	ldr	r2, [r2, #8]
 8009a8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	6892      	ldr	r2, [r2, #8]
 8009a96:	f041 0101 	orr.w	r1, r1, #1
 8009a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3710      	adds	r7, #16
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d101      	bne.n	8009aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e03f      	b.n	8009b3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d106      	bne.n	8009ad4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f7f8 fa3a 	bl	8001f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2224      	movs	r2, #36	; 0x24
 8009ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	68da      	ldr	r2, [r3, #12]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009aea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 f929 	bl	8009d44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	691a      	ldr	r2, [r3, #16]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009b00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	695a      	ldr	r2, [r3, #20]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009b10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68da      	ldr	r2, [r3, #12]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2200      	movs	r2, #0
 8009b26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2220      	movs	r2, #32
 8009b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2220      	movs	r2, #32
 8009b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009b38:	2300      	movs	r3, #0
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3708      	adds	r7, #8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}

08009b42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b42:	b580      	push	{r7, lr}
 8009b44:	b08a      	sub	sp, #40	; 0x28
 8009b46:	af02      	add	r7, sp, #8
 8009b48:	60f8      	str	r0, [r7, #12]
 8009b4a:	60b9      	str	r1, [r7, #8]
 8009b4c:	603b      	str	r3, [r7, #0]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009b52:	2300      	movs	r3, #0
 8009b54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	2b20      	cmp	r3, #32
 8009b60:	d17c      	bne.n	8009c5c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d002      	beq.n	8009b6e <HAL_UART_Transmit+0x2c>
 8009b68:	88fb      	ldrh	r3, [r7, #6]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e075      	b.n	8009c5e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	d101      	bne.n	8009b80 <HAL_UART_Transmit+0x3e>
 8009b7c:	2302      	movs	r3, #2
 8009b7e:	e06e      	b.n	8009c5e <HAL_UART_Transmit+0x11c>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2221      	movs	r2, #33	; 0x21
 8009b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b96:	f7f8 ff25 	bl	80029e4 <HAL_GetTick>
 8009b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	88fa      	ldrh	r2, [r7, #6]
 8009ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	88fa      	ldrh	r2, [r7, #6]
 8009ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bb0:	d108      	bne.n	8009bc4 <HAL_UART_Transmit+0x82>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d104      	bne.n	8009bc4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	61bb      	str	r3, [r7, #24]
 8009bc2:	e003      	b.n	8009bcc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009bd4:	e02a      	b.n	8009c2c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	9300      	str	r3, [sp, #0]
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	2180      	movs	r1, #128	; 0x80
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f000 f840 	bl	8009c66 <UART_WaitOnFlagUntilTimeout>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d001      	beq.n	8009bf0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009bec:	2303      	movs	r3, #3
 8009bee:	e036      	b.n	8009c5e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d10b      	bne.n	8009c0e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009bf6:	69bb      	ldr	r3, [r7, #24]
 8009bf8:	881b      	ldrh	r3, [r3, #0]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009c06:	69bb      	ldr	r3, [r7, #24]
 8009c08:	3302      	adds	r3, #2
 8009c0a:	61bb      	str	r3, [r7, #24]
 8009c0c:	e007      	b.n	8009c1e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009c0e:	69fb      	ldr	r3, [r7, #28]
 8009c10:	781a      	ldrb	r2, [r3, #0]
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009c18:	69fb      	ldr	r3, [r7, #28]
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	3b01      	subs	r3, #1
 8009c26:	b29a      	uxth	r2, r3
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1cf      	bne.n	8009bd6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	2140      	movs	r1, #64	; 0x40
 8009c40:	68f8      	ldr	r0, [r7, #12]
 8009c42:	f000 f810 	bl	8009c66 <UART_WaitOnFlagUntilTimeout>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d001      	beq.n	8009c50 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009c4c:	2303      	movs	r3, #3
 8009c4e:	e006      	b.n	8009c5e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2220      	movs	r2, #32
 8009c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	e000      	b.n	8009c5e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009c5c:	2302      	movs	r3, #2
  }
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3720      	adds	r7, #32
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b090      	sub	sp, #64	; 0x40
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	60f8      	str	r0, [r7, #12]
 8009c6e:	60b9      	str	r1, [r7, #8]
 8009c70:	603b      	str	r3, [r7, #0]
 8009c72:	4613      	mov	r3, r2
 8009c74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c76:	e050      	b.n	8009d1a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c7e:	d04c      	beq.n	8009d1a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d007      	beq.n	8009c96 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c86:	f7f8 fead 	bl	80029e4 <HAL_GetTick>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	1ad3      	subs	r3, r2, r3
 8009c90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d241      	bcs.n	8009d1a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	330c      	adds	r3, #12
 8009c9c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca0:	e853 3f00 	ldrex	r3, [r3]
 8009ca4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009cac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	330c      	adds	r3, #12
 8009cb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009cb6:	637a      	str	r2, [r7, #52]	; 0x34
 8009cb8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009cbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cbe:	e841 2300 	strex	r3, r2, [r1]
 8009cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1e5      	bne.n	8009c96 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	3314      	adds	r3, #20
 8009cd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	e853 3f00 	ldrex	r3, [r3]
 8009cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	f023 0301 	bic.w	r3, r3, #1
 8009ce0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3314      	adds	r3, #20
 8009ce8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009cea:	623a      	str	r2, [r7, #32]
 8009cec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cee:	69f9      	ldr	r1, [r7, #28]
 8009cf0:	6a3a      	ldr	r2, [r7, #32]
 8009cf2:	e841 2300 	strex	r3, r2, [r1]
 8009cf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cf8:	69bb      	ldr	r3, [r7, #24]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1e5      	bne.n	8009cca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2220      	movs	r2, #32
 8009d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2220      	movs	r2, #32
 8009d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009d16:	2303      	movs	r3, #3
 8009d18:	e00f      	b.n	8009d3a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	681a      	ldr	r2, [r3, #0]
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	4013      	ands	r3, r2
 8009d24:	68ba      	ldr	r2, [r7, #8]
 8009d26:	429a      	cmp	r2, r3
 8009d28:	bf0c      	ite	eq
 8009d2a:	2301      	moveq	r3, #1
 8009d2c:	2300      	movne	r3, #0
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	461a      	mov	r2, r3
 8009d32:	79fb      	ldrb	r3, [r7, #7]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d09f      	beq.n	8009c78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3740      	adds	r7, #64	; 0x40
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
	...

08009d44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d48:	b09f      	sub	sp, #124	; 0x7c
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d5a:	68d9      	ldr	r1, [r3, #12]
 8009d5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d5e:	681a      	ldr	r2, [r3, #0]
 8009d60:	ea40 0301 	orr.w	r3, r0, r1
 8009d64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009d66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d68:	689a      	ldr	r2, [r3, #8]
 8009d6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d72:	695b      	ldr	r3, [r3, #20]
 8009d74:	431a      	orrs	r2, r3
 8009d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d78:	69db      	ldr	r3, [r3, #28]
 8009d7a:	4313      	orrs	r3, r2
 8009d7c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	68db      	ldr	r3, [r3, #12]
 8009d84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009d88:	f021 010c 	bic.w	r1, r1, #12
 8009d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d8e:	681a      	ldr	r2, [r3, #0]
 8009d90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009d92:	430b      	orrs	r3, r1
 8009d94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009d96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	695b      	ldr	r3, [r3, #20]
 8009d9c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009da2:	6999      	ldr	r1, [r3, #24]
 8009da4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	ea40 0301 	orr.w	r3, r0, r1
 8009dac:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009dae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	4bc5      	ldr	r3, [pc, #788]	; (800a0c8 <UART_SetConfig+0x384>)
 8009db4:	429a      	cmp	r2, r3
 8009db6:	d004      	beq.n	8009dc2 <UART_SetConfig+0x7e>
 8009db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	4bc3      	ldr	r3, [pc, #780]	; (800a0cc <UART_SetConfig+0x388>)
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d103      	bne.n	8009dca <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009dc2:	f7ff fcd9 	bl	8009778 <HAL_RCC_GetPCLK2Freq>
 8009dc6:	6778      	str	r0, [r7, #116]	; 0x74
 8009dc8:	e002      	b.n	8009dd0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009dca:	f7ff fcc1 	bl	8009750 <HAL_RCC_GetPCLK1Freq>
 8009dce:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009dd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009dd2:	69db      	ldr	r3, [r3, #28]
 8009dd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dd8:	f040 80b6 	bne.w	8009f48 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009ddc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009dde:	461c      	mov	r4, r3
 8009de0:	f04f 0500 	mov.w	r5, #0
 8009de4:	4622      	mov	r2, r4
 8009de6:	462b      	mov	r3, r5
 8009de8:	1891      	adds	r1, r2, r2
 8009dea:	6439      	str	r1, [r7, #64]	; 0x40
 8009dec:	415b      	adcs	r3, r3
 8009dee:	647b      	str	r3, [r7, #68]	; 0x44
 8009df0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009df4:	1912      	adds	r2, r2, r4
 8009df6:	eb45 0303 	adc.w	r3, r5, r3
 8009dfa:	f04f 0000 	mov.w	r0, #0
 8009dfe:	f04f 0100 	mov.w	r1, #0
 8009e02:	00d9      	lsls	r1, r3, #3
 8009e04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009e08:	00d0      	lsls	r0, r2, #3
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	1911      	adds	r1, r2, r4
 8009e10:	6639      	str	r1, [r7, #96]	; 0x60
 8009e12:	416b      	adcs	r3, r5
 8009e14:	667b      	str	r3, [r7, #100]	; 0x64
 8009e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	f04f 0300 	mov.w	r3, #0
 8009e20:	1891      	adds	r1, r2, r2
 8009e22:	63b9      	str	r1, [r7, #56]	; 0x38
 8009e24:	415b      	adcs	r3, r3
 8009e26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009e2c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009e30:	f7f6 fa1e 	bl	8000270 <__aeabi_uldivmod>
 8009e34:	4602      	mov	r2, r0
 8009e36:	460b      	mov	r3, r1
 8009e38:	4ba5      	ldr	r3, [pc, #660]	; (800a0d0 <UART_SetConfig+0x38c>)
 8009e3a:	fba3 2302 	umull	r2, r3, r3, r2
 8009e3e:	095b      	lsrs	r3, r3, #5
 8009e40:	011e      	lsls	r6, r3, #4
 8009e42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e44:	461c      	mov	r4, r3
 8009e46:	f04f 0500 	mov.w	r5, #0
 8009e4a:	4622      	mov	r2, r4
 8009e4c:	462b      	mov	r3, r5
 8009e4e:	1891      	adds	r1, r2, r2
 8009e50:	6339      	str	r1, [r7, #48]	; 0x30
 8009e52:	415b      	adcs	r3, r3
 8009e54:	637b      	str	r3, [r7, #52]	; 0x34
 8009e56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009e5a:	1912      	adds	r2, r2, r4
 8009e5c:	eb45 0303 	adc.w	r3, r5, r3
 8009e60:	f04f 0000 	mov.w	r0, #0
 8009e64:	f04f 0100 	mov.w	r1, #0
 8009e68:	00d9      	lsls	r1, r3, #3
 8009e6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009e6e:	00d0      	lsls	r0, r2, #3
 8009e70:	4602      	mov	r2, r0
 8009e72:	460b      	mov	r3, r1
 8009e74:	1911      	adds	r1, r2, r4
 8009e76:	65b9      	str	r1, [r7, #88]	; 0x58
 8009e78:	416b      	adcs	r3, r5
 8009e7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	461a      	mov	r2, r3
 8009e82:	f04f 0300 	mov.w	r3, #0
 8009e86:	1891      	adds	r1, r2, r2
 8009e88:	62b9      	str	r1, [r7, #40]	; 0x28
 8009e8a:	415b      	adcs	r3, r3
 8009e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e92:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009e96:	f7f6 f9eb 	bl	8000270 <__aeabi_uldivmod>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	4b8c      	ldr	r3, [pc, #560]	; (800a0d0 <UART_SetConfig+0x38c>)
 8009ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8009ea4:	095b      	lsrs	r3, r3, #5
 8009ea6:	2164      	movs	r1, #100	; 0x64
 8009ea8:	fb01 f303 	mul.w	r3, r1, r3
 8009eac:	1ad3      	subs	r3, r2, r3
 8009eae:	00db      	lsls	r3, r3, #3
 8009eb0:	3332      	adds	r3, #50	; 0x32
 8009eb2:	4a87      	ldr	r2, [pc, #540]	; (800a0d0 <UART_SetConfig+0x38c>)
 8009eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8009eb8:	095b      	lsrs	r3, r3, #5
 8009eba:	005b      	lsls	r3, r3, #1
 8009ebc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009ec0:	441e      	add	r6, r3
 8009ec2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f04f 0100 	mov.w	r1, #0
 8009eca:	4602      	mov	r2, r0
 8009ecc:	460b      	mov	r3, r1
 8009ece:	1894      	adds	r4, r2, r2
 8009ed0:	623c      	str	r4, [r7, #32]
 8009ed2:	415b      	adcs	r3, r3
 8009ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8009ed6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009eda:	1812      	adds	r2, r2, r0
 8009edc:	eb41 0303 	adc.w	r3, r1, r3
 8009ee0:	f04f 0400 	mov.w	r4, #0
 8009ee4:	f04f 0500 	mov.w	r5, #0
 8009ee8:	00dd      	lsls	r5, r3, #3
 8009eea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009eee:	00d4      	lsls	r4, r2, #3
 8009ef0:	4622      	mov	r2, r4
 8009ef2:	462b      	mov	r3, r5
 8009ef4:	1814      	adds	r4, r2, r0
 8009ef6:	653c      	str	r4, [r7, #80]	; 0x50
 8009ef8:	414b      	adcs	r3, r1
 8009efa:	657b      	str	r3, [r7, #84]	; 0x54
 8009efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	461a      	mov	r2, r3
 8009f02:	f04f 0300 	mov.w	r3, #0
 8009f06:	1891      	adds	r1, r2, r2
 8009f08:	61b9      	str	r1, [r7, #24]
 8009f0a:	415b      	adcs	r3, r3
 8009f0c:	61fb      	str	r3, [r7, #28]
 8009f0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009f12:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009f16:	f7f6 f9ab 	bl	8000270 <__aeabi_uldivmod>
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	4b6c      	ldr	r3, [pc, #432]	; (800a0d0 <UART_SetConfig+0x38c>)
 8009f20:	fba3 1302 	umull	r1, r3, r3, r2
 8009f24:	095b      	lsrs	r3, r3, #5
 8009f26:	2164      	movs	r1, #100	; 0x64
 8009f28:	fb01 f303 	mul.w	r3, r1, r3
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	00db      	lsls	r3, r3, #3
 8009f30:	3332      	adds	r3, #50	; 0x32
 8009f32:	4a67      	ldr	r2, [pc, #412]	; (800a0d0 <UART_SetConfig+0x38c>)
 8009f34:	fba2 2303 	umull	r2, r3, r2, r3
 8009f38:	095b      	lsrs	r3, r3, #5
 8009f3a:	f003 0207 	and.w	r2, r3, #7
 8009f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4432      	add	r2, r6
 8009f44:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009f46:	e0b9      	b.n	800a0bc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f4a:	461c      	mov	r4, r3
 8009f4c:	f04f 0500 	mov.w	r5, #0
 8009f50:	4622      	mov	r2, r4
 8009f52:	462b      	mov	r3, r5
 8009f54:	1891      	adds	r1, r2, r2
 8009f56:	6139      	str	r1, [r7, #16]
 8009f58:	415b      	adcs	r3, r3
 8009f5a:	617b      	str	r3, [r7, #20]
 8009f5c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009f60:	1912      	adds	r2, r2, r4
 8009f62:	eb45 0303 	adc.w	r3, r5, r3
 8009f66:	f04f 0000 	mov.w	r0, #0
 8009f6a:	f04f 0100 	mov.w	r1, #0
 8009f6e:	00d9      	lsls	r1, r3, #3
 8009f70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009f74:	00d0      	lsls	r0, r2, #3
 8009f76:	4602      	mov	r2, r0
 8009f78:	460b      	mov	r3, r1
 8009f7a:	eb12 0804 	adds.w	r8, r2, r4
 8009f7e:	eb43 0905 	adc.w	r9, r3, r5
 8009f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	4618      	mov	r0, r3
 8009f88:	f04f 0100 	mov.w	r1, #0
 8009f8c:	f04f 0200 	mov.w	r2, #0
 8009f90:	f04f 0300 	mov.w	r3, #0
 8009f94:	008b      	lsls	r3, r1, #2
 8009f96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009f9a:	0082      	lsls	r2, r0, #2
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	4649      	mov	r1, r9
 8009fa0:	f7f6 f966 	bl	8000270 <__aeabi_uldivmod>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4b49      	ldr	r3, [pc, #292]	; (800a0d0 <UART_SetConfig+0x38c>)
 8009faa:	fba3 2302 	umull	r2, r3, r3, r2
 8009fae:	095b      	lsrs	r3, r3, #5
 8009fb0:	011e      	lsls	r6, r3, #4
 8009fb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f04f 0100 	mov.w	r1, #0
 8009fba:	4602      	mov	r2, r0
 8009fbc:	460b      	mov	r3, r1
 8009fbe:	1894      	adds	r4, r2, r2
 8009fc0:	60bc      	str	r4, [r7, #8]
 8009fc2:	415b      	adcs	r3, r3
 8009fc4:	60fb      	str	r3, [r7, #12]
 8009fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009fca:	1812      	adds	r2, r2, r0
 8009fcc:	eb41 0303 	adc.w	r3, r1, r3
 8009fd0:	f04f 0400 	mov.w	r4, #0
 8009fd4:	f04f 0500 	mov.w	r5, #0
 8009fd8:	00dd      	lsls	r5, r3, #3
 8009fda:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009fde:	00d4      	lsls	r4, r2, #3
 8009fe0:	4622      	mov	r2, r4
 8009fe2:	462b      	mov	r3, r5
 8009fe4:	1814      	adds	r4, r2, r0
 8009fe6:	64bc      	str	r4, [r7, #72]	; 0x48
 8009fe8:	414b      	adcs	r3, r1
 8009fea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009fec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f04f 0100 	mov.w	r1, #0
 8009ff6:	f04f 0200 	mov.w	r2, #0
 8009ffa:	f04f 0300 	mov.w	r3, #0
 8009ffe:	008b      	lsls	r3, r1, #2
 800a000:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a004:	0082      	lsls	r2, r0, #2
 800a006:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a00a:	f7f6 f931 	bl	8000270 <__aeabi_uldivmod>
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	4b2f      	ldr	r3, [pc, #188]	; (800a0d0 <UART_SetConfig+0x38c>)
 800a014:	fba3 1302 	umull	r1, r3, r3, r2
 800a018:	095b      	lsrs	r3, r3, #5
 800a01a:	2164      	movs	r1, #100	; 0x64
 800a01c:	fb01 f303 	mul.w	r3, r1, r3
 800a020:	1ad3      	subs	r3, r2, r3
 800a022:	011b      	lsls	r3, r3, #4
 800a024:	3332      	adds	r3, #50	; 0x32
 800a026:	4a2a      	ldr	r2, [pc, #168]	; (800a0d0 <UART_SetConfig+0x38c>)
 800a028:	fba2 2303 	umull	r2, r3, r2, r3
 800a02c:	095b      	lsrs	r3, r3, #5
 800a02e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a032:	441e      	add	r6, r3
 800a034:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a036:	4618      	mov	r0, r3
 800a038:	f04f 0100 	mov.w	r1, #0
 800a03c:	4602      	mov	r2, r0
 800a03e:	460b      	mov	r3, r1
 800a040:	1894      	adds	r4, r2, r2
 800a042:	603c      	str	r4, [r7, #0]
 800a044:	415b      	adcs	r3, r3
 800a046:	607b      	str	r3, [r7, #4]
 800a048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a04c:	1812      	adds	r2, r2, r0
 800a04e:	eb41 0303 	adc.w	r3, r1, r3
 800a052:	f04f 0400 	mov.w	r4, #0
 800a056:	f04f 0500 	mov.w	r5, #0
 800a05a:	00dd      	lsls	r5, r3, #3
 800a05c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a060:	00d4      	lsls	r4, r2, #3
 800a062:	4622      	mov	r2, r4
 800a064:	462b      	mov	r3, r5
 800a066:	eb12 0a00 	adds.w	sl, r2, r0
 800a06a:	eb43 0b01 	adc.w	fp, r3, r1
 800a06e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	4618      	mov	r0, r3
 800a074:	f04f 0100 	mov.w	r1, #0
 800a078:	f04f 0200 	mov.w	r2, #0
 800a07c:	f04f 0300 	mov.w	r3, #0
 800a080:	008b      	lsls	r3, r1, #2
 800a082:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a086:	0082      	lsls	r2, r0, #2
 800a088:	4650      	mov	r0, sl
 800a08a:	4659      	mov	r1, fp
 800a08c:	f7f6 f8f0 	bl	8000270 <__aeabi_uldivmod>
 800a090:	4602      	mov	r2, r0
 800a092:	460b      	mov	r3, r1
 800a094:	4b0e      	ldr	r3, [pc, #56]	; (800a0d0 <UART_SetConfig+0x38c>)
 800a096:	fba3 1302 	umull	r1, r3, r3, r2
 800a09a:	095b      	lsrs	r3, r3, #5
 800a09c:	2164      	movs	r1, #100	; 0x64
 800a09e:	fb01 f303 	mul.w	r3, r1, r3
 800a0a2:	1ad3      	subs	r3, r2, r3
 800a0a4:	011b      	lsls	r3, r3, #4
 800a0a6:	3332      	adds	r3, #50	; 0x32
 800a0a8:	4a09      	ldr	r2, [pc, #36]	; (800a0d0 <UART_SetConfig+0x38c>)
 800a0aa:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ae:	095b      	lsrs	r3, r3, #5
 800a0b0:	f003 020f 	and.w	r2, r3, #15
 800a0b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4432      	add	r2, r6
 800a0ba:	609a      	str	r2, [r3, #8]
}
 800a0bc:	bf00      	nop
 800a0be:	377c      	adds	r7, #124	; 0x7c
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c6:	bf00      	nop
 800a0c8:	40011000 	.word	0x40011000
 800a0cc:	40011400 	.word	0x40011400
 800a0d0:	51eb851f 	.word	0x51eb851f

0800a0d4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800a0d4:	b480      	push	{r7}
 800a0d6:	b085      	sub	sp, #20
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0ec:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	4b20      	ldr	r3, [pc, #128]	; (800a174 <FSMC_NORSRAM_Init+0xa0>)
 800a0f2:	4013      	ands	r3, r2
 800a0f4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a0fe:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800a104:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800a10a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800a110:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800a116:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800a11c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800a122:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800a128:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800a12e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800a134:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800a13a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800a140:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	4313      	orrs	r3, r2
 800a146:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	2b08      	cmp	r3, #8
 800a14e:	d103      	bne.n	800a158 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a156:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	68f9      	ldr	r1, [r7, #12]
 800a160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a164:	2300      	movs	r3, #0
}
 800a166:	4618      	mov	r0, r3
 800a168:	3714      	adds	r7, #20
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr
 800a172:	bf00      	nop
 800a174:	fff00080 	.word	0xfff00080

0800a178 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a178:	b480      	push	{r7}
 800a17a:	b087      	sub	sp, #28
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800a184:	2300      	movs	r3, #0
 800a186:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a192:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a19a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a1a6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a1ae:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800a1b6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	691b      	ldr	r3, [r3, #16]
 800a1bc:	3b01      	subs	r3, #1
 800a1be:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a1c0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	695b      	ldr	r3, [r3, #20]
 800a1c6:	3b02      	subs	r3, #2
 800a1c8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a1ca:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	697a      	ldr	r2, [r7, #20]
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	1c5a      	adds	r2, r3, #1
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6979      	ldr	r1, [r7, #20]
 800a1e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a1e4:	2300      	movs	r3, #0
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	371c      	adds	r7, #28
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f0:	4770      	bx	lr
	...

0800a1f4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b087      	sub	sp, #28
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	607a      	str	r2, [r7, #4]
 800a200:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800a202:	2300      	movs	r3, #0
 800a204:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a20c:	d122      	bne.n	800a254 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a216:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800a218:	697a      	ldr	r2, [r7, #20]
 800a21a:	4b15      	ldr	r3, [pc, #84]	; (800a270 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a21c:	4013      	ands	r3, r2
 800a21e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a22a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a232:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	68db      	ldr	r3, [r3, #12]
 800a238:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800a23a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a240:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a242:	697a      	ldr	r2, [r7, #20]
 800a244:	4313      	orrs	r3, r2
 800a246:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	6979      	ldr	r1, [r7, #20]
 800a24e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a252:	e005      	b.n	800a260 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a25c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a260:	2300      	movs	r3, #0
}
 800a262:	4618      	mov	r0, r3
 800a264:	371c      	adds	r7, #28
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr
 800a26e:	bf00      	nop
 800a270:	cff00000 	.word	0xcff00000

0800a274 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a274:	b084      	sub	sp, #16
 800a276:	b580      	push	{r7, lr}
 800a278:	b084      	sub	sp, #16
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
 800a27e:	f107 001c 	add.w	r0, r7, #28
 800a282:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d122      	bne.n	800a2d2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a290:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a2a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	68db      	ldr	r3, [r3, #12]
 800a2ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a2b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d105      	bne.n	800a2c6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 f9a0 	bl	800a60c <USB_CoreReset>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	73fb      	strb	r3, [r7, #15]
 800a2d0:	e01a      	b.n	800a308 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 f994 	bl	800a60c <USB_CoreReset>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a2e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d106      	bne.n	800a2fc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	639a      	str	r2, [r3, #56]	; 0x38
 800a2fa:	e005      	b.n	800a308 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a300:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d10b      	bne.n	800a326 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	689b      	ldr	r3, [r3, #8]
 800a312:	f043 0206 	orr.w	r2, r3, #6
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	f043 0220 	orr.w	r2, r3, #32
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a326:	7bfb      	ldrb	r3, [r7, #15]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3710      	adds	r7, #16
 800a32c:	46bd      	mov	sp, r7
 800a32e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a332:	b004      	add	sp, #16
 800a334:	4770      	bx	lr

0800a336 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a336:	b480      	push	{r7}
 800a338:	b083      	sub	sp, #12
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	f043 0201 	orr.w	r2, r3, #1
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a34a:	2300      	movs	r3, #0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	f023 0201 	bic.w	r2, r3, #1
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr

0800a37a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b084      	sub	sp, #16
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
 800a382:	460b      	mov	r3, r1
 800a384:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a386:	2300      	movs	r3, #0
 800a388:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a396:	78fb      	ldrb	r3, [r7, #3]
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d115      	bne.n	800a3c8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	68db      	ldr	r3, [r3, #12]
 800a3a0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a3a8:	2001      	movs	r0, #1
 800a3aa:	f7f8 fb27 	bl	80029fc <HAL_Delay>
      ms++;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	3301      	adds	r3, #1
 800a3b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 f91a 	bl	800a5ee <USB_GetMode>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b01      	cmp	r3, #1
 800a3be:	d01e      	beq.n	800a3fe <USB_SetCurrentMode+0x84>
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	2b31      	cmp	r3, #49	; 0x31
 800a3c4:	d9f0      	bls.n	800a3a8 <USB_SetCurrentMode+0x2e>
 800a3c6:	e01a      	b.n	800a3fe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a3c8:	78fb      	ldrb	r3, [r7, #3]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d115      	bne.n	800a3fa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	68db      	ldr	r3, [r3, #12]
 800a3d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a3da:	2001      	movs	r0, #1
 800a3dc:	f7f8 fb0e 	bl	80029fc <HAL_Delay>
      ms++;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 f901 	bl	800a5ee <USB_GetMode>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d005      	beq.n	800a3fe <USB_SetCurrentMode+0x84>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2b31      	cmp	r3, #49	; 0x31
 800a3f6:	d9f0      	bls.n	800a3da <USB_SetCurrentMode+0x60>
 800a3f8:	e001      	b.n	800a3fe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e005      	b.n	800a40a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2b32      	cmp	r3, #50	; 0x32
 800a402:	d101      	bne.n	800a408 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	e000      	b.n	800a40a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a408:	2300      	movs	r3, #0
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
	...

0800a414 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a414:	b480      	push	{r7}
 800a416:	b085      	sub	sp, #20
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a41e:	2300      	movs	r3, #0
 800a420:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	019b      	lsls	r3, r3, #6
 800a426:	f043 0220 	orr.w	r2, r3, #32
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	3301      	adds	r3, #1
 800a432:	60fb      	str	r3, [r7, #12]
 800a434:	4a08      	ldr	r2, [pc, #32]	; (800a458 <USB_FlushTxFifo+0x44>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d901      	bls.n	800a43e <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e006      	b.n	800a44c <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	691b      	ldr	r3, [r3, #16]
 800a442:	f003 0320 	and.w	r3, r3, #32
 800a446:	2b20      	cmp	r3, #32
 800a448:	d0f1      	beq.n	800a42e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3714      	adds	r7, #20
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr
 800a458:	00030d40 	.word	0x00030d40

0800a45c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b085      	sub	sp, #20
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a464:	2300      	movs	r3, #0
 800a466:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2210      	movs	r2, #16
 800a46c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	3301      	adds	r3, #1
 800a472:	60fb      	str	r3, [r7, #12]
 800a474:	4a08      	ldr	r2, [pc, #32]	; (800a498 <USB_FlushRxFifo+0x3c>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d901      	bls.n	800a47e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800a47a:	2303      	movs	r3, #3
 800a47c:	e006      	b.n	800a48c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	691b      	ldr	r3, [r3, #16]
 800a482:	f003 0310 	and.w	r3, r3, #16
 800a486:	2b10      	cmp	r3, #16
 800a488:	d0f1      	beq.n	800a46e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3714      	adds	r7, #20
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr
 800a498:	00030d40 	.word	0x00030d40

0800a49c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b089      	sub	sp, #36	; 0x24
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	60f8      	str	r0, [r7, #12]
 800a4a4:	60b9      	str	r1, [r7, #8]
 800a4a6:	4611      	mov	r1, r2
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	460b      	mov	r3, r1
 800a4ac:	71fb      	strb	r3, [r7, #7]
 800a4ae:	4613      	mov	r3, r2
 800a4b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a4ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d123      	bne.n	800a50a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a4c2:	88bb      	ldrh	r3, [r7, #4]
 800a4c4:	3303      	adds	r3, #3
 800a4c6:	089b      	lsrs	r3, r3, #2
 800a4c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	61bb      	str	r3, [r7, #24]
 800a4ce:	e018      	b.n	800a502 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a4d0:	79fb      	ldrb	r3, [r7, #7]
 800a4d2:	031a      	lsls	r2, r3, #12
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4dc:	461a      	mov	r2, r3
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a4e4:	69fb      	ldr	r3, [r7, #28]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a4ea:	69fb      	ldr	r3, [r7, #28]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	3301      	adds	r3, #1
 800a500:	61bb      	str	r3, [r7, #24]
 800a502:	69ba      	ldr	r2, [r7, #24]
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	429a      	cmp	r2, r3
 800a508:	d3e2      	bcc.n	800a4d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a50a:	2300      	movs	r3, #0
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3724      	adds	r7, #36	; 0x24
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a518:	b480      	push	{r7}
 800a51a:	b08b      	sub	sp, #44	; 0x2c
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	60f8      	str	r0, [r7, #12]
 800a520:	60b9      	str	r1, [r7, #8]
 800a522:	4613      	mov	r3, r2
 800a524:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a52e:	88fb      	ldrh	r3, [r7, #6]
 800a530:	089b      	lsrs	r3, r3, #2
 800a532:	b29b      	uxth	r3, r3
 800a534:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a536:	88fb      	ldrh	r3, [r7, #6]
 800a538:	f003 0303 	and.w	r3, r3, #3
 800a53c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a53e:	2300      	movs	r3, #0
 800a540:	623b      	str	r3, [r7, #32]
 800a542:	e014      	b.n	800a56e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a552:	3301      	adds	r3, #1
 800a554:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a558:	3301      	adds	r3, #1
 800a55a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a55e:	3301      	adds	r3, #1
 800a560:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a564:	3301      	adds	r3, #1
 800a566:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a568:	6a3b      	ldr	r3, [r7, #32]
 800a56a:	3301      	adds	r3, #1
 800a56c:	623b      	str	r3, [r7, #32]
 800a56e:	6a3a      	ldr	r2, [r7, #32]
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	429a      	cmp	r2, r3
 800a574:	d3e6      	bcc.n	800a544 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a576:	8bfb      	ldrh	r3, [r7, #30]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d01e      	beq.n	800a5ba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a57c:	2300      	movs	r3, #0
 800a57e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a586:	461a      	mov	r2, r3
 800a588:	f107 0310 	add.w	r3, r7, #16
 800a58c:	6812      	ldr	r2, [r2, #0]
 800a58e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a590:	693a      	ldr	r2, [r7, #16]
 800a592:	6a3b      	ldr	r3, [r7, #32]
 800a594:	b2db      	uxtb	r3, r3
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	fa22 f303 	lsr.w	r3, r2, r3
 800a59c:	b2da      	uxtb	r2, r3
 800a59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a0:	701a      	strb	r2, [r3, #0]
      i++;
 800a5a2:	6a3b      	ldr	r3, [r7, #32]
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	623b      	str	r3, [r7, #32]
      pDest++;
 800a5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a5ae:	8bfb      	ldrh	r3, [r7, #30]
 800a5b0:	3b01      	subs	r3, #1
 800a5b2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a5b4:	8bfb      	ldrh	r3, [r7, #30]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d1ea      	bne.n	800a590 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	372c      	adds	r7, #44	; 0x2c
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr

0800a5c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b085      	sub	sp, #20
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	695b      	ldr	r3, [r3, #20]
 800a5d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	699b      	ldr	r3, [r3, #24]
 800a5da:	68fa      	ldr	r2, [r7, #12]
 800a5dc:	4013      	ands	r3, r2
 800a5de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3714      	adds	r7, #20
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr

0800a5ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a5ee:	b480      	push	{r7}
 800a5f0:	b083      	sub	sp, #12
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	f003 0301 	and.w	r3, r3, #1
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	370c      	adds	r7, #12
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr
	...

0800a60c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b085      	sub	sp, #20
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a614:	2300      	movs	r3, #0
 800a616:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	3301      	adds	r3, #1
 800a61c:	60fb      	str	r3, [r7, #12]
 800a61e:	4a13      	ldr	r2, [pc, #76]	; (800a66c <USB_CoreReset+0x60>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d901      	bls.n	800a628 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a624:	2303      	movs	r3, #3
 800a626:	e01a      	b.n	800a65e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	daf3      	bge.n	800a618 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a630:	2300      	movs	r3, #0
 800a632:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	691b      	ldr	r3, [r3, #16]
 800a638:	f043 0201 	orr.w	r2, r3, #1
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	3301      	adds	r3, #1
 800a644:	60fb      	str	r3, [r7, #12]
 800a646:	4a09      	ldr	r2, [pc, #36]	; (800a66c <USB_CoreReset+0x60>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d901      	bls.n	800a650 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e006      	b.n	800a65e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	f003 0301 	and.w	r3, r3, #1
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d0f1      	beq.n	800a640 <USB_CoreReset+0x34>

  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3714      	adds	r7, #20
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr
 800a66a:	bf00      	nop
 800a66c:	00030d40 	.word	0x00030d40

0800a670 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a670:	b084      	sub	sp, #16
 800a672:	b580      	push	{r7, lr}
 800a674:	b084      	sub	sp, #16
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
 800a67a:	f107 001c 	add.w	r0, r7, #28
 800a67e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a68c:	461a      	mov	r2, r3
 800a68e:	2300      	movs	r3, #0
 800a690:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a696:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ae:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d018      	beq.n	800a6f4 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	d10a      	bne.n	800a6de <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	68ba      	ldr	r2, [r7, #8]
 800a6d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6d6:	f043 0304 	orr.w	r3, r3, #4
 800a6da:	6013      	str	r3, [r2, #0]
 800a6dc:	e014      	b.n	800a708 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68ba      	ldr	r2, [r7, #8]
 800a6e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6ec:	f023 0304 	bic.w	r3, r3, #4
 800a6f0:	6013      	str	r3, [r2, #0]
 800a6f2:	e009      	b.n	800a708 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68ba      	ldr	r2, [r7, #8]
 800a6fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a702:	f023 0304 	bic.w	r3, r3, #4
 800a706:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a708:	2110      	movs	r1, #16
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f7ff fe82 	bl	800a414 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f7ff fea3 	bl	800a45c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a716:	2300      	movs	r3, #0
 800a718:	60fb      	str	r3, [r7, #12]
 800a71a:	e015      	b.n	800a748 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	015a      	lsls	r2, r3, #5
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	4413      	add	r3, r2
 800a724:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a728:	461a      	mov	r2, r3
 800a72a:	f04f 33ff 	mov.w	r3, #4294967295
 800a72e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	015a      	lsls	r2, r3, #5
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	4413      	add	r3, r2
 800a738:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a73c:	461a      	mov	r2, r3
 800a73e:	2300      	movs	r3, #0
 800a740:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	3301      	adds	r3, #1
 800a746:	60fb      	str	r3, [r7, #12]
 800a748:	6a3b      	ldr	r3, [r7, #32]
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d3e5      	bcc.n	800a71c <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f04f 32ff 	mov.w	r2, #4294967295
 800a75c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00b      	beq.n	800a782 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a770:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	4a13      	ldr	r2, [pc, #76]	; (800a7c4 <USB_HostInit+0x154>)
 800a776:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	4a13      	ldr	r2, [pc, #76]	; (800a7c8 <USB_HostInit+0x158>)
 800a77c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a780:	e009      	b.n	800a796 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2280      	movs	r2, #128	; 0x80
 800a786:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a10      	ldr	r2, [pc, #64]	; (800a7cc <USB_HostInit+0x15c>)
 800a78c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	4a0f      	ldr	r2, [pc, #60]	; (800a7d0 <USB_HostInit+0x160>)
 800a792:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d105      	bne.n	800a7a8 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	699b      	ldr	r3, [r3, #24]
 800a7a0:	f043 0210 	orr.w	r2, r3, #16
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	699a      	ldr	r2, [r3, #24]
 800a7ac:	4b09      	ldr	r3, [pc, #36]	; (800a7d4 <USB_HostInit+0x164>)
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a7c0:	b004      	add	sp, #16
 800a7c2:	4770      	bx	lr
 800a7c4:	01000200 	.word	0x01000200
 800a7c8:	00e00300 	.word	0x00e00300
 800a7cc:	00600080 	.word	0x00600080
 800a7d0:	004000e0 	.word	0x004000e0
 800a7d4:	a3200008 	.word	0xa3200008

0800a7d8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b085      	sub	sp, #20
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a7f6:	f023 0303 	bic.w	r3, r3, #3
 800a7fa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	78fb      	ldrb	r3, [r7, #3]
 800a806:	f003 0303 	and.w	r3, r3, #3
 800a80a:	68f9      	ldr	r1, [r7, #12]
 800a80c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a810:	4313      	orrs	r3, r2
 800a812:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a814:	78fb      	ldrb	r3, [r7, #3]
 800a816:	2b01      	cmp	r3, #1
 800a818:	d107      	bne.n	800a82a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a820:	461a      	mov	r2, r3
 800a822:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a826:	6053      	str	r3, [r2, #4]
 800a828:	e009      	b.n	800a83e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a82a:	78fb      	ldrb	r3, [r7, #3]
 800a82c:	2b02      	cmp	r3, #2
 800a82e:	d106      	bne.n	800a83e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a836:	461a      	mov	r2, r3
 800a838:	f241 7370 	movw	r3, #6000	; 0x1770
 800a83c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a83e:	2300      	movs	r3, #0
}
 800a840:	4618      	mov	r0, r3
 800a842:	3714      	adds	r7, #20
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b084      	sub	sp, #16
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a858:	2300      	movs	r3, #0
 800a85a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a86c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a876:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a87a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a87c:	2064      	movs	r0, #100	; 0x64
 800a87e:	f7f8 f8bd 	bl	80029fc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	68fa      	ldr	r2, [r7, #12]
 800a886:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a88a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a88e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a890:	200a      	movs	r0, #10
 800a892:	f7f8 f8b3 	bl	80029fc <HAL_Delay>

  return HAL_OK;
 800a896:	2300      	movs	r3, #0
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3710      	adds	r7, #16
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b085      	sub	sp, #20
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a8c4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d109      	bne.n	800a8e4 <USB_DriveVbus+0x44>
 800a8d0:	78fb      	ldrb	r3, [r7, #3]
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d106      	bne.n	800a8e4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a8de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a8e2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a8ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8ee:	d109      	bne.n	800a904 <USB_DriveVbus+0x64>
 800a8f0:	78fb      	ldrb	r3, [r7, #3]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d106      	bne.n	800a904 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	68fa      	ldr	r2, [r7, #12]
 800a8fa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a8fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a902:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a904:	2300      	movs	r3, #0
}
 800a906:	4618      	mov	r0, r3
 800a908:	3714      	adds	r7, #20
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr

0800a912 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a912:	b480      	push	{r7}
 800a914:	b085      	sub	sp, #20
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a91e:	2300      	movs	r3, #0
 800a920:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	0c5b      	lsrs	r3, r3, #17
 800a930:	f003 0303 	and.w	r3, r3, #3
}
 800a934:	4618      	mov	r0, r3
 800a936:	3714      	adds	r7, #20
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr

0800a940 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a940:	b480      	push	{r7}
 800a942:	b085      	sub	sp, #20
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	b29b      	uxth	r3, r3
}
 800a956:	4618      	mov	r0, r3
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
	...

0800a964 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b088      	sub	sp, #32
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	4608      	mov	r0, r1
 800a96e:	4611      	mov	r1, r2
 800a970:	461a      	mov	r2, r3
 800a972:	4603      	mov	r3, r0
 800a974:	70fb      	strb	r3, [r7, #3]
 800a976:	460b      	mov	r3, r1
 800a978:	70bb      	strb	r3, [r7, #2]
 800a97a:	4613      	mov	r3, r2
 800a97c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a97e:	2300      	movs	r3, #0
 800a980:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a986:	78fb      	ldrb	r3, [r7, #3]
 800a988:	015a      	lsls	r2, r3, #5
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	4413      	add	r3, r2
 800a98e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a992:	461a      	mov	r2, r3
 800a994:	f04f 33ff 	mov.w	r3, #4294967295
 800a998:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a99a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a99e:	2b03      	cmp	r3, #3
 800a9a0:	d87e      	bhi.n	800aaa0 <USB_HC_Init+0x13c>
 800a9a2:	a201      	add	r2, pc, #4	; (adr r2, 800a9a8 <USB_HC_Init+0x44>)
 800a9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a8:	0800a9b9 	.word	0x0800a9b9
 800a9ac:	0800aa63 	.word	0x0800aa63
 800a9b0:	0800a9b9 	.word	0x0800a9b9
 800a9b4:	0800aa25 	.word	0x0800aa25
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a9b8:	78fb      	ldrb	r3, [r7, #3]
 800a9ba:	015a      	lsls	r2, r3, #5
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	4413      	add	r3, r2
 800a9c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	f240 439d 	movw	r3, #1181	; 0x49d
 800a9ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a9cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	da10      	bge.n	800a9f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a9d4:	78fb      	ldrb	r3, [r7, #3]
 800a9d6:	015a      	lsls	r2, r3, #5
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	4413      	add	r3, r2
 800a9dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	78fa      	ldrb	r2, [r7, #3]
 800a9e4:	0151      	lsls	r1, r2, #5
 800a9e6:	693a      	ldr	r2, [r7, #16]
 800a9e8:	440a      	add	r2, r1
 800a9ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9f2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800a9f4:	e057      	b.n	800aaa6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d051      	beq.n	800aaa6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800aa02:	78fb      	ldrb	r3, [r7, #3]
 800aa04:	015a      	lsls	r2, r3, #5
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	4413      	add	r3, r2
 800aa0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa0e:	68db      	ldr	r3, [r3, #12]
 800aa10:	78fa      	ldrb	r2, [r7, #3]
 800aa12:	0151      	lsls	r1, r2, #5
 800aa14:	693a      	ldr	r2, [r7, #16]
 800aa16:	440a      	add	r2, r1
 800aa18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa1c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800aa20:	60d3      	str	r3, [r2, #12]
      break;
 800aa22:	e040      	b.n	800aaa6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800aa24:	78fb      	ldrb	r3, [r7, #3]
 800aa26:	015a      	lsls	r2, r3, #5
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	4413      	add	r3, r2
 800aa2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa30:	461a      	mov	r2, r3
 800aa32:	f240 639d 	movw	r3, #1693	; 0x69d
 800aa36:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800aa38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	da34      	bge.n	800aaaa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800aa40:	78fb      	ldrb	r3, [r7, #3]
 800aa42:	015a      	lsls	r2, r3, #5
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	4413      	add	r3, r2
 800aa48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	78fa      	ldrb	r2, [r7, #3]
 800aa50:	0151      	lsls	r1, r2, #5
 800aa52:	693a      	ldr	r2, [r7, #16]
 800aa54:	440a      	add	r2, r1
 800aa56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa5e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800aa60:	e023      	b.n	800aaaa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800aa62:	78fb      	ldrb	r3, [r7, #3]
 800aa64:	015a      	lsls	r2, r3, #5
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	4413      	add	r3, r2
 800aa6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa6e:	461a      	mov	r2, r3
 800aa70:	f240 2325 	movw	r3, #549	; 0x225
 800aa74:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800aa76:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	da17      	bge.n	800aaae <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800aa7e:	78fb      	ldrb	r3, [r7, #3]
 800aa80:	015a      	lsls	r2, r3, #5
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	4413      	add	r3, r2
 800aa86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa8a:	68db      	ldr	r3, [r3, #12]
 800aa8c:	78fa      	ldrb	r2, [r7, #3]
 800aa8e:	0151      	lsls	r1, r2, #5
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	440a      	add	r2, r1
 800aa94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa98:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800aa9c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800aa9e:	e006      	b.n	800aaae <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	77fb      	strb	r3, [r7, #31]
      break;
 800aaa4:	e004      	b.n	800aab0 <USB_HC_Init+0x14c>
      break;
 800aaa6:	bf00      	nop
 800aaa8:	e002      	b.n	800aab0 <USB_HC_Init+0x14c>
      break;
 800aaaa:	bf00      	nop
 800aaac:	e000      	b.n	800aab0 <USB_HC_Init+0x14c>
      break;
 800aaae:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aab6:	699a      	ldr	r2, [r3, #24]
 800aab8:	78fb      	ldrb	r3, [r7, #3]
 800aaba:	f003 030f 	and.w	r3, r3, #15
 800aabe:	2101      	movs	r1, #1
 800aac0:	fa01 f303 	lsl.w	r3, r1, r3
 800aac4:	6939      	ldr	r1, [r7, #16]
 800aac6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800aaca:	4313      	orrs	r3, r2
 800aacc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	699b      	ldr	r3, [r3, #24]
 800aad2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800aada:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	da03      	bge.n	800aaea <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800aae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aae6:	61bb      	str	r3, [r7, #24]
 800aae8:	e001      	b.n	800aaee <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800aaea:	2300      	movs	r3, #0
 800aaec:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f7ff ff0f 	bl	800a912 <USB_GetHostSpeed>
 800aaf4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800aaf6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800aafa:	2b02      	cmp	r3, #2
 800aafc:	d106      	bne.n	800ab0c <USB_HC_Init+0x1a8>
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	d003      	beq.n	800ab0c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800ab04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ab08:	617b      	str	r3, [r7, #20]
 800ab0a:	e001      	b.n	800ab10 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab10:	787b      	ldrb	r3, [r7, #1]
 800ab12:	059b      	lsls	r3, r3, #22
 800ab14:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ab18:	78bb      	ldrb	r3, [r7, #2]
 800ab1a:	02db      	lsls	r3, r3, #11
 800ab1c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab20:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ab22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ab26:	049b      	lsls	r3, r3, #18
 800ab28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ab2c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ab2e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800ab30:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ab34:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab3a:	78fb      	ldrb	r3, [r7, #3]
 800ab3c:	0159      	lsls	r1, r3, #5
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	440b      	add	r3, r1
 800ab42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab46:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab4c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800ab4e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ab52:	2b03      	cmp	r3, #3
 800ab54:	d10f      	bne.n	800ab76 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800ab56:	78fb      	ldrb	r3, [r7, #3]
 800ab58:	015a      	lsls	r2, r3, #5
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	78fa      	ldrb	r2, [r7, #3]
 800ab66:	0151      	lsls	r1, r2, #5
 800ab68:	693a      	ldr	r2, [r7, #16]
 800ab6a:	440a      	add	r2, r1
 800ab6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ab74:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800ab76:	7ffb      	ldrb	r3, [r7, #31]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3720      	adds	r7, #32
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b08c      	sub	sp, #48	; 0x30
 800ab84:	af02      	add	r7, sp, #8
 800ab86:	60f8      	str	r0, [r7, #12]
 800ab88:	60b9      	str	r1, [r7, #8]
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	785b      	ldrb	r3, [r3, #1]
 800ab96:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800ab98:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ab9c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d02d      	beq.n	800ac06 <USB_HC_StartXfer+0x86>
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	791b      	ldrb	r3, [r3, #4]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d129      	bne.n	800ac06 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800abb2:	79fb      	ldrb	r3, [r7, #7]
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d117      	bne.n	800abe8 <USB_HC_StartXfer+0x68>
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	79db      	ldrb	r3, [r3, #7]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d003      	beq.n	800abc8 <USB_HC_StartXfer+0x48>
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	79db      	ldrb	r3, [r3, #7]
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	d10f      	bne.n	800abe8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800abc8:	69fb      	ldr	r3, [r7, #28]
 800abca:	015a      	lsls	r2, r3, #5
 800abcc:	6a3b      	ldr	r3, [r7, #32]
 800abce:	4413      	add	r3, r2
 800abd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abd4:	68db      	ldr	r3, [r3, #12]
 800abd6:	69fa      	ldr	r2, [r7, #28]
 800abd8:	0151      	lsls	r1, r2, #5
 800abda:	6a3a      	ldr	r2, [r7, #32]
 800abdc:	440a      	add	r2, r1
 800abde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800abe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abe6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800abe8:	79fb      	ldrb	r3, [r7, #7]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d10b      	bne.n	800ac06 <USB_HC_StartXfer+0x86>
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	795b      	ldrb	r3, [r3, #5]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d107      	bne.n	800ac06 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	785b      	ldrb	r3, [r3, #1]
 800abfa:	4619      	mov	r1, r3
 800abfc:	68f8      	ldr	r0, [r7, #12]
 800abfe:	f000 fa2f 	bl	800b060 <USB_DoPing>
      return HAL_OK;
 800ac02:	2300      	movs	r3, #0
 800ac04:	e0f8      	b.n	800adf8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	695b      	ldr	r3, [r3, #20]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d018      	beq.n	800ac40 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	695b      	ldr	r3, [r3, #20]
 800ac12:	68ba      	ldr	r2, [r7, #8]
 800ac14:	8912      	ldrh	r2, [r2, #8]
 800ac16:	4413      	add	r3, r2
 800ac18:	3b01      	subs	r3, #1
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	8912      	ldrh	r2, [r2, #8]
 800ac1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac22:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800ac24:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ac26:	8b7b      	ldrh	r3, [r7, #26]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d90b      	bls.n	800ac44 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800ac2c:	8b7b      	ldrh	r3, [r7, #26]
 800ac2e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ac30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac32:	68ba      	ldr	r2, [r7, #8]
 800ac34:	8912      	ldrh	r2, [r2, #8]
 800ac36:	fb02 f203 	mul.w	r2, r2, r3
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	611a      	str	r2, [r3, #16]
 800ac3e:	e001      	b.n	800ac44 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800ac40:	2301      	movs	r3, #1
 800ac42:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	78db      	ldrb	r3, [r3, #3]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d007      	beq.n	800ac5c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ac4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	8912      	ldrh	r2, [r2, #8]
 800ac52:	fb02 f203 	mul.w	r2, r2, r3
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	611a      	str	r2, [r3, #16]
 800ac5a:	e003      	b.n	800ac64 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	695a      	ldr	r2, [r3, #20]
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	691b      	ldr	r3, [r3, #16]
 800ac68:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ac6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac6e:	04d9      	lsls	r1, r3, #19
 800ac70:	4b63      	ldr	r3, [pc, #396]	; (800ae00 <USB_HC_StartXfer+0x280>)
 800ac72:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac74:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	7a9b      	ldrb	r3, [r3, #10]
 800ac7a:	075b      	lsls	r3, r3, #29
 800ac7c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac80:	69f9      	ldr	r1, [r7, #28]
 800ac82:	0148      	lsls	r0, r1, #5
 800ac84:	6a39      	ldr	r1, [r7, #32]
 800ac86:	4401      	add	r1, r0
 800ac88:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ac8c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac8e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800ac90:	79fb      	ldrb	r3, [r7, #7]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d009      	beq.n	800acaa <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	68d9      	ldr	r1, [r3, #12]
 800ac9a:	69fb      	ldr	r3, [r7, #28]
 800ac9c:	015a      	lsls	r2, r3, #5
 800ac9e:	6a3b      	ldr	r3, [r7, #32]
 800aca0:	4413      	add	r3, r2
 800aca2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aca6:	460a      	mov	r2, r1
 800aca8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800acaa:	6a3b      	ldr	r3, [r7, #32]
 800acac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acb0:	689b      	ldr	r3, [r3, #8]
 800acb2:	f003 0301 	and.w	r3, r3, #1
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	bf0c      	ite	eq
 800acba:	2301      	moveq	r3, #1
 800acbc:	2300      	movne	r3, #0
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	015a      	lsls	r2, r3, #5
 800acc6:	6a3b      	ldr	r3, [r7, #32]
 800acc8:	4413      	add	r3, r2
 800acca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	69fa      	ldr	r2, [r7, #28]
 800acd2:	0151      	lsls	r1, r2, #5
 800acd4:	6a3a      	ldr	r2, [r7, #32]
 800acd6:	440a      	add	r2, r1
 800acd8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acdc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ace0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800ace2:	69fb      	ldr	r3, [r7, #28]
 800ace4:	015a      	lsls	r2, r3, #5
 800ace6:	6a3b      	ldr	r3, [r7, #32]
 800ace8:	4413      	add	r3, r2
 800acea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acee:	681a      	ldr	r2, [r3, #0]
 800acf0:	7e7b      	ldrb	r3, [r7, #25]
 800acf2:	075b      	lsls	r3, r3, #29
 800acf4:	69f9      	ldr	r1, [r7, #28]
 800acf6:	0148      	lsls	r0, r1, #5
 800acf8:	6a39      	ldr	r1, [r7, #32]
 800acfa:	4401      	add	r1, r0
 800acfc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800ad00:	4313      	orrs	r3, r2
 800ad02:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ad04:	69fb      	ldr	r3, [r7, #28]
 800ad06:	015a      	lsls	r2, r3, #5
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ad1a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	78db      	ldrb	r3, [r3, #3]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d004      	beq.n	800ad2e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad2a:	613b      	str	r3, [r7, #16]
 800ad2c:	e003      	b.n	800ad36 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad34:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad3c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ad3e:	69fb      	ldr	r3, [r7, #28]
 800ad40:	015a      	lsls	r2, r3, #5
 800ad42:	6a3b      	ldr	r3, [r7, #32]
 800ad44:	4413      	add	r3, r2
 800ad46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ad50:	79fb      	ldrb	r3, [r7, #7]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d001      	beq.n	800ad5a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800ad56:	2300      	movs	r3, #0
 800ad58:	e04e      	b.n	800adf8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	78db      	ldrb	r3, [r3, #3]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d149      	bne.n	800adf6 <USB_HC_StartXfer+0x276>
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	695b      	ldr	r3, [r3, #20]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d045      	beq.n	800adf6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	79db      	ldrb	r3, [r3, #7]
 800ad6e:	2b03      	cmp	r3, #3
 800ad70:	d830      	bhi.n	800add4 <USB_HC_StartXfer+0x254>
 800ad72:	a201      	add	r2, pc, #4	; (adr r2, 800ad78 <USB_HC_StartXfer+0x1f8>)
 800ad74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad78:	0800ad89 	.word	0x0800ad89
 800ad7c:	0800adad 	.word	0x0800adad
 800ad80:	0800ad89 	.word	0x0800ad89
 800ad84:	0800adad 	.word	0x0800adad
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	695b      	ldr	r3, [r3, #20]
 800ad8c:	3303      	adds	r3, #3
 800ad8e:	089b      	lsrs	r3, r3, #2
 800ad90:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ad92:	8afa      	ldrh	r2, [r7, #22]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d91c      	bls.n	800add8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	699b      	ldr	r3, [r3, #24]
 800ada2:	f043 0220 	orr.w	r2, r3, #32
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	619a      	str	r2, [r3, #24]
        }
        break;
 800adaa:	e015      	b.n	800add8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	695b      	ldr	r3, [r3, #20]
 800adb0:	3303      	adds	r3, #3
 800adb2:	089b      	lsrs	r3, r3, #2
 800adb4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800adb6:	8afa      	ldrh	r2, [r7, #22]
 800adb8:	6a3b      	ldr	r3, [r7, #32]
 800adba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800adbe:	691b      	ldr	r3, [r3, #16]
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d90a      	bls.n	800addc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	699b      	ldr	r3, [r3, #24]
 800adca:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	619a      	str	r2, [r3, #24]
        }
        break;
 800add2:	e003      	b.n	800addc <USB_HC_StartXfer+0x25c>

      default:
        break;
 800add4:	bf00      	nop
 800add6:	e002      	b.n	800adde <USB_HC_StartXfer+0x25e>
        break;
 800add8:	bf00      	nop
 800adda:	e000      	b.n	800adde <USB_HC_StartXfer+0x25e>
        break;
 800addc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	68d9      	ldr	r1, [r3, #12]
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	785a      	ldrb	r2, [r3, #1]
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	b29b      	uxth	r3, r3
 800adec:	2000      	movs	r0, #0
 800adee:	9000      	str	r0, [sp, #0]
 800adf0:	68f8      	ldr	r0, [r7, #12]
 800adf2:	f7ff fb53 	bl	800a49c <USB_WritePacket>
  }

  return HAL_OK;
 800adf6:	2300      	movs	r3, #0
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3728      	adds	r7, #40	; 0x28
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}
 800ae00:	1ff80000 	.word	0x1ff80000

0800ae04 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b085      	sub	sp, #20
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	b29b      	uxth	r3, r3
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3714      	adds	r7, #20
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae24:	4770      	bx	lr

0800ae26 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ae26:	b480      	push	{r7}
 800ae28:	b089      	sub	sp, #36	; 0x24
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	6078      	str	r0, [r7, #4]
 800ae2e:	460b      	mov	r3, r1
 800ae30:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800ae36:	78fb      	ldrb	r3, [r7, #3]
 800ae38:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	015a      	lsls	r2, r3, #5
 800ae42:	69bb      	ldr	r3, [r7, #24]
 800ae44:	4413      	add	r3, r2
 800ae46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	0c9b      	lsrs	r3, r3, #18
 800ae4e:	f003 0303 	and.w	r3, r3, #3
 800ae52:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	015a      	lsls	r2, r3, #5
 800ae58:	69bb      	ldr	r3, [r7, #24]
 800ae5a:	4413      	add	r3, r2
 800ae5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	0fdb      	lsrs	r3, r3, #31
 800ae64:	f003 0301 	and.w	r3, r3, #1
 800ae68:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	689b      	ldr	r3, [r3, #8]
 800ae6e:	f003 0320 	and.w	r3, r3, #32
 800ae72:	2b20      	cmp	r3, #32
 800ae74:	d104      	bne.n	800ae80 <USB_HC_Halt+0x5a>
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d101      	bne.n	800ae80 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	e0e8      	b.n	800b052 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d002      	beq.n	800ae8c <USB_HC_Halt+0x66>
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	2b02      	cmp	r3, #2
 800ae8a:	d173      	bne.n	800af74 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	015a      	lsls	r2, r3, #5
 800ae90:	69bb      	ldr	r3, [r7, #24]
 800ae92:	4413      	add	r3, r2
 800ae94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	0151      	lsls	r1, r2, #5
 800ae9e:	69ba      	ldr	r2, [r7, #24]
 800aea0:	440a      	add	r2, r1
 800aea2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aea6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aeaa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	689b      	ldr	r3, [r3, #8]
 800aeb0:	f003 0320 	and.w	r3, r3, #32
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f040 80cb 	bne.w	800b050 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aebe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d143      	bne.n	800af4e <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	015a      	lsls	r2, r3, #5
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	4413      	add	r3, r2
 800aece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	697a      	ldr	r2, [r7, #20]
 800aed6:	0151      	lsls	r1, r2, #5
 800aed8:	69ba      	ldr	r2, [r7, #24]
 800aeda:	440a      	add	r2, r1
 800aedc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aee0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aee4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	015a      	lsls	r2, r3, #5
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	4413      	add	r3, r2
 800aeee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	697a      	ldr	r2, [r7, #20]
 800aef6:	0151      	lsls	r1, r2, #5
 800aef8:	69ba      	ldr	r2, [r7, #24]
 800aefa:	440a      	add	r2, r1
 800aefc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af04:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	015a      	lsls	r2, r3, #5
 800af0a:	69bb      	ldr	r3, [r7, #24]
 800af0c:	4413      	add	r3, r2
 800af0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	697a      	ldr	r2, [r7, #20]
 800af16:	0151      	lsls	r1, r2, #5
 800af18:	69ba      	ldr	r2, [r7, #24]
 800af1a:	440a      	add	r2, r1
 800af1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800af24:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800af26:	69fb      	ldr	r3, [r7, #28]
 800af28:	3301      	adds	r3, #1
 800af2a:	61fb      	str	r3, [r7, #28]
 800af2c:	69fb      	ldr	r3, [r7, #28]
 800af2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af32:	d81d      	bhi.n	800af70 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	015a      	lsls	r2, r3, #5
 800af38:	69bb      	ldr	r3, [r7, #24]
 800af3a:	4413      	add	r3, r2
 800af3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af4a:	d0ec      	beq.n	800af26 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800af4c:	e080      	b.n	800b050 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	015a      	lsls	r2, r3, #5
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	4413      	add	r3, r2
 800af56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	697a      	ldr	r2, [r7, #20]
 800af5e:	0151      	lsls	r1, r2, #5
 800af60:	69ba      	ldr	r2, [r7, #24]
 800af62:	440a      	add	r2, r1
 800af64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af6c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800af6e:	e06f      	b.n	800b050 <USB_HC_Halt+0x22a>
            break;
 800af70:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800af72:	e06d      	b.n	800b050 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	015a      	lsls	r2, r3, #5
 800af78:	69bb      	ldr	r3, [r7, #24]
 800af7a:	4413      	add	r3, r2
 800af7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	697a      	ldr	r2, [r7, #20]
 800af84:	0151      	lsls	r1, r2, #5
 800af86:	69ba      	ldr	r2, [r7, #24]
 800af88:	440a      	add	r2, r1
 800af8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800af92:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800af94:	69bb      	ldr	r3, [r7, #24]
 800af96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af9a:	691b      	ldr	r3, [r3, #16]
 800af9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d143      	bne.n	800b02c <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	015a      	lsls	r2, r3, #5
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	4413      	add	r3, r2
 800afac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	697a      	ldr	r2, [r7, #20]
 800afb4:	0151      	lsls	r1, r2, #5
 800afb6:	69ba      	ldr	r2, [r7, #24]
 800afb8:	440a      	add	r2, r1
 800afba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800afbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800afc2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	015a      	lsls	r2, r3, #5
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	4413      	add	r3, r2
 800afcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	697a      	ldr	r2, [r7, #20]
 800afd4:	0151      	lsls	r1, r2, #5
 800afd6:	69ba      	ldr	r2, [r7, #24]
 800afd8:	440a      	add	r2, r1
 800afda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800afde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800afe2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	015a      	lsls	r2, r3, #5
 800afe8:	69bb      	ldr	r3, [r7, #24]
 800afea:	4413      	add	r3, r2
 800afec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	697a      	ldr	r2, [r7, #20]
 800aff4:	0151      	lsls	r1, r2, #5
 800aff6:	69ba      	ldr	r2, [r7, #24]
 800aff8:	440a      	add	r2, r1
 800affa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800affe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b002:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b004:	69fb      	ldr	r3, [r7, #28]
 800b006:	3301      	adds	r3, #1
 800b008:	61fb      	str	r3, [r7, #28]
 800b00a:	69fb      	ldr	r3, [r7, #28]
 800b00c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b010:	d81d      	bhi.n	800b04e <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	015a      	lsls	r2, r3, #5
 800b016:	69bb      	ldr	r3, [r7, #24]
 800b018:	4413      	add	r3, r2
 800b01a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b024:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b028:	d0ec      	beq.n	800b004 <USB_HC_Halt+0x1de>
 800b02a:	e011      	b.n	800b050 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	015a      	lsls	r2, r3, #5
 800b030:	69bb      	ldr	r3, [r7, #24]
 800b032:	4413      	add	r3, r2
 800b034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	697a      	ldr	r2, [r7, #20]
 800b03c:	0151      	lsls	r1, r2, #5
 800b03e:	69ba      	ldr	r2, [r7, #24]
 800b040:	440a      	add	r2, r1
 800b042:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b046:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b04a:	6013      	str	r3, [r2, #0]
 800b04c:	e000      	b.n	800b050 <USB_HC_Halt+0x22a>
          break;
 800b04e:	bf00      	nop
    }
  }

  return HAL_OK;
 800b050:	2300      	movs	r3, #0
}
 800b052:	4618      	mov	r0, r3
 800b054:	3724      	adds	r7, #36	; 0x24
 800b056:	46bd      	mov	sp, r7
 800b058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05c:	4770      	bx	lr
	...

0800b060 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b060:	b480      	push	{r7}
 800b062:	b087      	sub	sp, #28
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	460b      	mov	r3, r1
 800b06a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b070:	78fb      	ldrb	r3, [r7, #3]
 800b072:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b074:	2301      	movs	r3, #1
 800b076:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	04da      	lsls	r2, r3, #19
 800b07c:	4b15      	ldr	r3, [pc, #84]	; (800b0d4 <USB_DoPing+0x74>)
 800b07e:	4013      	ands	r3, r2
 800b080:	693a      	ldr	r2, [r7, #16]
 800b082:	0151      	lsls	r1, r2, #5
 800b084:	697a      	ldr	r2, [r7, #20]
 800b086:	440a      	add	r2, r1
 800b088:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b08c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b090:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	015a      	lsls	r2, r3, #5
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	4413      	add	r3, r2
 800b09a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b0a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b0b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	015a      	lsls	r2, r3, #5
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	4413      	add	r3, r2
 800b0ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0be:	461a      	mov	r2, r3
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b0c4:	2300      	movs	r3, #0
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	371c      	adds	r7, #28
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	1ff80000 	.word	0x1ff80000

0800b0d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b086      	sub	sp, #24
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7ff f935 	bl	800a358 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b0ee:	2110      	movs	r1, #16
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7ff f98f 	bl	800a414 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f7ff f9b0 	bl	800a45c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	613b      	str	r3, [r7, #16]
 800b100:	e01f      	b.n	800b142 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	015a      	lsls	r2, r3, #5
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	4413      	add	r3, r2
 800b10a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b118:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b120:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b128:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	015a      	lsls	r2, r3, #5
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	4413      	add	r3, r2
 800b132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b136:	461a      	mov	r2, r3
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	3301      	adds	r3, #1
 800b140:	613b      	str	r3, [r7, #16]
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	2b0f      	cmp	r3, #15
 800b146:	d9dc      	bls.n	800b102 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b148:	2300      	movs	r3, #0
 800b14a:	613b      	str	r3, [r7, #16]
 800b14c:	e034      	b.n	800b1b8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	015a      	lsls	r2, r3, #5
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	4413      	add	r3, r2
 800b156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b164:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b16c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b174:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	015a      	lsls	r2, r3, #5
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	4413      	add	r3, r2
 800b17e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b182:	461a      	mov	r2, r3
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	3301      	adds	r3, #1
 800b18c:	617b      	str	r3, [r7, #20]
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b194:	d80c      	bhi.n	800b1b0 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	015a      	lsls	r2, r3, #5
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	4413      	add	r3, r2
 800b19e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b1a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b1ac:	d0ec      	beq.n	800b188 <USB_StopHost+0xb0>
 800b1ae:	e000      	b.n	800b1b2 <USB_StopHost+0xda>
        break;
 800b1b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	613b      	str	r3, [r7, #16]
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	2b0f      	cmp	r3, #15
 800b1bc:	d9c7      	bls.n	800b14e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b1c4:	461a      	mov	r2, r3
 800b1c6:	f04f 33ff 	mov.w	r3, #4294967295
 800b1ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b1d2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f7ff f8ae 	bl	800a336 <USB_EnableGlobalInt>

  return HAL_OK;
 800b1da:	2300      	movs	r3, #0
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800b1e8:	4904      	ldr	r1, [pc, #16]	; (800b1fc <MX_FATFS_Init+0x18>)
 800b1ea:	4805      	ldr	r0, [pc, #20]	; (800b200 <MX_FATFS_Init+0x1c>)
 800b1ec:	f006 fcdc 	bl	8011ba8 <FATFS_LinkDriver>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	4b03      	ldr	r3, [pc, #12]	; (800b204 <MX_FATFS_Init+0x20>)
 800b1f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b1f8:	bf00      	nop
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	2000b3bc 	.word	0x2000b3bc
 800b200:	080976c0 	.word	0x080976c0
 800b204:	2000d424 	.word	0x2000d424

0800b208 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b208:	b480      	push	{r7}
 800b20a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b20c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b20e:	4618      	mov	r0, r3
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	4603      	mov	r3, r0
 800b220:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800b222:	2300      	movs	r3, #0
}
 800b224:	4618      	mov	r0, r3
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	4603      	mov	r3, r0
 800b238:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800b23a:	2301      	movs	r3, #1
 800b23c:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800b23e:	79fb      	ldrb	r3, [r7, #7]
 800b240:	4619      	mov	r1, r3
 800b242:	4808      	ldr	r0, [pc, #32]	; (800b264 <USBH_status+0x34>)
 800b244:	f001 fc6a 	bl	800cb1c <USBH_MSC_UnitIsReady>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d002      	beq.n	800b254 <USBH_status+0x24>
  {
    res = RES_OK;
 800b24e:	2300      	movs	r3, #0
 800b250:	73fb      	strb	r3, [r7, #15]
 800b252:	e001      	b.n	800b258 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800b254:	2301      	movs	r3, #1
 800b256:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b258:	7bfb      	ldrb	r3, [r7, #15]
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	2001d584 	.word	0x2001d584

0800b268 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b094      	sub	sp, #80	; 0x50
 800b26c:	af02      	add	r7, sp, #8
 800b26e:	60b9      	str	r1, [r7, #8]
 800b270:	607a      	str	r2, [r7, #4]
 800b272:	603b      	str	r3, [r7, #0]
 800b274:	4603      	mov	r3, r0
 800b276:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b278:	2301      	movs	r3, #1
 800b27a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800b27e:	7bf9      	ldrb	r1, [r7, #15]
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	9300      	str	r3, [sp, #0]
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	4818      	ldr	r0, [pc, #96]	; (800b2ec <USBH_read+0x84>)
 800b28a:	f001 fc91 	bl	800cbb0 <USBH_MSC_Read>
 800b28e:	4603      	mov	r3, r0
 800b290:	2b00      	cmp	r3, #0
 800b292:	d103      	bne.n	800b29c <USBH_read+0x34>
  {
    res = RES_OK;
 800b294:	2300      	movs	r3, #0
 800b296:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b29a:	e020      	b.n	800b2de <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800b29c:	f107 0210 	add.w	r2, r7, #16
 800b2a0:	7bfb      	ldrb	r3, [r7, #15]
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	4811      	ldr	r0, [pc, #68]	; (800b2ec <USBH_read+0x84>)
 800b2a6:	f001 fc5f 	bl	800cb68 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800b2aa:	7f7b      	ldrb	r3, [r7, #29]
 800b2ac:	2b3a      	cmp	r3, #58	; 0x3a
 800b2ae:	d005      	beq.n	800b2bc <USBH_read+0x54>
 800b2b0:	2b3a      	cmp	r3, #58	; 0x3a
 800b2b2:	dc10      	bgt.n	800b2d6 <USBH_read+0x6e>
 800b2b4:	2b04      	cmp	r3, #4
 800b2b6:	d001      	beq.n	800b2bc <USBH_read+0x54>
 800b2b8:	2b28      	cmp	r3, #40	; 0x28
 800b2ba:	d10c      	bne.n	800b2d6 <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 800b2bc:	480c      	ldr	r0, [pc, #48]	; (800b2f0 <USBH_read+0x88>)
 800b2be:	f011 fc05 	bl	801cacc <iprintf>
 800b2c2:	480c      	ldr	r0, [pc, #48]	; (800b2f4 <USBH_read+0x8c>)
 800b2c4:	f011 fc02 	bl	801cacc <iprintf>
 800b2c8:	200a      	movs	r0, #10
 800b2ca:	f011 fc17 	bl	801cafc <putchar>
      res = RES_NOTRDY;
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b2d4:	e003      	b.n	800b2de <USBH_read+0x76>

    default:
      res = RES_ERROR;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b2dc:	bf00      	nop
    }
  }

  return res;
 800b2de:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3748      	adds	r7, #72	; 0x48
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
 800b2ea:	bf00      	nop
 800b2ec:	2001d584 	.word	0x2001d584
 800b2f0:	0801dc80 	.word	0x0801dc80
 800b2f4:	0801dc88 	.word	0x0801dc88

0800b2f8 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b094      	sub	sp, #80	; 0x50
 800b2fc:	af02      	add	r7, sp, #8
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	607a      	str	r2, [r7, #4]
 800b302:	603b      	str	r3, [r7, #0]
 800b304:	4603      	mov	r3, r0
 800b306:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b308:	2301      	movs	r3, #1
 800b30a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800b30e:	7bf9      	ldrb	r1, [r7, #15]
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	9300      	str	r3, [sp, #0]
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	687a      	ldr	r2, [r7, #4]
 800b318:	4820      	ldr	r0, [pc, #128]	; (800b39c <USBH_write+0xa4>)
 800b31a:	f001 fcb2 	bl	800cc82 <USBH_MSC_Write>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d103      	bne.n	800b32c <USBH_write+0x34>
  {
    res = RES_OK;
 800b324:	2300      	movs	r3, #0
 800b326:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b32a:	e031      	b.n	800b390 <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800b32c:	f107 0210 	add.w	r2, r7, #16
 800b330:	7bfb      	ldrb	r3, [r7, #15]
 800b332:	4619      	mov	r1, r3
 800b334:	4819      	ldr	r0, [pc, #100]	; (800b39c <USBH_write+0xa4>)
 800b336:	f001 fc17 	bl	800cb68 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800b33a:	7f7b      	ldrb	r3, [r7, #29]
 800b33c:	2b3a      	cmp	r3, #58	; 0x3a
 800b33e:	d016      	beq.n	800b36e <USBH_write+0x76>
 800b340:	2b3a      	cmp	r3, #58	; 0x3a
 800b342:	dc21      	bgt.n	800b388 <USBH_write+0x90>
 800b344:	2b28      	cmp	r3, #40	; 0x28
 800b346:	d012      	beq.n	800b36e <USBH_write+0x76>
 800b348:	2b28      	cmp	r3, #40	; 0x28
 800b34a:	dc1d      	bgt.n	800b388 <USBH_write+0x90>
 800b34c:	2b04      	cmp	r3, #4
 800b34e:	d00e      	beq.n	800b36e <USBH_write+0x76>
 800b350:	2b27      	cmp	r3, #39	; 0x27
 800b352:	d119      	bne.n	800b388 <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 800b354:	4812      	ldr	r0, [pc, #72]	; (800b3a0 <USBH_write+0xa8>)
 800b356:	f011 fbb9 	bl	801cacc <iprintf>
 800b35a:	4812      	ldr	r0, [pc, #72]	; (800b3a4 <USBH_write+0xac>)
 800b35c:	f011 fbb6 	bl	801cacc <iprintf>
 800b360:	200a      	movs	r0, #10
 800b362:	f011 fbcb 	bl	801cafc <putchar>
      res = RES_WRPRT;
 800b366:	2302      	movs	r3, #2
 800b368:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b36c:	e010      	b.n	800b390 <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 800b36e:	480c      	ldr	r0, [pc, #48]	; (800b3a0 <USBH_write+0xa8>)
 800b370:	f011 fbac 	bl	801cacc <iprintf>
 800b374:	480c      	ldr	r0, [pc, #48]	; (800b3a8 <USBH_write+0xb0>)
 800b376:	f011 fba9 	bl	801cacc <iprintf>
 800b37a:	200a      	movs	r0, #10
 800b37c:	f011 fbbe 	bl	801cafc <putchar>
      res = RES_NOTRDY;
 800b380:	2303      	movs	r3, #3
 800b382:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b386:	e003      	b.n	800b390 <USBH_write+0x98>

    default:
      res = RES_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b38e:	bf00      	nop
    }
  }

  return res;
 800b390:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b394:	4618      	mov	r0, r3
 800b396:	3748      	adds	r7, #72	; 0x48
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}
 800b39c:	2001d584 	.word	0x2001d584
 800b3a0:	0801dc80 	.word	0x0801dc80
 800b3a4:	0801dca0 	.word	0x0801dca0
 800b3a8:	0801dc88 	.word	0x0801dc88

0800b3ac <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b090      	sub	sp, #64	; 0x40
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	603a      	str	r2, [r7, #0]
 800b3b6:	71fb      	strb	r3, [r7, #7]
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800b3c2:	79bb      	ldrb	r3, [r7, #6]
 800b3c4:	2b03      	cmp	r3, #3
 800b3c6:	d852      	bhi.n	800b46e <USBH_ioctl+0xc2>
 800b3c8:	a201      	add	r2, pc, #4	; (adr r2, 800b3d0 <USBH_ioctl+0x24>)
 800b3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ce:	bf00      	nop
 800b3d0:	0800b3e1 	.word	0x0800b3e1
 800b3d4:	0800b3e9 	.word	0x0800b3e9
 800b3d8:	0800b413 	.word	0x0800b413
 800b3dc:	0800b43f 	.word	0x0800b43f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b3e6:	e045      	b.n	800b474 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b3e8:	f107 0208 	add.w	r2, r7, #8
 800b3ec:	79fb      	ldrb	r3, [r7, #7]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	4823      	ldr	r0, [pc, #140]	; (800b480 <USBH_ioctl+0xd4>)
 800b3f2:	f001 fbb9 	bl	800cb68 <USBH_MSC_GetLUNInfo>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d106      	bne.n	800b40a <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b402:	2300      	movs	r3, #0
 800b404:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b408:	e034      	b.n	800b474 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b40a:	2301      	movs	r3, #1
 800b40c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b410:	e030      	b.n	800b474 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b412:	f107 0208 	add.w	r2, r7, #8
 800b416:	79fb      	ldrb	r3, [r7, #7]
 800b418:	4619      	mov	r1, r3
 800b41a:	4819      	ldr	r0, [pc, #100]	; (800b480 <USBH_ioctl+0xd4>)
 800b41c:	f001 fba4 	bl	800cb68 <USBH_MSC_GetLUNInfo>
 800b420:	4603      	mov	r3, r0
 800b422:	2b00      	cmp	r3, #0
 800b424:	d107      	bne.n	800b436 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800b426:	8a3b      	ldrh	r3, [r7, #16]
 800b428:	461a      	mov	r2, r3
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b42e:	2300      	movs	r3, #0
 800b430:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b434:	e01e      	b.n	800b474 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b436:	2301      	movs	r3, #1
 800b438:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b43c:	e01a      	b.n	800b474 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b43e:	f107 0208 	add.w	r2, r7, #8
 800b442:	79fb      	ldrb	r3, [r7, #7]
 800b444:	4619      	mov	r1, r3
 800b446:	480e      	ldr	r0, [pc, #56]	; (800b480 <USBH_ioctl+0xd4>)
 800b448:	f001 fb8e 	bl	800cb68 <USBH_MSC_GetLUNInfo>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d109      	bne.n	800b466 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800b452:	8a3b      	ldrh	r3, [r7, #16]
 800b454:	0a5b      	lsrs	r3, r3, #9
 800b456:	b29b      	uxth	r3, r3
 800b458:	461a      	mov	r2, r3
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b45e:	2300      	movs	r3, #0
 800b460:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b464:	e006      	b.n	800b474 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b466:	2301      	movs	r3, #1
 800b468:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b46c:	e002      	b.n	800b474 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800b46e:	2304      	movs	r3, #4
 800b470:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800b474:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3740      	adds	r7, #64	; 0x40
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}
 800b480:	2001d584 	.word	0x2001d584

0800b484 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b084      	sub	sp, #16
 800b488:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800b48a:	4b8d      	ldr	r3, [pc, #564]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b48c:	22c0      	movs	r2, #192	; 0xc0
 800b48e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800b490:	4b8b      	ldr	r3, [pc, #556]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b492:	22a8      	movs	r2, #168	; 0xa8
 800b494:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800b496:	4b8a      	ldr	r3, [pc, #552]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b498:	2201      	movs	r2, #1
 800b49a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 200;
 800b49c:	4b88      	ldr	r3, [pc, #544]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b49e:	22c8      	movs	r2, #200	; 0xc8
 800b4a0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800b4a2:	4b88      	ldr	r3, [pc, #544]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b4a4:	22ff      	movs	r2, #255	; 0xff
 800b4a6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800b4a8:	4b86      	ldr	r3, [pc, #536]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b4aa:	22ff      	movs	r2, #255	; 0xff
 800b4ac:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800b4ae:	4b85      	ldr	r3, [pc, #532]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b4b0:	22ff      	movs	r2, #255	; 0xff
 800b4b2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800b4b4:	4b83      	ldr	r3, [pc, #524]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800b4ba:	4b83      	ldr	r3, [pc, #524]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b4bc:	22c0      	movs	r2, #192	; 0xc0
 800b4be:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800b4c0:	4b81      	ldr	r3, [pc, #516]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b4c2:	22a8      	movs	r2, #168	; 0xa8
 800b4c4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800b4c6:	4b80      	ldr	r3, [pc, #512]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800b4cc:	4b7e      	ldr	r3, [pc, #504]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800b4d2:	f006 fba6 	bl	8011c22 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800b4d6:	4b7a      	ldr	r3, [pc, #488]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	061a      	lsls	r2, r3, #24
 800b4dc:	4b78      	ldr	r3, [pc, #480]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b4de:	785b      	ldrb	r3, [r3, #1]
 800b4e0:	041b      	lsls	r3, r3, #16
 800b4e2:	431a      	orrs	r2, r3
 800b4e4:	4b76      	ldr	r3, [pc, #472]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b4e6:	789b      	ldrb	r3, [r3, #2]
 800b4e8:	021b      	lsls	r3, r3, #8
 800b4ea:	4313      	orrs	r3, r2
 800b4ec:	4a74      	ldr	r2, [pc, #464]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b4ee:	78d2      	ldrb	r2, [r2, #3]
 800b4f0:	4313      	orrs	r3, r2
 800b4f2:	061a      	lsls	r2, r3, #24
 800b4f4:	4b72      	ldr	r3, [pc, #456]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b4f6:	781b      	ldrb	r3, [r3, #0]
 800b4f8:	0619      	lsls	r1, r3, #24
 800b4fa:	4b71      	ldr	r3, [pc, #452]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b4fc:	785b      	ldrb	r3, [r3, #1]
 800b4fe:	041b      	lsls	r3, r3, #16
 800b500:	4319      	orrs	r1, r3
 800b502:	4b6f      	ldr	r3, [pc, #444]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b504:	789b      	ldrb	r3, [r3, #2]
 800b506:	021b      	lsls	r3, r3, #8
 800b508:	430b      	orrs	r3, r1
 800b50a:	496d      	ldr	r1, [pc, #436]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b50c:	78c9      	ldrb	r1, [r1, #3]
 800b50e:	430b      	orrs	r3, r1
 800b510:	021b      	lsls	r3, r3, #8
 800b512:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b516:	431a      	orrs	r2, r3
 800b518:	4b69      	ldr	r3, [pc, #420]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	0619      	lsls	r1, r3, #24
 800b51e:	4b68      	ldr	r3, [pc, #416]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b520:	785b      	ldrb	r3, [r3, #1]
 800b522:	041b      	lsls	r3, r3, #16
 800b524:	4319      	orrs	r1, r3
 800b526:	4b66      	ldr	r3, [pc, #408]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b528:	789b      	ldrb	r3, [r3, #2]
 800b52a:	021b      	lsls	r3, r3, #8
 800b52c:	430b      	orrs	r3, r1
 800b52e:	4964      	ldr	r1, [pc, #400]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b530:	78c9      	ldrb	r1, [r1, #3]
 800b532:	430b      	orrs	r3, r1
 800b534:	0a1b      	lsrs	r3, r3, #8
 800b536:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b53a:	431a      	orrs	r2, r3
 800b53c:	4b60      	ldr	r3, [pc, #384]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	0619      	lsls	r1, r3, #24
 800b542:	4b5f      	ldr	r3, [pc, #380]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b544:	785b      	ldrb	r3, [r3, #1]
 800b546:	041b      	lsls	r3, r3, #16
 800b548:	4319      	orrs	r1, r3
 800b54a:	4b5d      	ldr	r3, [pc, #372]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b54c:	789b      	ldrb	r3, [r3, #2]
 800b54e:	021b      	lsls	r3, r3, #8
 800b550:	430b      	orrs	r3, r1
 800b552:	495b      	ldr	r1, [pc, #364]	; (800b6c0 <MX_LWIP_Init+0x23c>)
 800b554:	78c9      	ldrb	r1, [r1, #3]
 800b556:	430b      	orrs	r3, r1
 800b558:	0e1b      	lsrs	r3, r3, #24
 800b55a:	4313      	orrs	r3, r2
 800b55c:	4a5b      	ldr	r2, [pc, #364]	; (800b6cc <MX_LWIP_Init+0x248>)
 800b55e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800b560:	4b58      	ldr	r3, [pc, #352]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b562:	781b      	ldrb	r3, [r3, #0]
 800b564:	061a      	lsls	r2, r3, #24
 800b566:	4b57      	ldr	r3, [pc, #348]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b568:	785b      	ldrb	r3, [r3, #1]
 800b56a:	041b      	lsls	r3, r3, #16
 800b56c:	431a      	orrs	r2, r3
 800b56e:	4b55      	ldr	r3, [pc, #340]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b570:	789b      	ldrb	r3, [r3, #2]
 800b572:	021b      	lsls	r3, r3, #8
 800b574:	4313      	orrs	r3, r2
 800b576:	4a53      	ldr	r2, [pc, #332]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b578:	78d2      	ldrb	r2, [r2, #3]
 800b57a:	4313      	orrs	r3, r2
 800b57c:	061a      	lsls	r2, r3, #24
 800b57e:	4b51      	ldr	r3, [pc, #324]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	0619      	lsls	r1, r3, #24
 800b584:	4b4f      	ldr	r3, [pc, #316]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b586:	785b      	ldrb	r3, [r3, #1]
 800b588:	041b      	lsls	r3, r3, #16
 800b58a:	4319      	orrs	r1, r3
 800b58c:	4b4d      	ldr	r3, [pc, #308]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b58e:	789b      	ldrb	r3, [r3, #2]
 800b590:	021b      	lsls	r3, r3, #8
 800b592:	430b      	orrs	r3, r1
 800b594:	494b      	ldr	r1, [pc, #300]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b596:	78c9      	ldrb	r1, [r1, #3]
 800b598:	430b      	orrs	r3, r1
 800b59a:	021b      	lsls	r3, r3, #8
 800b59c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b5a0:	431a      	orrs	r2, r3
 800b5a2:	4b48      	ldr	r3, [pc, #288]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	0619      	lsls	r1, r3, #24
 800b5a8:	4b46      	ldr	r3, [pc, #280]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5aa:	785b      	ldrb	r3, [r3, #1]
 800b5ac:	041b      	lsls	r3, r3, #16
 800b5ae:	4319      	orrs	r1, r3
 800b5b0:	4b44      	ldr	r3, [pc, #272]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5b2:	789b      	ldrb	r3, [r3, #2]
 800b5b4:	021b      	lsls	r3, r3, #8
 800b5b6:	430b      	orrs	r3, r1
 800b5b8:	4942      	ldr	r1, [pc, #264]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5ba:	78c9      	ldrb	r1, [r1, #3]
 800b5bc:	430b      	orrs	r3, r1
 800b5be:	0a1b      	lsrs	r3, r3, #8
 800b5c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b5c4:	431a      	orrs	r2, r3
 800b5c6:	4b3f      	ldr	r3, [pc, #252]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	0619      	lsls	r1, r3, #24
 800b5cc:	4b3d      	ldr	r3, [pc, #244]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5ce:	785b      	ldrb	r3, [r3, #1]
 800b5d0:	041b      	lsls	r3, r3, #16
 800b5d2:	4319      	orrs	r1, r3
 800b5d4:	4b3b      	ldr	r3, [pc, #236]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5d6:	789b      	ldrb	r3, [r3, #2]
 800b5d8:	021b      	lsls	r3, r3, #8
 800b5da:	430b      	orrs	r3, r1
 800b5dc:	4939      	ldr	r1, [pc, #228]	; (800b6c4 <MX_LWIP_Init+0x240>)
 800b5de:	78c9      	ldrb	r1, [r1, #3]
 800b5e0:	430b      	orrs	r3, r1
 800b5e2:	0e1b      	lsrs	r3, r3, #24
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	4a3a      	ldr	r2, [pc, #232]	; (800b6d0 <MX_LWIP_Init+0x24c>)
 800b5e8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b5ea:	4b37      	ldr	r3, [pc, #220]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b5ec:	781b      	ldrb	r3, [r3, #0]
 800b5ee:	061a      	lsls	r2, r3, #24
 800b5f0:	4b35      	ldr	r3, [pc, #212]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b5f2:	785b      	ldrb	r3, [r3, #1]
 800b5f4:	041b      	lsls	r3, r3, #16
 800b5f6:	431a      	orrs	r2, r3
 800b5f8:	4b33      	ldr	r3, [pc, #204]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b5fa:	789b      	ldrb	r3, [r3, #2]
 800b5fc:	021b      	lsls	r3, r3, #8
 800b5fe:	4313      	orrs	r3, r2
 800b600:	4a31      	ldr	r2, [pc, #196]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b602:	78d2      	ldrb	r2, [r2, #3]
 800b604:	4313      	orrs	r3, r2
 800b606:	061a      	lsls	r2, r3, #24
 800b608:	4b2f      	ldr	r3, [pc, #188]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	0619      	lsls	r1, r3, #24
 800b60e:	4b2e      	ldr	r3, [pc, #184]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b610:	785b      	ldrb	r3, [r3, #1]
 800b612:	041b      	lsls	r3, r3, #16
 800b614:	4319      	orrs	r1, r3
 800b616:	4b2c      	ldr	r3, [pc, #176]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b618:	789b      	ldrb	r3, [r3, #2]
 800b61a:	021b      	lsls	r3, r3, #8
 800b61c:	430b      	orrs	r3, r1
 800b61e:	492a      	ldr	r1, [pc, #168]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b620:	78c9      	ldrb	r1, [r1, #3]
 800b622:	430b      	orrs	r3, r1
 800b624:	021b      	lsls	r3, r3, #8
 800b626:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b62a:	431a      	orrs	r2, r3
 800b62c:	4b26      	ldr	r3, [pc, #152]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	0619      	lsls	r1, r3, #24
 800b632:	4b25      	ldr	r3, [pc, #148]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b634:	785b      	ldrb	r3, [r3, #1]
 800b636:	041b      	lsls	r3, r3, #16
 800b638:	4319      	orrs	r1, r3
 800b63a:	4b23      	ldr	r3, [pc, #140]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b63c:	789b      	ldrb	r3, [r3, #2]
 800b63e:	021b      	lsls	r3, r3, #8
 800b640:	430b      	orrs	r3, r1
 800b642:	4921      	ldr	r1, [pc, #132]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b644:	78c9      	ldrb	r1, [r1, #3]
 800b646:	430b      	orrs	r3, r1
 800b648:	0a1b      	lsrs	r3, r3, #8
 800b64a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b64e:	431a      	orrs	r2, r3
 800b650:	4b1d      	ldr	r3, [pc, #116]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	0619      	lsls	r1, r3, #24
 800b656:	4b1c      	ldr	r3, [pc, #112]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b658:	785b      	ldrb	r3, [r3, #1]
 800b65a:	041b      	lsls	r3, r3, #16
 800b65c:	4319      	orrs	r1, r3
 800b65e:	4b1a      	ldr	r3, [pc, #104]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b660:	789b      	ldrb	r3, [r3, #2]
 800b662:	021b      	lsls	r3, r3, #8
 800b664:	430b      	orrs	r3, r1
 800b666:	4918      	ldr	r1, [pc, #96]	; (800b6c8 <MX_LWIP_Init+0x244>)
 800b668:	78c9      	ldrb	r1, [r1, #3]
 800b66a:	430b      	orrs	r3, r1
 800b66c:	0e1b      	lsrs	r3, r3, #24
 800b66e:	4313      	orrs	r3, r2
 800b670:	4a18      	ldr	r2, [pc, #96]	; (800b6d4 <MX_LWIP_Init+0x250>)
 800b672:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800b674:	4b18      	ldr	r3, [pc, #96]	; (800b6d8 <MX_LWIP_Init+0x254>)
 800b676:	9302      	str	r3, [sp, #8]
 800b678:	4b18      	ldr	r3, [pc, #96]	; (800b6dc <MX_LWIP_Init+0x258>)
 800b67a:	9301      	str	r3, [sp, #4]
 800b67c:	2300      	movs	r3, #0
 800b67e:	9300      	str	r3, [sp, #0]
 800b680:	4b14      	ldr	r3, [pc, #80]	; (800b6d4 <MX_LWIP_Init+0x250>)
 800b682:	4a13      	ldr	r2, [pc, #76]	; (800b6d0 <MX_LWIP_Init+0x24c>)
 800b684:	4911      	ldr	r1, [pc, #68]	; (800b6cc <MX_LWIP_Init+0x248>)
 800b686:	4816      	ldr	r0, [pc, #88]	; (800b6e0 <MX_LWIP_Init+0x25c>)
 800b688:	f006 ff80 	bl	801258c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b68c:	4814      	ldr	r0, [pc, #80]	; (800b6e0 <MX_LWIP_Init+0x25c>)
 800b68e:	f007 f92f 	bl	80128f0 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800b692:	4b13      	ldr	r3, [pc, #76]	; (800b6e0 <MX_LWIP_Init+0x25c>)
 800b694:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b698:	089b      	lsrs	r3, r3, #2
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d003      	beq.n	800b6ac <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800b6a4:	480e      	ldr	r0, [pc, #56]	; (800b6e0 <MX_LWIP_Init+0x25c>)
 800b6a6:	f007 f933 	bl	8012910 <netif_set_up>
 800b6aa:	e002      	b.n	800b6b2 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800b6ac:	480c      	ldr	r0, [pc, #48]	; (800b6e0 <MX_LWIP_Init+0x25c>)
 800b6ae:	f007 f99b 	bl	80129e8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800b6b2:	490c      	ldr	r1, [pc, #48]	; (800b6e4 <MX_LWIP_Init+0x260>)
 800b6b4:	480a      	ldr	r0, [pc, #40]	; (800b6e0 <MX_LWIP_Init+0x25c>)
 800b6b6:	f007 f9c9 	bl	8012a4c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b6ba:	bf00      	nop
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	2000d468 	.word	0x2000d468
 800b6c4:	2000d464 	.word	0x2000d464
 800b6c8:	2000d428 	.word	0x2000d428
 800b6cc:	2000d460 	.word	0x2000d460
 800b6d0:	2000d46c 	.word	0x2000d46c
 800b6d4:	2000d470 	.word	0x2000d470
 800b6d8:	0801c0f9 	.word	0x0801c0f9
 800b6dc:	0800bcb1 	.word	0x0800bcb1
 800b6e0:	2000d42c 	.word	0x2000d42c
 800b6e4:	0800bd1d 	.word	0x0800bd1d

0800b6e8 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800b6ec:	4803      	ldr	r0, [pc, #12]	; (800b6fc <MX_LWIP_Process+0x14>)
 800b6ee:	f000 fabf 	bl	800bc70 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800b6f2:	f00e f91b 	bl	801992c <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800b6f6:	bf00      	nop
 800b6f8:	bd80      	pop	{r7, pc}
 800b6fa:	bf00      	nop
 800b6fc:	2000d42c 	.word	0x2000d42c

0800b700 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b08e      	sub	sp, #56	; 0x38
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b70c:	2200      	movs	r2, #0
 800b70e:	601a      	str	r2, [r3, #0]
 800b710:	605a      	str	r2, [r3, #4]
 800b712:	609a      	str	r2, [r3, #8]
 800b714:	60da      	str	r2, [r3, #12]
 800b716:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a4a      	ldr	r2, [pc, #296]	; (800b848 <HAL_ETH_MspInit+0x148>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	f040 808d 	bne.w	800b83e <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b724:	2300      	movs	r3, #0
 800b726:	623b      	str	r3, [r7, #32]
 800b728:	4b48      	ldr	r3, [pc, #288]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b72a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b72c:	4a47      	ldr	r2, [pc, #284]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b72e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b732:	6313      	str	r3, [r2, #48]	; 0x30
 800b734:	4b45      	ldr	r3, [pc, #276]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b73c:	623b      	str	r3, [r7, #32]
 800b73e:	6a3b      	ldr	r3, [r7, #32]
 800b740:	2300      	movs	r3, #0
 800b742:	61fb      	str	r3, [r7, #28]
 800b744:	4b41      	ldr	r3, [pc, #260]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b748:	4a40      	ldr	r2, [pc, #256]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b74a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b74e:	6313      	str	r3, [r2, #48]	; 0x30
 800b750:	4b3e      	ldr	r3, [pc, #248]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b754:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b758:	61fb      	str	r3, [r7, #28]
 800b75a:	69fb      	ldr	r3, [r7, #28]
 800b75c:	2300      	movs	r3, #0
 800b75e:	61bb      	str	r3, [r7, #24]
 800b760:	4b3a      	ldr	r3, [pc, #232]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b764:	4a39      	ldr	r2, [pc, #228]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b766:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b76a:	6313      	str	r3, [r2, #48]	; 0x30
 800b76c:	4b37      	ldr	r3, [pc, #220]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b76e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b770:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b774:	61bb      	str	r3, [r7, #24]
 800b776:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b778:	2300      	movs	r3, #0
 800b77a:	617b      	str	r3, [r7, #20]
 800b77c:	4b33      	ldr	r3, [pc, #204]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b77e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b780:	4a32      	ldr	r2, [pc, #200]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b782:	f043 0304 	orr.w	r3, r3, #4
 800b786:	6313      	str	r3, [r2, #48]	; 0x30
 800b788:	4b30      	ldr	r3, [pc, #192]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b78a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b78c:	f003 0304 	and.w	r3, r3, #4
 800b790:	617b      	str	r3, [r7, #20]
 800b792:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b794:	2300      	movs	r3, #0
 800b796:	613b      	str	r3, [r7, #16]
 800b798:	4b2c      	ldr	r3, [pc, #176]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b79a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b79c:	4a2b      	ldr	r2, [pc, #172]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b79e:	f043 0301 	orr.w	r3, r3, #1
 800b7a2:	6313      	str	r3, [r2, #48]	; 0x30
 800b7a4:	4b29      	ldr	r3, [pc, #164]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b7a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7a8:	f003 0301 	and.w	r3, r3, #1
 800b7ac:	613b      	str	r3, [r7, #16]
 800b7ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	60fb      	str	r3, [r7, #12]
 800b7b4:	4b25      	ldr	r3, [pc, #148]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b7b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7b8:	4a24      	ldr	r2, [pc, #144]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b7ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7be:	6313      	str	r3, [r2, #48]	; 0x30
 800b7c0:	4b22      	ldr	r3, [pc, #136]	; (800b84c <HAL_ETH_MspInit+0x14c>)
 800b7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7c8:	60fb      	str	r3, [r7, #12]
 800b7ca:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b7cc:	2332      	movs	r3, #50	; 0x32
 800b7ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7d0:	2302      	movs	r3, #2
 800b7d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b7dc:	230b      	movs	r3, #11
 800b7de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b7e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	481a      	ldr	r0, [pc, #104]	; (800b850 <HAL_ETH_MspInit+0x150>)
 800b7e8:	f7fa f95c 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b7ec:	2386      	movs	r3, #134	; 0x86
 800b7ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b7f8:	2303      	movs	r3, #3
 800b7fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b7fc:	230b      	movs	r3, #11
 800b7fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b804:	4619      	mov	r1, r3
 800b806:	4813      	ldr	r0, [pc, #76]	; (800b854 <HAL_ETH_MspInit+0x154>)
 800b808:	f7fa f94c 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800b80c:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800b810:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b812:	2302      	movs	r3, #2
 800b814:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b816:	2300      	movs	r3, #0
 800b818:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b81a:	2303      	movs	r3, #3
 800b81c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b81e:	230b      	movs	r3, #11
 800b820:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b826:	4619      	mov	r1, r3
 800b828:	480b      	ldr	r0, [pc, #44]	; (800b858 <HAL_ETH_MspInit+0x158>)
 800b82a:	f7fa f93b 	bl	8005aa4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800b82e:	2200      	movs	r2, #0
 800b830:	2100      	movs	r1, #0
 800b832:	203d      	movs	r0, #61	; 0x3d
 800b834:	f7f7 f9e1 	bl	8002bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b838:	203d      	movs	r0, #61	; 0x3d
 800b83a:	f7f7 f9fa 	bl	8002c32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b83e:	bf00      	nop
 800b840:	3738      	adds	r7, #56	; 0x38
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	40028000 	.word	0x40028000
 800b84c:	40023800 	.word	0x40023800
 800b850:	40020800 	.word	0x40020800
 800b854:	40020000 	.word	0x40020000
 800b858:	40021800 	.word	0x40021800

0800b85c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b086      	sub	sp, #24
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800b864:	2300      	movs	r3, #0
 800b866:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b868:	4b52      	ldr	r3, [pc, #328]	; (800b9b4 <low_level_init+0x158>)
 800b86a:	4a53      	ldr	r2, [pc, #332]	; (800b9b8 <low_level_init+0x15c>)
 800b86c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800b86e:	4b51      	ldr	r3, [pc, #324]	; (800b9b4 <low_level_init+0x158>)
 800b870:	2201      	movs	r2, #1
 800b872:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800b874:	4b4f      	ldr	r3, [pc, #316]	; (800b9b4 <low_level_init+0x158>)
 800b876:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b87a:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800b87c:	4b4d      	ldr	r3, [pc, #308]	; (800b9b4 <low_level_init+0x158>)
 800b87e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b882:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800b884:	4b4b      	ldr	r3, [pc, #300]	; (800b9b4 <low_level_init+0x158>)
 800b886:	2201      	movs	r2, #1
 800b888:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800b88a:	2300      	movs	r3, #0
 800b88c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b88e:	2380      	movs	r3, #128	; 0x80
 800b890:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b892:	23e1      	movs	r3, #225	; 0xe1
 800b894:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b896:	2300      	movs	r3, #0
 800b898:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b89a:	2300      	movs	r3, #0
 800b89c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b8a2:	4a44      	ldr	r2, [pc, #272]	; (800b9b4 <low_level_init+0x158>)
 800b8a4:	f107 0308 	add.w	r3, r7, #8
 800b8a8:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800b8aa:	4b42      	ldr	r3, [pc, #264]	; (800b9b4 <low_level_init+0x158>)
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800b8b0:	4b40      	ldr	r3, [pc, #256]	; (800b9b4 <low_level_init+0x158>)
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800b8b6:	4b3f      	ldr	r3, [pc, #252]	; (800b9b4 <low_level_init+0x158>)
 800b8b8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800b8bc:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b8be:	483d      	ldr	r0, [pc, #244]	; (800b9b4 <low_level_init+0x158>)
 800b8c0:	f7f8 ff44 	bl	800474c <HAL_ETH_Init>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800b8c8:	7dfb      	ldrb	r3, [r7, #23]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d108      	bne.n	800b8e0 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b8d4:	f043 0304 	orr.w	r3, r3, #4
 800b8d8:	b2da      	uxtb	r2, r3
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800b8e0:	2304      	movs	r3, #4
 800b8e2:	4a36      	ldr	r2, [pc, #216]	; (800b9bc <low_level_init+0x160>)
 800b8e4:	4936      	ldr	r1, [pc, #216]	; (800b9c0 <low_level_init+0x164>)
 800b8e6:	4833      	ldr	r0, [pc, #204]	; (800b9b4 <low_level_init+0x158>)
 800b8e8:	f7f9 f8cc 	bl	8004a84 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800b8ec:	2304      	movs	r3, #4
 800b8ee:	4a35      	ldr	r2, [pc, #212]	; (800b9c4 <low_level_init+0x168>)
 800b8f0:	4935      	ldr	r1, [pc, #212]	; (800b9c8 <low_level_init+0x16c>)
 800b8f2:	4830      	ldr	r0, [pc, #192]	; (800b9b4 <low_level_init+0x158>)
 800b8f4:	f7f9 f92f 	bl	8004b56 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2206      	movs	r2, #6
 800b8fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b900:	4b2c      	ldr	r3, [pc, #176]	; (800b9b4 <low_level_init+0x158>)
 800b902:	695b      	ldr	r3, [r3, #20]
 800b904:	781a      	ldrb	r2, [r3, #0]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b90c:	4b29      	ldr	r3, [pc, #164]	; (800b9b4 <low_level_init+0x158>)
 800b90e:	695b      	ldr	r3, [r3, #20]
 800b910:	785a      	ldrb	r2, [r3, #1]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b918:	4b26      	ldr	r3, [pc, #152]	; (800b9b4 <low_level_init+0x158>)
 800b91a:	695b      	ldr	r3, [r3, #20]
 800b91c:	789a      	ldrb	r2, [r3, #2]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b924:	4b23      	ldr	r3, [pc, #140]	; (800b9b4 <low_level_init+0x158>)
 800b926:	695b      	ldr	r3, [r3, #20]
 800b928:	78da      	ldrb	r2, [r3, #3]
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b930:	4b20      	ldr	r3, [pc, #128]	; (800b9b4 <low_level_init+0x158>)
 800b932:	695b      	ldr	r3, [r3, #20]
 800b934:	791a      	ldrb	r2, [r3, #4]
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b93c:	4b1d      	ldr	r3, [pc, #116]	; (800b9b4 <low_level_init+0x158>)
 800b93e:	695b      	ldr	r3, [r3, #20]
 800b940:	795a      	ldrb	r2, [r3, #5]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800b94e:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b956:	f043 030a 	orr.w	r3, r3, #10
 800b95a:	b2da      	uxtb	r2, r3
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800b962:	4814      	ldr	r0, [pc, #80]	; (800b9b4 <low_level_init+0x158>)
 800b964:	f7f9 fc25 	bl	80051b2 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800b968:	f107 0310 	add.w	r3, r7, #16
 800b96c:	461a      	mov	r2, r3
 800b96e:	2111      	movs	r1, #17
 800b970:	4810      	ldr	r0, [pc, #64]	; (800b9b4 <low_level_init+0x158>)
 800b972:	f7f9 fb50 	bl	8005016 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	f043 0303 	orr.w	r3, r3, #3
 800b97c:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800b97e:	693b      	ldr	r3, [r7, #16]
 800b980:	461a      	mov	r2, r3
 800b982:	2111      	movs	r1, #17
 800b984:	480b      	ldr	r0, [pc, #44]	; (800b9b4 <low_level_init+0x158>)
 800b986:	f7f9 fbae 	bl	80050e6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800b98a:	f107 0310 	add.w	r3, r7, #16
 800b98e:	461a      	mov	r2, r3
 800b990:	2112      	movs	r1, #18
 800b992:	4808      	ldr	r0, [pc, #32]	; (800b9b4 <low_level_init+0x158>)
 800b994:	f7f9 fb3f 	bl	8005016 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	f043 0320 	orr.w	r3, r3, #32
 800b99e:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800b9a0:	693b      	ldr	r3, [r7, #16]
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	2112      	movs	r1, #18
 800b9a6:	4803      	ldr	r0, [pc, #12]	; (800b9b4 <low_level_init+0x158>)
 800b9a8:	f7f9 fb9d 	bl	80050e6 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b9ac:	bf00      	nop
 800b9ae:	3718      	adds	r7, #24
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}
 800b9b4:	2000ed44 	.word	0x2000ed44
 800b9b8:	40028000 	.word	0x40028000
 800b9bc:	2000ed8c 	.word	0x2000ed8c
 800b9c0:	2000d474 	.word	0x2000d474
 800b9c4:	2000d4f4 	.word	0x2000d4f4
 800b9c8:	2000ecc4 	.word	0x2000ecc4

0800b9cc <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b08a      	sub	sp, #40	; 0x28
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800b9d6:	4b4b      	ldr	r3, [pc, #300]	; (800bb04 <low_level_output+0x138>)
 800b9d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9da:	689b      	ldr	r3, [r3, #8]
 800b9dc:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800b9ee:	4b45      	ldr	r3, [pc, #276]	; (800bb04 <low_level_output+0x138>)
 800b9f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9f2:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	623b      	str	r3, [r7, #32]
 800b9fc:	e05a      	b.n	800bab4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800b9fe:	69bb      	ldr	r3, [r7, #24]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	da03      	bge.n	800ba0e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800ba06:	23f8      	movs	r3, #248	; 0xf8
 800ba08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800ba0c:	e05c      	b.n	800bac8 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800ba0e:	6a3b      	ldr	r3, [r7, #32]
 800ba10:	895b      	ldrh	r3, [r3, #10]
 800ba12:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800ba14:	2300      	movs	r3, #0
 800ba16:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ba18:	e02f      	b.n	800ba7a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800ba1a:	69fa      	ldr	r2, [r7, #28]
 800ba1c:	693b      	ldr	r3, [r7, #16]
 800ba1e:	18d0      	adds	r0, r2, r3
 800ba20:	6a3b      	ldr	r3, [r7, #32]
 800ba22:	685a      	ldr	r2, [r3, #4]
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	18d1      	adds	r1, r2, r3
 800ba28:	693b      	ldr	r3, [r7, #16]
 800ba2a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ba2e:	3304      	adds	r3, #4
 800ba30:	461a      	mov	r2, r3
 800ba32:	f010 ff8b 	bl	801c94c <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800ba36:	69bb      	ldr	r3, [r7, #24]
 800ba38:	68db      	ldr	r3, [r3, #12]
 800ba3a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	da03      	bge.n	800ba4c <low_level_output+0x80>
        {
          errval = ERR_USE;
 800ba44:	23f8      	movs	r3, #248	; 0xf8
 800ba46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800ba4a:	e03d      	b.n	800bac8 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800ba4c:	69bb      	ldr	r3, [r7, #24]
 800ba4e:	689b      	ldr	r3, [r3, #8]
 800ba50:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800ba52:	693a      	ldr	r2, [r7, #16]
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	4413      	add	r3, r2
 800ba58:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ba5c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800ba5e:	68ba      	ldr	r2, [r7, #8]
 800ba60:	693b      	ldr	r3, [r7, #16]
 800ba62:	1ad3      	subs	r3, r2, r3
 800ba64:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ba68:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800ba6a:	697a      	ldr	r2, [r7, #20]
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	1ad3      	subs	r3, r2, r3
 800ba70:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ba74:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800ba76:	2300      	movs	r3, #0
 800ba78:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ba7a:	68fa      	ldr	r2, [r7, #12]
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	4413      	add	r3, r2
 800ba80:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d8c8      	bhi.n	800ba1a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800ba88:	69fa      	ldr	r2, [r7, #28]
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	18d0      	adds	r0, r2, r3
 800ba8e:	6a3b      	ldr	r3, [r7, #32]
 800ba90:	685a      	ldr	r2, [r3, #4]
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	4413      	add	r3, r2
 800ba96:	68fa      	ldr	r2, [r7, #12]
 800ba98:	4619      	mov	r1, r3
 800ba9a:	f010 ff57 	bl	801c94c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ba9e:	693a      	ldr	r2, [r7, #16]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	4413      	add	r3, r2
 800baa4:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800baa6:	697a      	ldr	r2, [r7, #20]
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	4413      	add	r3, r2
 800baac:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800baae:	6a3b      	ldr	r3, [r7, #32]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	623b      	str	r3, [r7, #32]
 800bab4:	6a3b      	ldr	r3, [r7, #32]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d1a1      	bne.n	800b9fe <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800baba:	6979      	ldr	r1, [r7, #20]
 800babc:	4811      	ldr	r0, [pc, #68]	; (800bb04 <low_level_output+0x138>)
 800babe:	f7f9 f8b7 	bl	8004c30 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800bac2:	2300      	movs	r3, #0
 800bac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800bac8:	4b0e      	ldr	r3, [pc, #56]	; (800bb04 <low_level_output+0x138>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bad0:	3314      	adds	r3, #20
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f003 0320 	and.w	r3, r3, #32
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d00d      	beq.n	800baf8 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800badc:	4b09      	ldr	r3, [pc, #36]	; (800bb04 <low_level_output+0x138>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bae4:	3314      	adds	r3, #20
 800bae6:	2220      	movs	r2, #32
 800bae8:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800baea:	4b06      	ldr	r3, [pc, #24]	; (800bb04 <low_level_output+0x138>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800baf2:	3304      	adds	r3, #4
 800baf4:	2200      	movs	r2, #0
 800baf6:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800baf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3728      	adds	r7, #40	; 0x28
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	2000ed44 	.word	0x2000ed44

0800bb08 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b08c      	sub	sp, #48	; 0x30
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800bb10:	2300      	movs	r3, #0
 800bb12:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800bb14:	2300      	movs	r3, #0
 800bb16:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800bb20:	2300      	movs	r3, #0
 800bb22:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800bb24:	2300      	movs	r3, #0
 800bb26:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800bb2c:	484f      	ldr	r0, [pc, #316]	; (800bc6c <low_level_input+0x164>)
 800bb2e:	f7f9 f969 	bl	8004e04 <HAL_ETH_GetReceivedFrame>
 800bb32:	4603      	mov	r3, r0
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d001      	beq.n	800bb3c <low_level_input+0x34>

    return NULL;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	e092      	b.n	800bc62 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800bb3c:	4b4b      	ldr	r3, [pc, #300]	; (800bc6c <low_level_input+0x164>)
 800bb3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb40:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800bb42:	4b4a      	ldr	r3, [pc, #296]	; (800bc6c <low_level_input+0x164>)
 800bb44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb46:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800bb48:	89fb      	ldrh	r3, [r7, #14]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d007      	beq.n	800bb5e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800bb4e:	89fb      	ldrh	r3, [r7, #14]
 800bb50:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800bb54:	4619      	mov	r1, r3
 800bb56:	2000      	movs	r0, #0
 800bb58:	f007 f814 	bl	8012b84 <pbuf_alloc>
 800bb5c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800bb5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d04b      	beq.n	800bbfc <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800bb64:	4b41      	ldr	r3, [pc, #260]	; (800bc6c <low_level_input+0x164>)
 800bb66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb68:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800bb6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb70:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb72:	e040      	b.n	800bbf6 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800bb74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb76:	895b      	ldrh	r3, [r3, #10]
 800bb78:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800bb7e:	e021      	b.n	800bbc4 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800bb80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb82:	685a      	ldr	r2, [r3, #4]
 800bb84:	69bb      	ldr	r3, [r7, #24]
 800bb86:	18d0      	adds	r0, r2, r3
 800bb88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	18d1      	adds	r1, r2, r3
 800bb8e:	69fb      	ldr	r3, [r7, #28]
 800bb90:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800bb94:	3304      	adds	r3, #4
 800bb96:	461a      	mov	r2, r3
 800bb98:	f010 fed8 	bl	801c94c <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800bb9c:	6a3b      	ldr	r3, [r7, #32]
 800bb9e:	68db      	ldr	r3, [r3, #12]
 800bba0:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800bba2:	6a3b      	ldr	r3, [r7, #32]
 800bba4:	689b      	ldr	r3, [r3, #8]
 800bba6:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800bba8:	69fa      	ldr	r2, [r7, #28]
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	4413      	add	r3, r2
 800bbae:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800bbb2:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800bbb4:	69ba      	ldr	r2, [r7, #24]
 800bbb6:	69fb      	ldr	r3, [r7, #28]
 800bbb8:	1ad3      	subs	r3, r2, r3
 800bbba:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800bbbe:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800bbc4:	697a      	ldr	r2, [r7, #20]
 800bbc6:	69fb      	ldr	r3, [r7, #28]
 800bbc8:	4413      	add	r3, r2
 800bbca:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d8d6      	bhi.n	800bb80 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800bbd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd4:	685a      	ldr	r2, [r3, #4]
 800bbd6:	69bb      	ldr	r3, [r7, #24]
 800bbd8:	18d0      	adds	r0, r2, r3
 800bbda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbdc:	69fb      	ldr	r3, [r7, #28]
 800bbde:	4413      	add	r3, r2
 800bbe0:	697a      	ldr	r2, [r7, #20]
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	f010 feb2 	bl	801c94c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800bbe8:	69fa      	ldr	r2, [r7, #28]
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	4413      	add	r3, r2
 800bbee:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800bbf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d1bb      	bne.n	800bb74 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800bbfc:	4b1b      	ldr	r3, [pc, #108]	; (800bc6c <low_level_input+0x164>)
 800bbfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc00:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800bc02:	2300      	movs	r3, #0
 800bc04:	613b      	str	r3, [r7, #16]
 800bc06:	e00b      	b.n	800bc20 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800bc08:	6a3b      	ldr	r3, [r7, #32]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800bc10:	6a3b      	ldr	r3, [r7, #32]
 800bc12:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800bc14:	6a3b      	ldr	r3, [r7, #32]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	3301      	adds	r3, #1
 800bc1e:	613b      	str	r3, [r7, #16]
 800bc20:	4b12      	ldr	r3, [pc, #72]	; (800bc6c <low_level_input+0x164>)
 800bc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc24:	693a      	ldr	r2, [r7, #16]
 800bc26:	429a      	cmp	r2, r3
 800bc28:	d3ee      	bcc.n	800bc08 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800bc2a:	4b10      	ldr	r3, [pc, #64]	; (800bc6c <low_level_input+0x164>)
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800bc30:	4b0e      	ldr	r3, [pc, #56]	; (800bc6c <low_level_input+0x164>)
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc38:	3314      	adds	r3, #20
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d00d      	beq.n	800bc60 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800bc44:	4b09      	ldr	r3, [pc, #36]	; (800bc6c <low_level_input+0x164>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc4c:	3314      	adds	r3, #20
 800bc4e:	2280      	movs	r2, #128	; 0x80
 800bc50:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800bc52:	4b06      	ldr	r3, [pc, #24]	; (800bc6c <low_level_input+0x164>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc5a:	3308      	adds	r3, #8
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	601a      	str	r2, [r3, #0]
  }
  return p;
 800bc60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3730      	adds	r7, #48	; 0x30
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	2000ed44 	.word	0x2000ed44

0800bc70 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b084      	sub	sp, #16
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f7ff ff45 	bl	800bb08 <low_level_input>
 800bc7e:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d010      	beq.n	800bca8 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	6879      	ldr	r1, [r7, #4]
 800bc8c:	68f8      	ldr	r0, [r7, #12]
 800bc8e:	4798      	blx	r3
 800bc90:	4603      	mov	r3, r0
 800bc92:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800bc94:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d006      	beq.n	800bcaa <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800bc9c:	68f8      	ldr	r0, [r7, #12]
 800bc9e:	f007 fa55 	bl	801314c <pbuf_free>
    p = NULL;
 800bca2:	2300      	movs	r3, #0
 800bca4:	60fb      	str	r3, [r7, #12]
 800bca6:	e000      	b.n	800bcaa <ethernetif_input+0x3a>
  if (p == NULL) return;
 800bca8:	bf00      	nop
  }
}
 800bcaa:	3710      	adds	r7, #16
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}

0800bcb0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d106      	bne.n	800bccc <ethernetif_init+0x1c>
 800bcbe:	4b0e      	ldr	r3, [pc, #56]	; (800bcf8 <ethernetif_init+0x48>)
 800bcc0:	f240 2215 	movw	r2, #533	; 0x215
 800bcc4:	490d      	ldr	r1, [pc, #52]	; (800bcfc <ethernetif_init+0x4c>)
 800bcc6:	480e      	ldr	r0, [pc, #56]	; (800bd00 <ethernetif_init+0x50>)
 800bcc8:	f010 ff00 	bl	801cacc <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2273      	movs	r2, #115	; 0x73
 800bcd0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2274      	movs	r2, #116	; 0x74
 800bcd8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	4a09      	ldr	r2, [pc, #36]	; (800bd04 <ethernetif_init+0x54>)
 800bce0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	4a08      	ldr	r2, [pc, #32]	; (800bd08 <ethernetif_init+0x58>)
 800bce6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800bce8:	6878      	ldr	r0, [r7, #4]
 800bcea:	f7ff fdb7 	bl	800b85c <low_level_init>

  return ERR_OK;
 800bcee:	2300      	movs	r3, #0
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3708      	adds	r7, #8
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	0801dcc0 	.word	0x0801dcc0
 800bcfc:	0801dcdc 	.word	0x0801dcdc
 800bd00:	0801dcec 	.word	0x0801dcec
 800bd04:	0801a5bd 	.word	0x0801a5bd
 800bd08:	0800b9cd 	.word	0x0800b9cd

0800bd0c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bd10:	f7f6 fe68 	bl	80029e4 <HAL_GetTick>
 800bd14:	4603      	mov	r3, r0
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	bd80      	pop	{r7, pc}
	...

0800bd1c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b084      	sub	sp, #16
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800bd24:	2300      	movs	r3, #0
 800bd26:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bd32:	089b      	lsrs	r3, r3, #2
 800bd34:	f003 0301 	and.w	r3, r3, #1
 800bd38:	b2db      	uxtb	r3, r3
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d05d      	beq.n	800bdfa <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800bd3e:	4b34      	ldr	r3, [pc, #208]	; (800be10 <ethernetif_update_config+0xf4>)
 800bd40:	685b      	ldr	r3, [r3, #4]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d03f      	beq.n	800bdc6 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800bd46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bd4a:	2100      	movs	r1, #0
 800bd4c:	4830      	ldr	r0, [pc, #192]	; (800be10 <ethernetif_update_config+0xf4>)
 800bd4e:	f7f9 f9ca 	bl	80050e6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800bd52:	f7f6 fe47 	bl	80029e4 <HAL_GetTick>
 800bd56:	4603      	mov	r3, r0
 800bd58:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800bd5a:	f107 0308 	add.w	r3, r7, #8
 800bd5e:	461a      	mov	r2, r3
 800bd60:	2101      	movs	r1, #1
 800bd62:	482b      	ldr	r0, [pc, #172]	; (800be10 <ethernetif_update_config+0xf4>)
 800bd64:	f7f9 f957 	bl	8005016 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800bd68:	f7f6 fe3c 	bl	80029e4 <HAL_GetTick>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	1ad3      	subs	r3, r2, r3
 800bd72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd76:	d828      	bhi.n	800bdca <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800bd78:	68bb      	ldr	r3, [r7, #8]
 800bd7a:	f003 0320 	and.w	r3, r3, #32
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d0eb      	beq.n	800bd5a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800bd82:	f107 0308 	add.w	r3, r7, #8
 800bd86:	461a      	mov	r2, r3
 800bd88:	2110      	movs	r1, #16
 800bd8a:	4821      	ldr	r0, [pc, #132]	; (800be10 <ethernetif_update_config+0xf4>)
 800bd8c:	f7f9 f943 	bl	8005016 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	f003 0304 	and.w	r3, r3, #4
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d004      	beq.n	800bda4 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800bd9a:	4b1d      	ldr	r3, [pc, #116]	; (800be10 <ethernetif_update_config+0xf4>)
 800bd9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bda0:	60da      	str	r2, [r3, #12]
 800bda2:	e002      	b.n	800bdaa <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800bda4:	4b1a      	ldr	r3, [pc, #104]	; (800be10 <ethernetif_update_config+0xf4>)
 800bda6:	2200      	movs	r2, #0
 800bda8:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	f003 0302 	and.w	r3, r3, #2
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d003      	beq.n	800bdbc <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800bdb4:	4b16      	ldr	r3, [pc, #88]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	609a      	str	r2, [r3, #8]
 800bdba:	e016      	b.n	800bdea <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800bdbc:	4b14      	ldr	r3, [pc, #80]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bdc2:	609a      	str	r2, [r3, #8]
 800bdc4:	e011      	b.n	800bdea <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800bdc6:	bf00      	nop
 800bdc8:	e000      	b.n	800bdcc <ethernetif_update_config+0xb0>
          goto error;
 800bdca:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bdcc:	4b10      	ldr	r3, [pc, #64]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdce:	68db      	ldr	r3, [r3, #12]
 800bdd0:	08db      	lsrs	r3, r3, #3
 800bdd2:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800bdd4:	4b0e      	ldr	r3, [pc, #56]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdd6:	689b      	ldr	r3, [r3, #8]
 800bdd8:	085b      	lsrs	r3, r3, #1
 800bdda:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bddc:	4313      	orrs	r3, r2
 800bdde:	b29b      	uxth	r3, r3
 800bde0:	461a      	mov	r2, r3
 800bde2:	2100      	movs	r1, #0
 800bde4:	480a      	ldr	r0, [pc, #40]	; (800be10 <ethernetif_update_config+0xf4>)
 800bde6:	f7f9 f97e 	bl	80050e6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800bdea:	2100      	movs	r1, #0
 800bdec:	4808      	ldr	r0, [pc, #32]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdee:	f7f9 fa3f 	bl	8005270 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800bdf2:	4807      	ldr	r0, [pc, #28]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdf4:	f7f9 f9dd 	bl	80051b2 <HAL_ETH_Start>
 800bdf8:	e002      	b.n	800be00 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800bdfa:	4805      	ldr	r0, [pc, #20]	; (800be10 <ethernetif_update_config+0xf4>)
 800bdfc:	f7f9 fa08 	bl	8005210 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f000 f807 	bl	800be14 <ethernetif_notify_conn_changed>
}
 800be06:	bf00      	nop
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}
 800be0e:	bf00      	nop
 800be10:	2000ed44 	.word	0x2000ed44

0800be14 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800be14:	b480      	push	{r7}
 800be16:	b083      	sub	sp, #12
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800be1c:	bf00      	nop
 800be1e:	370c      	adds	r7, #12
 800be20:	46bd      	mov	sp, r7
 800be22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be26:	4770      	bx	lr

0800be28 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800be28:	b590      	push	{r4, r7, lr}
 800be2a:	b089      	sub	sp, #36	; 0x24
 800be2c:	af04      	add	r7, sp, #16
 800be2e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be36:	7919      	ldrb	r1, [r3, #4]
 800be38:	2350      	movs	r3, #80	; 0x50
 800be3a:	2206      	movs	r2, #6
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f001 fe1b 	bl	800da78 <USBH_FindInterface>
 800be42:	4603      	mov	r3, r0
 800be44:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800be46:	7bfb      	ldrb	r3, [r7, #15]
 800be48:	2bff      	cmp	r3, #255	; 0xff
 800be4a:	d002      	beq.n	800be52 <USBH_MSC_InterfaceInit+0x2a>
 800be4c:	7bfb      	ldrb	r3, [r7, #15]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d90f      	bls.n	800be72 <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800be52:	4886      	ldr	r0, [pc, #536]	; (800c06c <USBH_MSC_InterfaceInit+0x244>)
 800be54:	f010 fe3a 	bl	801cacc <iprintf>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	4619      	mov	r1, r3
 800be62:	4883      	ldr	r0, [pc, #524]	; (800c070 <USBH_MSC_InterfaceInit+0x248>)
 800be64:	f010 fe32 	bl	801cacc <iprintf>
 800be68:	200a      	movs	r0, #10
 800be6a:	f010 fe47 	bl	801cafc <putchar>
    return USBH_FAIL;
 800be6e:	2302      	movs	r3, #2
 800be70:	e0f8      	b.n	800c064 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800be72:	7bfb      	ldrb	r3, [r7, #15]
 800be74:	4619      	mov	r1, r3
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f001 fd96 	bl	800d9a8 <USBH_SelectInterface>
 800be7c:	4603      	mov	r3, r0
 800be7e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800be80:	7bbb      	ldrb	r3, [r7, #14]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d001      	beq.n	800be8a <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800be86:	2302      	movs	r3, #2
 800be88:	e0ec      	b.n	800c064 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800be90:	f44f 7080 	mov.w	r0, #256	; 0x100
 800be94:	f010 fd3c 	bl	801c910 <malloc>
 800be98:	4603      	mov	r3, r0
 800be9a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bea2:	69db      	ldr	r3, [r3, #28]
 800bea4:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d10a      	bne.n	800bec2 <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 800beac:	486f      	ldr	r0, [pc, #444]	; (800c06c <USBH_MSC_InterfaceInit+0x244>)
 800beae:	f010 fe0d 	bl	801cacc <iprintf>
 800beb2:	4870      	ldr	r0, [pc, #448]	; (800c074 <USBH_MSC_InterfaceInit+0x24c>)
 800beb4:	f010 fe0a 	bl	801cacc <iprintf>
 800beb8:	200a      	movs	r0, #10
 800beba:	f010 fe1f 	bl	801cafc <putchar>
    return USBH_FAIL;
 800bebe:	2302      	movs	r3, #2
 800bec0:	e0d0      	b.n	800c064 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800bec2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bec6:	2100      	movs	r1, #0
 800bec8:	68b8      	ldr	r0, [r7, #8]
 800beca:	f010 fd4d 	bl	801c968 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800bece:	7bfb      	ldrb	r3, [r7, #15]
 800bed0:	687a      	ldr	r2, [r7, #4]
 800bed2:	211a      	movs	r1, #26
 800bed4:	fb01 f303 	mul.w	r3, r1, r3
 800bed8:	4413      	add	r3, r2
 800beda:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	b25b      	sxtb	r3, r3
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	da16      	bge.n	800bf14 <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800bee6:	7bfb      	ldrb	r3, [r7, #15]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	211a      	movs	r1, #26
 800beec:	fb01 f303 	mul.w	r3, r1, r3
 800bef0:	4413      	add	r3, r2
 800bef2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bef6:	781a      	ldrb	r2, [r3, #0]
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800befc:	7bfb      	ldrb	r3, [r7, #15]
 800befe:	687a      	ldr	r2, [r7, #4]
 800bf00:	211a      	movs	r1, #26
 800bf02:	fb01 f303 	mul.w	r3, r1, r3
 800bf06:	4413      	add	r3, r2
 800bf08:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bf0c:	881a      	ldrh	r2, [r3, #0]
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	815a      	strh	r2, [r3, #10]
 800bf12:	e015      	b.n	800bf40 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800bf14:	7bfb      	ldrb	r3, [r7, #15]
 800bf16:	687a      	ldr	r2, [r7, #4]
 800bf18:	211a      	movs	r1, #26
 800bf1a:	fb01 f303 	mul.w	r3, r1, r3
 800bf1e:	4413      	add	r3, r2
 800bf20:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bf24:	781a      	ldrb	r2, [r3, #0]
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bf2a:	7bfb      	ldrb	r3, [r7, #15]
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	211a      	movs	r1, #26
 800bf30:	fb01 f303 	mul.w	r3, r1, r3
 800bf34:	4413      	add	r3, r2
 800bf36:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bf3a:	881a      	ldrh	r2, [r3, #0]
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800bf40:	7bfb      	ldrb	r3, [r7, #15]
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	211a      	movs	r1, #26
 800bf46:	fb01 f303 	mul.w	r3, r1, r3
 800bf4a:	4413      	add	r3, r2
 800bf4c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800bf50:	781b      	ldrb	r3, [r3, #0]
 800bf52:	b25b      	sxtb	r3, r3
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	da16      	bge.n	800bf86 <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800bf58:	7bfb      	ldrb	r3, [r7, #15]
 800bf5a:	687a      	ldr	r2, [r7, #4]
 800bf5c:	211a      	movs	r1, #26
 800bf5e:	fb01 f303 	mul.w	r3, r1, r3
 800bf62:	4413      	add	r3, r2
 800bf64:	f203 3356 	addw	r3, r3, #854	; 0x356
 800bf68:	781a      	ldrb	r2, [r3, #0]
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800bf6e:	7bfb      	ldrb	r3, [r7, #15]
 800bf70:	687a      	ldr	r2, [r7, #4]
 800bf72:	211a      	movs	r1, #26
 800bf74:	fb01 f303 	mul.w	r3, r1, r3
 800bf78:	4413      	add	r3, r2
 800bf7a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800bf7e:	881a      	ldrh	r2, [r3, #0]
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	815a      	strh	r2, [r3, #10]
 800bf84:	e015      	b.n	800bfb2 <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800bf86:	7bfb      	ldrb	r3, [r7, #15]
 800bf88:	687a      	ldr	r2, [r7, #4]
 800bf8a:	211a      	movs	r1, #26
 800bf8c:	fb01 f303 	mul.w	r3, r1, r3
 800bf90:	4413      	add	r3, r2
 800bf92:	f203 3356 	addw	r3, r3, #854	; 0x356
 800bf96:	781a      	ldrb	r2, [r3, #0]
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800bf9c:	7bfb      	ldrb	r3, [r7, #15]
 800bf9e:	687a      	ldr	r2, [r7, #4]
 800bfa0:	211a      	movs	r1, #26
 800bfa2:	fb01 f303 	mul.w	r3, r1, r3
 800bfa6:	4413      	add	r3, r2
 800bfa8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800bfac:	881a      	ldrh	r2, [r3, #0]
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	799b      	ldrb	r3, [r3, #6]
 800bfc8:	4619      	mov	r1, r3
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f003 f8cf 	bl	800f16e <USBH_AllocPipe>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	79db      	ldrb	r3, [r3, #7]
 800bfdc:	4619      	mov	r1, r3
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f003 f8c5 	bl	800f16e <USBH_AllocPipe>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f000 feed 	bl	800cdcc <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	7959      	ldrb	r1, [r3, #5]
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	7998      	ldrb	r0, [r3, #6]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c006:	68ba      	ldr	r2, [r7, #8]
 800c008:	8912      	ldrh	r2, [r2, #8]
 800c00a:	9202      	str	r2, [sp, #8]
 800c00c:	2202      	movs	r2, #2
 800c00e:	9201      	str	r2, [sp, #4]
 800c010:	9300      	str	r3, [sp, #0]
 800c012:	4623      	mov	r3, r4
 800c014:	4602      	mov	r2, r0
 800c016:	6878      	ldr	r0, [r7, #4]
 800c018:	f003 f87a 	bl	800f110 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	7919      	ldrb	r1, [r3, #4]
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	79d8      	ldrb	r0, [r3, #7]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c030:	68ba      	ldr	r2, [r7, #8]
 800c032:	8952      	ldrh	r2, [r2, #10]
 800c034:	9202      	str	r2, [sp, #8]
 800c036:	2202      	movs	r2, #2
 800c038:	9201      	str	r2, [sp, #4]
 800c03a:	9300      	str	r3, [sp, #0]
 800c03c:	4623      	mov	r3, r4
 800c03e:	4602      	mov	r2, r0
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f003 f865 	bl	800f110 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	791b      	ldrb	r3, [r3, #4]
 800c04a:	2200      	movs	r2, #0
 800c04c:	4619      	mov	r1, r3
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f010 fba3 	bl	801c79a <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	795b      	ldrb	r3, [r3, #5]
 800c058:	2200      	movs	r2, #0
 800c05a:	4619      	mov	r1, r3
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f010 fb9c 	bl	801c79a <USBH_LL_SetToggle>

  return USBH_OK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	3714      	adds	r7, #20
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd90      	pop	{r4, r7, pc}
 800c06c:	0801dd18 	.word	0x0801dd18
 800c070:	0801dd24 	.word	0x0801dd24
 800c074:	0801dd4c 	.word	0x0801dd4c

0800c078 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c086:	69db      	ldr	r3, [r3, #28]
 800c088:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	795b      	ldrb	r3, [r3, #5]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d00e      	beq.n	800c0b0 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	795b      	ldrb	r3, [r3, #5]
 800c096:	4619      	mov	r1, r3
 800c098:	6878      	ldr	r0, [r7, #4]
 800c09a:	f003 f858 	bl	800f14e <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	795b      	ldrb	r3, [r3, #5]
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	6878      	ldr	r0, [r7, #4]
 800c0a6:	f003 f883 	bl	800f1b0 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	791b      	ldrb	r3, [r3, #4]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d00e      	beq.n	800c0d6 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	791b      	ldrb	r3, [r3, #4]
 800c0bc:	4619      	mov	r1, r3
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f003 f845 	bl	800f14e <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	791b      	ldrb	r3, [r3, #4]
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f003 f870 	bl	800f1b0 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c0dc:	69db      	ldr	r3, [r3, #28]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d00b      	beq.n	800c0fa <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c0e8:	69db      	ldr	r3, [r3, #28]
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f010 fc18 	bl	801c920 <free>
    phost->pActiveClass->pData = 0U;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800c0fa:	2300      	movs	r3, #0
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3710      	adds	r7, #16
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}

0800c104 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b084      	sub	sp, #16
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c112:	69db      	ldr	r3, [r3, #28]
 800c114:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c116:	2301      	movs	r3, #1
 800c118:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	7b9b      	ldrb	r3, [r3, #14]
 800c11e:	2b03      	cmp	r3, #3
 800c120:	d04a      	beq.n	800c1b8 <USBH_MSC_ClassRequest+0xb4>
 800c122:	2b03      	cmp	r3, #3
 800c124:	dc54      	bgt.n	800c1d0 <USBH_MSC_ClassRequest+0xcc>
 800c126:	2b00      	cmp	r3, #0
 800c128:	d001      	beq.n	800c12e <USBH_MSC_ClassRequest+0x2a>
 800c12a:	2b02      	cmp	r3, #2
 800c12c:	d150      	bne.n	800c1d0 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	4619      	mov	r1, r3
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fe2b 	bl	800cd8e <USBH_MSC_BOT_REQ_GetMaxLUN>
 800c138:	4603      	mov	r3, r0
 800c13a:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800c13c:	7bfb      	ldrb	r3, [r7, #15]
 800c13e:	2b03      	cmp	r3, #3
 800c140:	d104      	bne.n	800c14c <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	2200      	movs	r2, #0
 800c146:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800c148:	2300      	movs	r3, #0
 800c14a:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800c14c:	7bfb      	ldrb	r3, [r7, #15]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d140      	bne.n	800c1d4 <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	781b      	ldrb	r3, [r3, #0]
 800c156:	2b02      	cmp	r3, #2
 800c158:	d804      	bhi.n	800c164 <USBH_MSC_ClassRequest+0x60>
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	3301      	adds	r3, #1
 800c160:	b2da      	uxtb	r2, r3
 800c162:	e000      	b.n	800c166 <USBH_MSC_ClassRequest+0x62>
 800c164:	2202      	movs	r2, #2
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	4619      	mov	r1, r3
 800c170:	481c      	ldr	r0, [pc, #112]	; (800c1e4 <USBH_MSC_ClassRequest+0xe0>)
 800c172:	f010 fcab 	bl	801cacc <iprintf>
 800c176:	200a      	movs	r0, #10
 800c178:	f010 fcc0 	bl	801cafc <putchar>

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800c17c:	2300      	movs	r3, #0
 800c17e:	73bb      	strb	r3, [r7, #14]
 800c180:	e014      	b.n	800c1ac <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800c182:	7bbb      	ldrb	r3, [r7, #14]
 800c184:	68ba      	ldr	r2, [r7, #8]
 800c186:	2134      	movs	r1, #52	; 0x34
 800c188:	fb01 f303 	mul.w	r3, r1, r3
 800c18c:	4413      	add	r3, r2
 800c18e:	3392      	adds	r3, #146	; 0x92
 800c190:	2202      	movs	r2, #2
 800c192:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800c194:	7bbb      	ldrb	r3, [r7, #14]
 800c196:	68ba      	ldr	r2, [r7, #8]
 800c198:	2134      	movs	r1, #52	; 0x34
 800c19a:	fb01 f303 	mul.w	r3, r1, r3
 800c19e:	4413      	add	r3, r2
 800c1a0:	33c1      	adds	r3, #193	; 0xc1
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800c1a6:	7bbb      	ldrb	r3, [r7, #14]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	73bb      	strb	r3, [r7, #14]
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	781b      	ldrb	r3, [r3, #0]
 800c1b0:	7bba      	ldrb	r2, [r7, #14]
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d3e5      	bcc.n	800c182 <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 800c1b6:	e00d      	b.n	800c1d4 <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	f002 fb69 	bl	800e892 <USBH_ClrFeature>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d108      	bne.n	800c1d8 <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	7bda      	ldrb	r2, [r3, #15]
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	739a      	strb	r2, [r3, #14]
      }
      break;
 800c1ce:	e003      	b.n	800c1d8 <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 800c1d0:	bf00      	nop
 800c1d2:	e002      	b.n	800c1da <USBH_MSC_ClassRequest+0xd6>
      break;
 800c1d4:	bf00      	nop
 800c1d6:	e000      	b.n	800c1da <USBH_MSC_ClassRequest+0xd6>
      break;
 800c1d8:	bf00      	nop
  }

  return status;
 800c1da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3710      	adds	r7, #16
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	0801dd74 	.word	0x0801dd74

0800c1e8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b086      	sub	sp, #24
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c1f6:	69db      	ldr	r3, [r3, #28]
 800c1f8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800c1fe:	2301      	movs	r3, #1
 800c200:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800c202:	2301      	movs	r3, #1
 800c204:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800c206:	693b      	ldr	r3, [r7, #16]
 800c208:	7b1b      	ldrb	r3, [r3, #12]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d003      	beq.n	800c216 <USBH_MSC_Process+0x2e>
 800c20e:	2b01      	cmp	r3, #1
 800c210:	f000 8355 	beq.w	800c8be <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800c214:	e356      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	781b      	ldrb	r3, [r3, #0]
 800c220:	b29b      	uxth	r3, r3
 800c222:	429a      	cmp	r2, r3
 800c224:	f080 8333 	bcs.w	800c88e <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c22e:	4619      	mov	r1, r3
 800c230:	693a      	ldr	r2, [r7, #16]
 800c232:	2334      	movs	r3, #52	; 0x34
 800c234:	fb03 f301 	mul.w	r3, r3, r1
 800c238:	4413      	add	r3, r2
 800c23a:	3391      	adds	r3, #145	; 0x91
 800c23c:	2201      	movs	r2, #1
 800c23e:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c246:	4619      	mov	r1, r3
 800c248:	693a      	ldr	r2, [r7, #16]
 800c24a:	2334      	movs	r3, #52	; 0x34
 800c24c:	fb03 f301 	mul.w	r3, r3, r1
 800c250:	4413      	add	r3, r2
 800c252:	3390      	adds	r3, #144	; 0x90
 800c254:	781b      	ldrb	r3, [r3, #0]
 800c256:	2b08      	cmp	r3, #8
 800c258:	f200 8327 	bhi.w	800c8aa <USBH_MSC_Process+0x6c2>
 800c25c:	a201      	add	r2, pc, #4	; (adr r2, 800c264 <USBH_MSC_Process+0x7c>)
 800c25e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c262:	bf00      	nop
 800c264:	0800c289 	.word	0x0800c289
 800c268:	0800c8ab 	.word	0x0800c8ab
 800c26c:	0800c3d1 	.word	0x0800c3d1
 800c270:	0800c585 	.word	0x0800c585
 800c274:	0800c2c3 	.word	0x0800c2c3
 800c278:	0800c6f1 	.word	0x0800c6f1
 800c27c:	0800c8ab 	.word	0x0800c8ab
 800c280:	0800c8ab 	.word	0x0800c8ab
 800c284:	0800c87d 	.word	0x0800c87d
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c28e:	4619      	mov	r1, r3
 800c290:	48b6      	ldr	r0, [pc, #728]	; (800c56c <USBH_MSC_Process+0x384>)
 800c292:	f010 fc1b 	bl	801cacc <iprintf>
 800c296:	200a      	movs	r0, #10
 800c298:	f010 fc30 	bl	801cafc <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	693a      	ldr	r2, [r7, #16]
 800c2a6:	2334      	movs	r3, #52	; 0x34
 800c2a8:	fb03 f301 	mul.w	r3, r3, r1
 800c2ac:	4413      	add	r3, r2
 800c2ae:	3390      	adds	r3, #144	; 0x90
 800c2b0:	2204      	movs	r2, #4
 800c2b2:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800c2c0:	e2fc      	b.n	800c8bc <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2c8:	b2d9      	uxtb	r1, r3
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	2334      	movs	r3, #52	; 0x34
 800c2d4:	fb03 f302 	mul.w	r3, r3, r2
 800c2d8:	3398      	adds	r3, #152	; 0x98
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	4413      	add	r3, r2
 800c2de:	3307      	adds	r3, #7
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f001 f890 	bl	800d408 <USBH_MSC_SCSI_Inquiry>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c2ec:	7bfb      	ldrb	r3, [r7, #15]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d141      	bne.n	800c376 <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2f8:	461a      	mov	r2, r3
 800c2fa:	2334      	movs	r3, #52	; 0x34
 800c2fc:	fb03 f302 	mul.w	r3, r3, r2
 800c300:	3398      	adds	r3, #152	; 0x98
 800c302:	693a      	ldr	r2, [r7, #16]
 800c304:	4413      	add	r3, r2
 800c306:	330a      	adds	r3, #10
 800c308:	4619      	mov	r1, r3
 800c30a:	4899      	ldr	r0, [pc, #612]	; (800c570 <USBH_MSC_Process+0x388>)
 800c30c:	f010 fbde 	bl	801cacc <iprintf>
 800c310:	200a      	movs	r0, #10
 800c312:	f010 fbf3 	bl	801cafc <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c31c:	461a      	mov	r2, r3
 800c31e:	2334      	movs	r3, #52	; 0x34
 800c320:	fb03 f302 	mul.w	r3, r3, r2
 800c324:	33a0      	adds	r3, #160	; 0xa0
 800c326:	693a      	ldr	r2, [r7, #16]
 800c328:	4413      	add	r3, r2
 800c32a:	330b      	adds	r3, #11
 800c32c:	4619      	mov	r1, r3
 800c32e:	4891      	ldr	r0, [pc, #580]	; (800c574 <USBH_MSC_Process+0x38c>)
 800c330:	f010 fbcc 	bl	801cacc <iprintf>
 800c334:	200a      	movs	r0, #10
 800c336:	f010 fbe1 	bl	801cafc <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c340:	461a      	mov	r2, r3
 800c342:	2334      	movs	r3, #52	; 0x34
 800c344:	fb03 f302 	mul.w	r3, r3, r2
 800c348:	33b0      	adds	r3, #176	; 0xb0
 800c34a:	693a      	ldr	r2, [r7, #16]
 800c34c:	4413      	add	r3, r2
 800c34e:	330c      	adds	r3, #12
 800c350:	4619      	mov	r1, r3
 800c352:	4889      	ldr	r0, [pc, #548]	; (800c578 <USBH_MSC_Process+0x390>)
 800c354:	f010 fbba 	bl	801cacc <iprintf>
 800c358:	200a      	movs	r0, #10
 800c35a:	f010 fbcf 	bl	801cafc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c35e:	693b      	ldr	r3, [r7, #16]
 800c360:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c364:	4619      	mov	r1, r3
 800c366:	693a      	ldr	r2, [r7, #16]
 800c368:	2334      	movs	r3, #52	; 0x34
 800c36a:	fb03 f301 	mul.w	r3, r3, r1
 800c36e:	4413      	add	r3, r2
 800c370:	3390      	adds	r3, #144	; 0x90
 800c372:	2202      	movs	r2, #2
 800c374:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800c376:	7bfb      	ldrb	r3, [r7, #15]
 800c378:	2b02      	cmp	r3, #2
 800c37a:	d10c      	bne.n	800c396 <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c37c:	693b      	ldr	r3, [r7, #16]
 800c37e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c382:	4619      	mov	r1, r3
 800c384:	693a      	ldr	r2, [r7, #16]
 800c386:	2334      	movs	r3, #52	; 0x34
 800c388:	fb03 f301 	mul.w	r3, r3, r1
 800c38c:	4413      	add	r3, r2
 800c38e:	3390      	adds	r3, #144	; 0x90
 800c390:	2205      	movs	r2, #5
 800c392:	701a      	strb	r2, [r3, #0]
            break;
 800c394:	e28b      	b.n	800c8ae <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c396:	7bfb      	ldrb	r3, [r7, #15]
 800c398:	2b04      	cmp	r3, #4
 800c39a:	f040 8288 	bne.w	800c8ae <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3a4:	4619      	mov	r1, r3
 800c3a6:	693a      	ldr	r2, [r7, #16]
 800c3a8:	2334      	movs	r3, #52	; 0x34
 800c3aa:	fb03 f301 	mul.w	r3, r3, r1
 800c3ae:	4413      	add	r3, r2
 800c3b0:	3390      	adds	r3, #144	; 0x90
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3bc:	4619      	mov	r1, r3
 800c3be:	693a      	ldr	r2, [r7, #16]
 800c3c0:	2334      	movs	r3, #52	; 0x34
 800c3c2:	fb03 f301 	mul.w	r3, r3, r1
 800c3c6:	4413      	add	r3, r2
 800c3c8:	3391      	adds	r3, #145	; 0x91
 800c3ca:	2202      	movs	r2, #2
 800c3cc:	701a      	strb	r2, [r3, #0]
            break;
 800c3ce:	e26e      	b.n	800c8ae <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	4619      	mov	r1, r3
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f000 ff56 	bl	800d28c <USBH_MSC_SCSI_TestUnitReady>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800c3e4:	7bbb      	ldrb	r3, [r7, #14]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d14f      	bne.n	800c48a <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	693a      	ldr	r2, [r7, #16]
 800c3f4:	2334      	movs	r3, #52	; 0x34
 800c3f6:	fb03 f301 	mul.w	r3, r3, r1
 800c3fa:	4413      	add	r3, r2
 800c3fc:	3392      	adds	r3, #146	; 0x92
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d012      	beq.n	800c42a <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c404:	693b      	ldr	r3, [r7, #16]
 800c406:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c40a:	4619      	mov	r1, r3
 800c40c:	693a      	ldr	r2, [r7, #16]
 800c40e:	2334      	movs	r3, #52	; 0x34
 800c410:	fb03 f301 	mul.w	r3, r3, r1
 800c414:	4413      	add	r3, r2
 800c416:	33c1      	adds	r3, #193	; 0xc1
 800c418:	2201      	movs	r2, #1
 800c41a:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 800c41c:	4857      	ldr	r0, [pc, #348]	; (800c57c <USBH_MSC_Process+0x394>)
 800c41e:	f010 fb55 	bl	801cacc <iprintf>
 800c422:	200a      	movs	r0, #10
 800c424:	f010 fb6a 	bl	801cafc <putchar>
 800c428:	e00b      	b.n	800c442 <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c42a:	693b      	ldr	r3, [r7, #16]
 800c42c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c430:	4619      	mov	r1, r3
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	2334      	movs	r3, #52	; 0x34
 800c436:	fb03 f301 	mul.w	r3, r3, r1
 800c43a:	4413      	add	r3, r2
 800c43c:	33c1      	adds	r3, #193	; 0xc1
 800c43e:	2200      	movs	r2, #0
 800c440:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c448:	4619      	mov	r1, r3
 800c44a:	693a      	ldr	r2, [r7, #16]
 800c44c:	2334      	movs	r3, #52	; 0x34
 800c44e:	fb03 f301 	mul.w	r3, r3, r1
 800c452:	4413      	add	r3, r2
 800c454:	3390      	adds	r3, #144	; 0x90
 800c456:	2203      	movs	r2, #3
 800c458:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c460:	4619      	mov	r1, r3
 800c462:	693a      	ldr	r2, [r7, #16]
 800c464:	2334      	movs	r3, #52	; 0x34
 800c466:	fb03 f301 	mul.w	r3, r3, r1
 800c46a:	4413      	add	r3, r2
 800c46c:	3391      	adds	r3, #145	; 0x91
 800c46e:	2200      	movs	r2, #0
 800c470:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c478:	4619      	mov	r1, r3
 800c47a:	693a      	ldr	r2, [r7, #16]
 800c47c:	2334      	movs	r3, #52	; 0x34
 800c47e:	fb03 f301 	mul.w	r3, r3, r1
 800c482:	4413      	add	r3, r2
 800c484:	3392      	adds	r3, #146	; 0x92
 800c486:	2200      	movs	r2, #0
 800c488:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800c48a:	7bbb      	ldrb	r3, [r7, #14]
 800c48c:	2b02      	cmp	r3, #2
 800c48e:	d150      	bne.n	800c532 <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c496:	4619      	mov	r1, r3
 800c498:	693a      	ldr	r2, [r7, #16]
 800c49a:	2334      	movs	r3, #52	; 0x34
 800c49c:	fb03 f301 	mul.w	r3, r3, r1
 800c4a0:	4413      	add	r3, r2
 800c4a2:	3392      	adds	r3, #146	; 0x92
 800c4a4:	781b      	ldrb	r3, [r3, #0]
 800c4a6:	2b02      	cmp	r3, #2
 800c4a8:	d012      	beq.n	800c4d0 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	693a      	ldr	r2, [r7, #16]
 800c4b4:	2334      	movs	r3, #52	; 0x34
 800c4b6:	fb03 f301 	mul.w	r3, r3, r1
 800c4ba:	4413      	add	r3, r2
 800c4bc:	33c1      	adds	r3, #193	; 0xc1
 800c4be:	2201      	movs	r2, #1
 800c4c0:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 800c4c2:	482f      	ldr	r0, [pc, #188]	; (800c580 <USBH_MSC_Process+0x398>)
 800c4c4:	f010 fb02 	bl	801cacc <iprintf>
 800c4c8:	200a      	movs	r0, #10
 800c4ca:	f010 fb17 	bl	801cafc <putchar>
 800c4ce:	e00b      	b.n	800c4e8 <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4d6:	4619      	mov	r1, r3
 800c4d8:	693a      	ldr	r2, [r7, #16]
 800c4da:	2334      	movs	r3, #52	; 0x34
 800c4dc:	fb03 f301 	mul.w	r3, r3, r1
 800c4e0:	4413      	add	r3, r2
 800c4e2:	33c1      	adds	r3, #193	; 0xc1
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	693a      	ldr	r2, [r7, #16]
 800c4f2:	2334      	movs	r3, #52	; 0x34
 800c4f4:	fb03 f301 	mul.w	r3, r3, r1
 800c4f8:	4413      	add	r3, r2
 800c4fa:	3390      	adds	r3, #144	; 0x90
 800c4fc:	2205      	movs	r2, #5
 800c4fe:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c506:	4619      	mov	r1, r3
 800c508:	693a      	ldr	r2, [r7, #16]
 800c50a:	2334      	movs	r3, #52	; 0x34
 800c50c:	fb03 f301 	mul.w	r3, r3, r1
 800c510:	4413      	add	r3, r2
 800c512:	3391      	adds	r3, #145	; 0x91
 800c514:	2201      	movs	r2, #1
 800c516:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c51e:	4619      	mov	r1, r3
 800c520:	693a      	ldr	r2, [r7, #16]
 800c522:	2334      	movs	r3, #52	; 0x34
 800c524:	fb03 f301 	mul.w	r3, r3, r1
 800c528:	4413      	add	r3, r2
 800c52a:	3392      	adds	r3, #146	; 0x92
 800c52c:	2202      	movs	r2, #2
 800c52e:	701a      	strb	r2, [r3, #0]
            break;
 800c530:	e1bf      	b.n	800c8b2 <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800c532:	7bbb      	ldrb	r3, [r7, #14]
 800c534:	2b04      	cmp	r3, #4
 800c536:	f040 81bc 	bne.w	800c8b2 <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c540:	4619      	mov	r1, r3
 800c542:	693a      	ldr	r2, [r7, #16]
 800c544:	2334      	movs	r3, #52	; 0x34
 800c546:	fb03 f301 	mul.w	r3, r3, r1
 800c54a:	4413      	add	r3, r2
 800c54c:	3390      	adds	r3, #144	; 0x90
 800c54e:	2201      	movs	r2, #1
 800c550:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c558:	4619      	mov	r1, r3
 800c55a:	693a      	ldr	r2, [r7, #16]
 800c55c:	2334      	movs	r3, #52	; 0x34
 800c55e:	fb03 f301 	mul.w	r3, r3, r1
 800c562:	4413      	add	r3, r2
 800c564:	3391      	adds	r3, #145	; 0x91
 800c566:	2202      	movs	r2, #2
 800c568:	701a      	strb	r2, [r3, #0]
            break;
 800c56a:	e1a2      	b.n	800c8b2 <USBH_MSC_Process+0x6ca>
 800c56c:	0801dd90 	.word	0x0801dd90
 800c570:	0801dd9c 	.word	0x0801dd9c
 800c574:	0801ddb4 	.word	0x0801ddb4
 800c578:	0801ddcc 	.word	0x0801ddcc
 800c57c:	0801dde4 	.word	0x0801dde4
 800c580:	0801ddf8 	.word	0x0801ddf8
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c58a:	b2d9      	uxtb	r1, r3
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c592:	461a      	mov	r2, r3
 800c594:	2334      	movs	r3, #52	; 0x34
 800c596:	fb03 f302 	mul.w	r3, r3, r2
 800c59a:	3390      	adds	r3, #144	; 0x90
 800c59c:	693a      	ldr	r2, [r7, #16]
 800c59e:	4413      	add	r3, r2
 800c5a0:	3304      	adds	r3, #4
 800c5a2:	461a      	mov	r2, r3
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f000 feb4 	bl	800d312 <USBH_MSC_SCSI_ReadCapacity>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c5ae:	7bfb      	ldrb	r3, [r7, #15]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d170      	bne.n	800c696 <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5ba:	4619      	mov	r1, r3
 800c5bc:	693a      	ldr	r2, [r7, #16]
 800c5be:	2334      	movs	r3, #52	; 0x34
 800c5c0:	fb03 f301 	mul.w	r3, r3, r1
 800c5c4:	4413      	add	r3, r2
 800c5c6:	33c1      	adds	r3, #193	; 0xc1
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	2b01      	cmp	r3, #1
 800c5cc:	d142      	bne.n	800c654 <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	693a      	ldr	r2, [r7, #16]
 800c5d8:	2334      	movs	r3, #52	; 0x34
 800c5da:	fb03 f301 	mul.w	r3, r3, r1
 800c5de:	4413      	add	r3, r2
 800c5e0:	3394      	adds	r3, #148	; 0x94
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	693a      	ldr	r2, [r7, #16]
 800c5e6:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 800c5ea:	4610      	mov	r0, r2
 800c5ec:	6939      	ldr	r1, [r7, #16]
 800c5ee:	2234      	movs	r2, #52	; 0x34
 800c5f0:	fb02 f200 	mul.w	r2, r2, r0
 800c5f4:	440a      	add	r2, r1
 800c5f6:	3298      	adds	r2, #152	; 0x98
 800c5f8:	8812      	ldrh	r2, [r2, #0]
 800c5fa:	fb02 f303 	mul.w	r3, r2, r3
 800c5fe:	4619      	mov	r1, r3
 800c600:	48b3      	ldr	r0, [pc, #716]	; (800c8d0 <USBH_MSC_Process+0x6e8>)
 800c602:	f010 fa63 	bl	801cacc <iprintf>
 800c606:	200a      	movs	r0, #10
 800c608:	f010 fa78 	bl	801cafc <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c612:	4619      	mov	r1, r3
 800c614:	693a      	ldr	r2, [r7, #16]
 800c616:	2334      	movs	r3, #52	; 0x34
 800c618:	fb03 f301 	mul.w	r3, r3, r1
 800c61c:	4413      	add	r3, r2
 800c61e:	3394      	adds	r3, #148	; 0x94
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	4619      	mov	r1, r3
 800c624:	48ab      	ldr	r0, [pc, #684]	; (800c8d4 <USBH_MSC_Process+0x6ec>)
 800c626:	f010 fa51 	bl	801cacc <iprintf>
 800c62a:	200a      	movs	r0, #10
 800c62c:	f010 fa66 	bl	801cafc <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c636:	4619      	mov	r1, r3
 800c638:	693a      	ldr	r2, [r7, #16]
 800c63a:	2334      	movs	r3, #52	; 0x34
 800c63c:	fb03 f301 	mul.w	r3, r3, r1
 800c640:	4413      	add	r3, r2
 800c642:	3398      	adds	r3, #152	; 0x98
 800c644:	881b      	ldrh	r3, [r3, #0]
 800c646:	4619      	mov	r1, r3
 800c648:	48a3      	ldr	r0, [pc, #652]	; (800c8d8 <USBH_MSC_Process+0x6f0>)
 800c64a:	f010 fa3f 	bl	801cacc <iprintf>
 800c64e:	200a      	movs	r0, #10
 800c650:	f010 fa54 	bl	801cafc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c654:	693b      	ldr	r3, [r7, #16]
 800c656:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c65a:	4619      	mov	r1, r3
 800c65c:	693a      	ldr	r2, [r7, #16]
 800c65e:	2334      	movs	r3, #52	; 0x34
 800c660:	fb03 f301 	mul.w	r3, r3, r1
 800c664:	4413      	add	r3, r2
 800c666:	3390      	adds	r3, #144	; 0x90
 800c668:	2201      	movs	r2, #1
 800c66a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c66c:	693b      	ldr	r3, [r7, #16]
 800c66e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c672:	4619      	mov	r1, r3
 800c674:	693a      	ldr	r2, [r7, #16]
 800c676:	2334      	movs	r3, #52	; 0x34
 800c678:	fb03 f301 	mul.w	r3, r3, r1
 800c67c:	4413      	add	r3, r2
 800c67e:	3391      	adds	r3, #145	; 0x91
 800c680:	2200      	movs	r2, #0
 800c682:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800c684:	693b      	ldr	r3, [r7, #16]
 800c686:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c68a:	3301      	adds	r3, #1
 800c68c:	b29a      	uxth	r2, r3
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800c694:	e10f      	b.n	800c8b6 <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 800c696:	7bfb      	ldrb	r3, [r7, #15]
 800c698:	2b02      	cmp	r3, #2
 800c69a:	d10c      	bne.n	800c6b6 <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	693a      	ldr	r2, [r7, #16]
 800c6a6:	2334      	movs	r3, #52	; 0x34
 800c6a8:	fb03 f301 	mul.w	r3, r3, r1
 800c6ac:	4413      	add	r3, r2
 800c6ae:	3390      	adds	r3, #144	; 0x90
 800c6b0:	2205      	movs	r2, #5
 800c6b2:	701a      	strb	r2, [r3, #0]
            break;
 800c6b4:	e0ff      	b.n	800c8b6 <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c6b6:	7bfb      	ldrb	r3, [r7, #15]
 800c6b8:	2b04      	cmp	r3, #4
 800c6ba:	f040 80fc 	bne.w	800c8b6 <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	693a      	ldr	r2, [r7, #16]
 800c6c8:	2334      	movs	r3, #52	; 0x34
 800c6ca:	fb03 f301 	mul.w	r3, r3, r1
 800c6ce:	4413      	add	r3, r2
 800c6d0:	3390      	adds	r3, #144	; 0x90
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c6d6:	693b      	ldr	r3, [r7, #16]
 800c6d8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6dc:	4619      	mov	r1, r3
 800c6de:	693a      	ldr	r2, [r7, #16]
 800c6e0:	2334      	movs	r3, #52	; 0x34
 800c6e2:	fb03 f301 	mul.w	r3, r3, r1
 800c6e6:	4413      	add	r3, r2
 800c6e8:	3391      	adds	r3, #145	; 0x91
 800c6ea:	2202      	movs	r2, #2
 800c6ec:	701a      	strb	r2, [r3, #0]
            break;
 800c6ee:	e0e2      	b.n	800c8b6 <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6f6:	b2d9      	uxtb	r1, r3
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6fe:	461a      	mov	r2, r3
 800c700:	2334      	movs	r3, #52	; 0x34
 800c702:	fb03 f302 	mul.w	r3, r3, r2
 800c706:	3398      	adds	r3, #152	; 0x98
 800c708:	693a      	ldr	r2, [r7, #16]
 800c70a:	4413      	add	r3, r2
 800c70c:	3304      	adds	r3, #4
 800c70e:	461a      	mov	r2, r3
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f000 ff1e 	bl	800d552 <USBH_MSC_SCSI_RequestSense>
 800c716:	4603      	mov	r3, r0
 800c718:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c71a:	7bfb      	ldrb	r3, [r7, #15]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d17b      	bne.n	800c818 <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c726:	4619      	mov	r1, r3
 800c728:	693a      	ldr	r2, [r7, #16]
 800c72a:	2334      	movs	r3, #52	; 0x34
 800c72c:	fb03 f301 	mul.w	r3, r3, r1
 800c730:	4413      	add	r3, r2
 800c732:	339c      	adds	r3, #156	; 0x9c
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	2b06      	cmp	r3, #6
 800c738:	d00c      	beq.n	800c754 <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c740:	4619      	mov	r1, r3
 800c742:	693a      	ldr	r2, [r7, #16]
 800c744:	2334      	movs	r3, #52	; 0x34
 800c746:	fb03 f301 	mul.w	r3, r3, r1
 800c74a:	4413      	add	r3, r2
 800c74c:	339c      	adds	r3, #156	; 0x9c
 800c74e:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c750:	2b02      	cmp	r3, #2
 800c752:	d117      	bne.n	800c784 <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c75a:	693b      	ldr	r3, [r7, #16]
 800c75c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c760:	1ad3      	subs	r3, r2, r3
 800c762:	f242 720f 	movw	r2, #9999	; 0x270f
 800c766:	4293      	cmp	r3, r2
 800c768:	d80c      	bhi.n	800c784 <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c770:	4619      	mov	r1, r3
 800c772:	693a      	ldr	r2, [r7, #16]
 800c774:	2334      	movs	r3, #52	; 0x34
 800c776:	fb03 f301 	mul.w	r3, r3, r1
 800c77a:	4413      	add	r3, r2
 800c77c:	3390      	adds	r3, #144	; 0x90
 800c77e:	2202      	movs	r2, #2
 800c780:	701a      	strb	r2, [r3, #0]
                  break;
 800c782:	e09b      	b.n	800c8bc <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c78a:	4619      	mov	r1, r3
 800c78c:	693a      	ldr	r2, [r7, #16]
 800c78e:	2334      	movs	r3, #52	; 0x34
 800c790:	fb03 f301 	mul.w	r3, r3, r1
 800c794:	4413      	add	r3, r2
 800c796:	339c      	adds	r3, #156	; 0x9c
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	4619      	mov	r1, r3
 800c79c:	484f      	ldr	r0, [pc, #316]	; (800c8dc <USBH_MSC_Process+0x6f4>)
 800c79e:	f010 f995 	bl	801cacc <iprintf>
 800c7a2:	200a      	movs	r0, #10
 800c7a4:	f010 f9aa 	bl	801cafc <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c7ae:	4619      	mov	r1, r3
 800c7b0:	693a      	ldr	r2, [r7, #16]
 800c7b2:	2334      	movs	r3, #52	; 0x34
 800c7b4:	fb03 f301 	mul.w	r3, r3, r1
 800c7b8:	4413      	add	r3, r2
 800c7ba:	339d      	adds	r3, #157	; 0x9d
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	4619      	mov	r1, r3
 800c7c0:	4847      	ldr	r0, [pc, #284]	; (800c8e0 <USBH_MSC_Process+0x6f8>)
 800c7c2:	f010 f983 	bl	801cacc <iprintf>
 800c7c6:	200a      	movs	r0, #10
 800c7c8:	f010 f998 	bl	801cafc <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 800c7cc:	693b      	ldr	r3, [r7, #16]
 800c7ce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	693a      	ldr	r2, [r7, #16]
 800c7d6:	2334      	movs	r3, #52	; 0x34
 800c7d8:	fb03 f301 	mul.w	r3, r3, r1
 800c7dc:	4413      	add	r3, r2
 800c7de:	339e      	adds	r3, #158	; 0x9e
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	483f      	ldr	r0, [pc, #252]	; (800c8e4 <USBH_MSC_Process+0x6fc>)
 800c7e6:	f010 f971 	bl	801cacc <iprintf>
 800c7ea:	200a      	movs	r0, #10
 800c7ec:	f010 f986 	bl	801cafc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c7f6:	4619      	mov	r1, r3
 800c7f8:	693a      	ldr	r2, [r7, #16]
 800c7fa:	2334      	movs	r3, #52	; 0x34
 800c7fc:	fb03 f301 	mul.w	r3, r3, r1
 800c800:	4413      	add	r3, r2
 800c802:	3390      	adds	r3, #144	; 0x90
 800c804:	2201      	movs	r2, #1
 800c806:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c80e:	3301      	adds	r3, #1
 800c810:	b29a      	uxth	r2, r3
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800c818:	7bfb      	ldrb	r3, [r7, #15]
 800c81a:	2b02      	cmp	r3, #2
 800c81c:	d112      	bne.n	800c844 <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 800c81e:	4832      	ldr	r0, [pc, #200]	; (800c8e8 <USBH_MSC_Process+0x700>)
 800c820:	f010 f954 	bl	801cacc <iprintf>
 800c824:	200a      	movs	r0, #10
 800c826:	f010 f969 	bl	801cafc <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c830:	4619      	mov	r1, r3
 800c832:	693a      	ldr	r2, [r7, #16]
 800c834:	2334      	movs	r3, #52	; 0x34
 800c836:	fb03 f301 	mul.w	r3, r3, r1
 800c83a:	4413      	add	r3, r2
 800c83c:	3390      	adds	r3, #144	; 0x90
 800c83e:	2208      	movs	r2, #8
 800c840:	701a      	strb	r2, [r3, #0]
            break;
 800c842:	e03a      	b.n	800c8ba <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c844:	7bfb      	ldrb	r3, [r7, #15]
 800c846:	2b04      	cmp	r3, #4
 800c848:	d137      	bne.n	800c8ba <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c850:	4619      	mov	r1, r3
 800c852:	693a      	ldr	r2, [r7, #16]
 800c854:	2334      	movs	r3, #52	; 0x34
 800c856:	fb03 f301 	mul.w	r3, r3, r1
 800c85a:	4413      	add	r3, r2
 800c85c:	3390      	adds	r3, #144	; 0x90
 800c85e:	2201      	movs	r2, #1
 800c860:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c868:	4619      	mov	r1, r3
 800c86a:	693a      	ldr	r2, [r7, #16]
 800c86c:	2334      	movs	r3, #52	; 0x34
 800c86e:	fb03 f301 	mul.w	r3, r3, r1
 800c872:	4413      	add	r3, r2
 800c874:	3391      	adds	r3, #145	; 0x91
 800c876:	2202      	movs	r2, #2
 800c878:	701a      	strb	r2, [r3, #0]
            break;
 800c87a:	e01e      	b.n	800c8ba <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c882:	3301      	adds	r3, #1
 800c884:	b29a      	uxth	r2, r3
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800c88c:	e016      	b.n	800c8bc <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	2200      	movs	r2, #0
 800c892:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800c896:	693b      	ldr	r3, [r7, #16]
 800c898:	2201      	movs	r2, #1
 800c89a:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c8a2:	2102      	movs	r1, #2
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	4798      	blx	r3
      break;
 800c8a8:	e00c      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
            break;
 800c8aa:	bf00      	nop
 800c8ac:	e00a      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
            break;
 800c8ae:	bf00      	nop
 800c8b0:	e008      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
            break;
 800c8b2:	bf00      	nop
 800c8b4:	e006      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
            break;
 800c8b6:	bf00      	nop
 800c8b8:	e004      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
            break;
 800c8ba:	bf00      	nop
      break;
 800c8bc:	e002      	b.n	800c8c4 <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	75fb      	strb	r3, [r7, #23]
      break;
 800c8c2:	bf00      	nop
  }
  return error;
 800c8c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	3718      	adds	r7, #24
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	bd80      	pop	{r7, pc}
 800c8ce:	bf00      	nop
 800c8d0:	0801de10 	.word	0x0801de10
 800c8d4:	0801de30 	.word	0x0801de30
 800c8d8:	0801de44 	.word	0x0801de44
 800c8dc:	0801de58 	.word	0x0801de58
 800c8e0:	0801de68 	.word	0x0801de68
 800c8e4:	0801de84 	.word	0x0801de84
 800c8e8:	0801ddf8 	.word	0x0801ddf8

0800c8ec <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800c8f4:	2300      	movs	r3, #0
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	370c      	adds	r7, #12
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c900:	4770      	bx	lr
	...

0800c904 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b088      	sub	sp, #32
 800c908:	af02      	add	r7, sp, #8
 800c90a:	6078      	str	r0, [r7, #4]
 800c90c:	460b      	mov	r3, r1
 800c90e:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c916:	69db      	ldr	r3, [r3, #28]
 800c918:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800c91a:	2301      	movs	r3, #1
 800c91c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800c91e:	2301      	movs	r3, #1
 800c920:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800c922:	78fb      	ldrb	r3, [r7, #3]
 800c924:	693a      	ldr	r2, [r7, #16]
 800c926:	2134      	movs	r1, #52	; 0x34
 800c928:	fb01 f303 	mul.w	r3, r1, r3
 800c92c:	4413      	add	r3, r2
 800c92e:	3390      	adds	r3, #144	; 0x90
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	2b07      	cmp	r3, #7
 800c934:	d03d      	beq.n	800c9b2 <USBH_MSC_RdWrProcess+0xae>
 800c936:	2b07      	cmp	r3, #7
 800c938:	f300 80dc 	bgt.w	800caf4 <USBH_MSC_RdWrProcess+0x1f0>
 800c93c:	2b05      	cmp	r3, #5
 800c93e:	d06d      	beq.n	800ca1c <USBH_MSC_RdWrProcess+0x118>
 800c940:	2b06      	cmp	r3, #6
 800c942:	f040 80d7 	bne.w	800caf4 <USBH_MSC_RdWrProcess+0x1f0>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800c946:	78f9      	ldrb	r1, [r7, #3]
 800c948:	2300      	movs	r3, #0
 800c94a:	9300      	str	r3, [sp, #0]
 800c94c:	2300      	movs	r3, #0
 800c94e:	2200      	movs	r2, #0
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 fee2 	bl	800d71a <USBH_MSC_SCSI_Read>
 800c956:	4603      	mov	r3, r0
 800c958:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c95a:	7bfb      	ldrb	r3, [r7, #15]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d10b      	bne.n	800c978 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c960:	78fb      	ldrb	r3, [r7, #3]
 800c962:	693a      	ldr	r2, [r7, #16]
 800c964:	2134      	movs	r1, #52	; 0x34
 800c966:	fb01 f303 	mul.w	r3, r1, r3
 800c96a:	4413      	add	r3, r2
 800c96c:	3390      	adds	r3, #144	; 0x90
 800c96e:	2201      	movs	r2, #1
 800c970:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c972:	2300      	movs	r3, #0
 800c974:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c976:	e0bf      	b.n	800caf8 <USBH_MSC_RdWrProcess+0x1f4>
      else if (scsi_status == USBH_FAIL)
 800c978:	7bfb      	ldrb	r3, [r7, #15]
 800c97a:	2b02      	cmp	r3, #2
 800c97c:	d109      	bne.n	800c992 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c97e:	78fb      	ldrb	r3, [r7, #3]
 800c980:	693a      	ldr	r2, [r7, #16]
 800c982:	2134      	movs	r1, #52	; 0x34
 800c984:	fb01 f303 	mul.w	r3, r1, r3
 800c988:	4413      	add	r3, r2
 800c98a:	3390      	adds	r3, #144	; 0x90
 800c98c:	2205      	movs	r2, #5
 800c98e:	701a      	strb	r2, [r3, #0]
      break;
 800c990:	e0b2      	b.n	800caf8 <USBH_MSC_RdWrProcess+0x1f4>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c992:	7bfb      	ldrb	r3, [r7, #15]
 800c994:	2b04      	cmp	r3, #4
 800c996:	f040 80af 	bne.w	800caf8 <USBH_MSC_RdWrProcess+0x1f4>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c99a:	78fb      	ldrb	r3, [r7, #3]
 800c99c:	693a      	ldr	r2, [r7, #16]
 800c99e:	2134      	movs	r1, #52	; 0x34
 800c9a0:	fb01 f303 	mul.w	r3, r1, r3
 800c9a4:	4413      	add	r3, r2
 800c9a6:	3390      	adds	r3, #144	; 0x90
 800c9a8:	2208      	movs	r2, #8
 800c9aa:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c9ac:	2302      	movs	r3, #2
 800c9ae:	75fb      	strb	r3, [r7, #23]
      break;
 800c9b0:	e0a2      	b.n	800caf8 <USBH_MSC_RdWrProcess+0x1f4>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800c9b2:	78f9      	ldrb	r1, [r7, #3]
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	9300      	str	r3, [sp, #0]
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 fe41 	bl	800d644 <USBH_MSC_SCSI_Write>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c9c6:	7bfb      	ldrb	r3, [r7, #15]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d10b      	bne.n	800c9e4 <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c9cc:	78fb      	ldrb	r3, [r7, #3]
 800c9ce:	693a      	ldr	r2, [r7, #16]
 800c9d0:	2134      	movs	r1, #52	; 0x34
 800c9d2:	fb01 f303 	mul.w	r3, r1, r3
 800c9d6:	4413      	add	r3, r2
 800c9d8:	3390      	adds	r3, #144	; 0x90
 800c9da:	2201      	movs	r2, #1
 800c9dc:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c9e2:	e08b      	b.n	800cafc <USBH_MSC_RdWrProcess+0x1f8>
      else if (scsi_status == USBH_FAIL)
 800c9e4:	7bfb      	ldrb	r3, [r7, #15]
 800c9e6:	2b02      	cmp	r3, #2
 800c9e8:	d109      	bne.n	800c9fe <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c9ea:	78fb      	ldrb	r3, [r7, #3]
 800c9ec:	693a      	ldr	r2, [r7, #16]
 800c9ee:	2134      	movs	r1, #52	; 0x34
 800c9f0:	fb01 f303 	mul.w	r3, r1, r3
 800c9f4:	4413      	add	r3, r2
 800c9f6:	3390      	adds	r3, #144	; 0x90
 800c9f8:	2205      	movs	r2, #5
 800c9fa:	701a      	strb	r2, [r3, #0]
      break;
 800c9fc:	e07e      	b.n	800cafc <USBH_MSC_RdWrProcess+0x1f8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c9fe:	7bfb      	ldrb	r3, [r7, #15]
 800ca00:	2b04      	cmp	r3, #4
 800ca02:	d17b      	bne.n	800cafc <USBH_MSC_RdWrProcess+0x1f8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800ca04:	78fb      	ldrb	r3, [r7, #3]
 800ca06:	693a      	ldr	r2, [r7, #16]
 800ca08:	2134      	movs	r1, #52	; 0x34
 800ca0a:	fb01 f303 	mul.w	r3, r1, r3
 800ca0e:	4413      	add	r3, r2
 800ca10:	3390      	adds	r3, #144	; 0x90
 800ca12:	2208      	movs	r2, #8
 800ca14:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800ca16:	2302      	movs	r3, #2
 800ca18:	75fb      	strb	r3, [r7, #23]
      break;
 800ca1a:	e06f      	b.n	800cafc <USBH_MSC_RdWrProcess+0x1f8>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800ca1c:	78fb      	ldrb	r3, [r7, #3]
 800ca1e:	2234      	movs	r2, #52	; 0x34
 800ca20:	fb02 f303 	mul.w	r3, r2, r3
 800ca24:	3398      	adds	r3, #152	; 0x98
 800ca26:	693a      	ldr	r2, [r7, #16]
 800ca28:	4413      	add	r3, r2
 800ca2a:	1d1a      	adds	r2, r3, #4
 800ca2c:	78fb      	ldrb	r3, [r7, #3]
 800ca2e:	4619      	mov	r1, r3
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 fd8e 	bl	800d552 <USBH_MSC_SCSI_RequestSense>
 800ca36:	4603      	mov	r3, r0
 800ca38:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800ca3a:	7bfb      	ldrb	r3, [r7, #15]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d140      	bne.n	800cac2 <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 800ca40:	78fb      	ldrb	r3, [r7, #3]
 800ca42:	693a      	ldr	r2, [r7, #16]
 800ca44:	2134      	movs	r1, #52	; 0x34
 800ca46:	fb01 f303 	mul.w	r3, r1, r3
 800ca4a:	4413      	add	r3, r2
 800ca4c:	339c      	adds	r3, #156	; 0x9c
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	4619      	mov	r1, r3
 800ca52:	482e      	ldr	r0, [pc, #184]	; (800cb0c <USBH_MSC_RdWrProcess+0x208>)
 800ca54:	f010 f83a 	bl	801cacc <iprintf>
 800ca58:	200a      	movs	r0, #10
 800ca5a:	f010 f84f 	bl	801cafc <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 800ca5e:	78fb      	ldrb	r3, [r7, #3]
 800ca60:	693a      	ldr	r2, [r7, #16]
 800ca62:	2134      	movs	r1, #52	; 0x34
 800ca64:	fb01 f303 	mul.w	r3, r1, r3
 800ca68:	4413      	add	r3, r2
 800ca6a:	339d      	adds	r3, #157	; 0x9d
 800ca6c:	781b      	ldrb	r3, [r3, #0]
 800ca6e:	4619      	mov	r1, r3
 800ca70:	4827      	ldr	r0, [pc, #156]	; (800cb10 <USBH_MSC_RdWrProcess+0x20c>)
 800ca72:	f010 f82b 	bl	801cacc <iprintf>
 800ca76:	200a      	movs	r0, #10
 800ca78:	f010 f840 	bl	801cafc <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 800ca7c:	78fb      	ldrb	r3, [r7, #3]
 800ca7e:	693a      	ldr	r2, [r7, #16]
 800ca80:	2134      	movs	r1, #52	; 0x34
 800ca82:	fb01 f303 	mul.w	r3, r1, r3
 800ca86:	4413      	add	r3, r2
 800ca88:	339e      	adds	r3, #158	; 0x9e
 800ca8a:	781b      	ldrb	r3, [r3, #0]
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	4821      	ldr	r0, [pc, #132]	; (800cb14 <USBH_MSC_RdWrProcess+0x210>)
 800ca90:	f010 f81c 	bl	801cacc <iprintf>
 800ca94:	200a      	movs	r0, #10
 800ca96:	f010 f831 	bl	801cafc <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800ca9a:	78fb      	ldrb	r3, [r7, #3]
 800ca9c:	693a      	ldr	r2, [r7, #16]
 800ca9e:	2134      	movs	r1, #52	; 0x34
 800caa0:	fb01 f303 	mul.w	r3, r1, r3
 800caa4:	4413      	add	r3, r2
 800caa6:	3390      	adds	r3, #144	; 0x90
 800caa8:	2201      	movs	r2, #1
 800caaa:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800caac:	78fb      	ldrb	r3, [r7, #3]
 800caae:	693a      	ldr	r2, [r7, #16]
 800cab0:	2134      	movs	r1, #52	; 0x34
 800cab2:	fb01 f303 	mul.w	r3, r1, r3
 800cab6:	4413      	add	r3, r2
 800cab8:	3391      	adds	r3, #145	; 0x91
 800caba:	2202      	movs	r2, #2
 800cabc:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800cabe:	2302      	movs	r3, #2
 800cac0:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800cac2:	7bfb      	ldrb	r3, [r7, #15]
 800cac4:	2b02      	cmp	r3, #2
 800cac6:	d106      	bne.n	800cad6 <USBH_MSC_RdWrProcess+0x1d2>
      {
        USBH_UsrLog("MSC Device NOT ready");
 800cac8:	4813      	ldr	r0, [pc, #76]	; (800cb18 <USBH_MSC_RdWrProcess+0x214>)
 800caca:	f00f ffff 	bl	801cacc <iprintf>
 800cace:	200a      	movs	r0, #10
 800cad0:	f010 f814 	bl	801cafc <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800cad4:	e014      	b.n	800cb00 <USBH_MSC_RdWrProcess+0x1fc>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800cad6:	7bfb      	ldrb	r3, [r7, #15]
 800cad8:	2b04      	cmp	r3, #4
 800cada:	d111      	bne.n	800cb00 <USBH_MSC_RdWrProcess+0x1fc>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800cadc:	78fb      	ldrb	r3, [r7, #3]
 800cade:	693a      	ldr	r2, [r7, #16]
 800cae0:	2134      	movs	r1, #52	; 0x34
 800cae2:	fb01 f303 	mul.w	r3, r1, r3
 800cae6:	4413      	add	r3, r2
 800cae8:	3390      	adds	r3, #144	; 0x90
 800caea:	2208      	movs	r2, #8
 800caec:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800caee:	2302      	movs	r3, #2
 800caf0:	75fb      	strb	r3, [r7, #23]
      break;
 800caf2:	e005      	b.n	800cb00 <USBH_MSC_RdWrProcess+0x1fc>

    default:
      break;
 800caf4:	bf00      	nop
 800caf6:	e004      	b.n	800cb02 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800caf8:	bf00      	nop
 800cafa:	e002      	b.n	800cb02 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800cafc:	bf00      	nop
 800cafe:	e000      	b.n	800cb02 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800cb00:	bf00      	nop

  }
  return error;
 800cb02:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	3718      	adds	r7, #24
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd80      	pop	{r7, pc}
 800cb0c:	0801de58 	.word	0x0801de58
 800cb10:	0801de68 	.word	0x0801de68
 800cb14:	0801de84 	.word	0x0801de84
 800cb18:	0801ddf8 	.word	0x0801ddf8

0800cb1c <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b085      	sub	sp, #20
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
 800cb24:	460b      	mov	r3, r1
 800cb26:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb2e:	69db      	ldr	r3, [r3, #28]
 800cb30:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	b2db      	uxtb	r3, r3
 800cb38:	2b0b      	cmp	r3, #11
 800cb3a:	d10c      	bne.n	800cb56 <USBH_MSC_UnitIsReady+0x3a>
 800cb3c:	78fb      	ldrb	r3, [r7, #3]
 800cb3e:	68ba      	ldr	r2, [r7, #8]
 800cb40:	2134      	movs	r1, #52	; 0x34
 800cb42:	fb01 f303 	mul.w	r3, r1, r3
 800cb46:	4413      	add	r3, r2
 800cb48:	3391      	adds	r3, #145	; 0x91
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d102      	bne.n	800cb56 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800cb50:	2301      	movs	r3, #1
 800cb52:	73fb      	strb	r3, [r7, #15]
 800cb54:	e001      	b.n	800cb5a <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800cb56:	2300      	movs	r3, #0
 800cb58:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800cb5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	3714      	adds	r7, #20
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr

0800cb68 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b086      	sub	sp, #24
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	60f8      	str	r0, [r7, #12]
 800cb70:	460b      	mov	r3, r1
 800cb72:	607a      	str	r2, [r7, #4]
 800cb74:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb7c:	69db      	ldr	r3, [r3, #28]
 800cb7e:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	b2db      	uxtb	r3, r3
 800cb86:	2b0b      	cmp	r3, #11
 800cb88:	d10d      	bne.n	800cba6 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800cb8a:	7afb      	ldrb	r3, [r7, #11]
 800cb8c:	2234      	movs	r2, #52	; 0x34
 800cb8e:	fb02 f303 	mul.w	r3, r2, r3
 800cb92:	3390      	adds	r3, #144	; 0x90
 800cb94:	697a      	ldr	r2, [r7, #20]
 800cb96:	4413      	add	r3, r2
 800cb98:	2234      	movs	r2, #52	; 0x34
 800cb9a:	4619      	mov	r1, r3
 800cb9c:	6878      	ldr	r0, [r7, #4]
 800cb9e:	f00f fed5 	bl	801c94c <memcpy>
    return USBH_OK;
 800cba2:	2300      	movs	r3, #0
 800cba4:	e000      	b.n	800cba8 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800cba6:	2302      	movs	r3, #2
  }
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3718      	adds	r7, #24
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bd80      	pop	{r7, pc}

0800cbb0 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b088      	sub	sp, #32
 800cbb4:	af02      	add	r7, sp, #8
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	607a      	str	r2, [r7, #4]
 800cbba:	603b      	str	r3, [r7, #0]
 800cbbc:	460b      	mov	r3, r1
 800cbbe:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cbc6:	69db      	ldr	r3, [r3, #28]
 800cbc8:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cbd0:	b2db      	uxtb	r3, r3
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d00e      	beq.n	800cbf4 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	781b      	ldrb	r3, [r3, #0]
 800cbda:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800cbdc:	2b0b      	cmp	r3, #11
 800cbde:	d109      	bne.n	800cbf4 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800cbe0:	7afb      	ldrb	r3, [r7, #11]
 800cbe2:	697a      	ldr	r2, [r7, #20]
 800cbe4:	2134      	movs	r1, #52	; 0x34
 800cbe6:	fb01 f303 	mul.w	r3, r1, r3
 800cbea:	4413      	add	r3, r2
 800cbec:	3390      	adds	r3, #144	; 0x90
 800cbee:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800cbf0:	2b01      	cmp	r3, #1
 800cbf2:	d001      	beq.n	800cbf8 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800cbf4:	2302      	movs	r3, #2
 800cbf6:	e040      	b.n	800cc7a <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	2206      	movs	r2, #6
 800cbfc:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800cbfe:	7afb      	ldrb	r3, [r7, #11]
 800cc00:	697a      	ldr	r2, [r7, #20]
 800cc02:	2134      	movs	r1, #52	; 0x34
 800cc04:	fb01 f303 	mul.w	r3, r1, r3
 800cc08:	4413      	add	r3, r2
 800cc0a:	3390      	adds	r3, #144	; 0x90
 800cc0c:	2206      	movs	r2, #6
 800cc0e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800cc10:	7afb      	ldrb	r3, [r7, #11]
 800cc12:	b29a      	uxth	r2, r3
 800cc14:	697b      	ldr	r3, [r7, #20]
 800cc16:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800cc1a:	7af9      	ldrb	r1, [r7, #11]
 800cc1c:	6a3b      	ldr	r3, [r7, #32]
 800cc1e:	9300      	str	r3, [sp, #0]
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	68f8      	ldr	r0, [r7, #12]
 800cc26:	f000 fd78 	bl	800d71a <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cc30:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cc32:	e016      	b.n	800cc62 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	1ad2      	subs	r2, r2, r3
 800cc3e:	6a3b      	ldr	r3, [r7, #32]
 800cc40:	f242 7110 	movw	r1, #10000	; 0x2710
 800cc44:	fb01 f303 	mul.w	r3, r1, r3
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d805      	bhi.n	800cc58 <USBH_MSC_Read+0xa8>
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cc52:	b2db      	uxtb	r3, r3
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d104      	bne.n	800cc62 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	2201      	movs	r2, #1
 800cc5c:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cc5e:	2302      	movs	r3, #2
 800cc60:	e00b      	b.n	800cc7a <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cc62:	7afb      	ldrb	r3, [r7, #11]
 800cc64:	4619      	mov	r1, r3
 800cc66:	68f8      	ldr	r0, [r7, #12]
 800cc68:	f7ff fe4c 	bl	800c904 <USBH_MSC_RdWrProcess>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	2b01      	cmp	r3, #1
 800cc70:	d0e0      	beq.n	800cc34 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	2201      	movs	r2, #1
 800cc76:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3718      	adds	r7, #24
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}

0800cc82 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800cc82:	b580      	push	{r7, lr}
 800cc84:	b088      	sub	sp, #32
 800cc86:	af02      	add	r7, sp, #8
 800cc88:	60f8      	str	r0, [r7, #12]
 800cc8a:	607a      	str	r2, [r7, #4]
 800cc8c:	603b      	str	r3, [r7, #0]
 800cc8e:	460b      	mov	r3, r1
 800cc90:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cc98:	69db      	ldr	r3, [r3, #28]
 800cc9a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d00e      	beq.n	800ccc6 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800ccae:	2b0b      	cmp	r3, #11
 800ccb0:	d109      	bne.n	800ccc6 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800ccb2:	7afb      	ldrb	r3, [r7, #11]
 800ccb4:	697a      	ldr	r2, [r7, #20]
 800ccb6:	2134      	movs	r1, #52	; 0x34
 800ccb8:	fb01 f303 	mul.w	r3, r1, r3
 800ccbc:	4413      	add	r3, r2
 800ccbe:	3390      	adds	r3, #144	; 0x90
 800ccc0:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800ccc2:	2b01      	cmp	r3, #1
 800ccc4:	d001      	beq.n	800ccca <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800ccc6:	2302      	movs	r3, #2
 800ccc8:	e040      	b.n	800cd4c <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	2207      	movs	r2, #7
 800ccce:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800ccd0:	7afb      	ldrb	r3, [r7, #11]
 800ccd2:	697a      	ldr	r2, [r7, #20]
 800ccd4:	2134      	movs	r1, #52	; 0x34
 800ccd6:	fb01 f303 	mul.w	r3, r1, r3
 800ccda:	4413      	add	r3, r2
 800ccdc:	3390      	adds	r3, #144	; 0x90
 800ccde:	2207      	movs	r2, #7
 800cce0:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800cce2:	7afb      	ldrb	r3, [r7, #11]
 800cce4:	b29a      	uxth	r2, r3
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800ccec:	7af9      	ldrb	r1, [r7, #11]
 800ccee:	6a3b      	ldr	r3, [r7, #32]
 800ccf0:	9300      	str	r3, [sp, #0]
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	687a      	ldr	r2, [r7, #4]
 800ccf6:	68f8      	ldr	r0, [r7, #12]
 800ccf8:	f000 fca4 	bl	800d644 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cd02:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cd04:	e016      	b.n	800cd34 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	1ad2      	subs	r2, r2, r3
 800cd10:	6a3b      	ldr	r3, [r7, #32]
 800cd12:	f242 7110 	movw	r1, #10000	; 0x2710
 800cd16:	fb01 f303 	mul.w	r3, r1, r3
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d805      	bhi.n	800cd2a <USBH_MSC_Write+0xa8>
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cd24:	b2db      	uxtb	r3, r3
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d104      	bne.n	800cd34 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	2201      	movs	r2, #1
 800cd2e:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cd30:	2302      	movs	r3, #2
 800cd32:	e00b      	b.n	800cd4c <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cd34:	7afb      	ldrb	r3, [r7, #11]
 800cd36:	4619      	mov	r1, r3
 800cd38:	68f8      	ldr	r0, [r7, #12]
 800cd3a:	f7ff fde3 	bl	800c904 <USBH_MSC_RdWrProcess>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	2b01      	cmp	r3, #1
 800cd42:	d0e0      	beq.n	800cd06 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	2201      	movs	r2, #1
 800cd48:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800cd4a:	2300      	movs	r3, #0
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3718      	adds	r7, #24
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}

0800cd54 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2221      	movs	r2, #33	; 0x21
 800cd60:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	22ff      	movs	r2, #255	; 0xff
 800cd66:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2200      	movs	r2, #0
 800cd72:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2200      	movs	r2, #0
 800cd78:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	2100      	movs	r1, #0
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f001 ff67 	bl	800ec52 <USBH_CtlReq>
 800cd84:	4603      	mov	r3, r0
}
 800cd86:	4618      	mov	r0, r3
 800cd88:	3708      	adds	r7, #8
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	bd80      	pop	{r7, pc}

0800cd8e <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800cd8e:	b580      	push	{r7, lr}
 800cd90:	b082      	sub	sp, #8
 800cd92:	af00      	add	r7, sp, #0
 800cd94:	6078      	str	r0, [r7, #4]
 800cd96:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	22a1      	movs	r2, #161	; 0xa1
 800cd9c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	22fe      	movs	r2, #254	; 0xfe
 800cda2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2200      	movs	r2, #0
 800cda8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2200      	movs	r2, #0
 800cdae:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2201      	movs	r2, #1
 800cdb4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800cdb6:	2201      	movs	r2, #1
 800cdb8:	6839      	ldr	r1, [r7, #0]
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f001 ff49 	bl	800ec52 <USBH_CtlReq>
 800cdc0:	4603      	mov	r3, r0
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	3708      	adds	r7, #8
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}
	...

0800cdcc <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b085      	sub	sp, #20
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cdda:	69db      	ldr	r3, [r3, #28]
 800cddc:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	4a09      	ldr	r2, [pc, #36]	; (800ce08 <USBH_MSC_BOT_Init+0x3c>)
 800cde2:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	4a09      	ldr	r2, [pc, #36]	; (800ce0c <USBH_MSC_BOT_Init+0x40>)
 800cde8:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2201      	movs	r2, #1
 800cdee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2201      	movs	r2, #1
 800cdf6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800cdfa:	2300      	movs	r3, #0
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	3714      	adds	r7, #20
 800ce00:	46bd      	mov	sp, r7
 800ce02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce06:	4770      	bx	lr
 800ce08:	43425355 	.word	0x43425355
 800ce0c:	20304050 	.word	0x20304050

0800ce10 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b088      	sub	sp, #32
 800ce14:	af02      	add	r7, sp, #8
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	460b      	mov	r3, r1
 800ce1a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800ce20:	2301      	movs	r3, #1
 800ce22:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800ce24:	2301      	movs	r3, #1
 800ce26:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ce32:	69db      	ldr	r3, [r3, #28]
 800ce34:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800ce36:	2300      	movs	r3, #0
 800ce38:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ce40:	3b01      	subs	r3, #1
 800ce42:	2b0a      	cmp	r3, #10
 800ce44:	f200 819e 	bhi.w	800d184 <USBH_MSC_BOT_Process+0x374>
 800ce48:	a201      	add	r2, pc, #4	; (adr r2, 800ce50 <USBH_MSC_BOT_Process+0x40>)
 800ce4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce4e:	bf00      	nop
 800ce50:	0800ce7d 	.word	0x0800ce7d
 800ce54:	0800cea5 	.word	0x0800cea5
 800ce58:	0800cf0f 	.word	0x0800cf0f
 800ce5c:	0800cf2d 	.word	0x0800cf2d
 800ce60:	0800cfb1 	.word	0x0800cfb1
 800ce64:	0800cfd3 	.word	0x0800cfd3
 800ce68:	0800d06b 	.word	0x0800d06b
 800ce6c:	0800d087 	.word	0x0800d087
 800ce70:	0800d0d9 	.word	0x0800d0d9
 800ce74:	0800d109 	.word	0x0800d109
 800ce78:	0800d16b 	.word	0x0800d16b
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800ce7c:	693b      	ldr	r3, [r7, #16]
 800ce7e:	78fa      	ldrb	r2, [r7, #3]
 800ce80:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	2202      	movs	r2, #2
 800ce88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800ce92:	693b      	ldr	r3, [r7, #16]
 800ce94:	795b      	ldrb	r3, [r3, #5]
 800ce96:	2201      	movs	r2, #1
 800ce98:	9200      	str	r2, [sp, #0]
 800ce9a:	221f      	movs	r2, #31
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	f002 f8f4 	bl	800f08a <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800cea2:	e17e      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	795b      	ldrb	r3, [r3, #5]
 800cea8:	4619      	mov	r1, r3
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f00f fc54 	bl	801c758 <USBH_LL_GetURBState>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ceb4:	7d3b      	ldrb	r3, [r7, #20]
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	d118      	bne.n	800ceec <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d00f      	beq.n	800cee2 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800cec8:	b25b      	sxtb	r3, r3
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	da04      	bge.n	800ced8 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	2203      	movs	r2, #3
 800ced2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ced6:	e157      	b.n	800d188 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	2205      	movs	r2, #5
 800cedc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cee0:	e152      	b.n	800d188 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	2207      	movs	r2, #7
 800cee6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ceea:	e14d      	b.n	800d188 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ceec:	7d3b      	ldrb	r3, [r7, #20]
 800ceee:	2b02      	cmp	r3, #2
 800cef0:	d104      	bne.n	800cefc <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	2201      	movs	r2, #1
 800cef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cefa:	e145      	b.n	800d188 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800cefc:	7d3b      	ldrb	r3, [r7, #20]
 800cefe:	2b05      	cmp	r3, #5
 800cf00:	f040 8142 	bne.w	800d188 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	220a      	movs	r2, #10
 800cf08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf0c:	e13c      	b.n	800d188 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	895a      	ldrh	r2, [r3, #10]
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	791b      	ldrb	r3, [r3, #4]
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f002 f8d9 	bl	800f0d4 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800cf22:	693b      	ldr	r3, [r7, #16]
 800cf24:	2204      	movs	r2, #4
 800cf26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800cf2a:	e13a      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800cf2c:	693b      	ldr	r3, [r7, #16]
 800cf2e:	791b      	ldrb	r3, [r3, #4]
 800cf30:	4619      	mov	r1, r3
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f00f fc10 	bl	801c758 <USBH_LL_GetURBState>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800cf3c:	7d3b      	ldrb	r3, [r7, #20]
 800cf3e:	2b01      	cmp	r3, #1
 800cf40:	d12d      	bne.n	800cf9e <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800cf42:	693b      	ldr	r3, [r7, #16]
 800cf44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf46:	693a      	ldr	r2, [r7, #16]
 800cf48:	8952      	ldrh	r2, [r2, #10]
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d910      	bls.n	800cf70 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800cf4e:	693b      	ldr	r3, [r7, #16]
 800cf50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf54:	693a      	ldr	r2, [r7, #16]
 800cf56:	8952      	ldrh	r2, [r2, #10]
 800cf58:	441a      	add	r2, r3
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf64:	693a      	ldr	r2, [r7, #16]
 800cf66:	8952      	ldrh	r2, [r2, #10]
 800cf68:	1a9a      	subs	r2, r3, r2
 800cf6a:	693b      	ldr	r3, [r7, #16]
 800cf6c:	65da      	str	r2, [r3, #92]	; 0x5c
 800cf6e:	e002      	b.n	800cf76 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	2200      	movs	r2, #0
 800cf74:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d00a      	beq.n	800cf94 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	895a      	ldrh	r2, [r3, #10]
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	791b      	ldrb	r3, [r3, #4]
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f002 f8a1 	bl	800f0d4 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800cf92:	e0fb      	b.n	800d18c <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800cf94:	693b      	ldr	r3, [r7, #16]
 800cf96:	2207      	movs	r2, #7
 800cf98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf9c:	e0f6      	b.n	800d18c <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800cf9e:	7d3b      	ldrb	r3, [r7, #20]
 800cfa0:	2b05      	cmp	r3, #5
 800cfa2:	f040 80f3 	bne.w	800d18c <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	2209      	movs	r2, #9
 800cfaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cfae:	e0ed      	b.n	800d18c <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800cfb0:	693b      	ldr	r3, [r7, #16]
 800cfb2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	891a      	ldrh	r2, [r3, #8]
 800cfba:	693b      	ldr	r3, [r7, #16]
 800cfbc:	795b      	ldrb	r3, [r3, #5]
 800cfbe:	2001      	movs	r0, #1
 800cfc0:	9000      	str	r0, [sp, #0]
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f002 f861 	bl	800f08a <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800cfc8:	693b      	ldr	r3, [r7, #16]
 800cfca:	2206      	movs	r2, #6
 800cfcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cfd0:	e0e7      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800cfd2:	693b      	ldr	r3, [r7, #16]
 800cfd4:	795b      	ldrb	r3, [r3, #5]
 800cfd6:	4619      	mov	r1, r3
 800cfd8:	6878      	ldr	r0, [r7, #4]
 800cfda:	f00f fbbd 	bl	801c758 <USBH_LL_GetURBState>
 800cfde:	4603      	mov	r3, r0
 800cfe0:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800cfe2:	7d3b      	ldrb	r3, [r7, #20]
 800cfe4:	2b01      	cmp	r3, #1
 800cfe6:	d12f      	bne.n	800d048 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cfec:	693a      	ldr	r2, [r7, #16]
 800cfee:	8912      	ldrh	r2, [r2, #8]
 800cff0:	4293      	cmp	r3, r2
 800cff2:	d910      	bls.n	800d016 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cffa:	693a      	ldr	r2, [r7, #16]
 800cffc:	8912      	ldrh	r2, [r2, #8]
 800cffe:	441a      	add	r2, r3
 800d000:	693b      	ldr	r3, [r7, #16]
 800d002:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d00a:	693a      	ldr	r2, [r7, #16]
 800d00c:	8912      	ldrh	r2, [r2, #8]
 800d00e:	1a9a      	subs	r2, r3, r2
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	65da      	str	r2, [r3, #92]	; 0x5c
 800d014:	e002      	b.n	800d01c <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800d016:	693b      	ldr	r3, [r7, #16]
 800d018:	2200      	movs	r2, #0
 800d01a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d020:	2b00      	cmp	r3, #0
 800d022:	d00c      	beq.n	800d03e <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	891a      	ldrh	r2, [r3, #8]
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	795b      	ldrb	r3, [r3, #5]
 800d032:	2001      	movs	r0, #1
 800d034:	9000      	str	r0, [sp, #0]
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f002 f827 	bl	800f08a <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800d03c:	e0a8      	b.n	800d190 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	2207      	movs	r2, #7
 800d042:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d046:	e0a3      	b.n	800d190 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d048:	7d3b      	ldrb	r3, [r7, #20]
 800d04a:	2b02      	cmp	r3, #2
 800d04c:	d104      	bne.n	800d058 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	2205      	movs	r2, #5
 800d052:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d056:	e09b      	b.n	800d190 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800d058:	7d3b      	ldrb	r3, [r7, #20]
 800d05a:	2b05      	cmp	r3, #5
 800d05c:	f040 8098 	bne.w	800d190 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	220a      	movs	r2, #10
 800d064:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d068:	e092      	b.n	800d190 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	791b      	ldrb	r3, [r3, #4]
 800d074:	220d      	movs	r2, #13
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f002 f82c 	bl	800f0d4 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	2208      	movs	r2, #8
 800d080:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d084:	e08d      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	791b      	ldrb	r3, [r3, #4]
 800d08a:	4619      	mov	r1, r3
 800d08c:	6878      	ldr	r0, [r7, #4]
 800d08e:	f00f fb63 	bl	801c758 <USBH_LL_GetURBState>
 800d092:	4603      	mov	r3, r0
 800d094:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800d096:	7d3b      	ldrb	r3, [r7, #20]
 800d098:	2b01      	cmp	r3, #1
 800d09a:	d115      	bne.n	800d0c8 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f000 f8a9 	bl	800d204 <USBH_MSC_DecodeCSW>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800d0b6:	7d7b      	ldrb	r3, [r7, #21]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d102      	bne.n	800d0c2 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800d0c0:	e068      	b.n	800d194 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800d0c2:	2302      	movs	r3, #2
 800d0c4:	75fb      	strb	r3, [r7, #23]
      break;
 800d0c6:	e065      	b.n	800d194 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800d0c8:	7d3b      	ldrb	r3, [r7, #20]
 800d0ca:	2b05      	cmp	r3, #5
 800d0cc:	d162      	bne.n	800d194 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800d0ce:	693b      	ldr	r3, [r7, #16]
 800d0d0:	2209      	movs	r2, #9
 800d0d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d0d6:	e05d      	b.n	800d194 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800d0d8:	78fb      	ldrb	r3, [r7, #3]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	4619      	mov	r1, r3
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 f864 	bl	800d1ac <USBH_MSC_BOT_Abort>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800d0e8:	7dbb      	ldrb	r3, [r7, #22]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d104      	bne.n	800d0f8 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	2207      	movs	r2, #7
 800d0f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800d0f6:	e04f      	b.n	800d198 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800d0f8:	7dbb      	ldrb	r3, [r7, #22]
 800d0fa:	2b04      	cmp	r3, #4
 800d0fc:	d14c      	bne.n	800d198 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	220b      	movs	r2, #11
 800d102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d106:	e047      	b.n	800d198 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800d108:	78fb      	ldrb	r3, [r7, #3]
 800d10a:	2201      	movs	r2, #1
 800d10c:	4619      	mov	r1, r3
 800d10e:	6878      	ldr	r0, [r7, #4]
 800d110:	f000 f84c 	bl	800d1ac <USBH_MSC_BOT_Abort>
 800d114:	4603      	mov	r3, r0
 800d116:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800d118:	7dbb      	ldrb	r3, [r7, #22]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d11d      	bne.n	800d15a <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	795b      	ldrb	r3, [r3, #5]
 800d122:	4619      	mov	r1, r3
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f00f fb68 	bl	801c7fa <USBH_LL_GetToggle>
 800d12a:	4603      	mov	r3, r0
 800d12c:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	7959      	ldrb	r1, [r3, #5]
 800d132:	7bfb      	ldrb	r3, [r7, #15]
 800d134:	f1c3 0301 	rsb	r3, r3, #1
 800d138:	b2db      	uxtb	r3, r3
 800d13a:	461a      	mov	r2, r3
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f00f fb2c 	bl	801c79a <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	791b      	ldrb	r3, [r3, #4]
 800d146:	2200      	movs	r2, #0
 800d148:	4619      	mov	r1, r3
 800d14a:	6878      	ldr	r0, [r7, #4]
 800d14c:	f00f fb25 	bl	801c79a <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800d150:	693b      	ldr	r3, [r7, #16]
 800d152:	2209      	movs	r2, #9
 800d154:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800d158:	e020      	b.n	800d19c <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800d15a:	7dbb      	ldrb	r3, [r7, #22]
 800d15c:	2b04      	cmp	r3, #4
 800d15e:	d11d      	bne.n	800d19c <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800d160:	693b      	ldr	r3, [r7, #16]
 800d162:	220b      	movs	r2, #11
 800d164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d168:	e018      	b.n	800d19c <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f7ff fdf2 	bl	800cd54 <USBH_MSC_BOT_REQ_Reset>
 800d170:	4603      	mov	r3, r0
 800d172:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800d174:	7dfb      	ldrb	r3, [r7, #23]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d112      	bne.n	800d1a0 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d17a:	693b      	ldr	r3, [r7, #16]
 800d17c:	2201      	movs	r2, #1
 800d17e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800d182:	e00d      	b.n	800d1a0 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800d184:	bf00      	nop
 800d186:	e00c      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d188:	bf00      	nop
 800d18a:	e00a      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d18c:	bf00      	nop
 800d18e:	e008      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d190:	bf00      	nop
 800d192:	e006      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d194:	bf00      	nop
 800d196:	e004      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d198:	bf00      	nop
 800d19a:	e002      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d19c:	bf00      	nop
 800d19e:	e000      	b.n	800d1a2 <USBH_MSC_BOT_Process+0x392>
      break;
 800d1a0:	bf00      	nop
  }
  return status;
 800d1a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3718      	adds	r7, #24
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	bd80      	pop	{r7, pc}

0800d1ac <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b084      	sub	sp, #16
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	460b      	mov	r3, r1
 800d1b6:	70fb      	strb	r3, [r7, #3]
 800d1b8:	4613      	mov	r3, r2
 800d1ba:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800d1bc:	2302      	movs	r3, #2
 800d1be:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d1c6:	69db      	ldr	r3, [r3, #28]
 800d1c8:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800d1ca:	78bb      	ldrb	r3, [r7, #2]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d002      	beq.n	800d1d6 <USBH_MSC_BOT_Abort+0x2a>
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	d009      	beq.n	800d1e8 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800d1d4:	e011      	b.n	800d1fa <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	79db      	ldrb	r3, [r3, #7]
 800d1da:	4619      	mov	r1, r3
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f001 fb58 	bl	800e892 <USBH_ClrFeature>
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	73fb      	strb	r3, [r7, #15]
      break;
 800d1e6:	e008      	b.n	800d1fa <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	799b      	ldrb	r3, [r3, #6]
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f001 fb4f 	bl	800e892 <USBH_ClrFeature>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	73fb      	strb	r3, [r7, #15]
      break;
 800d1f8:	bf00      	nop
  }
  return status;
 800d1fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	3710      	adds	r7, #16
 800d200:	46bd      	mov	sp, r7
 800d202:	bd80      	pop	{r7, pc}

0800d204 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b084      	sub	sp, #16
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d212:	69db      	ldr	r3, [r3, #28]
 800d214:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800d216:	2301      	movs	r3, #1
 800d218:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	791b      	ldrb	r3, [r3, #4]
 800d21e:	4619      	mov	r1, r3
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f00f fa07 	bl	801c634 <USBH_LL_GetLastXferSize>
 800d226:	4603      	mov	r3, r0
 800d228:	2b0d      	cmp	r3, #13
 800d22a:	d002      	beq.n	800d232 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800d22c:	2302      	movs	r3, #2
 800d22e:	73fb      	strb	r3, [r7, #15]
 800d230:	e024      	b.n	800d27c <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800d232:	68bb      	ldr	r3, [r7, #8]
 800d234:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d236:	4a14      	ldr	r2, [pc, #80]	; (800d288 <USBH_MSC_DecodeCSW+0x84>)
 800d238:	4293      	cmp	r3, r2
 800d23a:	d11d      	bne.n	800d278 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d244:	429a      	cmp	r2, r3
 800d246:	d119      	bne.n	800d27c <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d102      	bne.n	800d258 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800d252:	2300      	movs	r3, #0
 800d254:	73fb      	strb	r3, [r7, #15]
 800d256:	e011      	b.n	800d27c <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d25e:	2b01      	cmp	r3, #1
 800d260:	d102      	bne.n	800d268 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800d262:	2301      	movs	r3, #1
 800d264:	73fb      	strb	r3, [r7, #15]
 800d266:	e009      	b.n	800d27c <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d26e:	2b02      	cmp	r3, #2
 800d270:	d104      	bne.n	800d27c <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800d272:	2302      	movs	r3, #2
 800d274:	73fb      	strb	r3, [r7, #15]
 800d276:	e001      	b.n	800d27c <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800d278:	2302      	movs	r3, #2
 800d27a:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800d27c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3710      	adds	r7, #16
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop
 800d288:	53425355 	.word	0x53425355

0800d28c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b084      	sub	sp, #16
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	460b      	mov	r3, r1
 800d296:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d298:	2302      	movs	r3, #2
 800d29a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d2a2:	69db      	ldr	r3, [r3, #28]
 800d2a4:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d002      	beq.n	800d2b6 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800d2b0:	2b02      	cmp	r3, #2
 800d2b2:	d021      	beq.n	800d2f8 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d2b4:	e028      	b.n	800d308 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800d2b6:	68bb      	ldr	r3, [r7, #8]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	220a      	movs	r2, #10
 800d2c8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	3363      	adds	r3, #99	; 0x63
 800d2d0:	2210      	movs	r2, #16
 800d2d2:	2100      	movs	r1, #0
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f00f fb47 	bl	801c968 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	2200      	movs	r2, #0
 800d2de:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	2201      	movs	r2, #1
 800d2e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	2202      	movs	r2, #2
 800d2ee:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	73fb      	strb	r3, [r7, #15]
      break;
 800d2f6:	e007      	b.n	800d308 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d2f8:	78fb      	ldrb	r3, [r7, #3]
 800d2fa:	4619      	mov	r1, r3
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f7ff fd87 	bl	800ce10 <USBH_MSC_BOT_Process>
 800d302:	4603      	mov	r3, r0
 800d304:	73fb      	strb	r3, [r7, #15]
      break;
 800d306:	bf00      	nop
  }

  return error;
 800d308:	7bfb      	ldrb	r3, [r7, #15]
}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3710      	adds	r7, #16
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}

0800d312 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800d312:	b580      	push	{r7, lr}
 800d314:	b086      	sub	sp, #24
 800d316:	af00      	add	r7, sp, #0
 800d318:	60f8      	str	r0, [r7, #12]
 800d31a:	460b      	mov	r3, r1
 800d31c:	607a      	str	r2, [r7, #4]
 800d31e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800d320:	2301      	movs	r3, #1
 800d322:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d32a:	69db      	ldr	r3, [r3, #28]
 800d32c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d32e:	693b      	ldr	r3, [r7, #16]
 800d330:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d334:	2b01      	cmp	r3, #1
 800d336:	d002      	beq.n	800d33e <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800d338:	2b02      	cmp	r3, #2
 800d33a:	d027      	beq.n	800d38c <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800d33c:	e05f      	b.n	800d3fe <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800d33e:	693b      	ldr	r3, [r7, #16]
 800d340:	2208      	movs	r2, #8
 800d342:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	2280      	movs	r2, #128	; 0x80
 800d348:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	220a      	movs	r2, #10
 800d350:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	3363      	adds	r3, #99	; 0x63
 800d358:	2210      	movs	r2, #16
 800d35a:	2100      	movs	r1, #0
 800d35c:	4618      	mov	r0, r3
 800d35e:	f00f fb03 	bl	801c968 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	2225      	movs	r2, #37	; 0x25
 800d366:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d36a:	693b      	ldr	r3, [r7, #16]
 800d36c:	2201      	movs	r2, #1
 800d36e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	2202      	movs	r2, #2
 800d376:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d37a:	693b      	ldr	r3, [r7, #16]
 800d37c:	f103 0210 	add.w	r2, r3, #16
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d386:	2301      	movs	r3, #1
 800d388:	75fb      	strb	r3, [r7, #23]
      break;
 800d38a:	e038      	b.n	800d3fe <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d38c:	7afb      	ldrb	r3, [r7, #11]
 800d38e:	4619      	mov	r1, r3
 800d390:	68f8      	ldr	r0, [r7, #12]
 800d392:	f7ff fd3d 	bl	800ce10 <USBH_MSC_BOT_Process>
 800d396:	4603      	mov	r3, r0
 800d398:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d39a:	7dfb      	ldrb	r3, [r7, #23]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d12d      	bne.n	800d3fc <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3a6:	3303      	adds	r3, #3
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3b2:	3302      	adds	r3, #2
 800d3b4:	781b      	ldrb	r3, [r3, #0]
 800d3b6:	021b      	lsls	r3, r3, #8
 800d3b8:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d3c6:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3ce:	781b      	ldrb	r3, [r3, #0]
 800d3d0:	061b      	lsls	r3, r3, #24
 800d3d2:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3de:	3307      	adds	r3, #7
 800d3e0:	781b      	ldrb	r3, [r3, #0]
 800d3e2:	b29a      	uxth	r2, r3
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3ea:	3306      	adds	r3, #6
 800d3ec:	781b      	ldrb	r3, [r3, #0]
 800d3ee:	b29b      	uxth	r3, r3
 800d3f0:	021b      	lsls	r3, r3, #8
 800d3f2:	b29b      	uxth	r3, r3
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	b29a      	uxth	r2, r3
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	809a      	strh	r2, [r3, #4]
      break;
 800d3fc:	bf00      	nop
  }

  return error;
 800d3fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800d400:	4618      	mov	r0, r3
 800d402:	3718      	adds	r7, #24
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}

0800d408 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b086      	sub	sp, #24
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	60f8      	str	r0, [r7, #12]
 800d410:	460b      	mov	r3, r1
 800d412:	607a      	str	r2, [r7, #4]
 800d414:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800d416:	2302      	movs	r3, #2
 800d418:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d420:	69db      	ldr	r3, [r3, #28]
 800d422:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d002      	beq.n	800d434 <USBH_MSC_SCSI_Inquiry+0x2c>
 800d42e:	2b02      	cmp	r3, #2
 800d430:	d03d      	beq.n	800d4ae <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800d432:	e089      	b.n	800d548 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800d434:	693b      	ldr	r3, [r7, #16]
 800d436:	2224      	movs	r2, #36	; 0x24
 800d438:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	2280      	movs	r2, #128	; 0x80
 800d43e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	220a      	movs	r2, #10
 800d446:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	3363      	adds	r3, #99	; 0x63
 800d44e:	220a      	movs	r2, #10
 800d450:	2100      	movs	r1, #0
 800d452:	4618      	mov	r0, r3
 800d454:	f00f fa88 	bl	801c968 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800d458:	693b      	ldr	r3, [r7, #16]
 800d45a:	2212      	movs	r2, #18
 800d45c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d460:	7afb      	ldrb	r3, [r7, #11]
 800d462:	015b      	lsls	r3, r3, #5
 800d464:	b2da      	uxtb	r2, r3
 800d466:	693b      	ldr	r3, [r7, #16]
 800d468:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d46c:	693b      	ldr	r3, [r7, #16]
 800d46e:	2200      	movs	r2, #0
 800d470:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d474:	693b      	ldr	r3, [r7, #16]
 800d476:	2200      	movs	r2, #0
 800d478:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	2224      	movs	r2, #36	; 0x24
 800d480:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d484:	693b      	ldr	r3, [r7, #16]
 800d486:	2200      	movs	r2, #0
 800d488:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	2201      	movs	r2, #1
 800d490:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	2202      	movs	r2, #2
 800d498:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	f103 0210 	add.w	r2, r3, #16
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	75fb      	strb	r3, [r7, #23]
      break;
 800d4ac:	e04c      	b.n	800d548 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d4ae:	7afb      	ldrb	r3, [r7, #11]
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	68f8      	ldr	r0, [r7, #12]
 800d4b4:	f7ff fcac 	bl	800ce10 <USBH_MSC_BOT_Process>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d4bc:	7dfb      	ldrb	r3, [r7, #23]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d141      	bne.n	800d546 <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800d4c2:	2222      	movs	r2, #34	; 0x22
 800d4c4:	2100      	movs	r1, #0
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f00f fa4e 	bl	801c968 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	f003 031f 	and.w	r3, r3, #31
 800d4d8:	b2da      	uxtb	r2, r3
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	095b      	lsrs	r3, r3, #5
 800d4e8:	b2da      	uxtb	r2, r3
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4f4:	3301      	adds	r3, #1
 800d4f6:	781b      	ldrb	r3, [r3, #0]
 800d4f8:	b25b      	sxtb	r3, r3
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	da03      	bge.n	800d506 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2201      	movs	r2, #1
 800d502:	709a      	strb	r2, [r3, #2]
 800d504:	e002      	b.n	800d50c <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2200      	movs	r2, #0
 800d50a:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	1cd8      	adds	r0, r3, #3
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d516:	3308      	adds	r3, #8
 800d518:	2208      	movs	r2, #8
 800d51a:	4619      	mov	r1, r3
 800d51c:	f00f fa16 	bl	801c94c <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f103 000c 	add.w	r0, r3, #12
 800d526:	693b      	ldr	r3, [r7, #16]
 800d528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d52c:	3310      	adds	r3, #16
 800d52e:	2210      	movs	r2, #16
 800d530:	4619      	mov	r1, r3
 800d532:	f00f fa0b 	bl	801c94c <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	331d      	adds	r3, #29
 800d53a:	693a      	ldr	r2, [r7, #16]
 800d53c:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800d540:	3220      	adds	r2, #32
 800d542:	6812      	ldr	r2, [r2, #0]
 800d544:	601a      	str	r2, [r3, #0]
      break;
 800d546:	bf00      	nop
  }

  return error;
 800d548:	7dfb      	ldrb	r3, [r7, #23]
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3718      	adds	r7, #24
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}

0800d552 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800d552:	b580      	push	{r7, lr}
 800d554:	b086      	sub	sp, #24
 800d556:	af00      	add	r7, sp, #0
 800d558:	60f8      	str	r0, [r7, #12]
 800d55a:	460b      	mov	r3, r1
 800d55c:	607a      	str	r2, [r7, #4]
 800d55e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d560:	2302      	movs	r3, #2
 800d562:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d56a:	69db      	ldr	r3, [r3, #28]
 800d56c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d56e:	693b      	ldr	r3, [r7, #16]
 800d570:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d574:	2b01      	cmp	r3, #1
 800d576:	d002      	beq.n	800d57e <USBH_MSC_SCSI_RequestSense+0x2c>
 800d578:	2b02      	cmp	r3, #2
 800d57a:	d03d      	beq.n	800d5f8 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800d57c:	e05d      	b.n	800d63a <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	220e      	movs	r2, #14
 800d582:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	2280      	movs	r2, #128	; 0x80
 800d588:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d58c:	693b      	ldr	r3, [r7, #16]
 800d58e:	220a      	movs	r2, #10
 800d590:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	3363      	adds	r3, #99	; 0x63
 800d598:	2210      	movs	r2, #16
 800d59a:	2100      	movs	r1, #0
 800d59c:	4618      	mov	r0, r3
 800d59e:	f00f f9e3 	bl	801c968 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800d5a2:	693b      	ldr	r3, [r7, #16]
 800d5a4:	2203      	movs	r2, #3
 800d5a6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d5aa:	7afb      	ldrb	r3, [r7, #11]
 800d5ac:	015b      	lsls	r3, r3, #5
 800d5ae:	b2da      	uxtb	r2, r3
 800d5b0:	693b      	ldr	r3, [r7, #16]
 800d5b2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	220e      	movs	r2, #14
 800d5ca:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d5ce:	693b      	ldr	r3, [r7, #16]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	2202      	movs	r2, #2
 800d5e2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d5e6:	693b      	ldr	r3, [r7, #16]
 800d5e8:	f103 0210 	add.w	r2, r3, #16
 800d5ec:	693b      	ldr	r3, [r7, #16]
 800d5ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	75fb      	strb	r3, [r7, #23]
      break;
 800d5f6:	e020      	b.n	800d63a <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d5f8:	7afb      	ldrb	r3, [r7, #11]
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	68f8      	ldr	r0, [r7, #12]
 800d5fe:	f7ff fc07 	bl	800ce10 <USBH_MSC_BOT_Process>
 800d602:	4603      	mov	r3, r0
 800d604:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d606:	7dfb      	ldrb	r3, [r7, #23]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d115      	bne.n	800d638 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d612:	3302      	adds	r3, #2
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	f003 030f 	and.w	r3, r3, #15
 800d61a:	b2da      	uxtb	r2, r3
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d626:	7b1a      	ldrb	r2, [r3, #12]
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d632:	7b5a      	ldrb	r2, [r3, #13]
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	709a      	strb	r2, [r3, #2]
      break;
 800d638:	bf00      	nop
  }

  return error;
 800d63a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3718      	adds	r7, #24
 800d640:	46bd      	mov	sp, r7
 800d642:	bd80      	pop	{r7, pc}

0800d644 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b086      	sub	sp, #24
 800d648:	af00      	add	r7, sp, #0
 800d64a:	60f8      	str	r0, [r7, #12]
 800d64c:	607a      	str	r2, [r7, #4]
 800d64e:	603b      	str	r3, [r7, #0]
 800d650:	460b      	mov	r3, r1
 800d652:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d654:	2302      	movs	r3, #2
 800d656:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d65e:	69db      	ldr	r3, [r3, #28]
 800d660:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d662:	693b      	ldr	r3, [r7, #16]
 800d664:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d668:	2b01      	cmp	r3, #1
 800d66a:	d002      	beq.n	800d672 <USBH_MSC_SCSI_Write+0x2e>
 800d66c:	2b02      	cmp	r3, #2
 800d66e:	d047      	beq.n	800d700 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d670:	e04e      	b.n	800d710 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d678:	461a      	mov	r2, r3
 800d67a:	6a3b      	ldr	r3, [r7, #32]
 800d67c:	fb03 f202 	mul.w	r2, r3, r2
 800d680:	693b      	ldr	r3, [r7, #16]
 800d682:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d684:	693b      	ldr	r3, [r7, #16]
 800d686:	2200      	movs	r2, #0
 800d688:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	220a      	movs	r2, #10
 800d690:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d694:	693b      	ldr	r3, [r7, #16]
 800d696:	3363      	adds	r3, #99	; 0x63
 800d698:	2210      	movs	r2, #16
 800d69a:	2100      	movs	r1, #0
 800d69c:	4618      	mov	r0, r3
 800d69e:	f00f f963 	bl	801c968 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800d6a2:	693b      	ldr	r3, [r7, #16]
 800d6a4:	222a      	movs	r2, #42	; 0x2a
 800d6a6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800d6aa:	79fa      	ldrb	r2, [r7, #7]
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800d6b2:	79ba      	ldrb	r2, [r7, #6]
 800d6b4:	693b      	ldr	r3, [r7, #16]
 800d6b6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800d6ba:	797a      	ldrb	r2, [r7, #5]
 800d6bc:	693b      	ldr	r3, [r7, #16]
 800d6be:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800d6c2:	1d3b      	adds	r3, r7, #4
 800d6c4:	781a      	ldrb	r2, [r3, #0]
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d6cc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d6d0:	693b      	ldr	r3, [r7, #16]
 800d6d2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d6d6:	f107 0320 	add.w	r3, r7, #32
 800d6da:	781a      	ldrb	r2, [r3, #0]
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d6e2:	693b      	ldr	r3, [r7, #16]
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d6ea:	693b      	ldr	r3, [r7, #16]
 800d6ec:	2202      	movs	r2, #2
 800d6ee:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800d6f2:	693b      	ldr	r3, [r7, #16]
 800d6f4:	683a      	ldr	r2, [r7, #0]
 800d6f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	75fb      	strb	r3, [r7, #23]
      break;
 800d6fe:	e007      	b.n	800d710 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d700:	7afb      	ldrb	r3, [r7, #11]
 800d702:	4619      	mov	r1, r3
 800d704:	68f8      	ldr	r0, [r7, #12]
 800d706:	f7ff fb83 	bl	800ce10 <USBH_MSC_BOT_Process>
 800d70a:	4603      	mov	r3, r0
 800d70c:	75fb      	strb	r3, [r7, #23]
      break;
 800d70e:	bf00      	nop
  }

  return error;
 800d710:	7dfb      	ldrb	r3, [r7, #23]
}
 800d712:	4618      	mov	r0, r3
 800d714:	3718      	adds	r7, #24
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}

0800d71a <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800d71a:	b580      	push	{r7, lr}
 800d71c:	b086      	sub	sp, #24
 800d71e:	af00      	add	r7, sp, #0
 800d720:	60f8      	str	r0, [r7, #12]
 800d722:	607a      	str	r2, [r7, #4]
 800d724:	603b      	str	r3, [r7, #0]
 800d726:	460b      	mov	r3, r1
 800d728:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d72a:	2302      	movs	r3, #2
 800d72c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d734:	69db      	ldr	r3, [r3, #28]
 800d736:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d73e:	2b01      	cmp	r3, #1
 800d740:	d002      	beq.n	800d748 <USBH_MSC_SCSI_Read+0x2e>
 800d742:	2b02      	cmp	r3, #2
 800d744:	d047      	beq.n	800d7d6 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d746:	e04e      	b.n	800d7e6 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d74e:	461a      	mov	r2, r3
 800d750:	6a3b      	ldr	r3, [r7, #32]
 800d752:	fb03 f202 	mul.w	r2, r3, r2
 800d756:	693b      	ldr	r3, [r7, #16]
 800d758:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	2280      	movs	r2, #128	; 0x80
 800d75e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d762:	693b      	ldr	r3, [r7, #16]
 800d764:	220a      	movs	r2, #10
 800d766:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d76a:	693b      	ldr	r3, [r7, #16]
 800d76c:	3363      	adds	r3, #99	; 0x63
 800d76e:	2210      	movs	r2, #16
 800d770:	2100      	movs	r1, #0
 800d772:	4618      	mov	r0, r3
 800d774:	f00f f8f8 	bl	801c968 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800d778:	693b      	ldr	r3, [r7, #16]
 800d77a:	2228      	movs	r2, #40	; 0x28
 800d77c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800d780:	79fa      	ldrb	r2, [r7, #7]
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800d788:	79ba      	ldrb	r2, [r7, #6]
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800d790:	797a      	ldrb	r2, [r7, #5]
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800d798:	1d3b      	adds	r3, r7, #4
 800d79a:	781a      	ldrb	r2, [r3, #0]
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d7a2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d7ac:	f107 0320 	add.w	r3, r7, #32
 800d7b0:	781a      	ldrb	r2, [r3, #0]
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	2202      	movs	r2, #2
 800d7c4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	683a      	ldr	r2, [r7, #0]
 800d7cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d7d0:	2301      	movs	r3, #1
 800d7d2:	75fb      	strb	r3, [r7, #23]
      break;
 800d7d4:	e007      	b.n	800d7e6 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d7d6:	7afb      	ldrb	r3, [r7, #11]
 800d7d8:	4619      	mov	r1, r3
 800d7da:	68f8      	ldr	r0, [r7, #12]
 800d7dc:	f7ff fb18 	bl	800ce10 <USBH_MSC_BOT_Process>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	75fb      	strb	r3, [r7, #23]
      break;
 800d7e4:	bf00      	nop
  }

  return error;
 800d7e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3718      	adds	r7, #24
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	bd80      	pop	{r7, pc}

0800d7f0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	60f8      	str	r0, [r7, #12]
 800d7f8:	60b9      	str	r1, [r7, #8]
 800d7fa:	4613      	mov	r3, r2
 800d7fc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d10a      	bne.n	800d81a <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800d804:	481c      	ldr	r0, [pc, #112]	; (800d878 <USBH_Init+0x88>)
 800d806:	f00f f961 	bl	801cacc <iprintf>
 800d80a:	481c      	ldr	r0, [pc, #112]	; (800d87c <USBH_Init+0x8c>)
 800d80c:	f00f f95e 	bl	801cacc <iprintf>
 800d810:	200a      	movs	r0, #10
 800d812:	f00f f973 	bl	801cafc <putchar>
    return USBH_FAIL;
 800d816:	2302      	movs	r3, #2
 800d818:	e029      	b.n	800d86e <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	79fa      	ldrb	r2, [r7, #7]
 800d81e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2200      	movs	r2, #0
 800d826:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	2200      	movs	r2, #0
 800d82e:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d832:	68f8      	ldr	r0, [r7, #12]
 800d834:	f000 f824 	bl	800d880 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	2200      	movs	r2, #0
 800d83c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	2200      	movs	r2, #0
 800d844:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	2200      	movs	r2, #0
 800d84c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2200      	movs	r2, #0
 800d854:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d003      	beq.n	800d866 <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	68ba      	ldr	r2, [r7, #8]
 800d862:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d866:	68f8      	ldr	r0, [r7, #12]
 800d868:	f00e fe30 	bl	801c4cc <USBH_LL_Init>

  return USBH_OK;
 800d86c:	2300      	movs	r3, #0
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3710      	adds	r7, #16
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}
 800d876:	bf00      	nop
 800d878:	0801dea8 	.word	0x0801dea8
 800d87c:	0801deb0 	.word	0x0801deb0

0800d880 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d880:	b480      	push	{r7}
 800d882:	b085      	sub	sp, #20
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d888:	2300      	movs	r3, #0
 800d88a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d88c:	2300      	movs	r3, #0
 800d88e:	60fb      	str	r3, [r7, #12]
 800d890:	e009      	b.n	800d8a6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800d892:	687a      	ldr	r2, [r7, #4]
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	33e0      	adds	r3, #224	; 0xe0
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	4413      	add	r3, r2
 800d89c:	2200      	movs	r2, #0
 800d89e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	60fb      	str	r3, [r7, #12]
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2b0e      	cmp	r3, #14
 800d8aa:	d9f2      	bls.n	800d892 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	60fb      	str	r3, [r7, #12]
 800d8b0:	e009      	b.n	800d8c6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	4413      	add	r3, r2
 800d8b8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d8bc:	2200      	movs	r2, #0
 800d8be:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	3301      	adds	r3, #1
 800d8c4:	60fb      	str	r3, [r7, #12]
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8cc:	d3f1      	bcc.n	800d8b2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2201      	movs	r2, #1
 800d8de:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2201      	movs	r2, #1
 800d8ec:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	2240      	movs	r2, #64	; 0x40
 800d8f2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2201      	movs	r2, #1
 800d906:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2200      	movs	r2, #0
 800d90e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2200      	movs	r2, #0
 800d916:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	3714      	adds	r7, #20
 800d920:	46bd      	mov	sp, r7
 800d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d926:	4770      	bx	lr

0800d928 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d928:	b580      	push	{r7, lr}
 800d92a:	b084      	sub	sp, #16
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
 800d930:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d932:	2300      	movs	r3, #0
 800d934:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d01f      	beq.n	800d97c <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d942:	2b00      	cmp	r3, #0
 800d944:	d10e      	bne.n	800d964 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d94c:	1c59      	adds	r1, r3, #1
 800d94e:	687a      	ldr	r2, [r7, #4]
 800d950:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800d954:	687a      	ldr	r2, [r7, #4]
 800d956:	33de      	adds	r3, #222	; 0xde
 800d958:	6839      	ldr	r1, [r7, #0]
 800d95a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d95e:	2300      	movs	r3, #0
 800d960:	73fb      	strb	r3, [r7, #15]
 800d962:	e016      	b.n	800d992 <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800d964:	480d      	ldr	r0, [pc, #52]	; (800d99c <USBH_RegisterClass+0x74>)
 800d966:	f00f f8b1 	bl	801cacc <iprintf>
 800d96a:	480d      	ldr	r0, [pc, #52]	; (800d9a0 <USBH_RegisterClass+0x78>)
 800d96c:	f00f f8ae 	bl	801cacc <iprintf>
 800d970:	200a      	movs	r0, #10
 800d972:	f00f f8c3 	bl	801cafc <putchar>
      status = USBH_FAIL;
 800d976:	2302      	movs	r3, #2
 800d978:	73fb      	strb	r3, [r7, #15]
 800d97a:	e00a      	b.n	800d992 <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800d97c:	4807      	ldr	r0, [pc, #28]	; (800d99c <USBH_RegisterClass+0x74>)
 800d97e:	f00f f8a5 	bl	801cacc <iprintf>
 800d982:	4808      	ldr	r0, [pc, #32]	; (800d9a4 <USBH_RegisterClass+0x7c>)
 800d984:	f00f f8a2 	bl	801cacc <iprintf>
 800d988:	200a      	movs	r0, #10
 800d98a:	f00f f8b7 	bl	801cafc <putchar>
    status = USBH_FAIL;
 800d98e:	2302      	movs	r3, #2
 800d990:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d992:	7bfb      	ldrb	r3, [r7, #15]
}
 800d994:	4618      	mov	r0, r3
 800d996:	3710      	adds	r7, #16
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}
 800d99c:	0801dea8 	.word	0x0801dea8
 800d9a0:	0801dec4 	.word	0x0801dec4
 800d9a4:	0801dee0 	.word	0x0801dee0

0800d9a8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b084      	sub	sp, #16
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
 800d9b0:	460b      	mov	r3, r1
 800d9b2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d9be:	78fa      	ldrb	r2, [r7, #3]
 800d9c0:	429a      	cmp	r2, r3
 800d9c2:	d23c      	bcs.n	800da3e <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	78fa      	ldrb	r2, [r7, #3]
 800d9c8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800d9cc:	78fb      	ldrb	r3, [r7, #3]
 800d9ce:	4619      	mov	r1, r3
 800d9d0:	4823      	ldr	r0, [pc, #140]	; (800da60 <USBH_SelectInterface+0xb8>)
 800d9d2:	f00f f87b 	bl	801cacc <iprintf>
 800d9d6:	200a      	movs	r0, #10
 800d9d8:	f00f f890 	bl	801cafc <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800d9dc:	78fb      	ldrb	r3, [r7, #3]
 800d9de:	687a      	ldr	r2, [r7, #4]
 800d9e0:	211a      	movs	r1, #26
 800d9e2:	fb01 f303 	mul.w	r3, r1, r3
 800d9e6:	4413      	add	r3, r2
 800d9e8:	f203 3347 	addw	r3, r3, #839	; 0x347
 800d9ec:	781b      	ldrb	r3, [r3, #0]
 800d9ee:	4619      	mov	r1, r3
 800d9f0:	481c      	ldr	r0, [pc, #112]	; (800da64 <USBH_SelectInterface+0xbc>)
 800d9f2:	f00f f86b 	bl	801cacc <iprintf>
 800d9f6:	200a      	movs	r0, #10
 800d9f8:	f00f f880 	bl	801cafc <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800d9fc:	78fb      	ldrb	r3, [r7, #3]
 800d9fe:	687a      	ldr	r2, [r7, #4]
 800da00:	211a      	movs	r1, #26
 800da02:	fb01 f303 	mul.w	r3, r1, r3
 800da06:	4413      	add	r3, r2
 800da08:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800da0c:	781b      	ldrb	r3, [r3, #0]
 800da0e:	4619      	mov	r1, r3
 800da10:	4815      	ldr	r0, [pc, #84]	; (800da68 <USBH_SelectInterface+0xc0>)
 800da12:	f00f f85b 	bl	801cacc <iprintf>
 800da16:	200a      	movs	r0, #10
 800da18:	f00f f870 	bl	801cafc <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800da1c:	78fb      	ldrb	r3, [r7, #3]
 800da1e:	687a      	ldr	r2, [r7, #4]
 800da20:	211a      	movs	r1, #26
 800da22:	fb01 f303 	mul.w	r3, r1, r3
 800da26:	4413      	add	r3, r2
 800da28:	f203 3349 	addw	r3, r3, #841	; 0x349
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	4619      	mov	r1, r3
 800da30:	480e      	ldr	r0, [pc, #56]	; (800da6c <USBH_SelectInterface+0xc4>)
 800da32:	f00f f84b 	bl	801cacc <iprintf>
 800da36:	200a      	movs	r0, #10
 800da38:	f00f f860 	bl	801cafc <putchar>
 800da3c:	e00a      	b.n	800da54 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800da3e:	480c      	ldr	r0, [pc, #48]	; (800da70 <USBH_SelectInterface+0xc8>)
 800da40:	f00f f844 	bl	801cacc <iprintf>
 800da44:	480b      	ldr	r0, [pc, #44]	; (800da74 <USBH_SelectInterface+0xcc>)
 800da46:	f00f f841 	bl	801cacc <iprintf>
 800da4a:	200a      	movs	r0, #10
 800da4c:	f00f f856 	bl	801cafc <putchar>
    status = USBH_FAIL;
 800da50:	2302      	movs	r3, #2
 800da52:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800da54:	7bfb      	ldrb	r3, [r7, #15]
}
 800da56:	4618      	mov	r0, r3
 800da58:	3710      	adds	r7, #16
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd80      	pop	{r7, pc}
 800da5e:	bf00      	nop
 800da60:	0801def8 	.word	0x0801def8
 800da64:	0801df18 	.word	0x0801df18
 800da68:	0801df28 	.word	0x0801df28
 800da6c:	0801df38 	.word	0x0801df38
 800da70:	0801dea8 	.word	0x0801dea8
 800da74:	0801df48 	.word	0x0801df48

0800da78 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800da78:	b480      	push	{r7}
 800da7a:	b087      	sub	sp, #28
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
 800da80:	4608      	mov	r0, r1
 800da82:	4611      	mov	r1, r2
 800da84:	461a      	mov	r2, r3
 800da86:	4603      	mov	r3, r0
 800da88:	70fb      	strb	r3, [r7, #3]
 800da8a:	460b      	mov	r3, r1
 800da8c:	70bb      	strb	r3, [r7, #2]
 800da8e:	4613      	mov	r3, r2
 800da90:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800da92:	2300      	movs	r3, #0
 800da94:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800da96:	2300      	movs	r3, #0
 800da98:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800daa0:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800daa2:	e025      	b.n	800daf0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800daa4:	7dfb      	ldrb	r3, [r7, #23]
 800daa6:	221a      	movs	r2, #26
 800daa8:	fb02 f303 	mul.w	r3, r2, r3
 800daac:	3308      	adds	r3, #8
 800daae:	68fa      	ldr	r2, [r7, #12]
 800dab0:	4413      	add	r3, r2
 800dab2:	3302      	adds	r3, #2
 800dab4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	795b      	ldrb	r3, [r3, #5]
 800daba:	78fa      	ldrb	r2, [r7, #3]
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d002      	beq.n	800dac6 <USBH_FindInterface+0x4e>
 800dac0:	78fb      	ldrb	r3, [r7, #3]
 800dac2:	2bff      	cmp	r3, #255	; 0xff
 800dac4:	d111      	bne.n	800daea <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800daca:	78ba      	ldrb	r2, [r7, #2]
 800dacc:	429a      	cmp	r2, r3
 800dace:	d002      	beq.n	800dad6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800dad0:	78bb      	ldrb	r3, [r7, #2]
 800dad2:	2bff      	cmp	r3, #255	; 0xff
 800dad4:	d109      	bne.n	800daea <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800dada:	787a      	ldrb	r2, [r7, #1]
 800dadc:	429a      	cmp	r2, r3
 800dade:	d002      	beq.n	800dae6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800dae0:	787b      	ldrb	r3, [r7, #1]
 800dae2:	2bff      	cmp	r3, #255	; 0xff
 800dae4:	d101      	bne.n	800daea <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800dae6:	7dfb      	ldrb	r3, [r7, #23]
 800dae8:	e006      	b.n	800daf8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800daea:	7dfb      	ldrb	r3, [r7, #23]
 800daec:	3301      	adds	r3, #1
 800daee:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800daf0:	7dfb      	ldrb	r3, [r7, #23]
 800daf2:	2b01      	cmp	r3, #1
 800daf4:	d9d6      	bls.n	800daa4 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800daf6:	23ff      	movs	r3, #255	; 0xff
}
 800daf8:	4618      	mov	r0, r3
 800dafa:	371c      	adds	r7, #28
 800dafc:	46bd      	mov	sp, r7
 800dafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db02:	4770      	bx	lr

0800db04 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800db0c:	6878      	ldr	r0, [r7, #4]
 800db0e:	f00e fd19 	bl	801c544 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800db12:	2101      	movs	r1, #1
 800db14:	6878      	ldr	r0, [r7, #4]
 800db16:	f00e fe32 	bl	801c77e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800db1a:	2300      	movs	r3, #0
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3708      	adds	r7, #8
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}

0800db24 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b088      	sub	sp, #32
 800db28:	af04      	add	r7, sp, #16
 800db2a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800db2c:	2302      	movs	r3, #2
 800db2e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800db30:	2300      	movs	r3, #0
 800db32:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800db3a:	b2db      	uxtb	r3, r3
 800db3c:	2b01      	cmp	r3, #1
 800db3e:	d102      	bne.n	800db46 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2203      	movs	r2, #3
 800db44:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	781b      	ldrb	r3, [r3, #0]
 800db4a:	b2db      	uxtb	r3, r3
 800db4c:	2b0b      	cmp	r3, #11
 800db4e:	f200 822b 	bhi.w	800dfa8 <USBH_Process+0x484>
 800db52:	a201      	add	r2, pc, #4	; (adr r2, 800db58 <USBH_Process+0x34>)
 800db54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db58:	0800db89 	.word	0x0800db89
 800db5c:	0800dbc7 	.word	0x0800dbc7
 800db60:	0800dc47 	.word	0x0800dc47
 800db64:	0800df37 	.word	0x0800df37
 800db68:	0800dfa9 	.word	0x0800dfa9
 800db6c:	0800dceb 	.word	0x0800dceb
 800db70:	0800deb9 	.word	0x0800deb9
 800db74:	0800dd39 	.word	0x0800dd39
 800db78:	0800dd59 	.word	0x0800dd59
 800db7c:	0800dd85 	.word	0x0800dd85
 800db80:	0800ddbf 	.word	0x0800ddbf
 800db84:	0800df1f 	.word	0x0800df1f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800db8e:	b2db      	uxtb	r3, r3
 800db90:	2b00      	cmp	r3, #0
 800db92:	f000 820b 	beq.w	800dfac <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 800db96:	48b9      	ldr	r0, [pc, #740]	; (800de7c <USBH_Process+0x358>)
 800db98:	f00e ff98 	bl	801cacc <iprintf>
 800db9c:	200a      	movs	r0, #10
 800db9e:	f00e ffad 	bl	801cafc <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2201      	movs	r2, #1
 800dba6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800dba8:	20c8      	movs	r0, #200	; 0xc8
 800dbaa:	f00e fe56 	bl	801c85a <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f00e fd25 	bl	801c5fe <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800dbc4:	e1f2      	b.n	800dfac <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800dbcc:	2b01      	cmp	r3, #1
 800dbce:	d10d      	bne.n	800dbec <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800dbd0:	48ab      	ldr	r0, [pc, #684]	; (800de80 <USBH_Process+0x35c>)
 800dbd2:	f00e ff7b 	bl	801cacc <iprintf>
 800dbd6:	200a      	movs	r0, #10
 800dbd8:	f00e ff90 	bl	801cafc <putchar>
        phost->device.RstCnt = 0U;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2202      	movs	r2, #2
 800dbe8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dbea:	e1ec      	b.n	800dfc6 <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800dbf2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dbf6:	d91a      	bls.n	800dc2e <USBH_Process+0x10a>
          phost->device.RstCnt++;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800dbfe:	3301      	adds	r3, #1
 800dc00:	b2da      	uxtb	r2, r3
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800dc0e:	2b03      	cmp	r3, #3
 800dc10:	d909      	bls.n	800dc26 <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800dc12:	489c      	ldr	r0, [pc, #624]	; (800de84 <USBH_Process+0x360>)
 800dc14:	f00e ff5a 	bl	801cacc <iprintf>
 800dc18:	200a      	movs	r0, #10
 800dc1a:	f00e ff6f 	bl	801cafc <putchar>
            phost->gState = HOST_ABORT_STATE;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	220d      	movs	r2, #13
 800dc22:	701a      	strb	r2, [r3, #0]
      break;
 800dc24:	e1cf      	b.n	800dfc6 <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	2200      	movs	r2, #0
 800dc2a:	701a      	strb	r2, [r3, #0]
      break;
 800dc2c:	e1cb      	b.n	800dfc6 <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800dc34:	f103 020a 	add.w	r2, r3, #10
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800dc3e:	200a      	movs	r0, #10
 800dc40:	f00e fe0b 	bl	801c85a <USBH_Delay>
      break;
 800dc44:	e1bf      	b.n	800dfc6 <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d005      	beq.n	800dc5c <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dc56:	2104      	movs	r1, #4
 800dc58:	6878      	ldr	r0, [r7, #4]
 800dc5a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800dc5c:	2064      	movs	r0, #100	; 0x64
 800dc5e:	f00e fdfc 	bl	801c85a <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f00e fca4 	bl	801c5b0 <USBH_LL_GetSpeed>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	461a      	mov	r2, r3
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2205      	movs	r2, #5
 800dc76:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800dc78:	2100      	movs	r1, #0
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f001 fa77 	bl	800f16e <USBH_AllocPipe>
 800dc80:	4603      	mov	r3, r0
 800dc82:	461a      	mov	r2, r3
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800dc88:	2180      	movs	r1, #128	; 0x80
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	f001 fa6f 	bl	800f16e <USBH_AllocPipe>
 800dc90:	4603      	mov	r3, r0
 800dc92:	461a      	mov	r2, r3
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	7919      	ldrb	r1, [r3, #4]
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800dca8:	687a      	ldr	r2, [r7, #4]
 800dcaa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800dcac:	b292      	uxth	r2, r2
 800dcae:	9202      	str	r2, [sp, #8]
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	9201      	str	r2, [sp, #4]
 800dcb4:	9300      	str	r3, [sp, #0]
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2280      	movs	r2, #128	; 0x80
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f001 fa28 	bl	800f110 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	7959      	ldrb	r1, [r3, #5]
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800dcd0:	687a      	ldr	r2, [r7, #4]
 800dcd2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800dcd4:	b292      	uxth	r2, r2
 800dcd6:	9202      	str	r2, [sp, #8]
 800dcd8:	2200      	movs	r2, #0
 800dcda:	9201      	str	r2, [sp, #4]
 800dcdc:	9300      	str	r3, [sp, #0]
 800dcde:	4603      	mov	r3, r0
 800dce0:	2200      	movs	r2, #0
 800dce2:	6878      	ldr	r0, [r7, #4]
 800dce4:	f001 fa14 	bl	800f110 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dce8:	e16d      	b.n	800dfc6 <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f000 f97a 	bl	800dfe4 <USBH_HandleEnum>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800dcf4:	7bbb      	ldrb	r3, [r7, #14]
 800dcf6:	b2db      	uxtb	r3, r3
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	f040 8159 	bne.w	800dfb0 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800dcfe:	4862      	ldr	r0, [pc, #392]	; (800de88 <USBH_Process+0x364>)
 800dd00:	f00e fee4 	bl	801cacc <iprintf>
 800dd04:	200a      	movs	r0, #10
 800dd06:	f00e fef9 	bl	801cafc <putchar>

        phost->device.current_interface = 0U;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2200      	movs	r2, #0
 800dd0e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800dd18:	2b01      	cmp	r3, #1
 800dd1a:	d109      	bne.n	800dd30 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800dd1c:	485b      	ldr	r0, [pc, #364]	; (800de8c <USBH_Process+0x368>)
 800dd1e:	f00e fed5 	bl	801cacc <iprintf>
 800dd22:	200a      	movs	r0, #10
 800dd24:	f00e feea 	bl	801cafc <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2208      	movs	r2, #8
 800dd2c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800dd2e:	e13f      	b.n	800dfb0 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2207      	movs	r2, #7
 800dd34:	701a      	strb	r2, [r3, #0]
      break;
 800dd36:	e13b      	b.n	800dfb0 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	f000 8138 	beq.w	800dfb4 <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dd4a:	2101      	movs	r1, #1
 800dd4c:	6878      	ldr	r0, [r7, #4]
 800dd4e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2208      	movs	r2, #8
 800dd54:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800dd56:	e12d      	b.n	800dfb4 <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800dd5e:	b29b      	uxth	r3, r3
 800dd60:	4619      	mov	r1, r3
 800dd62:	6878      	ldr	r0, [r7, #4]
 800dd64:	f000 fd4e 	bl	800e804 <USBH_SetCfg>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	f040 8124 	bne.w	800dfb8 <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2209      	movs	r2, #9
 800dd74:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800dd76:	4846      	ldr	r0, [pc, #280]	; (800de90 <USBH_Process+0x36c>)
 800dd78:	f00e fea8 	bl	801cacc <iprintf>
 800dd7c:	200a      	movs	r0, #10
 800dd7e:	f00e febd 	bl	801cafc <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dd82:	e119      	b.n	800dfb8 <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800dd8a:	f003 0320 	and.w	r3, r3, #32
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d011      	beq.n	800ddb6 <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800dd92:	2101      	movs	r1, #1
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f000 fd58 	bl	800e84a <USBH_SetFeature>
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	f040 810d 	bne.w	800dfbc <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800dda2:	483c      	ldr	r0, [pc, #240]	; (800de94 <USBH_Process+0x370>)
 800dda4:	f00e fe92 	bl	801cacc <iprintf>
 800dda8:	200a      	movs	r0, #10
 800ddaa:	f00e fea7 	bl	801cafc <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	220a      	movs	r2, #10
 800ddb2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ddb4:	e102      	b.n	800dfbc <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	220a      	movs	r2, #10
 800ddba:	701a      	strb	r2, [r3, #0]
      break;
 800ddbc:	e0fe      	b.n	800dfbc <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d106      	bne.n	800ddd6 <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 800ddc8:	4833      	ldr	r0, [pc, #204]	; (800de98 <USBH_Process+0x374>)
 800ddca:	f00e fe7f 	bl	801cacc <iprintf>
 800ddce:	200a      	movs	r0, #10
 800ddd0:	f00e fe94 	bl	801cafc <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ddd4:	e0f7      	b.n	800dfc6 <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2200      	movs	r2, #0
 800ddda:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ddde:	2300      	movs	r3, #0
 800dde0:	73fb      	strb	r3, [r7, #15]
 800dde2:	e016      	b.n	800de12 <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800dde4:	7bfa      	ldrb	r2, [r7, #15]
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	32de      	adds	r2, #222	; 0xde
 800ddea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddee:	791a      	ldrb	r2, [r3, #4]
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800ddf6:	429a      	cmp	r2, r3
 800ddf8:	d108      	bne.n	800de0c <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 800ddfa:	7bfa      	ldrb	r2, [r7, #15]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	32de      	adds	r2, #222	; 0xde
 800de00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800de0a:	e005      	b.n	800de18 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800de0c:	7bfb      	ldrb	r3, [r7, #15]
 800de0e:	3301      	adds	r3, #1
 800de10:	73fb      	strb	r3, [r7, #15]
 800de12:	7bfb      	ldrb	r3, [r7, #15]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d0e5      	beq.n	800dde4 <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d040      	beq.n	800dea4 <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de28:	689b      	ldr	r3, [r3, #8]
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	4798      	blx	r3
 800de2e:	4603      	mov	r3, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	d114      	bne.n	800de5e <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2206      	movs	r2, #6
 800de38:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	4619      	mov	r1, r3
 800de44:	4815      	ldr	r0, [pc, #84]	; (800de9c <USBH_Process+0x378>)
 800de46:	f00e fe41 	bl	801cacc <iprintf>
 800de4a:	200a      	movs	r0, #10
 800de4c:	f00e fe56 	bl	801cafc <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800de56:	2103      	movs	r1, #3
 800de58:	6878      	ldr	r0, [r7, #4]
 800de5a:	4798      	blx	r3
      break;
 800de5c:	e0b3      	b.n	800dfc6 <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	220d      	movs	r2, #13
 800de62:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	4619      	mov	r1, r3
 800de6e:	480c      	ldr	r0, [pc, #48]	; (800dea0 <USBH_Process+0x37c>)
 800de70:	f00e fe2c 	bl	801cacc <iprintf>
 800de74:	200a      	movs	r0, #10
 800de76:	f00e fe41 	bl	801cafc <putchar>
      break;
 800de7a:	e0a4      	b.n	800dfc6 <USBH_Process+0x4a2>
 800de7c:	0801df68 	.word	0x0801df68
 800de80:	0801df80 	.word	0x0801df80
 800de84:	0801df9c 	.word	0x0801df9c
 800de88:	0801dfc8 	.word	0x0801dfc8
 800de8c:	0801dfdc 	.word	0x0801dfdc
 800de90:	0801e004 	.word	0x0801e004
 800de94:	0801e020 	.word	0x0801e020
 800de98:	0801e040 	.word	0x0801e040
 800de9c:	0801e060 	.word	0x0801e060
 800dea0:	0801e074 	.word	0x0801e074
          phost->gState = HOST_ABORT_STATE;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	220d      	movs	r2, #13
 800dea8:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800deaa:	4849      	ldr	r0, [pc, #292]	; (800dfd0 <USBH_Process+0x4ac>)
 800deac:	f00e fe0e 	bl	801cacc <iprintf>
 800deb0:	200a      	movs	r0, #10
 800deb2:	f00e fe23 	bl	801cafc <putchar>
      break;
 800deb6:	e086      	b.n	800dfc6 <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d020      	beq.n	800df04 <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dec8:	691b      	ldr	r3, [r3, #16]
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	4798      	blx	r3
 800dece:	4603      	mov	r3, r0
 800ded0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ded2:	7bbb      	ldrb	r3, [r7, #14]
 800ded4:	b2db      	uxtb	r3, r3
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d103      	bne.n	800dee2 <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	220b      	movs	r2, #11
 800dede:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dee0:	e06e      	b.n	800dfc0 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 800dee2:	7bbb      	ldrb	r3, [r7, #14]
 800dee4:	b2db      	uxtb	r3, r3
 800dee6:	2b02      	cmp	r3, #2
 800dee8:	d16a      	bne.n	800dfc0 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	220d      	movs	r2, #13
 800deee:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800def0:	4838      	ldr	r0, [pc, #224]	; (800dfd4 <USBH_Process+0x4b0>)
 800def2:	f00e fdeb 	bl	801cacc <iprintf>
 800def6:	4838      	ldr	r0, [pc, #224]	; (800dfd8 <USBH_Process+0x4b4>)
 800def8:	f00e fde8 	bl	801cacc <iprintf>
 800defc:	200a      	movs	r0, #10
 800defe:	f00e fdfd 	bl	801cafc <putchar>
      break;
 800df02:	e05d      	b.n	800dfc0 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	220d      	movs	r2, #13
 800df08:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800df0a:	4832      	ldr	r0, [pc, #200]	; (800dfd4 <USBH_Process+0x4b0>)
 800df0c:	f00e fdde 	bl	801cacc <iprintf>
 800df10:	4832      	ldr	r0, [pc, #200]	; (800dfdc <USBH_Process+0x4b8>)
 800df12:	f00e fddb 	bl	801cacc <iprintf>
 800df16:	200a      	movs	r0, #10
 800df18:	f00e fdf0 	bl	801cafc <putchar>
      break;
 800df1c:	e050      	b.n	800dfc0 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800df24:	2b00      	cmp	r3, #0
 800df26:	d04d      	beq.n	800dfc4 <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800df2e:	695b      	ldr	r3, [r3, #20]
 800df30:	6878      	ldr	r0, [r7, #4]
 800df32:	4798      	blx	r3
      }
      break;
 800df34:	e046      	b.n	800dfc4 <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2200      	movs	r2, #0
 800df3a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f7ff fc9e 	bl	800d880 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d009      	beq.n	800df62 <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800df54:	68db      	ldr	r3, [r3, #12]
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2200      	movs	r2, #0
 800df5e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d005      	beq.n	800df78 <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800df72:	2105      	movs	r1, #5
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800df78:	4819      	ldr	r0, [pc, #100]	; (800dfe0 <USBH_Process+0x4bc>)
 800df7a:	f00e fda7 	bl	801cacc <iprintf>
 800df7e:	200a      	movs	r0, #10
 800df80:	f00e fdbc 	bl	801cafc <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800df8a:	b2db      	uxtb	r3, r3
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	d107      	bne.n	800dfa0 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2200      	movs	r2, #0
 800df94:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f7ff fdb3 	bl	800db04 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800df9e:	e012      	b.n	800dfc6 <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 800dfa0:	6878      	ldr	r0, [r7, #4]
 800dfa2:	f00e facf 	bl	801c544 <USBH_LL_Start>
      break;
 800dfa6:	e00e      	b.n	800dfc6 <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 800dfa8:	bf00      	nop
 800dfaa:	e00c      	b.n	800dfc6 <USBH_Process+0x4a2>
      break;
 800dfac:	bf00      	nop
 800dfae:	e00a      	b.n	800dfc6 <USBH_Process+0x4a2>
      break;
 800dfb0:	bf00      	nop
 800dfb2:	e008      	b.n	800dfc6 <USBH_Process+0x4a2>
    break;
 800dfb4:	bf00      	nop
 800dfb6:	e006      	b.n	800dfc6 <USBH_Process+0x4a2>
      break;
 800dfb8:	bf00      	nop
 800dfba:	e004      	b.n	800dfc6 <USBH_Process+0x4a2>
      break;
 800dfbc:	bf00      	nop
 800dfbe:	e002      	b.n	800dfc6 <USBH_Process+0x4a2>
      break;
 800dfc0:	bf00      	nop
 800dfc2:	e000      	b.n	800dfc6 <USBH_Process+0x4a2>
      break;
 800dfc4:	bf00      	nop
  }
  return USBH_OK;
 800dfc6:	2300      	movs	r3, #0
}
 800dfc8:	4618      	mov	r0, r3
 800dfca:	3710      	adds	r7, #16
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	bd80      	pop	{r7, pc}
 800dfd0:	0801e094 	.word	0x0801e094
 800dfd4:	0801dea8 	.word	0x0801dea8
 800dfd8:	0801e0bc 	.word	0x0801e0bc
 800dfdc:	0801e0e4 	.word	0x0801e0e4
 800dfe0:	0801e0fc 	.word	0x0801e0fc

0800dfe4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b088      	sub	sp, #32
 800dfe8:	af04      	add	r7, sp, #16
 800dfea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800dfec:	2301      	movs	r3, #1
 800dfee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800dff0:	2301      	movs	r3, #1
 800dff2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	785b      	ldrb	r3, [r3, #1]
 800dff8:	2b07      	cmp	r3, #7
 800dffa:	f200 8280 	bhi.w	800e4fe <USBH_HandleEnum+0x51a>
 800dffe:	a201      	add	r2, pc, #4	; (adr r2, 800e004 <USBH_HandleEnum+0x20>)
 800e000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e004:	0800e025 	.word	0x0800e025
 800e008:	0800e101 	.word	0x0800e101
 800e00c:	0800e1b1 	.word	0x0800e1b1
 800e010:	0800e271 	.word	0x0800e271
 800e014:	0800e2f9 	.word	0x0800e2f9
 800e018:	0800e3ad 	.word	0x0800e3ad
 800e01c:	0800e421 	.word	0x0800e421
 800e020:	0800e493 	.word	0x0800e493
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800e024:	2108      	movs	r1, #8
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 fb1c 	bl	800e664 <USBH_Get_DevDesc>
 800e02c:	4603      	mov	r3, r0
 800e02e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e030:	7bbb      	ldrb	r3, [r7, #14]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d130      	bne.n	800e098 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2201      	movs	r2, #1
 800e044:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	7919      	ldrb	r1, [r3, #4]
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e056:	687a      	ldr	r2, [r7, #4]
 800e058:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e05a:	b292      	uxth	r2, r2
 800e05c:	9202      	str	r2, [sp, #8]
 800e05e:	2200      	movs	r2, #0
 800e060:	9201      	str	r2, [sp, #4]
 800e062:	9300      	str	r3, [sp, #0]
 800e064:	4603      	mov	r3, r0
 800e066:	2280      	movs	r2, #128	; 0x80
 800e068:	6878      	ldr	r0, [r7, #4]
 800e06a:	f001 f851 	bl	800f110 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	7959      	ldrb	r1, [r3, #5]
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e082:	b292      	uxth	r2, r2
 800e084:	9202      	str	r2, [sp, #8]
 800e086:	2200      	movs	r2, #0
 800e088:	9201      	str	r2, [sp, #4]
 800e08a:	9300      	str	r3, [sp, #0]
 800e08c:	4603      	mov	r3, r0
 800e08e:	2200      	movs	r2, #0
 800e090:	6878      	ldr	r0, [r7, #4]
 800e092:	f001 f83d 	bl	800f110 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e096:	e234      	b.n	800e502 <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e098:	7bbb      	ldrb	r3, [r7, #14]
 800e09a:	2b03      	cmp	r3, #3
 800e09c:	f040 8231 	bne.w	800e502 <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800e0a0:	48b9      	ldr	r0, [pc, #740]	; (800e388 <USBH_HandleEnum+0x3a4>)
 800e0a2:	f00e fd13 	bl	801cacc <iprintf>
 800e0a6:	48b9      	ldr	r0, [pc, #740]	; (800e38c <USBH_HandleEnum+0x3a8>)
 800e0a8:	f00e fd10 	bl	801cacc <iprintf>
 800e0ac:	200a      	movs	r0, #10
 800e0ae:	f00e fd25 	bl	801cafc <putchar>
        phost->device.EnumCnt++;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e0b8:	3301      	adds	r3, #1
 800e0ba:	b2da      	uxtb	r2, r3
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e0c8:	2b03      	cmp	r3, #3
 800e0ca:	d909      	bls.n	800e0e0 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e0cc:	48b0      	ldr	r0, [pc, #704]	; (800e390 <USBH_HandleEnum+0x3ac>)
 800e0ce:	f00e fcfd 	bl	801cacc <iprintf>
 800e0d2:	200a      	movs	r0, #10
 800e0d4:	f00e fd12 	bl	801cafc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	220d      	movs	r2, #13
 800e0dc:	701a      	strb	r2, [r3, #0]
      break;
 800e0de:	e210      	b.n	800e502 <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	795b      	ldrb	r3, [r3, #5]
 800e0e4:	4619      	mov	r1, r3
 800e0e6:	6878      	ldr	r0, [r7, #4]
 800e0e8:	f001 f862 	bl	800f1b0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	791b      	ldrb	r3, [r3, #4]
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f001 f85c 	bl	800f1b0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	701a      	strb	r2, [r3, #0]
      break;
 800e0fe:	e200      	b.n	800e502 <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800e100:	2112      	movs	r1, #18
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f000 faae 	bl	800e664 <USBH_Get_DevDesc>
 800e108:	4603      	mov	r3, r0
 800e10a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e10c:	7bbb      	ldrb	r3, [r7, #14]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d117      	bne.n	800e142 <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 800e118:	4619      	mov	r1, r3
 800e11a:	489e      	ldr	r0, [pc, #632]	; (800e394 <USBH_HandleEnum+0x3b0>)
 800e11c:	f00e fcd6 	bl	801cacc <iprintf>
 800e120:	200a      	movs	r0, #10
 800e122:	f00e fceb 	bl	801cafc <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 800e12c:	4619      	mov	r1, r3
 800e12e:	489a      	ldr	r0, [pc, #616]	; (800e398 <USBH_HandleEnum+0x3b4>)
 800e130:	f00e fccc 	bl	801cacc <iprintf>
 800e134:	200a      	movs	r0, #10
 800e136:	f00e fce1 	bl	801cafc <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	2202      	movs	r2, #2
 800e13e:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e140:	e1e1      	b.n	800e506 <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e142:	7bbb      	ldrb	r3, [r7, #14]
 800e144:	2b03      	cmp	r3, #3
 800e146:	f040 81de 	bne.w	800e506 <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800e14a:	488f      	ldr	r0, [pc, #572]	; (800e388 <USBH_HandleEnum+0x3a4>)
 800e14c:	f00e fcbe 	bl	801cacc <iprintf>
 800e150:	4892      	ldr	r0, [pc, #584]	; (800e39c <USBH_HandleEnum+0x3b8>)
 800e152:	f00e fcbb 	bl	801cacc <iprintf>
 800e156:	200a      	movs	r0, #10
 800e158:	f00e fcd0 	bl	801cafc <putchar>
        phost->device.EnumCnt++;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e162:	3301      	adds	r3, #1
 800e164:	b2da      	uxtb	r2, r3
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e172:	2b03      	cmp	r3, #3
 800e174:	d909      	bls.n	800e18a <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e176:	4886      	ldr	r0, [pc, #536]	; (800e390 <USBH_HandleEnum+0x3ac>)
 800e178:	f00e fca8 	bl	801cacc <iprintf>
 800e17c:	200a      	movs	r0, #10
 800e17e:	f00e fcbd 	bl	801cafc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	220d      	movs	r2, #13
 800e186:	701a      	strb	r2, [r3, #0]
      break;
 800e188:	e1bd      	b.n	800e506 <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	795b      	ldrb	r3, [r3, #5]
 800e18e:	4619      	mov	r1, r3
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f001 f80d 	bl	800f1b0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	791b      	ldrb	r3, [r3, #4]
 800e19a:	4619      	mov	r1, r3
 800e19c:	6878      	ldr	r0, [r7, #4]
 800e19e:	f001 f807 	bl	800f1b0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	701a      	strb	r2, [r3, #0]
      break;
 800e1ae:	e1aa      	b.n	800e506 <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e1b0:	2101      	movs	r1, #1
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f000 fb02 	bl	800e7bc <USBH_SetAddress>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e1bc:	7bbb      	ldrb	r3, [r7, #14]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d13c      	bne.n	800e23c <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 800e1c2:	2002      	movs	r0, #2
 800e1c4:	f00e fb49 	bl	801c85a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	2201      	movs	r2, #1
 800e1cc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800e1d6:	4619      	mov	r1, r3
 800e1d8:	4871      	ldr	r0, [pc, #452]	; (800e3a0 <USBH_HandleEnum+0x3bc>)
 800e1da:	f00e fc77 	bl	801cacc <iprintf>
 800e1de:	200a      	movs	r0, #10
 800e1e0:	f00e fc8c 	bl	801cafc <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	2203      	movs	r2, #3
 800e1e8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	7919      	ldrb	r1, [r3, #4]
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e1fa:	687a      	ldr	r2, [r7, #4]
 800e1fc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e1fe:	b292      	uxth	r2, r2
 800e200:	9202      	str	r2, [sp, #8]
 800e202:	2200      	movs	r2, #0
 800e204:	9201      	str	r2, [sp, #4]
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	4603      	mov	r3, r0
 800e20a:	2280      	movs	r2, #128	; 0x80
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f000 ff7f 	bl	800f110 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	7959      	ldrb	r1, [r3, #5]
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e222:	687a      	ldr	r2, [r7, #4]
 800e224:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e226:	b292      	uxth	r2, r2
 800e228:	9202      	str	r2, [sp, #8]
 800e22a:	2200      	movs	r2, #0
 800e22c:	9201      	str	r2, [sp, #4]
 800e22e:	9300      	str	r3, [sp, #0]
 800e230:	4603      	mov	r3, r0
 800e232:	2200      	movs	r2, #0
 800e234:	6878      	ldr	r0, [r7, #4]
 800e236:	f000 ff6b 	bl	800f110 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e23a:	e166      	b.n	800e50a <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e23c:	7bbb      	ldrb	r3, [r7, #14]
 800e23e:	2b03      	cmp	r3, #3
 800e240:	f040 8163 	bne.w	800e50a <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800e244:	4850      	ldr	r0, [pc, #320]	; (800e388 <USBH_HandleEnum+0x3a4>)
 800e246:	f00e fc41 	bl	801cacc <iprintf>
 800e24a:	4856      	ldr	r0, [pc, #344]	; (800e3a4 <USBH_HandleEnum+0x3c0>)
 800e24c:	f00e fc3e 	bl	801cacc <iprintf>
 800e250:	200a      	movs	r0, #10
 800e252:	f00e fc53 	bl	801cafc <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e256:	484e      	ldr	r0, [pc, #312]	; (800e390 <USBH_HandleEnum+0x3ac>)
 800e258:	f00e fc38 	bl	801cacc <iprintf>
 800e25c:	200a      	movs	r0, #10
 800e25e:	f00e fc4d 	bl	801cafc <putchar>
        phost->gState = HOST_ABORT_STATE;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	220d      	movs	r2, #13
 800e266:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2200      	movs	r2, #0
 800e26c:	705a      	strb	r2, [r3, #1]
      break;
 800e26e:	e14c      	b.n	800e50a <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800e270:	2109      	movs	r1, #9
 800e272:	6878      	ldr	r0, [r7, #4]
 800e274:	f000 fa1e 	bl	800e6b4 <USBH_Get_CfgDesc>
 800e278:	4603      	mov	r3, r0
 800e27a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e27c:	7bbb      	ldrb	r3, [r7, #14]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d103      	bne.n	800e28a <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	2204      	movs	r2, #4
 800e286:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e288:	e141      	b.n	800e50e <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e28a:	7bbb      	ldrb	r3, [r7, #14]
 800e28c:	2b03      	cmp	r3, #3
 800e28e:	f040 813e 	bne.w	800e50e <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800e292:	483d      	ldr	r0, [pc, #244]	; (800e388 <USBH_HandleEnum+0x3a4>)
 800e294:	f00e fc1a 	bl	801cacc <iprintf>
 800e298:	4843      	ldr	r0, [pc, #268]	; (800e3a8 <USBH_HandleEnum+0x3c4>)
 800e29a:	f00e fc17 	bl	801cacc <iprintf>
 800e29e:	200a      	movs	r0, #10
 800e2a0:	f00e fc2c 	bl	801cafc <putchar>
        phost->device.EnumCnt++;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	b2da      	uxtb	r2, r3
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e2ba:	2b03      	cmp	r3, #3
 800e2bc:	d909      	bls.n	800e2d2 <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e2be:	4834      	ldr	r0, [pc, #208]	; (800e390 <USBH_HandleEnum+0x3ac>)
 800e2c0:	f00e fc04 	bl	801cacc <iprintf>
 800e2c4:	200a      	movs	r0, #10
 800e2c6:	f00e fc19 	bl	801cafc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	220d      	movs	r2, #13
 800e2ce:	701a      	strb	r2, [r3, #0]
      break;
 800e2d0:	e11d      	b.n	800e50e <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	795b      	ldrb	r3, [r3, #5]
 800e2d6:	4619      	mov	r1, r3
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f000 ff69 	bl	800f1b0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	791b      	ldrb	r3, [r3, #4]
 800e2e2:	4619      	mov	r1, r3
 800e2e4:	6878      	ldr	r0, [r7, #4]
 800e2e6:	f000 ff63 	bl	800f1b0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	701a      	strb	r2, [r3, #0]
      break;
 800e2f6:	e10a      	b.n	800e50e <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800e2fe:	4619      	mov	r1, r3
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f000 f9d7 	bl	800e6b4 <USBH_Get_CfgDesc>
 800e306:	4603      	mov	r3, r0
 800e308:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e30a:	7bbb      	ldrb	r3, [r7, #14]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d103      	bne.n	800e318 <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2205      	movs	r2, #5
 800e314:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e316:	e0fc      	b.n	800e512 <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e318:	7bbb      	ldrb	r3, [r7, #14]
 800e31a:	2b03      	cmp	r3, #3
 800e31c:	f040 80f9 	bne.w	800e512 <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800e320:	4819      	ldr	r0, [pc, #100]	; (800e388 <USBH_HandleEnum+0x3a4>)
 800e322:	f00e fbd3 	bl	801cacc <iprintf>
 800e326:	4820      	ldr	r0, [pc, #128]	; (800e3a8 <USBH_HandleEnum+0x3c4>)
 800e328:	f00e fbd0 	bl	801cacc <iprintf>
 800e32c:	200a      	movs	r0, #10
 800e32e:	f00e fbe5 	bl	801cafc <putchar>
        phost->device.EnumCnt++;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e338:	3301      	adds	r3, #1
 800e33a:	b2da      	uxtb	r2, r3
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e348:	2b03      	cmp	r3, #3
 800e34a:	d909      	bls.n	800e360 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e34c:	4810      	ldr	r0, [pc, #64]	; (800e390 <USBH_HandleEnum+0x3ac>)
 800e34e:	f00e fbbd 	bl	801cacc <iprintf>
 800e352:	200a      	movs	r0, #10
 800e354:	f00e fbd2 	bl	801cafc <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	220d      	movs	r2, #13
 800e35c:	701a      	strb	r2, [r3, #0]
      break;
 800e35e:	e0d8      	b.n	800e512 <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	795b      	ldrb	r3, [r3, #5]
 800e364:	4619      	mov	r1, r3
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f000 ff22 	bl	800f1b0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	791b      	ldrb	r3, [r3, #4]
 800e370:	4619      	mov	r1, r3
 800e372:	6878      	ldr	r0, [r7, #4]
 800e374:	f000 ff1c 	bl	800f1b0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2200      	movs	r2, #0
 800e37c:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2200      	movs	r2, #0
 800e382:	701a      	strb	r2, [r3, #0]
      break;
 800e384:	e0c5      	b.n	800e512 <USBH_HandleEnum+0x52e>
 800e386:	bf00      	nop
 800e388:	0801dea8 	.word	0x0801dea8
 800e38c:	0801e114 	.word	0x0801e114
 800e390:	0801e148 	.word	0x0801e148
 800e394:	0801e188 	.word	0x0801e188
 800e398:	0801e194 	.word	0x0801e194
 800e39c:	0801e1a0 	.word	0x0801e1a0
 800e3a0:	0801e1dc 	.word	0x0801e1dc
 800e3a4:	0801e1f4 	.word	0x0801e1f4
 800e3a8:	0801e228 	.word	0x0801e228

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d02a      	beq.n	800e40c <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e3c2:	23ff      	movs	r3, #255	; 0xff
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f000 f999 	bl	800e6fc <USBH_Get_StringDesc>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e3ce:	7bbb      	ldrb	r3, [r7, #14]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d10d      	bne.n	800e3f0 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e3da:	4619      	mov	r1, r3
 800e3dc:	4853      	ldr	r0, [pc, #332]	; (800e52c <USBH_HandleEnum+0x548>)
 800e3de:	f00e fb75 	bl	801cacc <iprintf>
 800e3e2:	200a      	movs	r0, #10
 800e3e4:	f00e fb8a 	bl	801cafc <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	2206      	movs	r2, #6
 800e3ec:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e3ee:	e092      	b.n	800e516 <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e3f0:	7bbb      	ldrb	r3, [r7, #14]
 800e3f2:	2b03      	cmp	r3, #3
 800e3f4:	f040 808f 	bne.w	800e516 <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 800e3f8:	484d      	ldr	r0, [pc, #308]	; (800e530 <USBH_HandleEnum+0x54c>)
 800e3fa:	f00e fb67 	bl	801cacc <iprintf>
 800e3fe:	200a      	movs	r0, #10
 800e400:	f00e fb7c 	bl	801cafc <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2206      	movs	r2, #6
 800e408:	705a      	strb	r2, [r3, #1]
      break;
 800e40a:	e084      	b.n	800e516 <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 800e40c:	4848      	ldr	r0, [pc, #288]	; (800e530 <USBH_HandleEnum+0x54c>)
 800e40e:	f00e fb5d 	bl	801cacc <iprintf>
 800e412:	200a      	movs	r0, #10
 800e414:	f00e fb72 	bl	801cafc <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	2206      	movs	r2, #6
 800e41c:	705a      	strb	r2, [r3, #1]
      break;
 800e41e:	e07a      	b.n	800e516 <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800e426:	2b00      	cmp	r3, #0
 800e428:	d029      	beq.n	800e47e <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e436:	23ff      	movs	r3, #255	; 0xff
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 f95f 	bl	800e6fc <USBH_Get_StringDesc>
 800e43e:	4603      	mov	r3, r0
 800e440:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e442:	7bbb      	ldrb	r3, [r7, #14]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d10d      	bne.n	800e464 <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e44e:	4619      	mov	r1, r3
 800e450:	4838      	ldr	r0, [pc, #224]	; (800e534 <USBH_HandleEnum+0x550>)
 800e452:	f00e fb3b 	bl	801cacc <iprintf>
 800e456:	200a      	movs	r0, #10
 800e458:	f00e fb50 	bl	801cafc <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	2207      	movs	r2, #7
 800e460:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e462:	e05a      	b.n	800e51a <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e464:	7bbb      	ldrb	r3, [r7, #14]
 800e466:	2b03      	cmp	r3, #3
 800e468:	d157      	bne.n	800e51a <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 800e46a:	4833      	ldr	r0, [pc, #204]	; (800e538 <USBH_HandleEnum+0x554>)
 800e46c:	f00e fb2e 	bl	801cacc <iprintf>
 800e470:	200a      	movs	r0, #10
 800e472:	f00e fb43 	bl	801cafc <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	2207      	movs	r2, #7
 800e47a:	705a      	strb	r2, [r3, #1]
      break;
 800e47c:	e04d      	b.n	800e51a <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 800e47e:	482e      	ldr	r0, [pc, #184]	; (800e538 <USBH_HandleEnum+0x554>)
 800e480:	f00e fb24 	bl	801cacc <iprintf>
 800e484:	200a      	movs	r0, #10
 800e486:	f00e fb39 	bl	801cafc <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	2207      	movs	r2, #7
 800e48e:	705a      	strb	r2, [r3, #1]
      break;
 800e490:	e043      	b.n	800e51a <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d027      	beq.n	800e4ec <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e4a8:	23ff      	movs	r3, #255	; 0xff
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f000 f926 	bl	800e6fc <USBH_Get_StringDesc>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e4b4:	7bbb      	ldrb	r3, [r7, #14]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d10c      	bne.n	800e4d4 <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e4c0:	4619      	mov	r1, r3
 800e4c2:	481e      	ldr	r0, [pc, #120]	; (800e53c <USBH_HandleEnum+0x558>)
 800e4c4:	f00e fb02 	bl	801cacc <iprintf>
 800e4c8:	200a      	movs	r0, #10
 800e4ca:	f00e fb17 	bl	801cafc <putchar>
          Status = USBH_OK;
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800e4d2:	e024      	b.n	800e51e <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e4d4:	7bbb      	ldrb	r3, [r7, #14]
 800e4d6:	2b03      	cmp	r3, #3
 800e4d8:	d121      	bne.n	800e51e <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 800e4da:	4819      	ldr	r0, [pc, #100]	; (800e540 <USBH_HandleEnum+0x55c>)
 800e4dc:	f00e faf6 	bl	801cacc <iprintf>
 800e4e0:	200a      	movs	r0, #10
 800e4e2:	f00e fb0b 	bl	801cafc <putchar>
          Status = USBH_OK;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	73fb      	strb	r3, [r7, #15]
      break;
 800e4ea:	e018      	b.n	800e51e <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 800e4ec:	4814      	ldr	r0, [pc, #80]	; (800e540 <USBH_HandleEnum+0x55c>)
 800e4ee:	f00e faed 	bl	801cacc <iprintf>
 800e4f2:	200a      	movs	r0, #10
 800e4f4:	f00e fb02 	bl	801cafc <putchar>
        Status = USBH_OK;
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	73fb      	strb	r3, [r7, #15]
      break;
 800e4fc:	e00f      	b.n	800e51e <USBH_HandleEnum+0x53a>

    default:
      break;
 800e4fe:	bf00      	nop
 800e500:	e00e      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e502:	bf00      	nop
 800e504:	e00c      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e506:	bf00      	nop
 800e508:	e00a      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e50a:	bf00      	nop
 800e50c:	e008      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e50e:	bf00      	nop
 800e510:	e006      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e512:	bf00      	nop
 800e514:	e004      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e516:	bf00      	nop
 800e518:	e002      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e51a:	bf00      	nop
 800e51c:	e000      	b.n	800e520 <USBH_HandleEnum+0x53c>
      break;
 800e51e:	bf00      	nop
  }
  return Status;
 800e520:	7bfb      	ldrb	r3, [r7, #15]
}
 800e522:	4618      	mov	r0, r3
 800e524:	3710      	adds	r7, #16
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	0801e26c 	.word	0x0801e26c
 800e530:	0801e280 	.word	0x0801e280
 800e534:	0801e294 	.word	0x0801e294
 800e538:	0801e2a4 	.word	0x0801e2a4
 800e53c:	0801e2b4 	.word	0x0801e2b4
 800e540:	0801e2c8 	.word	0x0801e2c8

0800e544 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800e544:	b480      	push	{r7}
 800e546:	b083      	sub	sp, #12
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	683a      	ldr	r2, [r7, #0]
 800e552:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800e556:	bf00      	nop
 800e558:	370c      	adds	r7, #12
 800e55a:	46bd      	mov	sp, r7
 800e55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e560:	4770      	bx	lr

0800e562 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800e562:	b580      	push	{r7, lr}
 800e564:	b082      	sub	sp, #8
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e570:	1c5a      	adds	r2, r3, #1
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f000 f804 	bl	800e586 <USBH_HandleSof>
}
 800e57e:	bf00      	nop
 800e580:	3708      	adds	r7, #8
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}

0800e586 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800e586:	b580      	push	{r7, lr}
 800e588:	b082      	sub	sp, #8
 800e58a:	af00      	add	r7, sp, #0
 800e58c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	781b      	ldrb	r3, [r3, #0]
 800e592:	b2db      	uxtb	r3, r3
 800e594:	2b0b      	cmp	r3, #11
 800e596:	d10a      	bne.n	800e5ae <USBH_HandleSof+0x28>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d005      	beq.n	800e5ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e5a8:	699b      	ldr	r3, [r3, #24]
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	4798      	blx	r3
  }
}
 800e5ae:	bf00      	nop
 800e5b0:	3708      	adds	r7, #8
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	bd80      	pop	{r7, pc}

0800e5b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800e5b6:	b480      	push	{r7}
 800e5b8:	b083      	sub	sp, #12
 800e5ba:	af00      	add	r7, sp, #0
 800e5bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2201      	movs	r2, #1
 800e5c2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800e5c6:	bf00      	nop
}
 800e5c8:	370c      	adds	r7, #12
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d0:	4770      	bx	lr

0800e5d2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800e5d2:	b480      	push	{r7}
 800e5d4:	b083      	sub	sp, #12
 800e5d6:	af00      	add	r7, sp, #0
 800e5d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2200      	movs	r2, #0
 800e5de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800e5e2:	bf00      	nop
}
 800e5e4:	370c      	adds	r7, #12
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ec:	4770      	bx	lr

0800e5ee <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800e5ee:	b480      	push	{r7}
 800e5f0:	b083      	sub	sp, #12
 800e5f2:	af00      	add	r7, sp, #0
 800e5f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2201      	movs	r2, #1
 800e5fa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2200      	movs	r2, #0
 800e602:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	2200      	movs	r2, #0
 800e60a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e60e:	2300      	movs	r3, #0
}
 800e610:	4618      	mov	r0, r3
 800e612:	370c      	adds	r7, #12
 800e614:	46bd      	mov	sp, r7
 800e616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61a:	4770      	bx	lr

0800e61c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b082      	sub	sp, #8
 800e620:	af00      	add	r7, sp, #0
 800e622:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2201      	movs	r2, #1
 800e628:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2200      	movs	r2, #0
 800e630:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2200      	movs	r2, #0
 800e638:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800e63c:	6878      	ldr	r0, [r7, #4]
 800e63e:	f00d ff9c 	bl	801c57a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	791b      	ldrb	r3, [r3, #4]
 800e646:	4619      	mov	r1, r3
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f000 fdb1 	bl	800f1b0 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	795b      	ldrb	r3, [r3, #5]
 800e652:	4619      	mov	r1, r3
 800e654:	6878      	ldr	r0, [r7, #4]
 800e656:	f000 fdab 	bl	800f1b0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e65a:	2300      	movs	r3, #0
}
 800e65c:	4618      	mov	r0, r3
 800e65e:	3708      	adds	r7, #8
 800e660:	46bd      	mov	sp, r7
 800e662:	bd80      	pop	{r7, pc}

0800e664 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b086      	sub	sp, #24
 800e668:	af02      	add	r7, sp, #8
 800e66a:	6078      	str	r0, [r7, #4]
 800e66c:	460b      	mov	r3, r1
 800e66e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e676:	78fb      	ldrb	r3, [r7, #3]
 800e678:	b29b      	uxth	r3, r3
 800e67a:	9300      	str	r3, [sp, #0]
 800e67c:	4613      	mov	r3, r2
 800e67e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e682:	2100      	movs	r1, #0
 800e684:	6878      	ldr	r0, [r7, #4]
 800e686:	f000 f864 	bl	800e752 <USBH_GetDescriptor>
 800e68a:	4603      	mov	r3, r0
 800e68c:	73fb      	strb	r3, [r7, #15]
 800e68e:	7bfb      	ldrb	r3, [r7, #15]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d10a      	bne.n	800e6aa <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f203 3026 	addw	r0, r3, #806	; 0x326
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e6a0:	78fa      	ldrb	r2, [r7, #3]
 800e6a2:	b292      	uxth	r2, r2
 800e6a4:	4619      	mov	r1, r3
 800e6a6:	f000 f918 	bl	800e8da <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800e6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	3710      	adds	r7, #16
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bd80      	pop	{r7, pc}

0800e6b4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800e6b4:	b580      	push	{r7, lr}
 800e6b6:	b086      	sub	sp, #24
 800e6b8:	af02      	add	r7, sp, #8
 800e6ba:	6078      	str	r0, [r7, #4]
 800e6bc:	460b      	mov	r3, r1
 800e6be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	331c      	adds	r3, #28
 800e6c4:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800e6c6:	887b      	ldrh	r3, [r7, #2]
 800e6c8:	9300      	str	r3, [sp, #0]
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e6d0:	2100      	movs	r1, #0
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f000 f83d 	bl	800e752 <USBH_GetDescriptor>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	72fb      	strb	r3, [r7, #11]
 800e6dc:	7afb      	ldrb	r3, [r7, #11]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d107      	bne.n	800e6f2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e6e8:	887a      	ldrh	r2, [r7, #2]
 800e6ea:	68f9      	ldr	r1, [r7, #12]
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f000 f964 	bl	800e9ba <USBH_ParseCfgDesc>
  }

  return status;
 800e6f2:	7afb      	ldrb	r3, [r7, #11]
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	3710      	adds	r7, #16
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	bd80      	pop	{r7, pc}

0800e6fc <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b088      	sub	sp, #32
 800e700:	af02      	add	r7, sp, #8
 800e702:	60f8      	str	r0, [r7, #12]
 800e704:	607a      	str	r2, [r7, #4]
 800e706:	461a      	mov	r2, r3
 800e708:	460b      	mov	r3, r1
 800e70a:	72fb      	strb	r3, [r7, #11]
 800e70c:	4613      	mov	r3, r2
 800e70e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800e710:	7afb      	ldrb	r3, [r7, #11]
 800e712:	b29b      	uxth	r3, r3
 800e714:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800e718:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e720:	893b      	ldrh	r3, [r7, #8]
 800e722:	9300      	str	r3, [sp, #0]
 800e724:	460b      	mov	r3, r1
 800e726:	2100      	movs	r1, #0
 800e728:	68f8      	ldr	r0, [r7, #12]
 800e72a:	f000 f812 	bl	800e752 <USBH_GetDescriptor>
 800e72e:	4603      	mov	r3, r0
 800e730:	75fb      	strb	r3, [r7, #23]
 800e732:	7dfb      	ldrb	r3, [r7, #23]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d107      	bne.n	800e748 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e73e:	893a      	ldrh	r2, [r7, #8]
 800e740:	6879      	ldr	r1, [r7, #4]
 800e742:	4618      	mov	r0, r3
 800e744:	f000 fa37 	bl	800ebb6 <USBH_ParseStringDesc>
  }

  return status;
 800e748:	7dfb      	ldrb	r3, [r7, #23]
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3718      	adds	r7, #24
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}

0800e752 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800e752:	b580      	push	{r7, lr}
 800e754:	b084      	sub	sp, #16
 800e756:	af00      	add	r7, sp, #0
 800e758:	60f8      	str	r0, [r7, #12]
 800e75a:	607b      	str	r3, [r7, #4]
 800e75c:	460b      	mov	r3, r1
 800e75e:	72fb      	strb	r3, [r7, #11]
 800e760:	4613      	mov	r3, r2
 800e762:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	789b      	ldrb	r3, [r3, #2]
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d11c      	bne.n	800e7a6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e76c:	7afb      	ldrb	r3, [r7, #11]
 800e76e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e772:	b2da      	uxtb	r2, r3
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	2206      	movs	r2, #6
 800e77c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	893a      	ldrh	r2, [r7, #8]
 800e782:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e784:	893b      	ldrh	r3, [r7, #8]
 800e786:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e78a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e78e:	d104      	bne.n	800e79a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	f240 4209 	movw	r2, #1033	; 0x409
 800e796:	829a      	strh	r2, [r3, #20]
 800e798:	e002      	b.n	800e7a0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	2200      	movs	r2, #0
 800e79e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	8b3a      	ldrh	r2, [r7, #24]
 800e7a4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e7a6:	8b3b      	ldrh	r3, [r7, #24]
 800e7a8:	461a      	mov	r2, r3
 800e7aa:	6879      	ldr	r1, [r7, #4]
 800e7ac:	68f8      	ldr	r0, [r7, #12]
 800e7ae:	f000 fa50 	bl	800ec52 <USBH_CtlReq>
 800e7b2:	4603      	mov	r3, r0
}
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	3710      	adds	r7, #16
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bd80      	pop	{r7, pc}

0800e7bc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b082      	sub	sp, #8
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	6078      	str	r0, [r7, #4]
 800e7c4:	460b      	mov	r3, r1
 800e7c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	789b      	ldrb	r3, [r3, #2]
 800e7cc:	2b01      	cmp	r3, #1
 800e7ce:	d10f      	bne.n	800e7f0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2205      	movs	r2, #5
 800e7da:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e7dc:	78fb      	ldrb	r3, [r7, #3]
 800e7de:	b29a      	uxth	r2, r3
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	2100      	movs	r1, #0
 800e7f4:	6878      	ldr	r0, [r7, #4]
 800e7f6:	f000 fa2c 	bl	800ec52 <USBH_CtlReq>
 800e7fa:	4603      	mov	r3, r0
}
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	3708      	adds	r7, #8
 800e800:	46bd      	mov	sp, r7
 800e802:	bd80      	pop	{r7, pc}

0800e804 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b082      	sub	sp, #8
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
 800e80c:	460b      	mov	r3, r1
 800e80e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	789b      	ldrb	r3, [r3, #2]
 800e814:	2b01      	cmp	r3, #1
 800e816:	d10e      	bne.n	800e836 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2200      	movs	r2, #0
 800e81c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2209      	movs	r2, #9
 800e822:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	887a      	ldrh	r2, [r7, #2]
 800e828:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	2200      	movs	r2, #0
 800e82e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	2200      	movs	r2, #0
 800e834:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e836:	2200      	movs	r2, #0
 800e838:	2100      	movs	r1, #0
 800e83a:	6878      	ldr	r0, [r7, #4]
 800e83c:	f000 fa09 	bl	800ec52 <USBH_CtlReq>
 800e840:	4603      	mov	r3, r0
}
 800e842:	4618      	mov	r0, r3
 800e844:	3708      	adds	r7, #8
 800e846:	46bd      	mov	sp, r7
 800e848:	bd80      	pop	{r7, pc}

0800e84a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e84a:	b580      	push	{r7, lr}
 800e84c:	b082      	sub	sp, #8
 800e84e:	af00      	add	r7, sp, #0
 800e850:	6078      	str	r0, [r7, #4]
 800e852:	460b      	mov	r3, r1
 800e854:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	789b      	ldrb	r3, [r3, #2]
 800e85a:	2b01      	cmp	r3, #1
 800e85c:	d10f      	bne.n	800e87e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	2200      	movs	r2, #0
 800e862:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2203      	movs	r2, #3
 800e868:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e86a:	78fb      	ldrb	r3, [r7, #3]
 800e86c:	b29a      	uxth	r2, r3
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2200      	movs	r2, #0
 800e876:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2200      	movs	r2, #0
 800e87c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e87e:	2200      	movs	r2, #0
 800e880:	2100      	movs	r1, #0
 800e882:	6878      	ldr	r0, [r7, #4]
 800e884:	f000 f9e5 	bl	800ec52 <USBH_CtlReq>
 800e888:	4603      	mov	r3, r0
}
 800e88a:	4618      	mov	r0, r3
 800e88c:	3708      	adds	r7, #8
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}

0800e892 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e892:	b580      	push	{r7, lr}
 800e894:	b082      	sub	sp, #8
 800e896:	af00      	add	r7, sp, #0
 800e898:	6078      	str	r0, [r7, #4]
 800e89a:	460b      	mov	r3, r1
 800e89c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	789b      	ldrb	r3, [r3, #2]
 800e8a2:	2b01      	cmp	r3, #1
 800e8a4:	d10f      	bne.n	800e8c6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2202      	movs	r2, #2
 800e8aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2201      	movs	r2, #1
 800e8b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e8b8:	78fb      	ldrb	r3, [r7, #3]
 800e8ba:	b29a      	uxth	r2, r3
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800e8c6:	2200      	movs	r2, #0
 800e8c8:	2100      	movs	r1, #0
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	f000 f9c1 	bl	800ec52 <USBH_CtlReq>
 800e8d0:	4603      	mov	r3, r0
}
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	3708      	adds	r7, #8
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd80      	pop	{r7, pc}

0800e8da <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800e8da:	b480      	push	{r7}
 800e8dc:	b085      	sub	sp, #20
 800e8de:	af00      	add	r7, sp, #0
 800e8e0:	60f8      	str	r0, [r7, #12]
 800e8e2:	60b9      	str	r1, [r7, #8]
 800e8e4:	4613      	mov	r3, r2
 800e8e6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800e8e8:	68bb      	ldr	r3, [r7, #8]
 800e8ea:	781a      	ldrb	r2, [r3, #0]
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800e8f0:	68bb      	ldr	r3, [r7, #8]
 800e8f2:	785a      	ldrb	r2, [r3, #1]
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	3302      	adds	r3, #2
 800e8fc:	781b      	ldrb	r3, [r3, #0]
 800e8fe:	b29a      	uxth	r2, r3
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	3303      	adds	r3, #3
 800e904:	781b      	ldrb	r3, [r3, #0]
 800e906:	b29b      	uxth	r3, r3
 800e908:	021b      	lsls	r3, r3, #8
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	4313      	orrs	r3, r2
 800e90e:	b29a      	uxth	r2, r3
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	791a      	ldrb	r2, [r3, #4]
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	795a      	ldrb	r2, [r3, #5]
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	799a      	ldrb	r2, [r3, #6]
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	79da      	ldrb	r2, [r3, #7]
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800e934:	88fb      	ldrh	r3, [r7, #6]
 800e936:	2b08      	cmp	r3, #8
 800e938:	d939      	bls.n	800e9ae <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800e93a:	68bb      	ldr	r3, [r7, #8]
 800e93c:	3308      	adds	r3, #8
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	b29a      	uxth	r2, r3
 800e942:	68bb      	ldr	r3, [r7, #8]
 800e944:	3309      	adds	r3, #9
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	b29b      	uxth	r3, r3
 800e94a:	021b      	lsls	r3, r3, #8
 800e94c:	b29b      	uxth	r3, r3
 800e94e:	4313      	orrs	r3, r2
 800e950:	b29a      	uxth	r2, r3
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	330a      	adds	r3, #10
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	b29a      	uxth	r2, r3
 800e95e:	68bb      	ldr	r3, [r7, #8]
 800e960:	330b      	adds	r3, #11
 800e962:	781b      	ldrb	r3, [r3, #0]
 800e964:	b29b      	uxth	r3, r3
 800e966:	021b      	lsls	r3, r3, #8
 800e968:	b29b      	uxth	r3, r3
 800e96a:	4313      	orrs	r3, r2
 800e96c:	b29a      	uxth	r2, r3
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	330c      	adds	r3, #12
 800e976:	781b      	ldrb	r3, [r3, #0]
 800e978:	b29a      	uxth	r2, r3
 800e97a:	68bb      	ldr	r3, [r7, #8]
 800e97c:	330d      	adds	r3, #13
 800e97e:	781b      	ldrb	r3, [r3, #0]
 800e980:	b29b      	uxth	r3, r3
 800e982:	021b      	lsls	r3, r3, #8
 800e984:	b29b      	uxth	r3, r3
 800e986:	4313      	orrs	r3, r2
 800e988:	b29a      	uxth	r2, r3
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	7b9a      	ldrb	r2, [r3, #14]
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	7bda      	ldrb	r2, [r3, #15]
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	7c1a      	ldrb	r2, [r3, #16]
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	7c5a      	ldrb	r2, [r3, #17]
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	745a      	strb	r2, [r3, #17]
  }
}
 800e9ae:	bf00      	nop
 800e9b0:	3714      	adds	r7, #20
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b8:	4770      	bx	lr

0800e9ba <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800e9ba:	b580      	push	{r7, lr}
 800e9bc:	b08a      	sub	sp, #40	; 0x28
 800e9be:	af00      	add	r7, sp, #0
 800e9c0:	60f8      	str	r0, [r7, #12]
 800e9c2:	60b9      	str	r1, [r7, #8]
 800e9c4:	4613      	mov	r3, r2
 800e9c6:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e9c8:	68bb      	ldr	r3, [r7, #8]
 800e9ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	781a      	ldrb	r2, [r3, #0]
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	785a      	ldrb	r2, [r3, #1]
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800e9ec:	68bb      	ldr	r3, [r7, #8]
 800e9ee:	3302      	adds	r3, #2
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	b29a      	uxth	r2, r3
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	3303      	adds	r3, #3
 800e9f8:	781b      	ldrb	r3, [r3, #0]
 800e9fa:	b29b      	uxth	r3, r3
 800e9fc:	021b      	lsls	r3, r3, #8
 800e9fe:	b29b      	uxth	r3, r3
 800ea00:	4313      	orrs	r3, r2
 800ea02:	b29a      	uxth	r2, r3
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	791a      	ldrb	r2, [r3, #4]
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	795a      	ldrb	r2, [r3, #5]
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800ea18:	68bb      	ldr	r3, [r7, #8]
 800ea1a:	799a      	ldrb	r2, [r3, #6]
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800ea20:	68bb      	ldr	r3, [r7, #8]
 800ea22:	79da      	ldrb	r2, [r3, #7]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800ea28:	68bb      	ldr	r3, [r7, #8]
 800ea2a:	7a1a      	ldrb	r2, [r3, #8]
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ea30:	88fb      	ldrh	r3, [r7, #6]
 800ea32:	2b09      	cmp	r3, #9
 800ea34:	d95f      	bls.n	800eaf6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800ea36:	2309      	movs	r3, #9
 800ea38:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ea3e:	e051      	b.n	800eae4 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ea40:	f107 0316 	add.w	r3, r7, #22
 800ea44:	4619      	mov	r1, r3
 800ea46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ea48:	f000 f8e8 	bl	800ec1c <USBH_GetNextDesc>
 800ea4c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800ea4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea50:	785b      	ldrb	r3, [r3, #1]
 800ea52:	2b04      	cmp	r3, #4
 800ea54:	d146      	bne.n	800eae4 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800ea56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ea5a:	221a      	movs	r2, #26
 800ea5c:	fb02 f303 	mul.w	r3, r2, r3
 800ea60:	3308      	adds	r3, #8
 800ea62:	68fa      	ldr	r2, [r7, #12]
 800ea64:	4413      	add	r3, r2
 800ea66:	3302      	adds	r3, #2
 800ea68:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ea6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ea6c:	69f8      	ldr	r0, [r7, #28]
 800ea6e:	f000 f846 	bl	800eafe <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ea72:	2300      	movs	r3, #0
 800ea74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ea7c:	e022      	b.n	800eac4 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ea7e:	f107 0316 	add.w	r3, r7, #22
 800ea82:	4619      	mov	r1, r3
 800ea84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ea86:	f000 f8c9 	bl	800ec1c <USBH_GetNextDesc>
 800ea8a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800ea8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea8e:	785b      	ldrb	r3, [r3, #1]
 800ea90:	2b05      	cmp	r3, #5
 800ea92:	d117      	bne.n	800eac4 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ea94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ea98:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ea9c:	3201      	adds	r2, #1
 800ea9e:	00d2      	lsls	r2, r2, #3
 800eaa0:	211a      	movs	r1, #26
 800eaa2:	fb01 f303 	mul.w	r3, r1, r3
 800eaa6:	4413      	add	r3, r2
 800eaa8:	3308      	adds	r3, #8
 800eaaa:	68fa      	ldr	r2, [r7, #12]
 800eaac:	4413      	add	r3, r2
 800eaae:	3304      	adds	r3, #4
 800eab0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800eab2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800eab4:	69b8      	ldr	r0, [r7, #24]
 800eab6:	f000 f851 	bl	800eb5c <USBH_ParseEPDesc>
            ep_ix++;
 800eaba:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800eabe:	3301      	adds	r3, #1
 800eac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800eac4:	69fb      	ldr	r3, [r7, #28]
 800eac6:	791b      	ldrb	r3, [r3, #4]
 800eac8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800eacc:	429a      	cmp	r2, r3
 800eace:	d204      	bcs.n	800eada <USBH_ParseCfgDesc+0x120>
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	885a      	ldrh	r2, [r3, #2]
 800ead4:	8afb      	ldrh	r3, [r7, #22]
 800ead6:	429a      	cmp	r2, r3
 800ead8:	d8d1      	bhi.n	800ea7e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800eada:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eade:	3301      	adds	r3, #1
 800eae0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800eae4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eae8:	2b01      	cmp	r3, #1
 800eaea:	d804      	bhi.n	800eaf6 <USBH_ParseCfgDesc+0x13c>
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	885a      	ldrh	r2, [r3, #2]
 800eaf0:	8afb      	ldrh	r3, [r7, #22]
 800eaf2:	429a      	cmp	r2, r3
 800eaf4:	d8a4      	bhi.n	800ea40 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800eaf6:	bf00      	nop
 800eaf8:	3728      	adds	r7, #40	; 0x28
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}

0800eafe <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800eafe:	b480      	push	{r7}
 800eb00:	b083      	sub	sp, #12
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	6078      	str	r0, [r7, #4]
 800eb06:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	781a      	ldrb	r2, [r3, #0]
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	785a      	ldrb	r2, [r3, #1]
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	789a      	ldrb	r2, [r3, #2]
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	78da      	ldrb	r2, [r3, #3]
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	791a      	ldrb	r2, [r3, #4]
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	795a      	ldrb	r2, [r3, #5]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	799a      	ldrb	r2, [r3, #6]
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	79da      	ldrb	r2, [r3, #7]
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800eb48:	683b      	ldr	r3, [r7, #0]
 800eb4a:	7a1a      	ldrb	r2, [r3, #8]
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	721a      	strb	r2, [r3, #8]
}
 800eb50:	bf00      	nop
 800eb52:	370c      	adds	r7, #12
 800eb54:	46bd      	mov	sp, r7
 800eb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5a:	4770      	bx	lr

0800eb5c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b083      	sub	sp, #12
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
 800eb64:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	781a      	ldrb	r2, [r3, #0]
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	785a      	ldrb	r2, [r3, #1]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	789a      	ldrb	r2, [r3, #2]
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	78da      	ldrb	r2, [r3, #3]
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	3304      	adds	r3, #4
 800eb8a:	781b      	ldrb	r3, [r3, #0]
 800eb8c:	b29a      	uxth	r2, r3
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	3305      	adds	r3, #5
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	b29b      	uxth	r3, r3
 800eb96:	021b      	lsls	r3, r3, #8
 800eb98:	b29b      	uxth	r3, r3
 800eb9a:	4313      	orrs	r3, r2
 800eb9c:	b29a      	uxth	r2, r3
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	799a      	ldrb	r2, [r3, #6]
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	719a      	strb	r2, [r3, #6]
}
 800ebaa:	bf00      	nop
 800ebac:	370c      	adds	r7, #12
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb4:	4770      	bx	lr

0800ebb6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800ebb6:	b480      	push	{r7}
 800ebb8:	b087      	sub	sp, #28
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	60f8      	str	r0, [r7, #12]
 800ebbe:	60b9      	str	r1, [r7, #8]
 800ebc0:	4613      	mov	r3, r2
 800ebc2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	781b      	ldrb	r3, [r3, #0]
 800ebca:	2b03      	cmp	r3, #3
 800ebcc:	d120      	bne.n	800ec10 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	1e9a      	subs	r2, r3, #2
 800ebd4:	88fb      	ldrh	r3, [r7, #6]
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	bf28      	it	cs
 800ebda:	4613      	movcs	r3, r2
 800ebdc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	3302      	adds	r3, #2
 800ebe2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	82fb      	strh	r3, [r7, #22]
 800ebe8:	e00b      	b.n	800ec02 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800ebea:	8afb      	ldrh	r3, [r7, #22]
 800ebec:	68fa      	ldr	r2, [r7, #12]
 800ebee:	4413      	add	r3, r2
 800ebf0:	781a      	ldrb	r2, [r3, #0]
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800ebf6:	68bb      	ldr	r3, [r7, #8]
 800ebf8:	3301      	adds	r3, #1
 800ebfa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800ebfc:	8afb      	ldrh	r3, [r7, #22]
 800ebfe:	3302      	adds	r3, #2
 800ec00:	82fb      	strh	r3, [r7, #22]
 800ec02:	8afa      	ldrh	r2, [r7, #22]
 800ec04:	8abb      	ldrh	r3, [r7, #20]
 800ec06:	429a      	cmp	r2, r3
 800ec08:	d3ef      	bcc.n	800ebea <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800ec0a:	68bb      	ldr	r3, [r7, #8]
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	701a      	strb	r2, [r3, #0]
  }
}
 800ec10:	bf00      	nop
 800ec12:	371c      	adds	r7, #28
 800ec14:	46bd      	mov	sp, r7
 800ec16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1a:	4770      	bx	lr

0800ec1c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800ec1c:	b480      	push	{r7}
 800ec1e:	b085      	sub	sp, #20
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
 800ec24:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	881a      	ldrh	r2, [r3, #0]
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	781b      	ldrb	r3, [r3, #0]
 800ec2e:	b29b      	uxth	r3, r3
 800ec30:	4413      	add	r3, r2
 800ec32:	b29a      	uxth	r2, r3
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	781b      	ldrb	r3, [r3, #0]
 800ec3c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	4413      	add	r3, r2
 800ec42:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ec44:	68fb      	ldr	r3, [r7, #12]
}
 800ec46:	4618      	mov	r0, r3
 800ec48:	3714      	adds	r7, #20
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec50:	4770      	bx	lr

0800ec52 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800ec52:	b580      	push	{r7, lr}
 800ec54:	b086      	sub	sp, #24
 800ec56:	af00      	add	r7, sp, #0
 800ec58:	60f8      	str	r0, [r7, #12]
 800ec5a:	60b9      	str	r1, [r7, #8]
 800ec5c:	4613      	mov	r3, r2
 800ec5e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ec60:	2301      	movs	r3, #1
 800ec62:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	789b      	ldrb	r3, [r3, #2]
 800ec68:	2b01      	cmp	r3, #1
 800ec6a:	d002      	beq.n	800ec72 <USBH_CtlReq+0x20>
 800ec6c:	2b02      	cmp	r3, #2
 800ec6e:	d00f      	beq.n	800ec90 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800ec70:	e027      	b.n	800ecc2 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	68ba      	ldr	r2, [r7, #8]
 800ec76:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	88fa      	ldrh	r2, [r7, #6]
 800ec7c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	2201      	movs	r2, #1
 800ec82:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	2202      	movs	r2, #2
 800ec88:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	75fb      	strb	r3, [r7, #23]
      break;
 800ec8e:	e018      	b.n	800ecc2 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800ec90:	68f8      	ldr	r0, [r7, #12]
 800ec92:	f000 f81b 	bl	800eccc <USBH_HandleControl>
 800ec96:	4603      	mov	r3, r0
 800ec98:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ec9a:	7dfb      	ldrb	r3, [r7, #23]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d002      	beq.n	800eca6 <USBH_CtlReq+0x54>
 800eca0:	7dfb      	ldrb	r3, [r7, #23]
 800eca2:	2b03      	cmp	r3, #3
 800eca4:	d106      	bne.n	800ecb4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	2201      	movs	r2, #1
 800ecaa:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	761a      	strb	r2, [r3, #24]
      break;
 800ecb2:	e005      	b.n	800ecc0 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800ecb4:	7dfb      	ldrb	r3, [r7, #23]
 800ecb6:	2b02      	cmp	r3, #2
 800ecb8:	d102      	bne.n	800ecc0 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	2201      	movs	r2, #1
 800ecbe:	709a      	strb	r2, [r3, #2]
      break;
 800ecc0:	bf00      	nop
  }
  return status;
 800ecc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	3718      	adds	r7, #24
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}

0800eccc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b086      	sub	sp, #24
 800ecd0:	af02      	add	r7, sp, #8
 800ecd2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	7e1b      	ldrb	r3, [r3, #24]
 800ece0:	3b01      	subs	r3, #1
 800ece2:	2b0a      	cmp	r3, #10
 800ece4:	f200 815f 	bhi.w	800efa6 <USBH_HandleControl+0x2da>
 800ece8:	a201      	add	r2, pc, #4	; (adr r2, 800ecf0 <USBH_HandleControl+0x24>)
 800ecea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecee:	bf00      	nop
 800ecf0:	0800ed1d 	.word	0x0800ed1d
 800ecf4:	0800ed37 	.word	0x0800ed37
 800ecf8:	0800eda1 	.word	0x0800eda1
 800ecfc:	0800edc7 	.word	0x0800edc7
 800ed00:	0800edff 	.word	0x0800edff
 800ed04:	0800ee29 	.word	0x0800ee29
 800ed08:	0800ee7b 	.word	0x0800ee7b
 800ed0c:	0800ee9d 	.word	0x0800ee9d
 800ed10:	0800eed9 	.word	0x0800eed9
 800ed14:	0800eeff 	.word	0x0800eeff
 800ed18:	0800ef3d 	.word	0x0800ef3d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f103 0110 	add.w	r1, r3, #16
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	795b      	ldrb	r3, [r3, #5]
 800ed26:	461a      	mov	r2, r3
 800ed28:	6878      	ldr	r0, [r7, #4]
 800ed2a:	f000 f951 	bl	800efd0 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	2202      	movs	r2, #2
 800ed32:	761a      	strb	r2, [r3, #24]
      break;
 800ed34:	e142      	b.n	800efbc <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	795b      	ldrb	r3, [r3, #5]
 800ed3a:	4619      	mov	r1, r3
 800ed3c:	6878      	ldr	r0, [r7, #4]
 800ed3e:	f00d fd0b 	bl	801c758 <USBH_LL_GetURBState>
 800ed42:	4603      	mov	r3, r0
 800ed44:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ed46:	7bbb      	ldrb	r3, [r7, #14]
 800ed48:	2b01      	cmp	r3, #1
 800ed4a:	d11e      	bne.n	800ed8a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	7c1b      	ldrb	r3, [r3, #16]
 800ed50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ed54:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	8adb      	ldrh	r3, [r3, #22]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d00a      	beq.n	800ed74 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ed5e:	7b7b      	ldrb	r3, [r7, #13]
 800ed60:	2b80      	cmp	r3, #128	; 0x80
 800ed62:	d103      	bne.n	800ed6c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	2203      	movs	r2, #3
 800ed68:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ed6a:	e11e      	b.n	800efaa <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2205      	movs	r2, #5
 800ed70:	761a      	strb	r2, [r3, #24]
      break;
 800ed72:	e11a      	b.n	800efaa <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 800ed74:	7b7b      	ldrb	r3, [r7, #13]
 800ed76:	2b80      	cmp	r3, #128	; 0x80
 800ed78:	d103      	bne.n	800ed82 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	2209      	movs	r2, #9
 800ed7e:	761a      	strb	r2, [r3, #24]
      break;
 800ed80:	e113      	b.n	800efaa <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2207      	movs	r2, #7
 800ed86:	761a      	strb	r2, [r3, #24]
      break;
 800ed88:	e10f      	b.n	800efaa <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ed8a:	7bbb      	ldrb	r3, [r7, #14]
 800ed8c:	2b04      	cmp	r3, #4
 800ed8e:	d003      	beq.n	800ed98 <USBH_HandleControl+0xcc>
 800ed90:	7bbb      	ldrb	r3, [r7, #14]
 800ed92:	2b02      	cmp	r3, #2
 800ed94:	f040 8109 	bne.w	800efaa <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	220b      	movs	r2, #11
 800ed9c:	761a      	strb	r2, [r3, #24]
      break;
 800ed9e:	e104      	b.n	800efaa <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800eda6:	b29a      	uxth	r2, r3
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6899      	ldr	r1, [r3, #8]
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	899a      	ldrh	r2, [r3, #12]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	791b      	ldrb	r3, [r3, #4]
 800edb8:	6878      	ldr	r0, [r7, #4]
 800edba:	f000 f948 	bl	800f04e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2204      	movs	r2, #4
 800edc2:	761a      	strb	r2, [r3, #24]
      break;
 800edc4:	e0fa      	b.n	800efbc <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	791b      	ldrb	r3, [r3, #4]
 800edca:	4619      	mov	r1, r3
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f00d fcc3 	bl	801c758 <USBH_LL_GetURBState>
 800edd2:	4603      	mov	r3, r0
 800edd4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800edd6:	7bbb      	ldrb	r3, [r7, #14]
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d102      	bne.n	800ede2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2209      	movs	r2, #9
 800ede0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ede2:	7bbb      	ldrb	r3, [r7, #14]
 800ede4:	2b05      	cmp	r3, #5
 800ede6:	d102      	bne.n	800edee <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ede8:	2303      	movs	r3, #3
 800edea:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800edec:	e0df      	b.n	800efae <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 800edee:	7bbb      	ldrb	r3, [r7, #14]
 800edf0:	2b04      	cmp	r3, #4
 800edf2:	f040 80dc 	bne.w	800efae <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	220b      	movs	r2, #11
 800edfa:	761a      	strb	r2, [r3, #24]
      break;
 800edfc:	e0d7      	b.n	800efae <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6899      	ldr	r1, [r3, #8]
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	899a      	ldrh	r2, [r3, #12]
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	795b      	ldrb	r3, [r3, #5]
 800ee0a:	2001      	movs	r0, #1
 800ee0c:	9000      	str	r0, [sp, #0]
 800ee0e:	6878      	ldr	r0, [r7, #4]
 800ee10:	f000 f8f8 	bl	800f004 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ee1a:	b29a      	uxth	r2, r3
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2206      	movs	r2, #6
 800ee24:	761a      	strb	r2, [r3, #24]
      break;
 800ee26:	e0c9      	b.n	800efbc <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	795b      	ldrb	r3, [r3, #5]
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f00d fc92 	bl	801c758 <USBH_LL_GetURBState>
 800ee34:	4603      	mov	r3, r0
 800ee36:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ee38:	7bbb      	ldrb	r3, [r7, #14]
 800ee3a:	2b01      	cmp	r3, #1
 800ee3c:	d103      	bne.n	800ee46 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	2207      	movs	r2, #7
 800ee42:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ee44:	e0b5      	b.n	800efb2 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 800ee46:	7bbb      	ldrb	r3, [r7, #14]
 800ee48:	2b05      	cmp	r3, #5
 800ee4a:	d105      	bne.n	800ee58 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	220c      	movs	r2, #12
 800ee50:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ee52:	2303      	movs	r3, #3
 800ee54:	73fb      	strb	r3, [r7, #15]
      break;
 800ee56:	e0ac      	b.n	800efb2 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ee58:	7bbb      	ldrb	r3, [r7, #14]
 800ee5a:	2b02      	cmp	r3, #2
 800ee5c:	d103      	bne.n	800ee66 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2205      	movs	r2, #5
 800ee62:	761a      	strb	r2, [r3, #24]
      break;
 800ee64:	e0a5      	b.n	800efb2 <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 800ee66:	7bbb      	ldrb	r3, [r7, #14]
 800ee68:	2b04      	cmp	r3, #4
 800ee6a:	f040 80a2 	bne.w	800efb2 <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	220b      	movs	r2, #11
 800ee72:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ee74:	2302      	movs	r3, #2
 800ee76:	73fb      	strb	r3, [r7, #15]
      break;
 800ee78:	e09b      	b.n	800efb2 <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	791b      	ldrb	r3, [r3, #4]
 800ee7e:	2200      	movs	r2, #0
 800ee80:	2100      	movs	r1, #0
 800ee82:	6878      	ldr	r0, [r7, #4]
 800ee84:	f000 f8e3 	bl	800f04e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ee8e:	b29a      	uxth	r2, r3
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2208      	movs	r2, #8
 800ee98:	761a      	strb	r2, [r3, #24]

      break;
 800ee9a:	e08f      	b.n	800efbc <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	791b      	ldrb	r3, [r3, #4]
 800eea0:	4619      	mov	r1, r3
 800eea2:	6878      	ldr	r0, [r7, #4]
 800eea4:	f00d fc58 	bl	801c758 <USBH_LL_GetURBState>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800eeac:	7bbb      	ldrb	r3, [r7, #14]
 800eeae:	2b01      	cmp	r3, #1
 800eeb0:	d105      	bne.n	800eebe <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	220d      	movs	r2, #13
 800eeb6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800eebc:	e07b      	b.n	800efb6 <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800eebe:	7bbb      	ldrb	r3, [r7, #14]
 800eec0:	2b04      	cmp	r3, #4
 800eec2:	d103      	bne.n	800eecc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	220b      	movs	r2, #11
 800eec8:	761a      	strb	r2, [r3, #24]
      break;
 800eeca:	e074      	b.n	800efb6 <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800eecc:	7bbb      	ldrb	r3, [r7, #14]
 800eece:	2b05      	cmp	r3, #5
 800eed0:	d171      	bne.n	800efb6 <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 800eed2:	2303      	movs	r3, #3
 800eed4:	73fb      	strb	r3, [r7, #15]
      break;
 800eed6:	e06e      	b.n	800efb6 <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	795b      	ldrb	r3, [r3, #5]
 800eedc:	2201      	movs	r2, #1
 800eede:	9200      	str	r2, [sp, #0]
 800eee0:	2200      	movs	r2, #0
 800eee2:	2100      	movs	r1, #0
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f000 f88d 	bl	800f004 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800eef0:	b29a      	uxth	r2, r3
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	220a      	movs	r2, #10
 800eefa:	761a      	strb	r2, [r3, #24]
      break;
 800eefc:	e05e      	b.n	800efbc <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	795b      	ldrb	r3, [r3, #5]
 800ef02:	4619      	mov	r1, r3
 800ef04:	6878      	ldr	r0, [r7, #4]
 800ef06:	f00d fc27 	bl	801c758 <USBH_LL_GetURBState>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ef0e:	7bbb      	ldrb	r3, [r7, #14]
 800ef10:	2b01      	cmp	r3, #1
 800ef12:	d105      	bne.n	800ef20 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ef14:	2300      	movs	r3, #0
 800ef16:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	220d      	movs	r2, #13
 800ef1c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ef1e:	e04c      	b.n	800efba <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ef20:	7bbb      	ldrb	r3, [r7, #14]
 800ef22:	2b02      	cmp	r3, #2
 800ef24:	d103      	bne.n	800ef2e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	2209      	movs	r2, #9
 800ef2a:	761a      	strb	r2, [r3, #24]
      break;
 800ef2c:	e045      	b.n	800efba <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 800ef2e:	7bbb      	ldrb	r3, [r7, #14]
 800ef30:	2b04      	cmp	r3, #4
 800ef32:	d142      	bne.n	800efba <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	220b      	movs	r2, #11
 800ef38:	761a      	strb	r2, [r3, #24]
      break;
 800ef3a:	e03e      	b.n	800efba <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	7e5b      	ldrb	r3, [r3, #25]
 800ef40:	3301      	adds	r3, #1
 800ef42:	b2da      	uxtb	r2, r3
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	765a      	strb	r2, [r3, #25]
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	7e5b      	ldrb	r3, [r3, #25]
 800ef4c:	2b02      	cmp	r3, #2
 800ef4e:	d806      	bhi.n	800ef5e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	2201      	movs	r2, #1
 800ef54:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	2201      	movs	r2, #1
 800ef5a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ef5c:	e02e      	b.n	800efbc <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ef64:	2106      	movs	r1, #6
 800ef66:	6878      	ldr	r0, [r7, #4]
 800ef68:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800ef70:	4815      	ldr	r0, [pc, #84]	; (800efc8 <USBH_HandleControl+0x2fc>)
 800ef72:	f00d fdab 	bl	801cacc <iprintf>
 800ef76:	4815      	ldr	r0, [pc, #84]	; (800efcc <USBH_HandleControl+0x300>)
 800ef78:	f00d fda8 	bl	801cacc <iprintf>
 800ef7c:	200a      	movs	r0, #10
 800ef7e:	f00d fdbd 	bl	801cafc <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	795b      	ldrb	r3, [r3, #5]
 800ef86:	4619      	mov	r1, r3
 800ef88:	6878      	ldr	r0, [r7, #4]
 800ef8a:	f000 f911 	bl	800f1b0 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	791b      	ldrb	r3, [r3, #4]
 800ef92:	4619      	mov	r1, r3
 800ef94:	6878      	ldr	r0, [r7, #4]
 800ef96:	f000 f90b 	bl	800f1b0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2200      	movs	r2, #0
 800ef9e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800efa0:	2302      	movs	r3, #2
 800efa2:	73fb      	strb	r3, [r7, #15]
      break;
 800efa4:	e00a      	b.n	800efbc <USBH_HandleControl+0x2f0>

    default:
      break;
 800efa6:	bf00      	nop
 800efa8:	e008      	b.n	800efbc <USBH_HandleControl+0x2f0>
      break;
 800efaa:	bf00      	nop
 800efac:	e006      	b.n	800efbc <USBH_HandleControl+0x2f0>
      break;
 800efae:	bf00      	nop
 800efb0:	e004      	b.n	800efbc <USBH_HandleControl+0x2f0>
      break;
 800efb2:	bf00      	nop
 800efb4:	e002      	b.n	800efbc <USBH_HandleControl+0x2f0>
      break;
 800efb6:	bf00      	nop
 800efb8:	e000      	b.n	800efbc <USBH_HandleControl+0x2f0>
      break;
 800efba:	bf00      	nop
  }

  return status;
 800efbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3710      	adds	r7, #16
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}
 800efc6:	bf00      	nop
 800efc8:	0801e2dc 	.word	0x0801e2dc
 800efcc:	0801e2e4 	.word	0x0801e2e4

0800efd0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	b088      	sub	sp, #32
 800efd4:	af04      	add	r7, sp, #16
 800efd6:	60f8      	str	r0, [r7, #12]
 800efd8:	60b9      	str	r1, [r7, #8]
 800efda:	4613      	mov	r3, r2
 800efdc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800efde:	79f9      	ldrb	r1, [r7, #7]
 800efe0:	2300      	movs	r3, #0
 800efe2:	9303      	str	r3, [sp, #12]
 800efe4:	2308      	movs	r3, #8
 800efe6:	9302      	str	r3, [sp, #8]
 800efe8:	68bb      	ldr	r3, [r7, #8]
 800efea:	9301      	str	r3, [sp, #4]
 800efec:	2300      	movs	r3, #0
 800efee:	9300      	str	r3, [sp, #0]
 800eff0:	2300      	movs	r3, #0
 800eff2:	2200      	movs	r2, #0
 800eff4:	68f8      	ldr	r0, [r7, #12]
 800eff6:	f00d fb7e 	bl	801c6f6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800effa:	2300      	movs	r3, #0
}
 800effc:	4618      	mov	r0, r3
 800effe:	3710      	adds	r7, #16
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}

0800f004 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b088      	sub	sp, #32
 800f008:	af04      	add	r7, sp, #16
 800f00a:	60f8      	str	r0, [r7, #12]
 800f00c:	60b9      	str	r1, [r7, #8]
 800f00e:	4611      	mov	r1, r2
 800f010:	461a      	mov	r2, r3
 800f012:	460b      	mov	r3, r1
 800f014:	80fb      	strh	r3, [r7, #6]
 800f016:	4613      	mov	r3, r2
 800f018:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f020:	2b00      	cmp	r3, #0
 800f022:	d001      	beq.n	800f028 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800f024:	2300      	movs	r3, #0
 800f026:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f028:	7979      	ldrb	r1, [r7, #5]
 800f02a:	7e3b      	ldrb	r3, [r7, #24]
 800f02c:	9303      	str	r3, [sp, #12]
 800f02e:	88fb      	ldrh	r3, [r7, #6]
 800f030:	9302      	str	r3, [sp, #8]
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	9301      	str	r3, [sp, #4]
 800f036:	2301      	movs	r3, #1
 800f038:	9300      	str	r3, [sp, #0]
 800f03a:	2300      	movs	r3, #0
 800f03c:	2200      	movs	r2, #0
 800f03e:	68f8      	ldr	r0, [r7, #12]
 800f040:	f00d fb59 	bl	801c6f6 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800f044:	2300      	movs	r3, #0
}
 800f046:	4618      	mov	r0, r3
 800f048:	3710      	adds	r7, #16
 800f04a:	46bd      	mov	sp, r7
 800f04c:	bd80      	pop	{r7, pc}

0800f04e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800f04e:	b580      	push	{r7, lr}
 800f050:	b088      	sub	sp, #32
 800f052:	af04      	add	r7, sp, #16
 800f054:	60f8      	str	r0, [r7, #12]
 800f056:	60b9      	str	r1, [r7, #8]
 800f058:	4611      	mov	r1, r2
 800f05a:	461a      	mov	r2, r3
 800f05c:	460b      	mov	r3, r1
 800f05e:	80fb      	strh	r3, [r7, #6]
 800f060:	4613      	mov	r3, r2
 800f062:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f064:	7979      	ldrb	r1, [r7, #5]
 800f066:	2300      	movs	r3, #0
 800f068:	9303      	str	r3, [sp, #12]
 800f06a:	88fb      	ldrh	r3, [r7, #6]
 800f06c:	9302      	str	r3, [sp, #8]
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	9301      	str	r3, [sp, #4]
 800f072:	2301      	movs	r3, #1
 800f074:	9300      	str	r3, [sp, #0]
 800f076:	2300      	movs	r3, #0
 800f078:	2201      	movs	r2, #1
 800f07a:	68f8      	ldr	r0, [r7, #12]
 800f07c:	f00d fb3b 	bl	801c6f6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f080:	2300      	movs	r3, #0

}
 800f082:	4618      	mov	r0, r3
 800f084:	3710      	adds	r7, #16
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}

0800f08a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800f08a:	b580      	push	{r7, lr}
 800f08c:	b088      	sub	sp, #32
 800f08e:	af04      	add	r7, sp, #16
 800f090:	60f8      	str	r0, [r7, #12]
 800f092:	60b9      	str	r1, [r7, #8]
 800f094:	4611      	mov	r1, r2
 800f096:	461a      	mov	r2, r3
 800f098:	460b      	mov	r3, r1
 800f09a:	80fb      	strh	r3, [r7, #6]
 800f09c:	4613      	mov	r3, r2
 800f09e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d001      	beq.n	800f0ae <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f0ae:	7979      	ldrb	r1, [r7, #5]
 800f0b0:	7e3b      	ldrb	r3, [r7, #24]
 800f0b2:	9303      	str	r3, [sp, #12]
 800f0b4:	88fb      	ldrh	r3, [r7, #6]
 800f0b6:	9302      	str	r3, [sp, #8]
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	9301      	str	r3, [sp, #4]
 800f0bc:	2301      	movs	r3, #1
 800f0be:	9300      	str	r3, [sp, #0]
 800f0c0:	2302      	movs	r3, #2
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	68f8      	ldr	r0, [r7, #12]
 800f0c6:	f00d fb16 	bl	801c6f6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800f0ca:	2300      	movs	r3, #0
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	3710      	adds	r7, #16
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	bd80      	pop	{r7, pc}

0800f0d4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b088      	sub	sp, #32
 800f0d8:	af04      	add	r7, sp, #16
 800f0da:	60f8      	str	r0, [r7, #12]
 800f0dc:	60b9      	str	r1, [r7, #8]
 800f0de:	4611      	mov	r1, r2
 800f0e0:	461a      	mov	r2, r3
 800f0e2:	460b      	mov	r3, r1
 800f0e4:	80fb      	strh	r3, [r7, #6]
 800f0e6:	4613      	mov	r3, r2
 800f0e8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800f0ea:	7979      	ldrb	r1, [r7, #5]
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	9303      	str	r3, [sp, #12]
 800f0f0:	88fb      	ldrh	r3, [r7, #6]
 800f0f2:	9302      	str	r3, [sp, #8]
 800f0f4:	68bb      	ldr	r3, [r7, #8]
 800f0f6:	9301      	str	r3, [sp, #4]
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	9300      	str	r3, [sp, #0]
 800f0fc:	2302      	movs	r3, #2
 800f0fe:	2201      	movs	r2, #1
 800f100:	68f8      	ldr	r0, [r7, #12]
 800f102:	f00d faf8 	bl	801c6f6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800f106:	2300      	movs	r3, #0
}
 800f108:	4618      	mov	r0, r3
 800f10a:	3710      	adds	r7, #16
 800f10c:	46bd      	mov	sp, r7
 800f10e:	bd80      	pop	{r7, pc}

0800f110 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b086      	sub	sp, #24
 800f114:	af04      	add	r7, sp, #16
 800f116:	6078      	str	r0, [r7, #4]
 800f118:	4608      	mov	r0, r1
 800f11a:	4611      	mov	r1, r2
 800f11c:	461a      	mov	r2, r3
 800f11e:	4603      	mov	r3, r0
 800f120:	70fb      	strb	r3, [r7, #3]
 800f122:	460b      	mov	r3, r1
 800f124:	70bb      	strb	r3, [r7, #2]
 800f126:	4613      	mov	r3, r2
 800f128:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f12a:	7878      	ldrb	r0, [r7, #1]
 800f12c:	78ba      	ldrb	r2, [r7, #2]
 800f12e:	78f9      	ldrb	r1, [r7, #3]
 800f130:	8b3b      	ldrh	r3, [r7, #24]
 800f132:	9302      	str	r3, [sp, #8]
 800f134:	7d3b      	ldrb	r3, [r7, #20]
 800f136:	9301      	str	r3, [sp, #4]
 800f138:	7c3b      	ldrb	r3, [r7, #16]
 800f13a:	9300      	str	r3, [sp, #0]
 800f13c:	4603      	mov	r3, r0
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f00d fa8b 	bl	801c65a <USBH_LL_OpenPipe>

  return USBH_OK;
 800f144:	2300      	movs	r3, #0
}
 800f146:	4618      	mov	r0, r3
 800f148:	3708      	adds	r7, #8
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}

0800f14e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f14e:	b580      	push	{r7, lr}
 800f150:	b082      	sub	sp, #8
 800f152:	af00      	add	r7, sp, #0
 800f154:	6078      	str	r0, [r7, #4]
 800f156:	460b      	mov	r3, r1
 800f158:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800f15a:	78fb      	ldrb	r3, [r7, #3]
 800f15c:	4619      	mov	r1, r3
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	f00d faaa 	bl	801c6b8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	3708      	adds	r7, #8
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}

0800f16e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f16e:	b580      	push	{r7, lr}
 800f170:	b084      	sub	sp, #16
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
 800f176:	460b      	mov	r3, r1
 800f178:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f000 f836 	bl	800f1ec <USBH_GetFreePipe>
 800f180:	4603      	mov	r3, r0
 800f182:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f184:	89fb      	ldrh	r3, [r7, #14]
 800f186:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f18a:	4293      	cmp	r3, r2
 800f18c:	d00a      	beq.n	800f1a4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800f18e:	78fa      	ldrb	r2, [r7, #3]
 800f190:	89fb      	ldrh	r3, [r7, #14]
 800f192:	f003 030f 	and.w	r3, r3, #15
 800f196:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f19a:	6879      	ldr	r1, [r7, #4]
 800f19c:	33e0      	adds	r3, #224	; 0xe0
 800f19e:	009b      	lsls	r3, r3, #2
 800f1a0:	440b      	add	r3, r1
 800f1a2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f1a4:	89fb      	ldrh	r3, [r7, #14]
 800f1a6:	b2db      	uxtb	r3, r3
}
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	3710      	adds	r7, #16
 800f1ac:	46bd      	mov	sp, r7
 800f1ae:	bd80      	pop	{r7, pc}

0800f1b0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f1b0:	b480      	push	{r7}
 800f1b2:	b083      	sub	sp, #12
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
 800f1b8:	460b      	mov	r3, r1
 800f1ba:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800f1bc:	78fb      	ldrb	r3, [r7, #3]
 800f1be:	2b0a      	cmp	r3, #10
 800f1c0:	d80d      	bhi.n	800f1de <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f1c2:	78fb      	ldrb	r3, [r7, #3]
 800f1c4:	687a      	ldr	r2, [r7, #4]
 800f1c6:	33e0      	adds	r3, #224	; 0xe0
 800f1c8:	009b      	lsls	r3, r3, #2
 800f1ca:	4413      	add	r3, r2
 800f1cc:	685a      	ldr	r2, [r3, #4]
 800f1ce:	78fb      	ldrb	r3, [r7, #3]
 800f1d0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f1d4:	6879      	ldr	r1, [r7, #4]
 800f1d6:	33e0      	adds	r3, #224	; 0xe0
 800f1d8:	009b      	lsls	r3, r3, #2
 800f1da:	440b      	add	r3, r1
 800f1dc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f1de:	2300      	movs	r3, #0
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	370c      	adds	r7, #12
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ea:	4770      	bx	lr

0800f1ec <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b085      	sub	sp, #20
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	73fb      	strb	r3, [r7, #15]
 800f1fc:	e00f      	b.n	800f21e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f1fe:	7bfb      	ldrb	r3, [r7, #15]
 800f200:	687a      	ldr	r2, [r7, #4]
 800f202:	33e0      	adds	r3, #224	; 0xe0
 800f204:	009b      	lsls	r3, r3, #2
 800f206:	4413      	add	r3, r2
 800f208:	685b      	ldr	r3, [r3, #4]
 800f20a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d102      	bne.n	800f218 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f212:	7bfb      	ldrb	r3, [r7, #15]
 800f214:	b29b      	uxth	r3, r3
 800f216:	e007      	b.n	800f228 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800f218:	7bfb      	ldrb	r3, [r7, #15]
 800f21a:	3301      	adds	r3, #1
 800f21c:	73fb      	strb	r3, [r7, #15]
 800f21e:	7bfb      	ldrb	r3, [r7, #15]
 800f220:	2b0a      	cmp	r3, #10
 800f222:	d9ec      	bls.n	800f1fe <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f224:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800f228:	4618      	mov	r0, r3
 800f22a:	3714      	adds	r7, #20
 800f22c:	46bd      	mov	sp, r7
 800f22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f232:	4770      	bx	lr

0800f234 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f234:	b580      	push	{r7, lr}
 800f236:	b084      	sub	sp, #16
 800f238:	af00      	add	r7, sp, #0
 800f23a:	4603      	mov	r3, r0
 800f23c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f23e:	79fb      	ldrb	r3, [r7, #7]
 800f240:	4a08      	ldr	r2, [pc, #32]	; (800f264 <disk_status+0x30>)
 800f242:	009b      	lsls	r3, r3, #2
 800f244:	4413      	add	r3, r2
 800f246:	685b      	ldr	r3, [r3, #4]
 800f248:	685b      	ldr	r3, [r3, #4]
 800f24a:	79fa      	ldrb	r2, [r7, #7]
 800f24c:	4905      	ldr	r1, [pc, #20]	; (800f264 <disk_status+0x30>)
 800f24e:	440a      	add	r2, r1
 800f250:	7a12      	ldrb	r2, [r2, #8]
 800f252:	4610      	mov	r0, r2
 800f254:	4798      	blx	r3
 800f256:	4603      	mov	r3, r0
 800f258:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f25a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	3710      	adds	r7, #16
 800f260:	46bd      	mov	sp, r7
 800f262:	bd80      	pop	{r7, pc}
 800f264:	200021dc 	.word	0x200021dc

0800f268 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b084      	sub	sp, #16
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	4603      	mov	r3, r0
 800f270:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f272:	2300      	movs	r3, #0
 800f274:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f276:	79fb      	ldrb	r3, [r7, #7]
 800f278:	4a0d      	ldr	r2, [pc, #52]	; (800f2b0 <disk_initialize+0x48>)
 800f27a:	5cd3      	ldrb	r3, [r2, r3]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d111      	bne.n	800f2a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f280:	79fb      	ldrb	r3, [r7, #7]
 800f282:	4a0b      	ldr	r2, [pc, #44]	; (800f2b0 <disk_initialize+0x48>)
 800f284:	2101      	movs	r1, #1
 800f286:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f288:	79fb      	ldrb	r3, [r7, #7]
 800f28a:	4a09      	ldr	r2, [pc, #36]	; (800f2b0 <disk_initialize+0x48>)
 800f28c:	009b      	lsls	r3, r3, #2
 800f28e:	4413      	add	r3, r2
 800f290:	685b      	ldr	r3, [r3, #4]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	79fa      	ldrb	r2, [r7, #7]
 800f296:	4906      	ldr	r1, [pc, #24]	; (800f2b0 <disk_initialize+0x48>)
 800f298:	440a      	add	r2, r1
 800f29a:	7a12      	ldrb	r2, [r2, #8]
 800f29c:	4610      	mov	r0, r2
 800f29e:	4798      	blx	r3
 800f2a0:	4603      	mov	r3, r0
 800f2a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f2a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	200021dc 	.word	0x200021dc

0800f2b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f2b4:	b590      	push	{r4, r7, lr}
 800f2b6:	b087      	sub	sp, #28
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60b9      	str	r1, [r7, #8]
 800f2bc:	607a      	str	r2, [r7, #4]
 800f2be:	603b      	str	r3, [r7, #0]
 800f2c0:	4603      	mov	r3, r0
 800f2c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f2c4:	7bfb      	ldrb	r3, [r7, #15]
 800f2c6:	4a0a      	ldr	r2, [pc, #40]	; (800f2f0 <disk_read+0x3c>)
 800f2c8:	009b      	lsls	r3, r3, #2
 800f2ca:	4413      	add	r3, r2
 800f2cc:	685b      	ldr	r3, [r3, #4]
 800f2ce:	689c      	ldr	r4, [r3, #8]
 800f2d0:	7bfb      	ldrb	r3, [r7, #15]
 800f2d2:	4a07      	ldr	r2, [pc, #28]	; (800f2f0 <disk_read+0x3c>)
 800f2d4:	4413      	add	r3, r2
 800f2d6:	7a18      	ldrb	r0, [r3, #8]
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	687a      	ldr	r2, [r7, #4]
 800f2dc:	68b9      	ldr	r1, [r7, #8]
 800f2de:	47a0      	blx	r4
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	75fb      	strb	r3, [r7, #23]
  return res;
 800f2e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	371c      	adds	r7, #28
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd90      	pop	{r4, r7, pc}
 800f2ee:	bf00      	nop
 800f2f0:	200021dc 	.word	0x200021dc

0800f2f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f2f4:	b590      	push	{r4, r7, lr}
 800f2f6:	b087      	sub	sp, #28
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	60b9      	str	r1, [r7, #8]
 800f2fc:	607a      	str	r2, [r7, #4]
 800f2fe:	603b      	str	r3, [r7, #0]
 800f300:	4603      	mov	r3, r0
 800f302:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f304:	7bfb      	ldrb	r3, [r7, #15]
 800f306:	4a0a      	ldr	r2, [pc, #40]	; (800f330 <disk_write+0x3c>)
 800f308:	009b      	lsls	r3, r3, #2
 800f30a:	4413      	add	r3, r2
 800f30c:	685b      	ldr	r3, [r3, #4]
 800f30e:	68dc      	ldr	r4, [r3, #12]
 800f310:	7bfb      	ldrb	r3, [r7, #15]
 800f312:	4a07      	ldr	r2, [pc, #28]	; (800f330 <disk_write+0x3c>)
 800f314:	4413      	add	r3, r2
 800f316:	7a18      	ldrb	r0, [r3, #8]
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	687a      	ldr	r2, [r7, #4]
 800f31c:	68b9      	ldr	r1, [r7, #8]
 800f31e:	47a0      	blx	r4
 800f320:	4603      	mov	r3, r0
 800f322:	75fb      	strb	r3, [r7, #23]
  return res;
 800f324:	7dfb      	ldrb	r3, [r7, #23]
}
 800f326:	4618      	mov	r0, r3
 800f328:	371c      	adds	r7, #28
 800f32a:	46bd      	mov	sp, r7
 800f32c:	bd90      	pop	{r4, r7, pc}
 800f32e:	bf00      	nop
 800f330:	200021dc 	.word	0x200021dc

0800f334 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b084      	sub	sp, #16
 800f338:	af00      	add	r7, sp, #0
 800f33a:	4603      	mov	r3, r0
 800f33c:	603a      	str	r2, [r7, #0]
 800f33e:	71fb      	strb	r3, [r7, #7]
 800f340:	460b      	mov	r3, r1
 800f342:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f344:	79fb      	ldrb	r3, [r7, #7]
 800f346:	4a09      	ldr	r2, [pc, #36]	; (800f36c <disk_ioctl+0x38>)
 800f348:	009b      	lsls	r3, r3, #2
 800f34a:	4413      	add	r3, r2
 800f34c:	685b      	ldr	r3, [r3, #4]
 800f34e:	691b      	ldr	r3, [r3, #16]
 800f350:	79fa      	ldrb	r2, [r7, #7]
 800f352:	4906      	ldr	r1, [pc, #24]	; (800f36c <disk_ioctl+0x38>)
 800f354:	440a      	add	r2, r1
 800f356:	7a10      	ldrb	r0, [r2, #8]
 800f358:	79b9      	ldrb	r1, [r7, #6]
 800f35a:	683a      	ldr	r2, [r7, #0]
 800f35c:	4798      	blx	r3
 800f35e:	4603      	mov	r3, r0
 800f360:	73fb      	strb	r3, [r7, #15]
  return res;
 800f362:	7bfb      	ldrb	r3, [r7, #15]
}
 800f364:	4618      	mov	r0, r3
 800f366:	3710      	adds	r7, #16
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}
 800f36c:	200021dc 	.word	0x200021dc

0800f370 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f370:	b480      	push	{r7}
 800f372:	b085      	sub	sp, #20
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	3301      	adds	r3, #1
 800f37c:	781b      	ldrb	r3, [r3, #0]
 800f37e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f380:	89fb      	ldrh	r3, [r7, #14]
 800f382:	021b      	lsls	r3, r3, #8
 800f384:	b21a      	sxth	r2, r3
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	781b      	ldrb	r3, [r3, #0]
 800f38a:	b21b      	sxth	r3, r3
 800f38c:	4313      	orrs	r3, r2
 800f38e:	b21b      	sxth	r3, r3
 800f390:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f392:	89fb      	ldrh	r3, [r7, #14]
}
 800f394:	4618      	mov	r0, r3
 800f396:	3714      	adds	r7, #20
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr

0800f3a0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	3303      	adds	r3, #3
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	021b      	lsls	r3, r3, #8
 800f3b4:	687a      	ldr	r2, [r7, #4]
 800f3b6:	3202      	adds	r2, #2
 800f3b8:	7812      	ldrb	r2, [r2, #0]
 800f3ba:	4313      	orrs	r3, r2
 800f3bc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	021b      	lsls	r3, r3, #8
 800f3c2:	687a      	ldr	r2, [r7, #4]
 800f3c4:	3201      	adds	r2, #1
 800f3c6:	7812      	ldrb	r2, [r2, #0]
 800f3c8:	4313      	orrs	r3, r2
 800f3ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	021b      	lsls	r3, r3, #8
 800f3d0:	687a      	ldr	r2, [r7, #4]
 800f3d2:	7812      	ldrb	r2, [r2, #0]
 800f3d4:	4313      	orrs	r3, r2
 800f3d6:	60fb      	str	r3, [r7, #12]
	return rv;
 800f3d8:	68fb      	ldr	r3, [r7, #12]
}
 800f3da:	4618      	mov	r0, r3
 800f3dc:	3714      	adds	r7, #20
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e4:	4770      	bx	lr

0800f3e6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f3e6:	b480      	push	{r7}
 800f3e8:	b083      	sub	sp, #12
 800f3ea:	af00      	add	r7, sp, #0
 800f3ec:	6078      	str	r0, [r7, #4]
 800f3ee:	460b      	mov	r3, r1
 800f3f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	1c5a      	adds	r2, r3, #1
 800f3f6:	607a      	str	r2, [r7, #4]
 800f3f8:	887a      	ldrh	r2, [r7, #2]
 800f3fa:	b2d2      	uxtb	r2, r2
 800f3fc:	701a      	strb	r2, [r3, #0]
 800f3fe:	887b      	ldrh	r3, [r7, #2]
 800f400:	0a1b      	lsrs	r3, r3, #8
 800f402:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	1c5a      	adds	r2, r3, #1
 800f408:	607a      	str	r2, [r7, #4]
 800f40a:	887a      	ldrh	r2, [r7, #2]
 800f40c:	b2d2      	uxtb	r2, r2
 800f40e:	701a      	strb	r2, [r3, #0]
}
 800f410:	bf00      	nop
 800f412:	370c      	adds	r7, #12
 800f414:	46bd      	mov	sp, r7
 800f416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41a:	4770      	bx	lr

0800f41c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f41c:	b480      	push	{r7}
 800f41e:	b083      	sub	sp, #12
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
 800f424:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	1c5a      	adds	r2, r3, #1
 800f42a:	607a      	str	r2, [r7, #4]
 800f42c:	683a      	ldr	r2, [r7, #0]
 800f42e:	b2d2      	uxtb	r2, r2
 800f430:	701a      	strb	r2, [r3, #0]
 800f432:	683b      	ldr	r3, [r7, #0]
 800f434:	0a1b      	lsrs	r3, r3, #8
 800f436:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	1c5a      	adds	r2, r3, #1
 800f43c:	607a      	str	r2, [r7, #4]
 800f43e:	683a      	ldr	r2, [r7, #0]
 800f440:	b2d2      	uxtb	r2, r2
 800f442:	701a      	strb	r2, [r3, #0]
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	0a1b      	lsrs	r3, r3, #8
 800f448:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	1c5a      	adds	r2, r3, #1
 800f44e:	607a      	str	r2, [r7, #4]
 800f450:	683a      	ldr	r2, [r7, #0]
 800f452:	b2d2      	uxtb	r2, r2
 800f454:	701a      	strb	r2, [r3, #0]
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	0a1b      	lsrs	r3, r3, #8
 800f45a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	1c5a      	adds	r2, r3, #1
 800f460:	607a      	str	r2, [r7, #4]
 800f462:	683a      	ldr	r2, [r7, #0]
 800f464:	b2d2      	uxtb	r2, r2
 800f466:	701a      	strb	r2, [r3, #0]
}
 800f468:	bf00      	nop
 800f46a:	370c      	adds	r7, #12
 800f46c:	46bd      	mov	sp, r7
 800f46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f472:	4770      	bx	lr

0800f474 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f474:	b480      	push	{r7}
 800f476:	b087      	sub	sp, #28
 800f478:	af00      	add	r7, sp, #0
 800f47a:	60f8      	str	r0, [r7, #12]
 800f47c:	60b9      	str	r1, [r7, #8]
 800f47e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d00d      	beq.n	800f4aa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f48e:	693a      	ldr	r2, [r7, #16]
 800f490:	1c53      	adds	r3, r2, #1
 800f492:	613b      	str	r3, [r7, #16]
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	1c59      	adds	r1, r3, #1
 800f498:	6179      	str	r1, [r7, #20]
 800f49a:	7812      	ldrb	r2, [r2, #0]
 800f49c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	3b01      	subs	r3, #1
 800f4a2:	607b      	str	r3, [r7, #4]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d1f1      	bne.n	800f48e <mem_cpy+0x1a>
	}
}
 800f4aa:	bf00      	nop
 800f4ac:	371c      	adds	r7, #28
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b4:	4770      	bx	lr

0800f4b6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f4b6:	b480      	push	{r7}
 800f4b8:	b087      	sub	sp, #28
 800f4ba:	af00      	add	r7, sp, #0
 800f4bc:	60f8      	str	r0, [r7, #12]
 800f4be:	60b9      	str	r1, [r7, #8]
 800f4c0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	1c5a      	adds	r2, r3, #1
 800f4ca:	617a      	str	r2, [r7, #20]
 800f4cc:	68ba      	ldr	r2, [r7, #8]
 800f4ce:	b2d2      	uxtb	r2, r2
 800f4d0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	3b01      	subs	r3, #1
 800f4d6:	607b      	str	r3, [r7, #4]
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d1f3      	bne.n	800f4c6 <mem_set+0x10>
}
 800f4de:	bf00      	nop
 800f4e0:	bf00      	nop
 800f4e2:	371c      	adds	r7, #28
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr

0800f4ec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f4ec:	b480      	push	{r7}
 800f4ee:	b089      	sub	sp, #36	; 0x24
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	60f8      	str	r0, [r7, #12]
 800f4f4:	60b9      	str	r1, [r7, #8]
 800f4f6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	61fb      	str	r3, [r7, #28]
 800f4fc:	68bb      	ldr	r3, [r7, #8]
 800f4fe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f500:	2300      	movs	r3, #0
 800f502:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	1c5a      	adds	r2, r3, #1
 800f508:	61fa      	str	r2, [r7, #28]
 800f50a:	781b      	ldrb	r3, [r3, #0]
 800f50c:	4619      	mov	r1, r3
 800f50e:	69bb      	ldr	r3, [r7, #24]
 800f510:	1c5a      	adds	r2, r3, #1
 800f512:	61ba      	str	r2, [r7, #24]
 800f514:	781b      	ldrb	r3, [r3, #0]
 800f516:	1acb      	subs	r3, r1, r3
 800f518:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	3b01      	subs	r3, #1
 800f51e:	607b      	str	r3, [r7, #4]
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d002      	beq.n	800f52c <mem_cmp+0x40>
 800f526:	697b      	ldr	r3, [r7, #20]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d0eb      	beq.n	800f504 <mem_cmp+0x18>

	return r;
 800f52c:	697b      	ldr	r3, [r7, #20]
}
 800f52e:	4618      	mov	r0, r3
 800f530:	3724      	adds	r7, #36	; 0x24
 800f532:	46bd      	mov	sp, r7
 800f534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f538:	4770      	bx	lr

0800f53a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f53a:	b480      	push	{r7}
 800f53c:	b083      	sub	sp, #12
 800f53e:	af00      	add	r7, sp, #0
 800f540:	6078      	str	r0, [r7, #4]
 800f542:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f544:	e002      	b.n	800f54c <chk_chr+0x12>
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	3301      	adds	r3, #1
 800f54a:	607b      	str	r3, [r7, #4]
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	781b      	ldrb	r3, [r3, #0]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d005      	beq.n	800f560 <chk_chr+0x26>
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	781b      	ldrb	r3, [r3, #0]
 800f558:	461a      	mov	r2, r3
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	4293      	cmp	r3, r2
 800f55e:	d1f2      	bne.n	800f546 <chk_chr+0xc>
	return *str;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	781b      	ldrb	r3, [r3, #0]
}
 800f564:	4618      	mov	r0, r3
 800f566:	370c      	adds	r7, #12
 800f568:	46bd      	mov	sp, r7
 800f56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56e:	4770      	bx	lr

0800f570 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f570:	b480      	push	{r7}
 800f572:	b085      	sub	sp, #20
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
 800f578:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f57a:	2300      	movs	r3, #0
 800f57c:	60bb      	str	r3, [r7, #8]
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	60fb      	str	r3, [r7, #12]
 800f582:	e029      	b.n	800f5d8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f584:	4a27      	ldr	r2, [pc, #156]	; (800f624 <chk_lock+0xb4>)
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	011b      	lsls	r3, r3, #4
 800f58a:	4413      	add	r3, r2
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d01d      	beq.n	800f5ce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f592:	4a24      	ldr	r2, [pc, #144]	; (800f624 <chk_lock+0xb4>)
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	011b      	lsls	r3, r3, #4
 800f598:	4413      	add	r3, r2
 800f59a:	681a      	ldr	r2, [r3, #0]
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	429a      	cmp	r2, r3
 800f5a2:	d116      	bne.n	800f5d2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f5a4:	4a1f      	ldr	r2, [pc, #124]	; (800f624 <chk_lock+0xb4>)
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	011b      	lsls	r3, r3, #4
 800f5aa:	4413      	add	r3, r2
 800f5ac:	3304      	adds	r3, #4
 800f5ae:	681a      	ldr	r2, [r3, #0]
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f5b4:	429a      	cmp	r2, r3
 800f5b6:	d10c      	bne.n	800f5d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f5b8:	4a1a      	ldr	r2, [pc, #104]	; (800f624 <chk_lock+0xb4>)
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	011b      	lsls	r3, r3, #4
 800f5be:	4413      	add	r3, r2
 800f5c0:	3308      	adds	r3, #8
 800f5c2:	681a      	ldr	r2, [r3, #0]
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f5c8:	429a      	cmp	r2, r3
 800f5ca:	d102      	bne.n	800f5d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f5cc:	e007      	b.n	800f5de <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f5ce:	2301      	movs	r3, #1
 800f5d0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	3301      	adds	r3, #1
 800f5d6:	60fb      	str	r3, [r7, #12]
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	d9d2      	bls.n	800f584 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	2b02      	cmp	r3, #2
 800f5e2:	d109      	bne.n	800f5f8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d102      	bne.n	800f5f0 <chk_lock+0x80>
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	2b02      	cmp	r3, #2
 800f5ee:	d101      	bne.n	800f5f4 <chk_lock+0x84>
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	e010      	b.n	800f616 <chk_lock+0xa6>
 800f5f4:	2312      	movs	r3, #18
 800f5f6:	e00e      	b.n	800f616 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d108      	bne.n	800f610 <chk_lock+0xa0>
 800f5fe:	4a09      	ldr	r2, [pc, #36]	; (800f624 <chk_lock+0xb4>)
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	011b      	lsls	r3, r3, #4
 800f604:	4413      	add	r3, r2
 800f606:	330c      	adds	r3, #12
 800f608:	881b      	ldrh	r3, [r3, #0]
 800f60a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f60e:	d101      	bne.n	800f614 <chk_lock+0xa4>
 800f610:	2310      	movs	r3, #16
 800f612:	e000      	b.n	800f616 <chk_lock+0xa6>
 800f614:	2300      	movs	r3, #0
}
 800f616:	4618      	mov	r0, r3
 800f618:	3714      	adds	r7, #20
 800f61a:	46bd      	mov	sp, r7
 800f61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f620:	4770      	bx	lr
 800f622:	bf00      	nop
 800f624:	200021bc 	.word	0x200021bc

0800f628 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f628:	b480      	push	{r7}
 800f62a:	b083      	sub	sp, #12
 800f62c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f62e:	2300      	movs	r3, #0
 800f630:	607b      	str	r3, [r7, #4]
 800f632:	e002      	b.n	800f63a <enq_lock+0x12>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	3301      	adds	r3, #1
 800f638:	607b      	str	r3, [r7, #4]
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	2b01      	cmp	r3, #1
 800f63e:	d806      	bhi.n	800f64e <enq_lock+0x26>
 800f640:	4a09      	ldr	r2, [pc, #36]	; (800f668 <enq_lock+0x40>)
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	011b      	lsls	r3, r3, #4
 800f646:	4413      	add	r3, r2
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d1f2      	bne.n	800f634 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	2b02      	cmp	r3, #2
 800f652:	bf14      	ite	ne
 800f654:	2301      	movne	r3, #1
 800f656:	2300      	moveq	r3, #0
 800f658:	b2db      	uxtb	r3, r3
}
 800f65a:	4618      	mov	r0, r3
 800f65c:	370c      	adds	r7, #12
 800f65e:	46bd      	mov	sp, r7
 800f660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f664:	4770      	bx	lr
 800f666:	bf00      	nop
 800f668:	200021bc 	.word	0x200021bc

0800f66c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f66c:	b480      	push	{r7}
 800f66e:	b085      	sub	sp, #20
 800f670:	af00      	add	r7, sp, #0
 800f672:	6078      	str	r0, [r7, #4]
 800f674:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f676:	2300      	movs	r3, #0
 800f678:	60fb      	str	r3, [r7, #12]
 800f67a:	e01f      	b.n	800f6bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f67c:	4a41      	ldr	r2, [pc, #260]	; (800f784 <inc_lock+0x118>)
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	011b      	lsls	r3, r3, #4
 800f682:	4413      	add	r3, r2
 800f684:	681a      	ldr	r2, [r3, #0]
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	d113      	bne.n	800f6b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f68e:	4a3d      	ldr	r2, [pc, #244]	; (800f784 <inc_lock+0x118>)
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	011b      	lsls	r3, r3, #4
 800f694:	4413      	add	r3, r2
 800f696:	3304      	adds	r3, #4
 800f698:	681a      	ldr	r2, [r3, #0]
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d109      	bne.n	800f6b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f6a2:	4a38      	ldr	r2, [pc, #224]	; (800f784 <inc_lock+0x118>)
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	011b      	lsls	r3, r3, #4
 800f6a8:	4413      	add	r3, r2
 800f6aa:	3308      	adds	r3, #8
 800f6ac:	681a      	ldr	r2, [r3, #0]
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f6b2:	429a      	cmp	r2, r3
 800f6b4:	d006      	beq.n	800f6c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	3301      	adds	r3, #1
 800f6ba:	60fb      	str	r3, [r7, #12]
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	2b01      	cmp	r3, #1
 800f6c0:	d9dc      	bls.n	800f67c <inc_lock+0x10>
 800f6c2:	e000      	b.n	800f6c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f6c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	2b02      	cmp	r3, #2
 800f6ca:	d132      	bne.n	800f732 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	60fb      	str	r3, [r7, #12]
 800f6d0:	e002      	b.n	800f6d8 <inc_lock+0x6c>
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	3301      	adds	r3, #1
 800f6d6:	60fb      	str	r3, [r7, #12]
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	2b01      	cmp	r3, #1
 800f6dc:	d806      	bhi.n	800f6ec <inc_lock+0x80>
 800f6de:	4a29      	ldr	r2, [pc, #164]	; (800f784 <inc_lock+0x118>)
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	011b      	lsls	r3, r3, #4
 800f6e4:	4413      	add	r3, r2
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d1f2      	bne.n	800f6d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	2b02      	cmp	r3, #2
 800f6f0:	d101      	bne.n	800f6f6 <inc_lock+0x8a>
 800f6f2:	2300      	movs	r3, #0
 800f6f4:	e040      	b.n	800f778 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681a      	ldr	r2, [r3, #0]
 800f6fa:	4922      	ldr	r1, [pc, #136]	; (800f784 <inc_lock+0x118>)
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	011b      	lsls	r3, r3, #4
 800f700:	440b      	add	r3, r1
 800f702:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	689a      	ldr	r2, [r3, #8]
 800f708:	491e      	ldr	r1, [pc, #120]	; (800f784 <inc_lock+0x118>)
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	011b      	lsls	r3, r3, #4
 800f70e:	440b      	add	r3, r1
 800f710:	3304      	adds	r3, #4
 800f712:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	695a      	ldr	r2, [r3, #20]
 800f718:	491a      	ldr	r1, [pc, #104]	; (800f784 <inc_lock+0x118>)
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	011b      	lsls	r3, r3, #4
 800f71e:	440b      	add	r3, r1
 800f720:	3308      	adds	r3, #8
 800f722:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f724:	4a17      	ldr	r2, [pc, #92]	; (800f784 <inc_lock+0x118>)
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	011b      	lsls	r3, r3, #4
 800f72a:	4413      	add	r3, r2
 800f72c:	330c      	adds	r3, #12
 800f72e:	2200      	movs	r2, #0
 800f730:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d009      	beq.n	800f74c <inc_lock+0xe0>
 800f738:	4a12      	ldr	r2, [pc, #72]	; (800f784 <inc_lock+0x118>)
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	011b      	lsls	r3, r3, #4
 800f73e:	4413      	add	r3, r2
 800f740:	330c      	adds	r3, #12
 800f742:	881b      	ldrh	r3, [r3, #0]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d001      	beq.n	800f74c <inc_lock+0xe0>
 800f748:	2300      	movs	r3, #0
 800f74a:	e015      	b.n	800f778 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d108      	bne.n	800f764 <inc_lock+0xf8>
 800f752:	4a0c      	ldr	r2, [pc, #48]	; (800f784 <inc_lock+0x118>)
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	011b      	lsls	r3, r3, #4
 800f758:	4413      	add	r3, r2
 800f75a:	330c      	adds	r3, #12
 800f75c:	881b      	ldrh	r3, [r3, #0]
 800f75e:	3301      	adds	r3, #1
 800f760:	b29a      	uxth	r2, r3
 800f762:	e001      	b.n	800f768 <inc_lock+0xfc>
 800f764:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f768:	4906      	ldr	r1, [pc, #24]	; (800f784 <inc_lock+0x118>)
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	011b      	lsls	r3, r3, #4
 800f76e:	440b      	add	r3, r1
 800f770:	330c      	adds	r3, #12
 800f772:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	3301      	adds	r3, #1
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3714      	adds	r7, #20
 800f77c:	46bd      	mov	sp, r7
 800f77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f782:	4770      	bx	lr
 800f784:	200021bc 	.word	0x200021bc

0800f788 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f788:	b480      	push	{r7}
 800f78a:	b085      	sub	sp, #20
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	3b01      	subs	r3, #1
 800f794:	607b      	str	r3, [r7, #4]
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2b01      	cmp	r3, #1
 800f79a:	d825      	bhi.n	800f7e8 <dec_lock+0x60>
		n = Files[i].ctr;
 800f79c:	4a17      	ldr	r2, [pc, #92]	; (800f7fc <dec_lock+0x74>)
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	011b      	lsls	r3, r3, #4
 800f7a2:	4413      	add	r3, r2
 800f7a4:	330c      	adds	r3, #12
 800f7a6:	881b      	ldrh	r3, [r3, #0]
 800f7a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f7aa:	89fb      	ldrh	r3, [r7, #14]
 800f7ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f7b0:	d101      	bne.n	800f7b6 <dec_lock+0x2e>
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f7b6:	89fb      	ldrh	r3, [r7, #14]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d002      	beq.n	800f7c2 <dec_lock+0x3a>
 800f7bc:	89fb      	ldrh	r3, [r7, #14]
 800f7be:	3b01      	subs	r3, #1
 800f7c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f7c2:	4a0e      	ldr	r2, [pc, #56]	; (800f7fc <dec_lock+0x74>)
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	011b      	lsls	r3, r3, #4
 800f7c8:	4413      	add	r3, r2
 800f7ca:	330c      	adds	r3, #12
 800f7cc:	89fa      	ldrh	r2, [r7, #14]
 800f7ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f7d0:	89fb      	ldrh	r3, [r7, #14]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d105      	bne.n	800f7e2 <dec_lock+0x5a>
 800f7d6:	4a09      	ldr	r2, [pc, #36]	; (800f7fc <dec_lock+0x74>)
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	011b      	lsls	r3, r3, #4
 800f7dc:	4413      	add	r3, r2
 800f7de:	2200      	movs	r2, #0
 800f7e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	737b      	strb	r3, [r7, #13]
 800f7e6:	e001      	b.n	800f7ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f7e8:	2302      	movs	r3, #2
 800f7ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f7ec:	7b7b      	ldrb	r3, [r7, #13]
}
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	3714      	adds	r7, #20
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f8:	4770      	bx	lr
 800f7fa:	bf00      	nop
 800f7fc:	200021bc 	.word	0x200021bc

0800f800 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f800:	b480      	push	{r7}
 800f802:	b085      	sub	sp, #20
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f808:	2300      	movs	r3, #0
 800f80a:	60fb      	str	r3, [r7, #12]
 800f80c:	e010      	b.n	800f830 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f80e:	4a0d      	ldr	r2, [pc, #52]	; (800f844 <clear_lock+0x44>)
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	011b      	lsls	r3, r3, #4
 800f814:	4413      	add	r3, r2
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	687a      	ldr	r2, [r7, #4]
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d105      	bne.n	800f82a <clear_lock+0x2a>
 800f81e:	4a09      	ldr	r2, [pc, #36]	; (800f844 <clear_lock+0x44>)
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	011b      	lsls	r3, r3, #4
 800f824:	4413      	add	r3, r2
 800f826:	2200      	movs	r2, #0
 800f828:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	3301      	adds	r3, #1
 800f82e:	60fb      	str	r3, [r7, #12]
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	2b01      	cmp	r3, #1
 800f834:	d9eb      	bls.n	800f80e <clear_lock+0xe>
	}
}
 800f836:	bf00      	nop
 800f838:	bf00      	nop
 800f83a:	3714      	adds	r7, #20
 800f83c:	46bd      	mov	sp, r7
 800f83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f842:	4770      	bx	lr
 800f844:	200021bc 	.word	0x200021bc

0800f848 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b086      	sub	sp, #24
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f850:	2300      	movs	r3, #0
 800f852:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	78db      	ldrb	r3, [r3, #3]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d034      	beq.n	800f8c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f860:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	7858      	ldrb	r0, [r3, #1]
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f86c:	2301      	movs	r3, #1
 800f86e:	697a      	ldr	r2, [r7, #20]
 800f870:	f7ff fd40 	bl	800f2f4 <disk_write>
 800f874:	4603      	mov	r3, r0
 800f876:	2b00      	cmp	r3, #0
 800f878:	d002      	beq.n	800f880 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f87a:	2301      	movs	r3, #1
 800f87c:	73fb      	strb	r3, [r7, #15]
 800f87e:	e022      	b.n	800f8c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	2200      	movs	r2, #0
 800f884:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f88a:	697a      	ldr	r2, [r7, #20]
 800f88c:	1ad2      	subs	r2, r2, r3
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	69db      	ldr	r3, [r3, #28]
 800f892:	429a      	cmp	r2, r3
 800f894:	d217      	bcs.n	800f8c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	789b      	ldrb	r3, [r3, #2]
 800f89a:	613b      	str	r3, [r7, #16]
 800f89c:	e010      	b.n	800f8c0 <sync_window+0x78>
					wsect += fs->fsize;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	69db      	ldr	r3, [r3, #28]
 800f8a2:	697a      	ldr	r2, [r7, #20]
 800f8a4:	4413      	add	r3, r2
 800f8a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	7858      	ldrb	r0, [r3, #1]
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f8b2:	2301      	movs	r3, #1
 800f8b4:	697a      	ldr	r2, [r7, #20]
 800f8b6:	f7ff fd1d 	bl	800f2f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f8ba:	693b      	ldr	r3, [r7, #16]
 800f8bc:	3b01      	subs	r3, #1
 800f8be:	613b      	str	r3, [r7, #16]
 800f8c0:	693b      	ldr	r3, [r7, #16]
 800f8c2:	2b01      	cmp	r3, #1
 800f8c4:	d8eb      	bhi.n	800f89e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	3718      	adds	r7, #24
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	bd80      	pop	{r7, pc}

0800f8d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f8d0:	b580      	push	{r7, lr}
 800f8d2:	b084      	sub	sp, #16
 800f8d4:	af00      	add	r7, sp, #0
 800f8d6:	6078      	str	r0, [r7, #4]
 800f8d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f8da:	2300      	movs	r3, #0
 800f8dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f8e2:	683a      	ldr	r2, [r7, #0]
 800f8e4:	429a      	cmp	r2, r3
 800f8e6:	d01b      	beq.n	800f920 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f8e8:	6878      	ldr	r0, [r7, #4]
 800f8ea:	f7ff ffad 	bl	800f848 <sync_window>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f8f2:	7bfb      	ldrb	r3, [r7, #15]
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d113      	bne.n	800f920 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	7858      	ldrb	r0, [r3, #1]
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f902:	2301      	movs	r3, #1
 800f904:	683a      	ldr	r2, [r7, #0]
 800f906:	f7ff fcd5 	bl	800f2b4 <disk_read>
 800f90a:	4603      	mov	r3, r0
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d004      	beq.n	800f91a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f910:	f04f 33ff 	mov.w	r3, #4294967295
 800f914:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f916:	2301      	movs	r3, #1
 800f918:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	683a      	ldr	r2, [r7, #0]
 800f91e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800f920:	7bfb      	ldrb	r3, [r7, #15]
}
 800f922:	4618      	mov	r0, r3
 800f924:	3710      	adds	r7, #16
 800f926:	46bd      	mov	sp, r7
 800f928:	bd80      	pop	{r7, pc}
	...

0800f92c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b084      	sub	sp, #16
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f7ff ff87 	bl	800f848 <sync_window>
 800f93a:	4603      	mov	r3, r0
 800f93c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f93e:	7bfb      	ldrb	r3, [r7, #15]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d159      	bne.n	800f9f8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	781b      	ldrb	r3, [r3, #0]
 800f948:	2b03      	cmp	r3, #3
 800f94a:	d149      	bne.n	800f9e0 <sync_fs+0xb4>
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	791b      	ldrb	r3, [r3, #4]
 800f950:	2b01      	cmp	r3, #1
 800f952:	d145      	bne.n	800f9e0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	899b      	ldrh	r3, [r3, #12]
 800f95e:	461a      	mov	r2, r3
 800f960:	2100      	movs	r1, #0
 800f962:	f7ff fda8 	bl	800f4b6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	3334      	adds	r3, #52	; 0x34
 800f96a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f96e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f972:	4618      	mov	r0, r3
 800f974:	f7ff fd37 	bl	800f3e6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	3334      	adds	r3, #52	; 0x34
 800f97c:	4921      	ldr	r1, [pc, #132]	; (800fa04 <sync_fs+0xd8>)
 800f97e:	4618      	mov	r0, r3
 800f980:	f7ff fd4c 	bl	800f41c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	3334      	adds	r3, #52	; 0x34
 800f988:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f98c:	491e      	ldr	r1, [pc, #120]	; (800fa08 <sync_fs+0xdc>)
 800f98e:	4618      	mov	r0, r3
 800f990:	f7ff fd44 	bl	800f41c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	3334      	adds	r3, #52	; 0x34
 800f998:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	695b      	ldr	r3, [r3, #20]
 800f9a0:	4619      	mov	r1, r3
 800f9a2:	4610      	mov	r0, r2
 800f9a4:	f7ff fd3a 	bl	800f41c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	3334      	adds	r3, #52	; 0x34
 800f9ac:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	691b      	ldr	r3, [r3, #16]
 800f9b4:	4619      	mov	r1, r3
 800f9b6:	4610      	mov	r0, r2
 800f9b8:	f7ff fd30 	bl	800f41c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	6a1b      	ldr	r3, [r3, #32]
 800f9c0:	1c5a      	adds	r2, r3, #1
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	7858      	ldrb	r0, [r3, #1]
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	f7ff fc8d 	bl	800f2f4 <disk_write>
			fs->fsi_flag = 0;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	2200      	movs	r2, #0
 800f9de:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	785b      	ldrb	r3, [r3, #1]
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	2100      	movs	r1, #0
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f7ff fca3 	bl	800f334 <disk_ioctl>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d001      	beq.n	800f9f8 <sync_fs+0xcc>
 800f9f4:	2301      	movs	r3, #1
 800f9f6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3710      	adds	r7, #16
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}
 800fa02:	bf00      	nop
 800fa04:	41615252 	.word	0x41615252
 800fa08:	61417272 	.word	0x61417272

0800fa0c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fa0c:	b480      	push	{r7}
 800fa0e:	b083      	sub	sp, #12
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
 800fa14:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	3b02      	subs	r3, #2
 800fa1a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	699b      	ldr	r3, [r3, #24]
 800fa20:	3b02      	subs	r3, #2
 800fa22:	683a      	ldr	r2, [r7, #0]
 800fa24:	429a      	cmp	r2, r3
 800fa26:	d301      	bcc.n	800fa2c <clust2sect+0x20>
 800fa28:	2300      	movs	r3, #0
 800fa2a:	e008      	b.n	800fa3e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	895b      	ldrh	r3, [r3, #10]
 800fa30:	461a      	mov	r2, r3
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	fb03 f202 	mul.w	r2, r3, r2
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa3c:	4413      	add	r3, r2
}
 800fa3e:	4618      	mov	r0, r3
 800fa40:	370c      	adds	r7, #12
 800fa42:	46bd      	mov	sp, r7
 800fa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa48:	4770      	bx	lr

0800fa4a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fa4a:	b580      	push	{r7, lr}
 800fa4c:	b086      	sub	sp, #24
 800fa4e:	af00      	add	r7, sp, #0
 800fa50:	6078      	str	r0, [r7, #4]
 800fa52:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	2b01      	cmp	r3, #1
 800fa5e:	d904      	bls.n	800fa6a <get_fat+0x20>
 800fa60:	693b      	ldr	r3, [r7, #16]
 800fa62:	699b      	ldr	r3, [r3, #24]
 800fa64:	683a      	ldr	r2, [r7, #0]
 800fa66:	429a      	cmp	r2, r3
 800fa68:	d302      	bcc.n	800fa70 <get_fat+0x26>
		val = 1;	/* Internal error */
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	617b      	str	r3, [r7, #20]
 800fa6e:	e0bb      	b.n	800fbe8 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800fa70:	f04f 33ff 	mov.w	r3, #4294967295
 800fa74:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800fa76:	693b      	ldr	r3, [r7, #16]
 800fa78:	781b      	ldrb	r3, [r3, #0]
 800fa7a:	2b03      	cmp	r3, #3
 800fa7c:	f000 8083 	beq.w	800fb86 <get_fat+0x13c>
 800fa80:	2b03      	cmp	r3, #3
 800fa82:	f300 80a7 	bgt.w	800fbd4 <get_fat+0x18a>
 800fa86:	2b01      	cmp	r3, #1
 800fa88:	d002      	beq.n	800fa90 <get_fat+0x46>
 800fa8a:	2b02      	cmp	r3, #2
 800fa8c:	d056      	beq.n	800fb3c <get_fat+0xf2>
 800fa8e:	e0a1      	b.n	800fbd4 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	60fb      	str	r3, [r7, #12]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	085b      	lsrs	r3, r3, #1
 800fa98:	68fa      	ldr	r2, [r7, #12]
 800fa9a:	4413      	add	r3, r2
 800fa9c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fa9e:	693b      	ldr	r3, [r7, #16]
 800faa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800faa2:	693b      	ldr	r3, [r7, #16]
 800faa4:	899b      	ldrh	r3, [r3, #12]
 800faa6:	4619      	mov	r1, r3
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	fbb3 f3f1 	udiv	r3, r3, r1
 800faae:	4413      	add	r3, r2
 800fab0:	4619      	mov	r1, r3
 800fab2:	6938      	ldr	r0, [r7, #16]
 800fab4:	f7ff ff0c 	bl	800f8d0 <move_window>
 800fab8:	4603      	mov	r3, r0
 800faba:	2b00      	cmp	r3, #0
 800fabc:	f040 808d 	bne.w	800fbda <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	1c5a      	adds	r2, r3, #1
 800fac4:	60fa      	str	r2, [r7, #12]
 800fac6:	693a      	ldr	r2, [r7, #16]
 800fac8:	8992      	ldrh	r2, [r2, #12]
 800faca:	fbb3 f1f2 	udiv	r1, r3, r2
 800face:	fb02 f201 	mul.w	r2, r2, r1
 800fad2:	1a9b      	subs	r3, r3, r2
 800fad4:	693a      	ldr	r2, [r7, #16]
 800fad6:	4413      	add	r3, r2
 800fad8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fadc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fade:	693b      	ldr	r3, [r7, #16]
 800fae0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fae2:	693b      	ldr	r3, [r7, #16]
 800fae4:	899b      	ldrh	r3, [r3, #12]
 800fae6:	4619      	mov	r1, r3
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	fbb3 f3f1 	udiv	r3, r3, r1
 800faee:	4413      	add	r3, r2
 800faf0:	4619      	mov	r1, r3
 800faf2:	6938      	ldr	r0, [r7, #16]
 800faf4:	f7ff feec 	bl	800f8d0 <move_window>
 800faf8:	4603      	mov	r3, r0
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d16f      	bne.n	800fbde <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fafe:	693b      	ldr	r3, [r7, #16]
 800fb00:	899b      	ldrh	r3, [r3, #12]
 800fb02:	461a      	mov	r2, r3
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	fbb3 f1f2 	udiv	r1, r3, r2
 800fb0a:	fb02 f201 	mul.w	r2, r2, r1
 800fb0e:	1a9b      	subs	r3, r3, r2
 800fb10:	693a      	ldr	r2, [r7, #16]
 800fb12:	4413      	add	r3, r2
 800fb14:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fb18:	021b      	lsls	r3, r3, #8
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	4313      	orrs	r3, r2
 800fb20:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fb22:	683b      	ldr	r3, [r7, #0]
 800fb24:	f003 0301 	and.w	r3, r3, #1
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d002      	beq.n	800fb32 <get_fat+0xe8>
 800fb2c:	68bb      	ldr	r3, [r7, #8]
 800fb2e:	091b      	lsrs	r3, r3, #4
 800fb30:	e002      	b.n	800fb38 <get_fat+0xee>
 800fb32:	68bb      	ldr	r3, [r7, #8]
 800fb34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb38:	617b      	str	r3, [r7, #20]
			break;
 800fb3a:	e055      	b.n	800fbe8 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fb3c:	693b      	ldr	r3, [r7, #16]
 800fb3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fb40:	693b      	ldr	r3, [r7, #16]
 800fb42:	899b      	ldrh	r3, [r3, #12]
 800fb44:	085b      	lsrs	r3, r3, #1
 800fb46:	b29b      	uxth	r3, r3
 800fb48:	4619      	mov	r1, r3
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb50:	4413      	add	r3, r2
 800fb52:	4619      	mov	r1, r3
 800fb54:	6938      	ldr	r0, [r7, #16]
 800fb56:	f7ff febb 	bl	800f8d0 <move_window>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d140      	bne.n	800fbe2 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fb60:	693b      	ldr	r3, [r7, #16]
 800fb62:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fb66:	683b      	ldr	r3, [r7, #0]
 800fb68:	005b      	lsls	r3, r3, #1
 800fb6a:	693a      	ldr	r2, [r7, #16]
 800fb6c:	8992      	ldrh	r2, [r2, #12]
 800fb6e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb72:	fb02 f200 	mul.w	r2, r2, r0
 800fb76:	1a9b      	subs	r3, r3, r2
 800fb78:	440b      	add	r3, r1
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f7ff fbf8 	bl	800f370 <ld_word>
 800fb80:	4603      	mov	r3, r0
 800fb82:	617b      	str	r3, [r7, #20]
			break;
 800fb84:	e030      	b.n	800fbe8 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fb86:	693b      	ldr	r3, [r7, #16]
 800fb88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fb8a:	693b      	ldr	r3, [r7, #16]
 800fb8c:	899b      	ldrh	r3, [r3, #12]
 800fb8e:	089b      	lsrs	r3, r3, #2
 800fb90:	b29b      	uxth	r3, r3
 800fb92:	4619      	mov	r1, r3
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb9a:	4413      	add	r3, r2
 800fb9c:	4619      	mov	r1, r3
 800fb9e:	6938      	ldr	r0, [r7, #16]
 800fba0:	f7ff fe96 	bl	800f8d0 <move_window>
 800fba4:	4603      	mov	r3, r0
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d11d      	bne.n	800fbe6 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fbaa:	693b      	ldr	r3, [r7, #16]
 800fbac:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	009b      	lsls	r3, r3, #2
 800fbb4:	693a      	ldr	r2, [r7, #16]
 800fbb6:	8992      	ldrh	r2, [r2, #12]
 800fbb8:	fbb3 f0f2 	udiv	r0, r3, r2
 800fbbc:	fb02 f200 	mul.w	r2, r2, r0
 800fbc0:	1a9b      	subs	r3, r3, r2
 800fbc2:	440b      	add	r3, r1
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	f7ff fbeb 	bl	800f3a0 <ld_dword>
 800fbca:	4603      	mov	r3, r0
 800fbcc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800fbd0:	617b      	str	r3, [r7, #20]
			break;
 800fbd2:	e009      	b.n	800fbe8 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fbd4:	2301      	movs	r3, #1
 800fbd6:	617b      	str	r3, [r7, #20]
 800fbd8:	e006      	b.n	800fbe8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fbda:	bf00      	nop
 800fbdc:	e004      	b.n	800fbe8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fbde:	bf00      	nop
 800fbe0:	e002      	b.n	800fbe8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fbe2:	bf00      	nop
 800fbe4:	e000      	b.n	800fbe8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fbe6:	bf00      	nop
		}
	}

	return val;
 800fbe8:	697b      	ldr	r3, [r7, #20]
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3718      	adds	r7, #24
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}

0800fbf2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fbf2:	b590      	push	{r4, r7, lr}
 800fbf4:	b089      	sub	sp, #36	; 0x24
 800fbf6:	af00      	add	r7, sp, #0
 800fbf8:	60f8      	str	r0, [r7, #12]
 800fbfa:	60b9      	str	r1, [r7, #8]
 800fbfc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fbfe:	2302      	movs	r3, #2
 800fc00:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fc02:	68bb      	ldr	r3, [r7, #8]
 800fc04:	2b01      	cmp	r3, #1
 800fc06:	f240 8102 	bls.w	800fe0e <put_fat+0x21c>
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	699b      	ldr	r3, [r3, #24]
 800fc0e:	68ba      	ldr	r2, [r7, #8]
 800fc10:	429a      	cmp	r2, r3
 800fc12:	f080 80fc 	bcs.w	800fe0e <put_fat+0x21c>
		switch (fs->fs_type) {
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	781b      	ldrb	r3, [r3, #0]
 800fc1a:	2b03      	cmp	r3, #3
 800fc1c:	f000 80b6 	beq.w	800fd8c <put_fat+0x19a>
 800fc20:	2b03      	cmp	r3, #3
 800fc22:	f300 80fd 	bgt.w	800fe20 <put_fat+0x22e>
 800fc26:	2b01      	cmp	r3, #1
 800fc28:	d003      	beq.n	800fc32 <put_fat+0x40>
 800fc2a:	2b02      	cmp	r3, #2
 800fc2c:	f000 8083 	beq.w	800fd36 <put_fat+0x144>
 800fc30:	e0f6      	b.n	800fe20 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fc32:	68bb      	ldr	r3, [r7, #8]
 800fc34:	61bb      	str	r3, [r7, #24]
 800fc36:	69bb      	ldr	r3, [r7, #24]
 800fc38:	085b      	lsrs	r3, r3, #1
 800fc3a:	69ba      	ldr	r2, [r7, #24]
 800fc3c:	4413      	add	r3, r2
 800fc3e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	899b      	ldrh	r3, [r3, #12]
 800fc48:	4619      	mov	r1, r3
 800fc4a:	69bb      	ldr	r3, [r7, #24]
 800fc4c:	fbb3 f3f1 	udiv	r3, r3, r1
 800fc50:	4413      	add	r3, r2
 800fc52:	4619      	mov	r1, r3
 800fc54:	68f8      	ldr	r0, [r7, #12]
 800fc56:	f7ff fe3b 	bl	800f8d0 <move_window>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fc5e:	7ffb      	ldrb	r3, [r7, #31]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	f040 80d6 	bne.w	800fe12 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fc6c:	69bb      	ldr	r3, [r7, #24]
 800fc6e:	1c5a      	adds	r2, r3, #1
 800fc70:	61ba      	str	r2, [r7, #24]
 800fc72:	68fa      	ldr	r2, [r7, #12]
 800fc74:	8992      	ldrh	r2, [r2, #12]
 800fc76:	fbb3 f0f2 	udiv	r0, r3, r2
 800fc7a:	fb02 f200 	mul.w	r2, r2, r0
 800fc7e:	1a9b      	subs	r3, r3, r2
 800fc80:	440b      	add	r3, r1
 800fc82:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	f003 0301 	and.w	r3, r3, #1
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d00d      	beq.n	800fcaa <put_fat+0xb8>
 800fc8e:	697b      	ldr	r3, [r7, #20]
 800fc90:	781b      	ldrb	r3, [r3, #0]
 800fc92:	b25b      	sxtb	r3, r3
 800fc94:	f003 030f 	and.w	r3, r3, #15
 800fc98:	b25a      	sxtb	r2, r3
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	b2db      	uxtb	r3, r3
 800fc9e:	011b      	lsls	r3, r3, #4
 800fca0:	b25b      	sxtb	r3, r3
 800fca2:	4313      	orrs	r3, r2
 800fca4:	b25b      	sxtb	r3, r3
 800fca6:	b2db      	uxtb	r3, r3
 800fca8:	e001      	b.n	800fcae <put_fat+0xbc>
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	b2db      	uxtb	r3, r3
 800fcae:	697a      	ldr	r2, [r7, #20]
 800fcb0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	2201      	movs	r2, #1
 800fcb6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	899b      	ldrh	r3, [r3, #12]
 800fcc0:	4619      	mov	r1, r3
 800fcc2:	69bb      	ldr	r3, [r7, #24]
 800fcc4:	fbb3 f3f1 	udiv	r3, r3, r1
 800fcc8:	4413      	add	r3, r2
 800fcca:	4619      	mov	r1, r3
 800fccc:	68f8      	ldr	r0, [r7, #12]
 800fcce:	f7ff fdff 	bl	800f8d0 <move_window>
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fcd6:	7ffb      	ldrb	r3, [r7, #31]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	f040 809c 	bne.w	800fe16 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	899b      	ldrh	r3, [r3, #12]
 800fce8:	461a      	mov	r2, r3
 800fcea:	69bb      	ldr	r3, [r7, #24]
 800fcec:	fbb3 f0f2 	udiv	r0, r3, r2
 800fcf0:	fb02 f200 	mul.w	r2, r2, r0
 800fcf4:	1a9b      	subs	r3, r3, r2
 800fcf6:	440b      	add	r3, r1
 800fcf8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fcfa:	68bb      	ldr	r3, [r7, #8]
 800fcfc:	f003 0301 	and.w	r3, r3, #1
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d003      	beq.n	800fd0c <put_fat+0x11a>
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	091b      	lsrs	r3, r3, #4
 800fd08:	b2db      	uxtb	r3, r3
 800fd0a:	e00e      	b.n	800fd2a <put_fat+0x138>
 800fd0c:	697b      	ldr	r3, [r7, #20]
 800fd0e:	781b      	ldrb	r3, [r3, #0]
 800fd10:	b25b      	sxtb	r3, r3
 800fd12:	f023 030f 	bic.w	r3, r3, #15
 800fd16:	b25a      	sxtb	r2, r3
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	0a1b      	lsrs	r3, r3, #8
 800fd1c:	b25b      	sxtb	r3, r3
 800fd1e:	f003 030f 	and.w	r3, r3, #15
 800fd22:	b25b      	sxtb	r3, r3
 800fd24:	4313      	orrs	r3, r2
 800fd26:	b25b      	sxtb	r3, r3
 800fd28:	b2db      	uxtb	r3, r3
 800fd2a:	697a      	ldr	r2, [r7, #20]
 800fd2c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	2201      	movs	r2, #1
 800fd32:	70da      	strb	r2, [r3, #3]
			break;
 800fd34:	e074      	b.n	800fe20 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	899b      	ldrh	r3, [r3, #12]
 800fd3e:	085b      	lsrs	r3, r3, #1
 800fd40:	b29b      	uxth	r3, r3
 800fd42:	4619      	mov	r1, r3
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	fbb3 f3f1 	udiv	r3, r3, r1
 800fd4a:	4413      	add	r3, r2
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	68f8      	ldr	r0, [r7, #12]
 800fd50:	f7ff fdbe 	bl	800f8d0 <move_window>
 800fd54:	4603      	mov	r3, r0
 800fd56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fd58:	7ffb      	ldrb	r3, [r7, #31]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d15d      	bne.n	800fe1a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fd64:	68bb      	ldr	r3, [r7, #8]
 800fd66:	005b      	lsls	r3, r3, #1
 800fd68:	68fa      	ldr	r2, [r7, #12]
 800fd6a:	8992      	ldrh	r2, [r2, #12]
 800fd6c:	fbb3 f0f2 	udiv	r0, r3, r2
 800fd70:	fb02 f200 	mul.w	r2, r2, r0
 800fd74:	1a9b      	subs	r3, r3, r2
 800fd76:	440b      	add	r3, r1
 800fd78:	687a      	ldr	r2, [r7, #4]
 800fd7a:	b292      	uxth	r2, r2
 800fd7c:	4611      	mov	r1, r2
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f7ff fb31 	bl	800f3e6 <st_word>
			fs->wflag = 1;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2201      	movs	r2, #1
 800fd88:	70da      	strb	r2, [r3, #3]
			break;
 800fd8a:	e049      	b.n	800fe20 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	899b      	ldrh	r3, [r3, #12]
 800fd94:	089b      	lsrs	r3, r3, #2
 800fd96:	b29b      	uxth	r3, r3
 800fd98:	4619      	mov	r1, r3
 800fd9a:	68bb      	ldr	r3, [r7, #8]
 800fd9c:	fbb3 f3f1 	udiv	r3, r3, r1
 800fda0:	4413      	add	r3, r2
 800fda2:	4619      	mov	r1, r3
 800fda4:	68f8      	ldr	r0, [r7, #12]
 800fda6:	f7ff fd93 	bl	800f8d0 <move_window>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fdae:	7ffb      	ldrb	r3, [r7, #31]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d134      	bne.n	800fe1e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fdc0:	68bb      	ldr	r3, [r7, #8]
 800fdc2:	009b      	lsls	r3, r3, #2
 800fdc4:	68fa      	ldr	r2, [r7, #12]
 800fdc6:	8992      	ldrh	r2, [r2, #12]
 800fdc8:	fbb3 f0f2 	udiv	r0, r3, r2
 800fdcc:	fb02 f200 	mul.w	r2, r2, r0
 800fdd0:	1a9b      	subs	r3, r3, r2
 800fdd2:	440b      	add	r3, r1
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	f7ff fae3 	bl	800f3a0 <ld_dword>
 800fdda:	4603      	mov	r3, r0
 800fddc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fde0:	4323      	orrs	r3, r4
 800fde2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fdea:	68bb      	ldr	r3, [r7, #8]
 800fdec:	009b      	lsls	r3, r3, #2
 800fdee:	68fa      	ldr	r2, [r7, #12]
 800fdf0:	8992      	ldrh	r2, [r2, #12]
 800fdf2:	fbb3 f0f2 	udiv	r0, r3, r2
 800fdf6:	fb02 f200 	mul.w	r2, r2, r0
 800fdfa:	1a9b      	subs	r3, r3, r2
 800fdfc:	440b      	add	r3, r1
 800fdfe:	6879      	ldr	r1, [r7, #4]
 800fe00:	4618      	mov	r0, r3
 800fe02:	f7ff fb0b 	bl	800f41c <st_dword>
			fs->wflag = 1;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	2201      	movs	r2, #1
 800fe0a:	70da      	strb	r2, [r3, #3]
			break;
 800fe0c:	e008      	b.n	800fe20 <put_fat+0x22e>
		}
	}
 800fe0e:	bf00      	nop
 800fe10:	e006      	b.n	800fe20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800fe12:	bf00      	nop
 800fe14:	e004      	b.n	800fe20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800fe16:	bf00      	nop
 800fe18:	e002      	b.n	800fe20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800fe1a:	bf00      	nop
 800fe1c:	e000      	b.n	800fe20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800fe1e:	bf00      	nop
	return res;
 800fe20:	7ffb      	ldrb	r3, [r7, #31]
}
 800fe22:	4618      	mov	r0, r3
 800fe24:	3724      	adds	r7, #36	; 0x24
 800fe26:	46bd      	mov	sp, r7
 800fe28:	bd90      	pop	{r4, r7, pc}

0800fe2a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800fe2a:	b580      	push	{r7, lr}
 800fe2c:	b088      	sub	sp, #32
 800fe2e:	af00      	add	r7, sp, #0
 800fe30:	60f8      	str	r0, [r7, #12]
 800fe32:	60b9      	str	r1, [r7, #8]
 800fe34:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fe36:	2300      	movs	r3, #0
 800fe38:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fe40:	68bb      	ldr	r3, [r7, #8]
 800fe42:	2b01      	cmp	r3, #1
 800fe44:	d904      	bls.n	800fe50 <remove_chain+0x26>
 800fe46:	69bb      	ldr	r3, [r7, #24]
 800fe48:	699b      	ldr	r3, [r3, #24]
 800fe4a:	68ba      	ldr	r2, [r7, #8]
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	d301      	bcc.n	800fe54 <remove_chain+0x2a>
 800fe50:	2302      	movs	r3, #2
 800fe52:	e04b      	b.n	800feec <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d00c      	beq.n	800fe74 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fe5a:	f04f 32ff 	mov.w	r2, #4294967295
 800fe5e:	6879      	ldr	r1, [r7, #4]
 800fe60:	69b8      	ldr	r0, [r7, #24]
 800fe62:	f7ff fec6 	bl	800fbf2 <put_fat>
 800fe66:	4603      	mov	r3, r0
 800fe68:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fe6a:	7ffb      	ldrb	r3, [r7, #31]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d001      	beq.n	800fe74 <remove_chain+0x4a>
 800fe70:	7ffb      	ldrb	r3, [r7, #31]
 800fe72:	e03b      	b.n	800feec <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fe74:	68b9      	ldr	r1, [r7, #8]
 800fe76:	68f8      	ldr	r0, [r7, #12]
 800fe78:	f7ff fde7 	bl	800fa4a <get_fat>
 800fe7c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d031      	beq.n	800fee8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	2b01      	cmp	r3, #1
 800fe88:	d101      	bne.n	800fe8e <remove_chain+0x64>
 800fe8a:	2302      	movs	r3, #2
 800fe8c:	e02e      	b.n	800feec <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe94:	d101      	bne.n	800fe9a <remove_chain+0x70>
 800fe96:	2301      	movs	r3, #1
 800fe98:	e028      	b.n	800feec <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	68b9      	ldr	r1, [r7, #8]
 800fe9e:	69b8      	ldr	r0, [r7, #24]
 800fea0:	f7ff fea7 	bl	800fbf2 <put_fat>
 800fea4:	4603      	mov	r3, r0
 800fea6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fea8:	7ffb      	ldrb	r3, [r7, #31]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d001      	beq.n	800feb2 <remove_chain+0x88>
 800feae:	7ffb      	ldrb	r3, [r7, #31]
 800feb0:	e01c      	b.n	800feec <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800feb2:	69bb      	ldr	r3, [r7, #24]
 800feb4:	695a      	ldr	r2, [r3, #20]
 800feb6:	69bb      	ldr	r3, [r7, #24]
 800feb8:	699b      	ldr	r3, [r3, #24]
 800feba:	3b02      	subs	r3, #2
 800febc:	429a      	cmp	r2, r3
 800febe:	d20b      	bcs.n	800fed8 <remove_chain+0xae>
			fs->free_clst++;
 800fec0:	69bb      	ldr	r3, [r7, #24]
 800fec2:	695b      	ldr	r3, [r3, #20]
 800fec4:	1c5a      	adds	r2, r3, #1
 800fec6:	69bb      	ldr	r3, [r7, #24]
 800fec8:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800feca:	69bb      	ldr	r3, [r7, #24]
 800fecc:	791b      	ldrb	r3, [r3, #4]
 800fece:	f043 0301 	orr.w	r3, r3, #1
 800fed2:	b2da      	uxtb	r2, r3
 800fed4:	69bb      	ldr	r3, [r7, #24]
 800fed6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fedc:	69bb      	ldr	r3, [r7, #24]
 800fede:	699b      	ldr	r3, [r3, #24]
 800fee0:	68ba      	ldr	r2, [r7, #8]
 800fee2:	429a      	cmp	r2, r3
 800fee4:	d3c6      	bcc.n	800fe74 <remove_chain+0x4a>
 800fee6:	e000      	b.n	800feea <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fee8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800feea:	2300      	movs	r3, #0
}
 800feec:	4618      	mov	r0, r3
 800feee:	3720      	adds	r7, #32
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}

0800fef4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b088      	sub	sp, #32
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
 800fefc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d10d      	bne.n	800ff26 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ff0a:	693b      	ldr	r3, [r7, #16]
 800ff0c:	691b      	ldr	r3, [r3, #16]
 800ff0e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ff10:	69bb      	ldr	r3, [r7, #24]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d004      	beq.n	800ff20 <create_chain+0x2c>
 800ff16:	693b      	ldr	r3, [r7, #16]
 800ff18:	699b      	ldr	r3, [r3, #24]
 800ff1a:	69ba      	ldr	r2, [r7, #24]
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d31b      	bcc.n	800ff58 <create_chain+0x64>
 800ff20:	2301      	movs	r3, #1
 800ff22:	61bb      	str	r3, [r7, #24]
 800ff24:	e018      	b.n	800ff58 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ff26:	6839      	ldr	r1, [r7, #0]
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f7ff fd8e 	bl	800fa4a <get_fat>
 800ff2e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	2b01      	cmp	r3, #1
 800ff34:	d801      	bhi.n	800ff3a <create_chain+0x46>
 800ff36:	2301      	movs	r3, #1
 800ff38:	e070      	b.n	801001c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff40:	d101      	bne.n	800ff46 <create_chain+0x52>
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	e06a      	b.n	801001c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ff46:	693b      	ldr	r3, [r7, #16]
 800ff48:	699b      	ldr	r3, [r3, #24]
 800ff4a:	68fa      	ldr	r2, [r7, #12]
 800ff4c:	429a      	cmp	r2, r3
 800ff4e:	d201      	bcs.n	800ff54 <create_chain+0x60>
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	e063      	b.n	801001c <create_chain+0x128>
		scl = clst;
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ff58:	69bb      	ldr	r3, [r7, #24]
 800ff5a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ff5c:	69fb      	ldr	r3, [r7, #28]
 800ff5e:	3301      	adds	r3, #1
 800ff60:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ff62:	693b      	ldr	r3, [r7, #16]
 800ff64:	699b      	ldr	r3, [r3, #24]
 800ff66:	69fa      	ldr	r2, [r7, #28]
 800ff68:	429a      	cmp	r2, r3
 800ff6a:	d307      	bcc.n	800ff7c <create_chain+0x88>
				ncl = 2;
 800ff6c:	2302      	movs	r3, #2
 800ff6e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ff70:	69fa      	ldr	r2, [r7, #28]
 800ff72:	69bb      	ldr	r3, [r7, #24]
 800ff74:	429a      	cmp	r2, r3
 800ff76:	d901      	bls.n	800ff7c <create_chain+0x88>
 800ff78:	2300      	movs	r3, #0
 800ff7a:	e04f      	b.n	801001c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ff7c:	69f9      	ldr	r1, [r7, #28]
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f7ff fd63 	bl	800fa4a <get_fat>
 800ff84:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d00e      	beq.n	800ffaa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	2b01      	cmp	r3, #1
 800ff90:	d003      	beq.n	800ff9a <create_chain+0xa6>
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff98:	d101      	bne.n	800ff9e <create_chain+0xaa>
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	e03e      	b.n	801001c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ff9e:	69fa      	ldr	r2, [r7, #28]
 800ffa0:	69bb      	ldr	r3, [r7, #24]
 800ffa2:	429a      	cmp	r2, r3
 800ffa4:	d1da      	bne.n	800ff5c <create_chain+0x68>
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	e038      	b.n	801001c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ffaa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ffac:	f04f 32ff 	mov.w	r2, #4294967295
 800ffb0:	69f9      	ldr	r1, [r7, #28]
 800ffb2:	6938      	ldr	r0, [r7, #16]
 800ffb4:	f7ff fe1d 	bl	800fbf2 <put_fat>
 800ffb8:	4603      	mov	r3, r0
 800ffba:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ffbc:	7dfb      	ldrb	r3, [r7, #23]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d109      	bne.n	800ffd6 <create_chain+0xe2>
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d006      	beq.n	800ffd6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ffc8:	69fa      	ldr	r2, [r7, #28]
 800ffca:	6839      	ldr	r1, [r7, #0]
 800ffcc:	6938      	ldr	r0, [r7, #16]
 800ffce:	f7ff fe10 	bl	800fbf2 <put_fat>
 800ffd2:	4603      	mov	r3, r0
 800ffd4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ffd6:	7dfb      	ldrb	r3, [r7, #23]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d116      	bne.n	801000a <create_chain+0x116>
		fs->last_clst = ncl;
 800ffdc:	693b      	ldr	r3, [r7, #16]
 800ffde:	69fa      	ldr	r2, [r7, #28]
 800ffe0:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ffe2:	693b      	ldr	r3, [r7, #16]
 800ffe4:	695a      	ldr	r2, [r3, #20]
 800ffe6:	693b      	ldr	r3, [r7, #16]
 800ffe8:	699b      	ldr	r3, [r3, #24]
 800ffea:	3b02      	subs	r3, #2
 800ffec:	429a      	cmp	r2, r3
 800ffee:	d804      	bhi.n	800fffa <create_chain+0x106>
 800fff0:	693b      	ldr	r3, [r7, #16]
 800fff2:	695b      	ldr	r3, [r3, #20]
 800fff4:	1e5a      	subs	r2, r3, #1
 800fff6:	693b      	ldr	r3, [r7, #16]
 800fff8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800fffa:	693b      	ldr	r3, [r7, #16]
 800fffc:	791b      	ldrb	r3, [r3, #4]
 800fffe:	f043 0301 	orr.w	r3, r3, #1
 8010002:	b2da      	uxtb	r2, r3
 8010004:	693b      	ldr	r3, [r7, #16]
 8010006:	711a      	strb	r2, [r3, #4]
 8010008:	e007      	b.n	801001a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801000a:	7dfb      	ldrb	r3, [r7, #23]
 801000c:	2b01      	cmp	r3, #1
 801000e:	d102      	bne.n	8010016 <create_chain+0x122>
 8010010:	f04f 33ff 	mov.w	r3, #4294967295
 8010014:	e000      	b.n	8010018 <create_chain+0x124>
 8010016:	2301      	movs	r3, #1
 8010018:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801001a:	69fb      	ldr	r3, [r7, #28]
}
 801001c:	4618      	mov	r0, r3
 801001e:	3720      	adds	r7, #32
 8010020:	46bd      	mov	sp, r7
 8010022:	bd80      	pop	{r7, pc}

08010024 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8010024:	b480      	push	{r7}
 8010026:	b087      	sub	sp, #28
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]
 801002c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010038:	3304      	adds	r3, #4
 801003a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	899b      	ldrh	r3, [r3, #12]
 8010040:	461a      	mov	r2, r3
 8010042:	683b      	ldr	r3, [r7, #0]
 8010044:	fbb3 f3f2 	udiv	r3, r3, r2
 8010048:	68fa      	ldr	r2, [r7, #12]
 801004a:	8952      	ldrh	r2, [r2, #10]
 801004c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010050:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010052:	693b      	ldr	r3, [r7, #16]
 8010054:	1d1a      	adds	r2, r3, #4
 8010056:	613a      	str	r2, [r7, #16]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801005c:	68bb      	ldr	r3, [r7, #8]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d101      	bne.n	8010066 <clmt_clust+0x42>
 8010062:	2300      	movs	r3, #0
 8010064:	e010      	b.n	8010088 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8010066:	697a      	ldr	r2, [r7, #20]
 8010068:	68bb      	ldr	r3, [r7, #8]
 801006a:	429a      	cmp	r2, r3
 801006c:	d307      	bcc.n	801007e <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801006e:	697a      	ldr	r2, [r7, #20]
 8010070:	68bb      	ldr	r3, [r7, #8]
 8010072:	1ad3      	subs	r3, r2, r3
 8010074:	617b      	str	r3, [r7, #20]
 8010076:	693b      	ldr	r3, [r7, #16]
 8010078:	3304      	adds	r3, #4
 801007a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801007c:	e7e9      	b.n	8010052 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801007e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010080:	693b      	ldr	r3, [r7, #16]
 8010082:	681a      	ldr	r2, [r3, #0]
 8010084:	697b      	ldr	r3, [r7, #20]
 8010086:	4413      	add	r3, r2
}
 8010088:	4618      	mov	r0, r3
 801008a:	371c      	adds	r7, #28
 801008c:	46bd      	mov	sp, r7
 801008e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010092:	4770      	bx	lr

08010094 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010094:	b580      	push	{r7, lr}
 8010096:	b086      	sub	sp, #24
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80100a4:	683b      	ldr	r3, [r7, #0]
 80100a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80100aa:	d204      	bcs.n	80100b6 <dir_sdi+0x22>
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	f003 031f 	and.w	r3, r3, #31
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d001      	beq.n	80100ba <dir_sdi+0x26>
		return FR_INT_ERR;
 80100b6:	2302      	movs	r3, #2
 80100b8:	e071      	b.n	801019e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	683a      	ldr	r2, [r7, #0]
 80100be:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	689b      	ldr	r3, [r3, #8]
 80100c4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80100c6:	697b      	ldr	r3, [r7, #20]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d106      	bne.n	80100da <dir_sdi+0x46>
 80100cc:	693b      	ldr	r3, [r7, #16]
 80100ce:	781b      	ldrb	r3, [r3, #0]
 80100d0:	2b02      	cmp	r3, #2
 80100d2:	d902      	bls.n	80100da <dir_sdi+0x46>
		clst = fs->dirbase;
 80100d4:	693b      	ldr	r3, [r7, #16]
 80100d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100d8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80100da:	697b      	ldr	r3, [r7, #20]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d10c      	bne.n	80100fa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	095b      	lsrs	r3, r3, #5
 80100e4:	693a      	ldr	r2, [r7, #16]
 80100e6:	8912      	ldrh	r2, [r2, #8]
 80100e8:	4293      	cmp	r3, r2
 80100ea:	d301      	bcc.n	80100f0 <dir_sdi+0x5c>
 80100ec:	2302      	movs	r3, #2
 80100ee:	e056      	b.n	801019e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80100f0:	693b      	ldr	r3, [r7, #16]
 80100f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	61da      	str	r2, [r3, #28]
 80100f8:	e02d      	b.n	8010156 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80100fa:	693b      	ldr	r3, [r7, #16]
 80100fc:	895b      	ldrh	r3, [r3, #10]
 80100fe:	461a      	mov	r2, r3
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	899b      	ldrh	r3, [r3, #12]
 8010104:	fb03 f302 	mul.w	r3, r3, r2
 8010108:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801010a:	e019      	b.n	8010140 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	6979      	ldr	r1, [r7, #20]
 8010110:	4618      	mov	r0, r3
 8010112:	f7ff fc9a 	bl	800fa4a <get_fat>
 8010116:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010118:	697b      	ldr	r3, [r7, #20]
 801011a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801011e:	d101      	bne.n	8010124 <dir_sdi+0x90>
 8010120:	2301      	movs	r3, #1
 8010122:	e03c      	b.n	801019e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8010124:	697b      	ldr	r3, [r7, #20]
 8010126:	2b01      	cmp	r3, #1
 8010128:	d904      	bls.n	8010134 <dir_sdi+0xa0>
 801012a:	693b      	ldr	r3, [r7, #16]
 801012c:	699b      	ldr	r3, [r3, #24]
 801012e:	697a      	ldr	r2, [r7, #20]
 8010130:	429a      	cmp	r2, r3
 8010132:	d301      	bcc.n	8010138 <dir_sdi+0xa4>
 8010134:	2302      	movs	r3, #2
 8010136:	e032      	b.n	801019e <dir_sdi+0x10a>
			ofs -= csz;
 8010138:	683a      	ldr	r2, [r7, #0]
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	1ad3      	subs	r3, r2, r3
 801013e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010140:	683a      	ldr	r2, [r7, #0]
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	429a      	cmp	r2, r3
 8010146:	d2e1      	bcs.n	801010c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8010148:	6979      	ldr	r1, [r7, #20]
 801014a:	6938      	ldr	r0, [r7, #16]
 801014c:	f7ff fc5e 	bl	800fa0c <clust2sect>
 8010150:	4602      	mov	r2, r0
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	697a      	ldr	r2, [r7, #20]
 801015a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	69db      	ldr	r3, [r3, #28]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d101      	bne.n	8010168 <dir_sdi+0xd4>
 8010164:	2302      	movs	r3, #2
 8010166:	e01a      	b.n	801019e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	69da      	ldr	r2, [r3, #28]
 801016c:	693b      	ldr	r3, [r7, #16]
 801016e:	899b      	ldrh	r3, [r3, #12]
 8010170:	4619      	mov	r1, r3
 8010172:	683b      	ldr	r3, [r7, #0]
 8010174:	fbb3 f3f1 	udiv	r3, r3, r1
 8010178:	441a      	add	r2, r3
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801017e:	693b      	ldr	r3, [r7, #16]
 8010180:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010184:	693b      	ldr	r3, [r7, #16]
 8010186:	899b      	ldrh	r3, [r3, #12]
 8010188:	461a      	mov	r2, r3
 801018a:	683b      	ldr	r3, [r7, #0]
 801018c:	fbb3 f0f2 	udiv	r0, r3, r2
 8010190:	fb02 f200 	mul.w	r2, r2, r0
 8010194:	1a9b      	subs	r3, r3, r2
 8010196:	18ca      	adds	r2, r1, r3
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801019c:	2300      	movs	r3, #0
}
 801019e:	4618      	mov	r0, r3
 80101a0:	3718      	adds	r7, #24
 80101a2:	46bd      	mov	sp, r7
 80101a4:	bd80      	pop	{r7, pc}

080101a6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80101a6:	b580      	push	{r7, lr}
 80101a8:	b086      	sub	sp, #24
 80101aa:	af00      	add	r7, sp, #0
 80101ac:	6078      	str	r0, [r7, #4]
 80101ae:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	695b      	ldr	r3, [r3, #20]
 80101ba:	3320      	adds	r3, #32
 80101bc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	69db      	ldr	r3, [r3, #28]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d003      	beq.n	80101ce <dir_next+0x28>
 80101c6:	68bb      	ldr	r3, [r7, #8]
 80101c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80101cc:	d301      	bcc.n	80101d2 <dir_next+0x2c>
 80101ce:	2304      	movs	r3, #4
 80101d0:	e0bb      	b.n	801034a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	899b      	ldrh	r3, [r3, #12]
 80101d6:	461a      	mov	r2, r3
 80101d8:	68bb      	ldr	r3, [r7, #8]
 80101da:	fbb3 f1f2 	udiv	r1, r3, r2
 80101de:	fb02 f201 	mul.w	r2, r2, r1
 80101e2:	1a9b      	subs	r3, r3, r2
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	f040 809d 	bne.w	8010324 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	69db      	ldr	r3, [r3, #28]
 80101ee:	1c5a      	adds	r2, r3, #1
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	699b      	ldr	r3, [r3, #24]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d10b      	bne.n	8010214 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	095b      	lsrs	r3, r3, #5
 8010200:	68fa      	ldr	r2, [r7, #12]
 8010202:	8912      	ldrh	r2, [r2, #8]
 8010204:	4293      	cmp	r3, r2
 8010206:	f0c0 808d 	bcc.w	8010324 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	2200      	movs	r2, #0
 801020e:	61da      	str	r2, [r3, #28]
 8010210:	2304      	movs	r3, #4
 8010212:	e09a      	b.n	801034a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	899b      	ldrh	r3, [r3, #12]
 8010218:	461a      	mov	r2, r3
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010220:	68fa      	ldr	r2, [r7, #12]
 8010222:	8952      	ldrh	r2, [r2, #10]
 8010224:	3a01      	subs	r2, #1
 8010226:	4013      	ands	r3, r2
 8010228:	2b00      	cmp	r3, #0
 801022a:	d17b      	bne.n	8010324 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801022c:	687a      	ldr	r2, [r7, #4]
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	699b      	ldr	r3, [r3, #24]
 8010232:	4619      	mov	r1, r3
 8010234:	4610      	mov	r0, r2
 8010236:	f7ff fc08 	bl	800fa4a <get_fat>
 801023a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	2b01      	cmp	r3, #1
 8010240:	d801      	bhi.n	8010246 <dir_next+0xa0>
 8010242:	2302      	movs	r3, #2
 8010244:	e081      	b.n	801034a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010246:	697b      	ldr	r3, [r7, #20]
 8010248:	f1b3 3fff 	cmp.w	r3, #4294967295
 801024c:	d101      	bne.n	8010252 <dir_next+0xac>
 801024e:	2301      	movs	r3, #1
 8010250:	e07b      	b.n	801034a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	699b      	ldr	r3, [r3, #24]
 8010256:	697a      	ldr	r2, [r7, #20]
 8010258:	429a      	cmp	r2, r3
 801025a:	d359      	bcc.n	8010310 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d104      	bne.n	801026c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	2200      	movs	r2, #0
 8010266:	61da      	str	r2, [r3, #28]
 8010268:	2304      	movs	r3, #4
 801026a:	e06e      	b.n	801034a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801026c:	687a      	ldr	r2, [r7, #4]
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	699b      	ldr	r3, [r3, #24]
 8010272:	4619      	mov	r1, r3
 8010274:	4610      	mov	r0, r2
 8010276:	f7ff fe3d 	bl	800fef4 <create_chain>
 801027a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801027c:	697b      	ldr	r3, [r7, #20]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d101      	bne.n	8010286 <dir_next+0xe0>
 8010282:	2307      	movs	r3, #7
 8010284:	e061      	b.n	801034a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8010286:	697b      	ldr	r3, [r7, #20]
 8010288:	2b01      	cmp	r3, #1
 801028a:	d101      	bne.n	8010290 <dir_next+0xea>
 801028c:	2302      	movs	r3, #2
 801028e:	e05c      	b.n	801034a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010296:	d101      	bne.n	801029c <dir_next+0xf6>
 8010298:	2301      	movs	r3, #1
 801029a:	e056      	b.n	801034a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801029c:	68f8      	ldr	r0, [r7, #12]
 801029e:	f7ff fad3 	bl	800f848 <sync_window>
 80102a2:	4603      	mov	r3, r0
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d001      	beq.n	80102ac <dir_next+0x106>
 80102a8:	2301      	movs	r3, #1
 80102aa:	e04e      	b.n	801034a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	899b      	ldrh	r3, [r3, #12]
 80102b6:	461a      	mov	r2, r3
 80102b8:	2100      	movs	r1, #0
 80102ba:	f7ff f8fc 	bl	800f4b6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80102be:	2300      	movs	r3, #0
 80102c0:	613b      	str	r3, [r7, #16]
 80102c2:	6979      	ldr	r1, [r7, #20]
 80102c4:	68f8      	ldr	r0, [r7, #12]
 80102c6:	f7ff fba1 	bl	800fa0c <clust2sect>
 80102ca:	4602      	mov	r2, r0
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	631a      	str	r2, [r3, #48]	; 0x30
 80102d0:	e012      	b.n	80102f8 <dir_next+0x152>
						fs->wflag = 1;
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	2201      	movs	r2, #1
 80102d6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80102d8:	68f8      	ldr	r0, [r7, #12]
 80102da:	f7ff fab5 	bl	800f848 <sync_window>
 80102de:	4603      	mov	r3, r0
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d001      	beq.n	80102e8 <dir_next+0x142>
 80102e4:	2301      	movs	r3, #1
 80102e6:	e030      	b.n	801034a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80102e8:	693b      	ldr	r3, [r7, #16]
 80102ea:	3301      	adds	r3, #1
 80102ec:	613b      	str	r3, [r7, #16]
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102f2:	1c5a      	adds	r2, r3, #1
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	631a      	str	r2, [r3, #48]	; 0x30
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	895b      	ldrh	r3, [r3, #10]
 80102fc:	461a      	mov	r2, r3
 80102fe:	693b      	ldr	r3, [r7, #16]
 8010300:	4293      	cmp	r3, r2
 8010302:	d3e6      	bcc.n	80102d2 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010308:	693b      	ldr	r3, [r7, #16]
 801030a:	1ad2      	subs	r2, r2, r3
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	697a      	ldr	r2, [r7, #20]
 8010314:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010316:	6979      	ldr	r1, [r7, #20]
 8010318:	68f8      	ldr	r0, [r7, #12]
 801031a:	f7ff fb77 	bl	800fa0c <clust2sect>
 801031e:	4602      	mov	r2, r0
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	68ba      	ldr	r2, [r7, #8]
 8010328:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	899b      	ldrh	r3, [r3, #12]
 8010334:	461a      	mov	r2, r3
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	fbb3 f0f2 	udiv	r0, r3, r2
 801033c:	fb02 f200 	mul.w	r2, r2, r0
 8010340:	1a9b      	subs	r3, r3, r2
 8010342:	18ca      	adds	r2, r1, r3
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010348:	2300      	movs	r3, #0
}
 801034a:	4618      	mov	r0, r3
 801034c:	3718      	adds	r7, #24
 801034e:	46bd      	mov	sp, r7
 8010350:	bd80      	pop	{r7, pc}

08010352 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8010352:	b580      	push	{r7, lr}
 8010354:	b086      	sub	sp, #24
 8010356:	af00      	add	r7, sp, #0
 8010358:	6078      	str	r0, [r7, #4]
 801035a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8010362:	2100      	movs	r1, #0
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	f7ff fe95 	bl	8010094 <dir_sdi>
 801036a:	4603      	mov	r3, r0
 801036c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801036e:	7dfb      	ldrb	r3, [r7, #23]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d12b      	bne.n	80103cc <dir_alloc+0x7a>
		n = 0;
 8010374:	2300      	movs	r3, #0
 8010376:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	69db      	ldr	r3, [r3, #28]
 801037c:	4619      	mov	r1, r3
 801037e:	68f8      	ldr	r0, [r7, #12]
 8010380:	f7ff faa6 	bl	800f8d0 <move_window>
 8010384:	4603      	mov	r3, r0
 8010386:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010388:	7dfb      	ldrb	r3, [r7, #23]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d11d      	bne.n	80103ca <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	6a1b      	ldr	r3, [r3, #32]
 8010392:	781b      	ldrb	r3, [r3, #0]
 8010394:	2be5      	cmp	r3, #229	; 0xe5
 8010396:	d004      	beq.n	80103a2 <dir_alloc+0x50>
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	6a1b      	ldr	r3, [r3, #32]
 801039c:	781b      	ldrb	r3, [r3, #0]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d107      	bne.n	80103b2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80103a2:	693b      	ldr	r3, [r7, #16]
 80103a4:	3301      	adds	r3, #1
 80103a6:	613b      	str	r3, [r7, #16]
 80103a8:	693a      	ldr	r2, [r7, #16]
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	429a      	cmp	r2, r3
 80103ae:	d102      	bne.n	80103b6 <dir_alloc+0x64>
 80103b0:	e00c      	b.n	80103cc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80103b2:	2300      	movs	r3, #0
 80103b4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80103b6:	2101      	movs	r1, #1
 80103b8:	6878      	ldr	r0, [r7, #4]
 80103ba:	f7ff fef4 	bl	80101a6 <dir_next>
 80103be:	4603      	mov	r3, r0
 80103c0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80103c2:	7dfb      	ldrb	r3, [r7, #23]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d0d7      	beq.n	8010378 <dir_alloc+0x26>
 80103c8:	e000      	b.n	80103cc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80103ca:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80103cc:	7dfb      	ldrb	r3, [r7, #23]
 80103ce:	2b04      	cmp	r3, #4
 80103d0:	d101      	bne.n	80103d6 <dir_alloc+0x84>
 80103d2:	2307      	movs	r3, #7
 80103d4:	75fb      	strb	r3, [r7, #23]
	return res;
 80103d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80103d8:	4618      	mov	r0, r3
 80103da:	3718      	adds	r7, #24
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}

080103e0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	b084      	sub	sp, #16
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
 80103e8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	331a      	adds	r3, #26
 80103ee:	4618      	mov	r0, r3
 80103f0:	f7fe ffbe 	bl	800f370 <ld_word>
 80103f4:	4603      	mov	r3, r0
 80103f6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	781b      	ldrb	r3, [r3, #0]
 80103fc:	2b03      	cmp	r3, #3
 80103fe:	d109      	bne.n	8010414 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	3314      	adds	r3, #20
 8010404:	4618      	mov	r0, r3
 8010406:	f7fe ffb3 	bl	800f370 <ld_word>
 801040a:	4603      	mov	r3, r0
 801040c:	041b      	lsls	r3, r3, #16
 801040e:	68fa      	ldr	r2, [r7, #12]
 8010410:	4313      	orrs	r3, r2
 8010412:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010414:	68fb      	ldr	r3, [r7, #12]
}
 8010416:	4618      	mov	r0, r3
 8010418:	3710      	adds	r7, #16
 801041a:	46bd      	mov	sp, r7
 801041c:	bd80      	pop	{r7, pc}

0801041e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801041e:	b580      	push	{r7, lr}
 8010420:	b084      	sub	sp, #16
 8010422:	af00      	add	r7, sp, #0
 8010424:	60f8      	str	r0, [r7, #12]
 8010426:	60b9      	str	r1, [r7, #8]
 8010428:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801042a:	68bb      	ldr	r3, [r7, #8]
 801042c:	331a      	adds	r3, #26
 801042e:	687a      	ldr	r2, [r7, #4]
 8010430:	b292      	uxth	r2, r2
 8010432:	4611      	mov	r1, r2
 8010434:	4618      	mov	r0, r3
 8010436:	f7fe ffd6 	bl	800f3e6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	781b      	ldrb	r3, [r3, #0]
 801043e:	2b03      	cmp	r3, #3
 8010440:	d109      	bne.n	8010456 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010442:	68bb      	ldr	r3, [r7, #8]
 8010444:	f103 0214 	add.w	r2, r3, #20
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	0c1b      	lsrs	r3, r3, #16
 801044c:	b29b      	uxth	r3, r3
 801044e:	4619      	mov	r1, r3
 8010450:	4610      	mov	r0, r2
 8010452:	f7fe ffc8 	bl	800f3e6 <st_word>
	}
}
 8010456:	bf00      	nop
 8010458:	3710      	adds	r7, #16
 801045a:	46bd      	mov	sp, r7
 801045c:	bd80      	pop	{r7, pc}

0801045e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801045e:	b580      	push	{r7, lr}
 8010460:	b086      	sub	sp, #24
 8010462:	af00      	add	r7, sp, #0
 8010464:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801046c:	2100      	movs	r1, #0
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f7ff fe10 	bl	8010094 <dir_sdi>
 8010474:	4603      	mov	r3, r0
 8010476:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010478:	7dfb      	ldrb	r3, [r7, #23]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d001      	beq.n	8010482 <dir_find+0x24>
 801047e:	7dfb      	ldrb	r3, [r7, #23]
 8010480:	e03e      	b.n	8010500 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	69db      	ldr	r3, [r3, #28]
 8010486:	4619      	mov	r1, r3
 8010488:	6938      	ldr	r0, [r7, #16]
 801048a:	f7ff fa21 	bl	800f8d0 <move_window>
 801048e:	4603      	mov	r3, r0
 8010490:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010492:	7dfb      	ldrb	r3, [r7, #23]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d12f      	bne.n	80104f8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	6a1b      	ldr	r3, [r3, #32]
 801049c:	781b      	ldrb	r3, [r3, #0]
 801049e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80104a0:	7bfb      	ldrb	r3, [r7, #15]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d102      	bne.n	80104ac <dir_find+0x4e>
 80104a6:	2304      	movs	r3, #4
 80104a8:	75fb      	strb	r3, [r7, #23]
 80104aa:	e028      	b.n	80104fe <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	6a1b      	ldr	r3, [r3, #32]
 80104b0:	330b      	adds	r3, #11
 80104b2:	781b      	ldrb	r3, [r3, #0]
 80104b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80104b8:	b2da      	uxtb	r2, r3
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	6a1b      	ldr	r3, [r3, #32]
 80104c2:	330b      	adds	r3, #11
 80104c4:	781b      	ldrb	r3, [r3, #0]
 80104c6:	f003 0308 	and.w	r3, r3, #8
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d10a      	bne.n	80104e4 <dir_find+0x86>
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	6a18      	ldr	r0, [r3, #32]
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	3324      	adds	r3, #36	; 0x24
 80104d6:	220b      	movs	r2, #11
 80104d8:	4619      	mov	r1, r3
 80104da:	f7ff f807 	bl	800f4ec <mem_cmp>
 80104de:	4603      	mov	r3, r0
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d00b      	beq.n	80104fc <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80104e4:	2100      	movs	r1, #0
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f7ff fe5d 	bl	80101a6 <dir_next>
 80104ec:	4603      	mov	r3, r0
 80104ee:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80104f0:	7dfb      	ldrb	r3, [r7, #23]
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d0c5      	beq.n	8010482 <dir_find+0x24>
 80104f6:	e002      	b.n	80104fe <dir_find+0xa0>
		if (res != FR_OK) break;
 80104f8:	bf00      	nop
 80104fa:	e000      	b.n	80104fe <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80104fc:	bf00      	nop

	return res;
 80104fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8010500:	4618      	mov	r0, r3
 8010502:	3718      	adds	r7, #24
 8010504:	46bd      	mov	sp, r7
 8010506:	bd80      	pop	{r7, pc}

08010508 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b084      	sub	sp, #16
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010516:	2101      	movs	r1, #1
 8010518:	6878      	ldr	r0, [r7, #4]
 801051a:	f7ff ff1a 	bl	8010352 <dir_alloc>
 801051e:	4603      	mov	r3, r0
 8010520:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010522:	7bfb      	ldrb	r3, [r7, #15]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d11c      	bne.n	8010562 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	69db      	ldr	r3, [r3, #28]
 801052c:	4619      	mov	r1, r3
 801052e:	68b8      	ldr	r0, [r7, #8]
 8010530:	f7ff f9ce 	bl	800f8d0 <move_window>
 8010534:	4603      	mov	r3, r0
 8010536:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010538:	7bfb      	ldrb	r3, [r7, #15]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d111      	bne.n	8010562 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	6a1b      	ldr	r3, [r3, #32]
 8010542:	2220      	movs	r2, #32
 8010544:	2100      	movs	r1, #0
 8010546:	4618      	mov	r0, r3
 8010548:	f7fe ffb5 	bl	800f4b6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	6a18      	ldr	r0, [r3, #32]
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	3324      	adds	r3, #36	; 0x24
 8010554:	220b      	movs	r2, #11
 8010556:	4619      	mov	r1, r3
 8010558:	f7fe ff8c 	bl	800f474 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801055c:	68bb      	ldr	r3, [r7, #8]
 801055e:	2201      	movs	r2, #1
 8010560:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010562:	7bfb      	ldrb	r3, [r7, #15]
}
 8010564:	4618      	mov	r0, r3
 8010566:	3710      	adds	r7, #16
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}

0801056c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b08a      	sub	sp, #40	; 0x28
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
 8010574:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	617b      	str	r3, [r7, #20]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	3324      	adds	r3, #36	; 0x24
 8010580:	613b      	str	r3, [r7, #16]
	mem_set(sfn, ' ', 11);
 8010582:	220b      	movs	r2, #11
 8010584:	2120      	movs	r1, #32
 8010586:	6938      	ldr	r0, [r7, #16]
 8010588:	f7fe ff95 	bl	800f4b6 <mem_set>
	si = i = 0; ni = 8;
 801058c:	2300      	movs	r3, #0
 801058e:	61bb      	str	r3, [r7, #24]
 8010590:	69bb      	ldr	r3, [r7, #24]
 8010592:	61fb      	str	r3, [r7, #28]
 8010594:	2308      	movs	r3, #8
 8010596:	623b      	str	r3, [r7, #32]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010598:	69fb      	ldr	r3, [r7, #28]
 801059a:	1c5a      	adds	r2, r3, #1
 801059c:	61fa      	str	r2, [r7, #28]
 801059e:	697a      	ldr	r2, [r7, #20]
 80105a0:	4413      	add	r3, r2
 80105a2:	781b      	ldrb	r3, [r3, #0]
 80105a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c <= ' ') break; 			/* Break if end of the path name */
 80105a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105ac:	2b20      	cmp	r3, #32
 80105ae:	f240 8083 	bls.w	80106b8 <create_name+0x14c>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80105b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105b6:	2b2f      	cmp	r3, #47	; 0x2f
 80105b8:	d007      	beq.n	80105ca <create_name+0x5e>
 80105ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105be:	2b5c      	cmp	r3, #92	; 0x5c
 80105c0:	d110      	bne.n	80105e4 <create_name+0x78>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80105c2:	e002      	b.n	80105ca <create_name+0x5e>
 80105c4:	69fb      	ldr	r3, [r7, #28]
 80105c6:	3301      	adds	r3, #1
 80105c8:	61fb      	str	r3, [r7, #28]
 80105ca:	697a      	ldr	r2, [r7, #20]
 80105cc:	69fb      	ldr	r3, [r7, #28]
 80105ce:	4413      	add	r3, r2
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	2b2f      	cmp	r3, #47	; 0x2f
 80105d4:	d0f6      	beq.n	80105c4 <create_name+0x58>
 80105d6:	697a      	ldr	r2, [r7, #20]
 80105d8:	69fb      	ldr	r3, [r7, #28]
 80105da:	4413      	add	r3, r2
 80105dc:	781b      	ldrb	r3, [r3, #0]
 80105de:	2b5c      	cmp	r3, #92	; 0x5c
 80105e0:	d0f0      	beq.n	80105c4 <create_name+0x58>
			break;
 80105e2:	e06a      	b.n	80106ba <create_name+0x14e>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80105e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105e8:	2b2e      	cmp	r3, #46	; 0x2e
 80105ea:	d003      	beq.n	80105f4 <create_name+0x88>
 80105ec:	69ba      	ldr	r2, [r7, #24]
 80105ee:	6a3b      	ldr	r3, [r7, #32]
 80105f0:	429a      	cmp	r2, r3
 80105f2:	d30d      	bcc.n	8010610 <create_name+0xa4>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80105f4:	6a3b      	ldr	r3, [r7, #32]
 80105f6:	2b0b      	cmp	r3, #11
 80105f8:	d003      	beq.n	8010602 <create_name+0x96>
 80105fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105fe:	2b2e      	cmp	r3, #46	; 0x2e
 8010600:	d001      	beq.n	8010606 <create_name+0x9a>
 8010602:	2306      	movs	r3, #6
 8010604:	e075      	b.n	80106f2 <create_name+0x186>
			i = 8; ni = 11;				/* Goto extension */
 8010606:	2308      	movs	r3, #8
 8010608:	61bb      	str	r3, [r7, #24]
 801060a:	230b      	movs	r3, #11
 801060c:	623b      	str	r3, [r7, #32]
			continue;
 801060e:	e052      	b.n	80106b6 <create_name+0x14a>
#if !_DF1S
			return FR_INVALID_NAME;		/* Reject extended characters (ASCII only cfg) */
#endif
#endif
		}
		if (IsDBCS1(c)) {				/* Check if it is a DBC 1st byte (always false at SBCS cfg.) */
 8010610:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010614:	2b80      	cmp	r3, #128	; 0x80
 8010616:	d92e      	bls.n	8010676 <create_name+0x10a>
 8010618:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801061c:	2bff      	cmp	r3, #255	; 0xff
 801061e:	d02a      	beq.n	8010676 <create_name+0x10a>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 8010620:	69fb      	ldr	r3, [r7, #28]
 8010622:	1c5a      	adds	r2, r3, #1
 8010624:	61fa      	str	r2, [r7, #28]
 8010626:	697a      	ldr	r2, [r7, #20]
 8010628:	4413      	add	r3, r2
 801062a:	781b      	ldrb	r3, [r3, #0]
 801062c:	73fb      	strb	r3, [r7, #15]
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
 801062e:	7bfb      	ldrb	r3, [r7, #15]
 8010630:	2b3f      	cmp	r3, #63	; 0x3f
 8010632:	d902      	bls.n	801063a <create_name+0xce>
 8010634:	7bfb      	ldrb	r3, [r7, #15]
 8010636:	2b7e      	cmp	r3, #126	; 0x7e
 8010638:	d906      	bls.n	8010648 <create_name+0xdc>
 801063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801063e:	2b00      	cmp	r3, #0
 8010640:	da07      	bge.n	8010652 <create_name+0xe6>
 8010642:	7bfb      	ldrb	r3, [r7, #15]
 8010644:	2bff      	cmp	r3, #255	; 0xff
 8010646:	d004      	beq.n	8010652 <create_name+0xe6>
 8010648:	6a3b      	ldr	r3, [r7, #32]
 801064a:	3b01      	subs	r3, #1
 801064c:	69ba      	ldr	r2, [r7, #24]
 801064e:	429a      	cmp	r2, r3
 8010650:	d301      	bcc.n	8010656 <create_name+0xea>
 8010652:	2306      	movs	r3, #6
 8010654:	e04d      	b.n	80106f2 <create_name+0x186>
			sfn[i++] = c;
 8010656:	69bb      	ldr	r3, [r7, #24]
 8010658:	1c5a      	adds	r2, r3, #1
 801065a:	61ba      	str	r2, [r7, #24]
 801065c:	693a      	ldr	r2, [r7, #16]
 801065e:	4413      	add	r3, r2
 8010660:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8010664:	701a      	strb	r2, [r3, #0]
			sfn[i++] = d;
 8010666:	69bb      	ldr	r3, [r7, #24]
 8010668:	1c5a      	adds	r2, r3, #1
 801066a:	61ba      	str	r2, [r7, #24]
 801066c:	693a      	ldr	r2, [r7, #16]
 801066e:	4413      	add	r3, r2
 8010670:	7bfa      	ldrb	r2, [r7, #15]
 8010672:	701a      	strb	r2, [r3, #0]
 8010674:	e01f      	b.n	80106b6 <create_name+0x14a>
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010676:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801067a:	4619      	mov	r1, r3
 801067c:	481f      	ldr	r0, [pc, #124]	; (80106fc <create_name+0x190>)
 801067e:	f7fe ff5c 	bl	800f53a <chk_chr>
 8010682:	4603      	mov	r3, r0
 8010684:	2b00      	cmp	r3, #0
 8010686:	d001      	beq.n	801068c <create_name+0x120>
 8010688:	2306      	movs	r3, #6
 801068a:	e032      	b.n	80106f2 <create_name+0x186>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 801068c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010690:	2b60      	cmp	r3, #96	; 0x60
 8010692:	d908      	bls.n	80106a6 <create_name+0x13a>
 8010694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010698:	2b7a      	cmp	r3, #122	; 0x7a
 801069a:	d804      	bhi.n	80106a6 <create_name+0x13a>
 801069c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80106a0:	3b20      	subs	r3, #32
 80106a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			sfn[i++] = c;
 80106a6:	69bb      	ldr	r3, [r7, #24]
 80106a8:	1c5a      	adds	r2, r3, #1
 80106aa:	61ba      	str	r2, [r7, #24]
 80106ac:	693a      	ldr	r2, [r7, #16]
 80106ae:	4413      	add	r3, r2
 80106b0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80106b4:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80106b6:	e76f      	b.n	8010598 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80106b8:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80106ba:	697a      	ldr	r2, [r7, #20]
 80106bc:	69fb      	ldr	r3, [r7, #28]
 80106be:	441a      	add	r2, r3
 80106c0:	683b      	ldr	r3, [r7, #0]
 80106c2:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80106c4:	69bb      	ldr	r3, [r7, #24]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d101      	bne.n	80106ce <create_name+0x162>
 80106ca:	2306      	movs	r3, #6
 80106cc:	e011      	b.n	80106f2 <create_name+0x186>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80106ce:	693b      	ldr	r3, [r7, #16]
 80106d0:	781b      	ldrb	r3, [r3, #0]
 80106d2:	2be5      	cmp	r3, #229	; 0xe5
 80106d4:	d102      	bne.n	80106dc <create_name+0x170>
 80106d6:	693b      	ldr	r3, [r7, #16]
 80106d8:	2205      	movs	r2, #5
 80106da:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80106dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80106e0:	2b20      	cmp	r3, #32
 80106e2:	d801      	bhi.n	80106e8 <create_name+0x17c>
 80106e4:	2204      	movs	r2, #4
 80106e6:	e000      	b.n	80106ea <create_name+0x17e>
 80106e8:	2200      	movs	r2, #0
 80106ea:	693b      	ldr	r3, [r7, #16]
 80106ec:	330b      	adds	r3, #11
 80106ee:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80106f0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80106f2:	4618      	mov	r0, r3
 80106f4:	3728      	adds	r7, #40	; 0x28
 80106f6:	46bd      	mov	sp, r7
 80106f8:	bd80      	pop	{r7, pc}
 80106fa:	bf00      	nop
 80106fc:	0801e30c 	.word	0x0801e30c

08010700 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b086      	sub	sp, #24
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
 8010708:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801070e:	693b      	ldr	r3, [r7, #16]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010714:	e002      	b.n	801071c <follow_path+0x1c>
 8010716:	683b      	ldr	r3, [r7, #0]
 8010718:	3301      	adds	r3, #1
 801071a:	603b      	str	r3, [r7, #0]
 801071c:	683b      	ldr	r3, [r7, #0]
 801071e:	781b      	ldrb	r3, [r3, #0]
 8010720:	2b2f      	cmp	r3, #47	; 0x2f
 8010722:	d0f8      	beq.n	8010716 <follow_path+0x16>
 8010724:	683b      	ldr	r3, [r7, #0]
 8010726:	781b      	ldrb	r3, [r3, #0]
 8010728:	2b5c      	cmp	r3, #92	; 0x5c
 801072a:	d0f4      	beq.n	8010716 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 801072c:	693b      	ldr	r3, [r7, #16]
 801072e:	2200      	movs	r2, #0
 8010730:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	781b      	ldrb	r3, [r3, #0]
 8010736:	2b1f      	cmp	r3, #31
 8010738:	d80a      	bhi.n	8010750 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2280      	movs	r2, #128	; 0x80
 801073e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8010742:	2100      	movs	r1, #0
 8010744:	6878      	ldr	r0, [r7, #4]
 8010746:	f7ff fca5 	bl	8010094 <dir_sdi>
 801074a:	4603      	mov	r3, r0
 801074c:	75fb      	strb	r3, [r7, #23]
 801074e:	e048      	b.n	80107e2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010750:	463b      	mov	r3, r7
 8010752:	4619      	mov	r1, r3
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f7ff ff09 	bl	801056c <create_name>
 801075a:	4603      	mov	r3, r0
 801075c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801075e:	7dfb      	ldrb	r3, [r7, #23]
 8010760:	2b00      	cmp	r3, #0
 8010762:	d139      	bne.n	80107d8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010764:	6878      	ldr	r0, [r7, #4]
 8010766:	f7ff fe7a 	bl	801045e <dir_find>
 801076a:	4603      	mov	r3, r0
 801076c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010774:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010776:	7dfb      	ldrb	r3, [r7, #23]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d00a      	beq.n	8010792 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801077c:	7dfb      	ldrb	r3, [r7, #23]
 801077e:	2b04      	cmp	r3, #4
 8010780:	d12c      	bne.n	80107dc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010782:	7afb      	ldrb	r3, [r7, #11]
 8010784:	f003 0304 	and.w	r3, r3, #4
 8010788:	2b00      	cmp	r3, #0
 801078a:	d127      	bne.n	80107dc <follow_path+0xdc>
 801078c:	2305      	movs	r3, #5
 801078e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8010790:	e024      	b.n	80107dc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010792:	7afb      	ldrb	r3, [r7, #11]
 8010794:	f003 0304 	and.w	r3, r3, #4
 8010798:	2b00      	cmp	r3, #0
 801079a:	d121      	bne.n	80107e0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	799b      	ldrb	r3, [r3, #6]
 80107a0:	f003 0310 	and.w	r3, r3, #16
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d102      	bne.n	80107ae <follow_path+0xae>
				res = FR_NO_PATH; break;
 80107a8:	2305      	movs	r3, #5
 80107aa:	75fb      	strb	r3, [r7, #23]
 80107ac:	e019      	b.n	80107e2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	695b      	ldr	r3, [r3, #20]
 80107b8:	68fa      	ldr	r2, [r7, #12]
 80107ba:	8992      	ldrh	r2, [r2, #12]
 80107bc:	fbb3 f0f2 	udiv	r0, r3, r2
 80107c0:	fb02 f200 	mul.w	r2, r2, r0
 80107c4:	1a9b      	subs	r3, r3, r2
 80107c6:	440b      	add	r3, r1
 80107c8:	4619      	mov	r1, r3
 80107ca:	68f8      	ldr	r0, [r7, #12]
 80107cc:	f7ff fe08 	bl	80103e0 <ld_clust>
 80107d0:	4602      	mov	r2, r0
 80107d2:	693b      	ldr	r3, [r7, #16]
 80107d4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80107d6:	e7bb      	b.n	8010750 <follow_path+0x50>
			if (res != FR_OK) break;
 80107d8:	bf00      	nop
 80107da:	e002      	b.n	80107e2 <follow_path+0xe2>
				break;
 80107dc:	bf00      	nop
 80107de:	e000      	b.n	80107e2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80107e0:	bf00      	nop
			}
		}
	}

	return res;
 80107e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80107e4:	4618      	mov	r0, r3
 80107e6:	3718      	adds	r7, #24
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bd80      	pop	{r7, pc}

080107ec <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80107ec:	b480      	push	{r7}
 80107ee:	b087      	sub	sp, #28
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80107f4:	f04f 33ff 	mov.w	r3, #4294967295
 80107f8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d031      	beq.n	8010866 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	617b      	str	r3, [r7, #20]
 8010808:	e002      	b.n	8010810 <get_ldnumber+0x24>
 801080a:	697b      	ldr	r3, [r7, #20]
 801080c:	3301      	adds	r3, #1
 801080e:	617b      	str	r3, [r7, #20]
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	781b      	ldrb	r3, [r3, #0]
 8010814:	2b20      	cmp	r3, #32
 8010816:	d903      	bls.n	8010820 <get_ldnumber+0x34>
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	781b      	ldrb	r3, [r3, #0]
 801081c:	2b3a      	cmp	r3, #58	; 0x3a
 801081e:	d1f4      	bne.n	801080a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010820:	697b      	ldr	r3, [r7, #20]
 8010822:	781b      	ldrb	r3, [r3, #0]
 8010824:	2b3a      	cmp	r3, #58	; 0x3a
 8010826:	d11c      	bne.n	8010862 <get_ldnumber+0x76>
			tp = *path;
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	1c5a      	adds	r2, r3, #1
 8010832:	60fa      	str	r2, [r7, #12]
 8010834:	781b      	ldrb	r3, [r3, #0]
 8010836:	3b30      	subs	r3, #48	; 0x30
 8010838:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	2b09      	cmp	r3, #9
 801083e:	d80e      	bhi.n	801085e <get_ldnumber+0x72>
 8010840:	68fa      	ldr	r2, [r7, #12]
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	429a      	cmp	r2, r3
 8010846:	d10a      	bne.n	801085e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010848:	68bb      	ldr	r3, [r7, #8]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d107      	bne.n	801085e <get_ldnumber+0x72>
					vol = (int)i;
 801084e:	68bb      	ldr	r3, [r7, #8]
 8010850:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010852:	697b      	ldr	r3, [r7, #20]
 8010854:	3301      	adds	r3, #1
 8010856:	617b      	str	r3, [r7, #20]
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	697a      	ldr	r2, [r7, #20]
 801085c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801085e:	693b      	ldr	r3, [r7, #16]
 8010860:	e002      	b.n	8010868 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010862:	2300      	movs	r3, #0
 8010864:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010866:	693b      	ldr	r3, [r7, #16]
}
 8010868:	4618      	mov	r0, r3
 801086a:	371c      	adds	r7, #28
 801086c:	46bd      	mov	sp, r7
 801086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010872:	4770      	bx	lr

08010874 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b082      	sub	sp, #8
 8010878:	af00      	add	r7, sp, #0
 801087a:	6078      	str	r0, [r7, #4]
 801087c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	2200      	movs	r2, #0
 8010882:	70da      	strb	r2, [r3, #3]
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f04f 32ff 	mov.w	r2, #4294967295
 801088a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801088c:	6839      	ldr	r1, [r7, #0]
 801088e:	6878      	ldr	r0, [r7, #4]
 8010890:	f7ff f81e 	bl	800f8d0 <move_window>
 8010894:	4603      	mov	r3, r0
 8010896:	2b00      	cmp	r3, #0
 8010898:	d001      	beq.n	801089e <check_fs+0x2a>
 801089a:	2304      	movs	r3, #4
 801089c:	e038      	b.n	8010910 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	3334      	adds	r3, #52	; 0x34
 80108a2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80108a6:	4618      	mov	r0, r3
 80108a8:	f7fe fd62 	bl	800f370 <ld_word>
 80108ac:	4603      	mov	r3, r0
 80108ae:	461a      	mov	r2, r3
 80108b0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80108b4:	429a      	cmp	r2, r3
 80108b6:	d001      	beq.n	80108bc <check_fs+0x48>
 80108b8:	2303      	movs	r3, #3
 80108ba:	e029      	b.n	8010910 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80108c2:	2be9      	cmp	r3, #233	; 0xe9
 80108c4:	d009      	beq.n	80108da <check_fs+0x66>
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80108cc:	2beb      	cmp	r3, #235	; 0xeb
 80108ce:	d11e      	bne.n	801090e <check_fs+0x9a>
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80108d6:	2b90      	cmp	r3, #144	; 0x90
 80108d8:	d119      	bne.n	801090e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	3334      	adds	r3, #52	; 0x34
 80108de:	3336      	adds	r3, #54	; 0x36
 80108e0:	4618      	mov	r0, r3
 80108e2:	f7fe fd5d 	bl	800f3a0 <ld_dword>
 80108e6:	4603      	mov	r3, r0
 80108e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80108ec:	4a0a      	ldr	r2, [pc, #40]	; (8010918 <check_fs+0xa4>)
 80108ee:	4293      	cmp	r3, r2
 80108f0:	d101      	bne.n	80108f6 <check_fs+0x82>
 80108f2:	2300      	movs	r3, #0
 80108f4:	e00c      	b.n	8010910 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	3334      	adds	r3, #52	; 0x34
 80108fa:	3352      	adds	r3, #82	; 0x52
 80108fc:	4618      	mov	r0, r3
 80108fe:	f7fe fd4f 	bl	800f3a0 <ld_dword>
 8010902:	4603      	mov	r3, r0
 8010904:	4a05      	ldr	r2, [pc, #20]	; (801091c <check_fs+0xa8>)
 8010906:	4293      	cmp	r3, r2
 8010908:	d101      	bne.n	801090e <check_fs+0x9a>
 801090a:	2300      	movs	r3, #0
 801090c:	e000      	b.n	8010910 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801090e:	2302      	movs	r3, #2
}
 8010910:	4618      	mov	r0, r3
 8010912:	3708      	adds	r7, #8
 8010914:	46bd      	mov	sp, r7
 8010916:	bd80      	pop	{r7, pc}
 8010918:	00544146 	.word	0x00544146
 801091c:	33544146 	.word	0x33544146

08010920 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b096      	sub	sp, #88	; 0x58
 8010924:	af00      	add	r7, sp, #0
 8010926:	60f8      	str	r0, [r7, #12]
 8010928:	60b9      	str	r1, [r7, #8]
 801092a:	4613      	mov	r3, r2
 801092c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801092e:	68bb      	ldr	r3, [r7, #8]
 8010930:	2200      	movs	r2, #0
 8010932:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010934:	68f8      	ldr	r0, [r7, #12]
 8010936:	f7ff ff59 	bl	80107ec <get_ldnumber>
 801093a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801093c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801093e:	2b00      	cmp	r3, #0
 8010940:	da01      	bge.n	8010946 <find_volume+0x26>
 8010942:	230b      	movs	r3, #11
 8010944:	e265      	b.n	8010e12 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010946:	4ab0      	ldr	r2, [pc, #704]	; (8010c08 <find_volume+0x2e8>)
 8010948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801094a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801094e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010952:	2b00      	cmp	r3, #0
 8010954:	d101      	bne.n	801095a <find_volume+0x3a>
 8010956:	230c      	movs	r3, #12
 8010958:	e25b      	b.n	8010e12 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801095a:	68bb      	ldr	r3, [r7, #8]
 801095c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801095e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010960:	79fb      	ldrb	r3, [r7, #7]
 8010962:	f023 0301 	bic.w	r3, r3, #1
 8010966:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801096a:	781b      	ldrb	r3, [r3, #0]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d01a      	beq.n	80109a6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8010970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010972:	785b      	ldrb	r3, [r3, #1]
 8010974:	4618      	mov	r0, r3
 8010976:	f7fe fc5d 	bl	800f234 <disk_status>
 801097a:	4603      	mov	r3, r0
 801097c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010980:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010984:	f003 0301 	and.w	r3, r3, #1
 8010988:	2b00      	cmp	r3, #0
 801098a:	d10c      	bne.n	80109a6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801098c:	79fb      	ldrb	r3, [r7, #7]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d007      	beq.n	80109a2 <find_volume+0x82>
 8010992:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010996:	f003 0304 	and.w	r3, r3, #4
 801099a:	2b00      	cmp	r3, #0
 801099c:	d001      	beq.n	80109a2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801099e:	230a      	movs	r3, #10
 80109a0:	e237      	b.n	8010e12 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 80109a2:	2300      	movs	r3, #0
 80109a4:	e235      	b.n	8010e12 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80109a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109a8:	2200      	movs	r2, #0
 80109aa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80109ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109ae:	b2da      	uxtb	r2, r3
 80109b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109b2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80109b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109b6:	785b      	ldrb	r3, [r3, #1]
 80109b8:	4618      	mov	r0, r3
 80109ba:	f7fe fc55 	bl	800f268 <disk_initialize>
 80109be:	4603      	mov	r3, r0
 80109c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80109c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80109c8:	f003 0301 	and.w	r3, r3, #1
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d001      	beq.n	80109d4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80109d0:	2303      	movs	r3, #3
 80109d2:	e21e      	b.n	8010e12 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80109d4:	79fb      	ldrb	r3, [r7, #7]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d007      	beq.n	80109ea <find_volume+0xca>
 80109da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80109de:	f003 0304 	and.w	r3, r3, #4
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d001      	beq.n	80109ea <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80109e6:	230a      	movs	r3, #10
 80109e8:	e213      	b.n	8010e12 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80109ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109ec:	7858      	ldrb	r0, [r3, #1]
 80109ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109f0:	330c      	adds	r3, #12
 80109f2:	461a      	mov	r2, r3
 80109f4:	2102      	movs	r1, #2
 80109f6:	f7fe fc9d 	bl	800f334 <disk_ioctl>
 80109fa:	4603      	mov	r3, r0
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d001      	beq.n	8010a04 <find_volume+0xe4>
 8010a00:	2301      	movs	r3, #1
 8010a02:	e206      	b.n	8010e12 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8010a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a06:	899b      	ldrh	r3, [r3, #12]
 8010a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010a0c:	d80d      	bhi.n	8010a2a <find_volume+0x10a>
 8010a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a10:	899b      	ldrh	r3, [r3, #12]
 8010a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a16:	d308      	bcc.n	8010a2a <find_volume+0x10a>
 8010a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a1a:	899b      	ldrh	r3, [r3, #12]
 8010a1c:	461a      	mov	r2, r3
 8010a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a20:	899b      	ldrh	r3, [r3, #12]
 8010a22:	3b01      	subs	r3, #1
 8010a24:	4013      	ands	r3, r2
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d001      	beq.n	8010a2e <find_volume+0x10e>
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	e1f1      	b.n	8010e12 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010a2e:	2300      	movs	r3, #0
 8010a30:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010a32:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010a34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010a36:	f7ff ff1d 	bl	8010874 <check_fs>
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010a40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010a44:	2b02      	cmp	r3, #2
 8010a46:	d14b      	bne.n	8010ae0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010a48:	2300      	movs	r3, #0
 8010a4a:	643b      	str	r3, [r7, #64]	; 0x40
 8010a4c:	e01f      	b.n	8010a8e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a50:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010a54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a56:	011b      	lsls	r3, r3, #4
 8010a58:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010a5c:	4413      	add	r3, r2
 8010a5e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a62:	3304      	adds	r3, #4
 8010a64:	781b      	ldrb	r3, [r3, #0]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d006      	beq.n	8010a78 <find_volume+0x158>
 8010a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a6c:	3308      	adds	r3, #8
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f7fe fc96 	bl	800f3a0 <ld_dword>
 8010a74:	4602      	mov	r2, r0
 8010a76:	e000      	b.n	8010a7a <find_volume+0x15a>
 8010a78:	2200      	movs	r2, #0
 8010a7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a7c:	009b      	lsls	r3, r3, #2
 8010a7e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010a82:	440b      	add	r3, r1
 8010a84:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010a88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a8a:	3301      	adds	r3, #1
 8010a8c:	643b      	str	r3, [r7, #64]	; 0x40
 8010a8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a90:	2b03      	cmp	r3, #3
 8010a92:	d9dc      	bls.n	8010a4e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010a94:	2300      	movs	r3, #0
 8010a96:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010a98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d002      	beq.n	8010aa4 <find_volume+0x184>
 8010a9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010aa0:	3b01      	subs	r3, #1
 8010aa2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010aa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010aa6:	009b      	lsls	r3, r3, #2
 8010aa8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010aac:	4413      	add	r3, r2
 8010aae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010ab2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010ab4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d005      	beq.n	8010ac6 <find_volume+0x1a6>
 8010aba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010abc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010abe:	f7ff fed9 	bl	8010874 <check_fs>
 8010ac2:	4603      	mov	r3, r0
 8010ac4:	e000      	b.n	8010ac8 <find_volume+0x1a8>
 8010ac6:	2303      	movs	r3, #3
 8010ac8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010acc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010ad0:	2b01      	cmp	r3, #1
 8010ad2:	d905      	bls.n	8010ae0 <find_volume+0x1c0>
 8010ad4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ad6:	3301      	adds	r3, #1
 8010ad8:	643b      	str	r3, [r7, #64]	; 0x40
 8010ada:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010adc:	2b03      	cmp	r3, #3
 8010ade:	d9e1      	bls.n	8010aa4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010ae0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010ae4:	2b04      	cmp	r3, #4
 8010ae6:	d101      	bne.n	8010aec <find_volume+0x1cc>
 8010ae8:	2301      	movs	r3, #1
 8010aea:	e192      	b.n	8010e12 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010aec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010af0:	2b01      	cmp	r3, #1
 8010af2:	d901      	bls.n	8010af8 <find_volume+0x1d8>
 8010af4:	230d      	movs	r3, #13
 8010af6:	e18c      	b.n	8010e12 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010afa:	3334      	adds	r3, #52	; 0x34
 8010afc:	330b      	adds	r3, #11
 8010afe:	4618      	mov	r0, r3
 8010b00:	f7fe fc36 	bl	800f370 <ld_word>
 8010b04:	4603      	mov	r3, r0
 8010b06:	461a      	mov	r2, r3
 8010b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b0a:	899b      	ldrh	r3, [r3, #12]
 8010b0c:	429a      	cmp	r2, r3
 8010b0e:	d001      	beq.n	8010b14 <find_volume+0x1f4>
 8010b10:	230d      	movs	r3, #13
 8010b12:	e17e      	b.n	8010e12 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b16:	3334      	adds	r3, #52	; 0x34
 8010b18:	3316      	adds	r3, #22
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	f7fe fc28 	bl	800f370 <ld_word>
 8010b20:	4603      	mov	r3, r0
 8010b22:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d106      	bne.n	8010b38 <find_volume+0x218>
 8010b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b2c:	3334      	adds	r3, #52	; 0x34
 8010b2e:	3324      	adds	r3, #36	; 0x24
 8010b30:	4618      	mov	r0, r3
 8010b32:	f7fe fc35 	bl	800f3a0 <ld_dword>
 8010b36:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010b3c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b40:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8010b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b46:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b4a:	789b      	ldrb	r3, [r3, #2]
 8010b4c:	2b01      	cmp	r3, #1
 8010b4e:	d005      	beq.n	8010b5c <find_volume+0x23c>
 8010b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b52:	789b      	ldrb	r3, [r3, #2]
 8010b54:	2b02      	cmp	r3, #2
 8010b56:	d001      	beq.n	8010b5c <find_volume+0x23c>
 8010b58:	230d      	movs	r3, #13
 8010b5a:	e15a      	b.n	8010e12 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5e:	789b      	ldrb	r3, [r3, #2]
 8010b60:	461a      	mov	r2, r3
 8010b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b64:	fb02 f303 	mul.w	r3, r2, r3
 8010b68:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010b70:	b29a      	uxth	r2, r3
 8010b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b74:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b78:	895b      	ldrh	r3, [r3, #10]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d008      	beq.n	8010b90 <find_volume+0x270>
 8010b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b80:	895b      	ldrh	r3, [r3, #10]
 8010b82:	461a      	mov	r2, r3
 8010b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b86:	895b      	ldrh	r3, [r3, #10]
 8010b88:	3b01      	subs	r3, #1
 8010b8a:	4013      	ands	r3, r2
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d001      	beq.n	8010b94 <find_volume+0x274>
 8010b90:	230d      	movs	r3, #13
 8010b92:	e13e      	b.n	8010e12 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b96:	3334      	adds	r3, #52	; 0x34
 8010b98:	3311      	adds	r3, #17
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	f7fe fbe8 	bl	800f370 <ld_word>
 8010ba0:	4603      	mov	r3, r0
 8010ba2:	461a      	mov	r2, r3
 8010ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010baa:	891b      	ldrh	r3, [r3, #8]
 8010bac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010bae:	8992      	ldrh	r2, [r2, #12]
 8010bb0:	0952      	lsrs	r2, r2, #5
 8010bb2:	b292      	uxth	r2, r2
 8010bb4:	fbb3 f1f2 	udiv	r1, r3, r2
 8010bb8:	fb02 f201 	mul.w	r2, r2, r1
 8010bbc:	1a9b      	subs	r3, r3, r2
 8010bbe:	b29b      	uxth	r3, r3
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d001      	beq.n	8010bc8 <find_volume+0x2a8>
 8010bc4:	230d      	movs	r3, #13
 8010bc6:	e124      	b.n	8010e12 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bca:	3334      	adds	r3, #52	; 0x34
 8010bcc:	3313      	adds	r3, #19
 8010bce:	4618      	mov	r0, r3
 8010bd0:	f7fe fbce 	bl	800f370 <ld_word>
 8010bd4:	4603      	mov	r3, r0
 8010bd6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010bd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d106      	bne.n	8010bec <find_volume+0x2cc>
 8010bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be0:	3334      	adds	r3, #52	; 0x34
 8010be2:	3320      	adds	r3, #32
 8010be4:	4618      	mov	r0, r3
 8010be6:	f7fe fbdb 	bl	800f3a0 <ld_dword>
 8010bea:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bee:	3334      	adds	r3, #52	; 0x34
 8010bf0:	330e      	adds	r3, #14
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	f7fe fbbc 	bl	800f370 <ld_word>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010bfc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d104      	bne.n	8010c0c <find_volume+0x2ec>
 8010c02:	230d      	movs	r3, #13
 8010c04:	e105      	b.n	8010e12 <find_volume+0x4f2>
 8010c06:	bf00      	nop
 8010c08:	200021b4 	.word	0x200021b4

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010c0c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010c0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c10:	4413      	add	r3, r2
 8010c12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010c14:	8911      	ldrh	r1, [r2, #8]
 8010c16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010c18:	8992      	ldrh	r2, [r2, #12]
 8010c1a:	0952      	lsrs	r2, r2, #5
 8010c1c:	b292      	uxth	r2, r2
 8010c1e:	fbb1 f2f2 	udiv	r2, r1, r2
 8010c22:	b292      	uxth	r2, r2
 8010c24:	4413      	add	r3, r2
 8010c26:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010c28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c2c:	429a      	cmp	r2, r3
 8010c2e:	d201      	bcs.n	8010c34 <find_volume+0x314>
 8010c30:	230d      	movs	r3, #13
 8010c32:	e0ee      	b.n	8010e12 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010c34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c38:	1ad3      	subs	r3, r2, r3
 8010c3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010c3c:	8952      	ldrh	r2, [r2, #10]
 8010c3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010c42:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d101      	bne.n	8010c4e <find_volume+0x32e>
 8010c4a:	230d      	movs	r3, #13
 8010c4c:	e0e1      	b.n	8010e12 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8010c4e:	2303      	movs	r3, #3
 8010c50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c56:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010c5a:	4293      	cmp	r3, r2
 8010c5c:	d802      	bhi.n	8010c64 <find_volume+0x344>
 8010c5e:	2302      	movs	r3, #2
 8010c60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c66:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010c6a:	4293      	cmp	r3, r2
 8010c6c:	d802      	bhi.n	8010c74 <find_volume+0x354>
 8010c6e:	2301      	movs	r3, #1
 8010c70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c76:	1c9a      	adds	r2, r3, #2
 8010c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c7a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8010c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010c80:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010c82:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c86:	441a      	add	r2, r3
 8010c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c8a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8010c8c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c90:	441a      	add	r2, r3
 8010c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c94:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8010c96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c9a:	2b03      	cmp	r3, #3
 8010c9c:	d11e      	bne.n	8010cdc <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ca0:	3334      	adds	r3, #52	; 0x34
 8010ca2:	332a      	adds	r3, #42	; 0x2a
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	f7fe fb63 	bl	800f370 <ld_word>
 8010caa:	4603      	mov	r3, r0
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d001      	beq.n	8010cb4 <find_volume+0x394>
 8010cb0:	230d      	movs	r3, #13
 8010cb2:	e0ae      	b.n	8010e12 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cb6:	891b      	ldrh	r3, [r3, #8]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d001      	beq.n	8010cc0 <find_volume+0x3a0>
 8010cbc:	230d      	movs	r3, #13
 8010cbe:	e0a8      	b.n	8010e12 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cc2:	3334      	adds	r3, #52	; 0x34
 8010cc4:	332c      	adds	r3, #44	; 0x2c
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7fe fb6a 	bl	800f3a0 <ld_dword>
 8010ccc:	4602      	mov	r2, r0
 8010cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cd0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cd4:	699b      	ldr	r3, [r3, #24]
 8010cd6:	009b      	lsls	r3, r3, #2
 8010cd8:	647b      	str	r3, [r7, #68]	; 0x44
 8010cda:	e01f      	b.n	8010d1c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cde:	891b      	ldrh	r3, [r3, #8]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d101      	bne.n	8010ce8 <find_volume+0x3c8>
 8010ce4:	230d      	movs	r3, #13
 8010ce6:	e094      	b.n	8010e12 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010cee:	441a      	add	r2, r3
 8010cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010cf4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010cf8:	2b02      	cmp	r3, #2
 8010cfa:	d103      	bne.n	8010d04 <find_volume+0x3e4>
 8010cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cfe:	699b      	ldr	r3, [r3, #24]
 8010d00:	005b      	lsls	r3, r3, #1
 8010d02:	e00a      	b.n	8010d1a <find_volume+0x3fa>
 8010d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d06:	699a      	ldr	r2, [r3, #24]
 8010d08:	4613      	mov	r3, r2
 8010d0a:	005b      	lsls	r3, r3, #1
 8010d0c:	4413      	add	r3, r2
 8010d0e:	085a      	lsrs	r2, r3, #1
 8010d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d12:	699b      	ldr	r3, [r3, #24]
 8010d14:	f003 0301 	and.w	r3, r3, #1
 8010d18:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010d1a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1e:	69da      	ldr	r2, [r3, #28]
 8010d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d22:	899b      	ldrh	r3, [r3, #12]
 8010d24:	4619      	mov	r1, r3
 8010d26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010d28:	440b      	add	r3, r1
 8010d2a:	3b01      	subs	r3, #1
 8010d2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010d2e:	8989      	ldrh	r1, [r1, #12]
 8010d30:	fbb3 f3f1 	udiv	r3, r3, r1
 8010d34:	429a      	cmp	r2, r3
 8010d36:	d201      	bcs.n	8010d3c <find_volume+0x41c>
 8010d38:	230d      	movs	r3, #13
 8010d3a:	e06a      	b.n	8010e12 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8010d42:	615a      	str	r2, [r3, #20]
 8010d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d46:	695a      	ldr	r2, [r3, #20]
 8010d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d4a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d4e:	2280      	movs	r2, #128	; 0x80
 8010d50:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010d52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010d56:	2b03      	cmp	r3, #3
 8010d58:	d149      	bne.n	8010dee <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d5c:	3334      	adds	r3, #52	; 0x34
 8010d5e:	3330      	adds	r3, #48	; 0x30
 8010d60:	4618      	mov	r0, r3
 8010d62:	f7fe fb05 	bl	800f370 <ld_word>
 8010d66:	4603      	mov	r3, r0
 8010d68:	2b01      	cmp	r3, #1
 8010d6a:	d140      	bne.n	8010dee <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d6e:	3301      	adds	r3, #1
 8010d70:	4619      	mov	r1, r3
 8010d72:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010d74:	f7fe fdac 	bl	800f8d0 <move_window>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d137      	bne.n	8010dee <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8010d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d80:	2200      	movs	r2, #0
 8010d82:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d86:	3334      	adds	r3, #52	; 0x34
 8010d88:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7fe faef 	bl	800f370 <ld_word>
 8010d92:	4603      	mov	r3, r0
 8010d94:	461a      	mov	r2, r3
 8010d96:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010d9a:	429a      	cmp	r2, r3
 8010d9c:	d127      	bne.n	8010dee <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010da0:	3334      	adds	r3, #52	; 0x34
 8010da2:	4618      	mov	r0, r3
 8010da4:	f7fe fafc 	bl	800f3a0 <ld_dword>
 8010da8:	4603      	mov	r3, r0
 8010daa:	4a1c      	ldr	r2, [pc, #112]	; (8010e1c <find_volume+0x4fc>)
 8010dac:	4293      	cmp	r3, r2
 8010dae:	d11e      	bne.n	8010dee <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010db2:	3334      	adds	r3, #52	; 0x34
 8010db4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010db8:	4618      	mov	r0, r3
 8010dba:	f7fe faf1 	bl	800f3a0 <ld_dword>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	4a17      	ldr	r2, [pc, #92]	; (8010e20 <find_volume+0x500>)
 8010dc2:	4293      	cmp	r3, r2
 8010dc4:	d113      	bne.n	8010dee <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dc8:	3334      	adds	r3, #52	; 0x34
 8010dca:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f7fe fae6 	bl	800f3a0 <ld_dword>
 8010dd4:	4602      	mov	r2, r0
 8010dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dd8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ddc:	3334      	adds	r3, #52	; 0x34
 8010dde:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010de2:	4618      	mov	r0, r3
 8010de4:	f7fe fadc 	bl	800f3a0 <ld_dword>
 8010de8:	4602      	mov	r2, r0
 8010dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dec:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010df0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010df4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010df6:	4b0b      	ldr	r3, [pc, #44]	; (8010e24 <find_volume+0x504>)
 8010df8:	881b      	ldrh	r3, [r3, #0]
 8010dfa:	3301      	adds	r3, #1
 8010dfc:	b29a      	uxth	r2, r3
 8010dfe:	4b09      	ldr	r3, [pc, #36]	; (8010e24 <find_volume+0x504>)
 8010e00:	801a      	strh	r2, [r3, #0]
 8010e02:	4b08      	ldr	r3, [pc, #32]	; (8010e24 <find_volume+0x504>)
 8010e04:	881a      	ldrh	r2, [r3, #0]
 8010e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e08:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010e0a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010e0c:	f7fe fcf8 	bl	800f800 <clear_lock>
#endif
	return FR_OK;
 8010e10:	2300      	movs	r3, #0
}
 8010e12:	4618      	mov	r0, r3
 8010e14:	3758      	adds	r7, #88	; 0x58
 8010e16:	46bd      	mov	sp, r7
 8010e18:	bd80      	pop	{r7, pc}
 8010e1a:	bf00      	nop
 8010e1c:	41615252 	.word	0x41615252
 8010e20:	61417272 	.word	0x61417272
 8010e24:	200021b8 	.word	0x200021b8

08010e28 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	b084      	sub	sp, #16
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	6078      	str	r0, [r7, #4]
 8010e30:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010e32:	2309      	movs	r3, #9
 8010e34:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d01c      	beq.n	8010e76 <validate+0x4e>
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d018      	beq.n	8010e76 <validate+0x4e>
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	781b      	ldrb	r3, [r3, #0]
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d013      	beq.n	8010e76 <validate+0x4e>
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	889a      	ldrh	r2, [r3, #4]
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	88db      	ldrh	r3, [r3, #6]
 8010e58:	429a      	cmp	r2, r3
 8010e5a:	d10c      	bne.n	8010e76 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	785b      	ldrb	r3, [r3, #1]
 8010e62:	4618      	mov	r0, r3
 8010e64:	f7fe f9e6 	bl	800f234 <disk_status>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	f003 0301 	and.w	r3, r3, #1
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d101      	bne.n	8010e76 <validate+0x4e>
			res = FR_OK;
 8010e72:	2300      	movs	r3, #0
 8010e74:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010e76:	7bfb      	ldrb	r3, [r7, #15]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d102      	bne.n	8010e82 <validate+0x5a>
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	e000      	b.n	8010e84 <validate+0x5c>
 8010e82:	2300      	movs	r3, #0
 8010e84:	683a      	ldr	r2, [r7, #0]
 8010e86:	6013      	str	r3, [r2, #0]
	return res;
 8010e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	3710      	adds	r7, #16
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd80      	pop	{r7, pc}
	...

08010e94 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010e94:	b580      	push	{r7, lr}
 8010e96:	b088      	sub	sp, #32
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	60f8      	str	r0, [r7, #12]
 8010e9c:	60b9      	str	r1, [r7, #8]
 8010e9e:	4613      	mov	r3, r2
 8010ea0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010ea2:	68bb      	ldr	r3, [r7, #8]
 8010ea4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010ea6:	f107 0310 	add.w	r3, r7, #16
 8010eaa:	4618      	mov	r0, r3
 8010eac:	f7ff fc9e 	bl	80107ec <get_ldnumber>
 8010eb0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010eb2:	69fb      	ldr	r3, [r7, #28]
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	da01      	bge.n	8010ebc <f_mount+0x28>
 8010eb8:	230b      	movs	r3, #11
 8010eba:	e02b      	b.n	8010f14 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010ebc:	4a17      	ldr	r2, [pc, #92]	; (8010f1c <f_mount+0x88>)
 8010ebe:	69fb      	ldr	r3, [r7, #28]
 8010ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ec4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010ec6:	69bb      	ldr	r3, [r7, #24]
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d005      	beq.n	8010ed8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010ecc:	69b8      	ldr	r0, [r7, #24]
 8010ece:	f7fe fc97 	bl	800f800 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010ed2:	69bb      	ldr	r3, [r7, #24]
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d002      	beq.n	8010ee4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010ee4:	68fa      	ldr	r2, [r7, #12]
 8010ee6:	490d      	ldr	r1, [pc, #52]	; (8010f1c <f_mount+0x88>)
 8010ee8:	69fb      	ldr	r3, [r7, #28]
 8010eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d002      	beq.n	8010efa <f_mount+0x66>
 8010ef4:	79fb      	ldrb	r3, [r7, #7]
 8010ef6:	2b01      	cmp	r3, #1
 8010ef8:	d001      	beq.n	8010efe <f_mount+0x6a>
 8010efa:	2300      	movs	r3, #0
 8010efc:	e00a      	b.n	8010f14 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010efe:	f107 010c 	add.w	r1, r7, #12
 8010f02:	f107 0308 	add.w	r3, r7, #8
 8010f06:	2200      	movs	r2, #0
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f7ff fd09 	bl	8010920 <find_volume>
 8010f0e:	4603      	mov	r3, r0
 8010f10:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f14:	4618      	mov	r0, r3
 8010f16:	3720      	adds	r7, #32
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	bd80      	pop	{r7, pc}
 8010f1c:	200021b4 	.word	0x200021b4

08010f20 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	b098      	sub	sp, #96	; 0x60
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	60f8      	str	r0, [r7, #12]
 8010f28:	60b9      	str	r1, [r7, #8]
 8010f2a:	4613      	mov	r3, r2
 8010f2c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d101      	bne.n	8010f38 <f_open+0x18>
 8010f34:	2309      	movs	r3, #9
 8010f36:	e1bb      	b.n	80112b0 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010f38:	79fb      	ldrb	r3, [r7, #7]
 8010f3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010f3e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010f40:	79fa      	ldrb	r2, [r7, #7]
 8010f42:	f107 0110 	add.w	r1, r7, #16
 8010f46:	f107 0308 	add.w	r3, r7, #8
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f7ff fce8 	bl	8010920 <find_volume>
 8010f50:	4603      	mov	r3, r0
 8010f52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010f56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	f040 819f 	bne.w	801129e <f_open+0x37e>
		dj.obj.fs = fs;
 8010f60:	693b      	ldr	r3, [r7, #16]
 8010f62:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010f64:	68ba      	ldr	r2, [r7, #8]
 8010f66:	f107 0314 	add.w	r3, r7, #20
 8010f6a:	4611      	mov	r1, r2
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	f7ff fbc7 	bl	8010700 <follow_path>
 8010f72:	4603      	mov	r3, r0
 8010f74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010f78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d11a      	bne.n	8010fb6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010f80:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010f84:	b25b      	sxtb	r3, r3
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	da03      	bge.n	8010f92 <f_open+0x72>
				res = FR_INVALID_NAME;
 8010f8a:	2306      	movs	r3, #6
 8010f8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010f90:	e011      	b.n	8010fb6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010f92:	79fb      	ldrb	r3, [r7, #7]
 8010f94:	f023 0301 	bic.w	r3, r3, #1
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	bf14      	ite	ne
 8010f9c:	2301      	movne	r3, #1
 8010f9e:	2300      	moveq	r3, #0
 8010fa0:	b2db      	uxtb	r3, r3
 8010fa2:	461a      	mov	r2, r3
 8010fa4:	f107 0314 	add.w	r3, r7, #20
 8010fa8:	4611      	mov	r1, r2
 8010faa:	4618      	mov	r0, r3
 8010fac:	f7fe fae0 	bl	800f570 <chk_lock>
 8010fb0:	4603      	mov	r3, r0
 8010fb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010fb6:	79fb      	ldrb	r3, [r7, #7]
 8010fb8:	f003 031c 	and.w	r3, r3, #28
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d07f      	beq.n	80110c0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8010fc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d017      	beq.n	8010ff8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010fc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010fcc:	2b04      	cmp	r3, #4
 8010fce:	d10e      	bne.n	8010fee <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010fd0:	f7fe fb2a 	bl	800f628 <enq_lock>
 8010fd4:	4603      	mov	r3, r0
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d006      	beq.n	8010fe8 <f_open+0xc8>
 8010fda:	f107 0314 	add.w	r3, r7, #20
 8010fde:	4618      	mov	r0, r3
 8010fe0:	f7ff fa92 	bl	8010508 <dir_register>
 8010fe4:	4603      	mov	r3, r0
 8010fe6:	e000      	b.n	8010fea <f_open+0xca>
 8010fe8:	2312      	movs	r3, #18
 8010fea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010fee:	79fb      	ldrb	r3, [r7, #7]
 8010ff0:	f043 0308 	orr.w	r3, r3, #8
 8010ff4:	71fb      	strb	r3, [r7, #7]
 8010ff6:	e010      	b.n	801101a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010ff8:	7ebb      	ldrb	r3, [r7, #26]
 8010ffa:	f003 0311 	and.w	r3, r3, #17
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d003      	beq.n	801100a <f_open+0xea>
					res = FR_DENIED;
 8011002:	2307      	movs	r3, #7
 8011004:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011008:	e007      	b.n	801101a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801100a:	79fb      	ldrb	r3, [r7, #7]
 801100c:	f003 0304 	and.w	r3, r3, #4
 8011010:	2b00      	cmp	r3, #0
 8011012:	d002      	beq.n	801101a <f_open+0xfa>
 8011014:	2308      	movs	r3, #8
 8011016:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801101a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801101e:	2b00      	cmp	r3, #0
 8011020:	d168      	bne.n	80110f4 <f_open+0x1d4>
 8011022:	79fb      	ldrb	r3, [r7, #7]
 8011024:	f003 0308 	and.w	r3, r3, #8
 8011028:	2b00      	cmp	r3, #0
 801102a:	d063      	beq.n	80110f4 <f_open+0x1d4>
				dw = GET_FATTIME();
 801102c:	f7fa f8ec 	bl	800b208 <get_fattime>
 8011030:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011034:	330e      	adds	r3, #14
 8011036:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011038:	4618      	mov	r0, r3
 801103a:	f7fe f9ef 	bl	800f41c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801103e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011040:	3316      	adds	r3, #22
 8011042:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011044:	4618      	mov	r0, r3
 8011046:	f7fe f9e9 	bl	800f41c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801104a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801104c:	330b      	adds	r3, #11
 801104e:	2220      	movs	r2, #32
 8011050:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011052:	693b      	ldr	r3, [r7, #16]
 8011054:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011056:	4611      	mov	r1, r2
 8011058:	4618      	mov	r0, r3
 801105a:	f7ff f9c1 	bl	80103e0 <ld_clust>
 801105e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011060:	693b      	ldr	r3, [r7, #16]
 8011062:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011064:	2200      	movs	r2, #0
 8011066:	4618      	mov	r0, r3
 8011068:	f7ff f9d9 	bl	801041e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801106c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801106e:	331c      	adds	r3, #28
 8011070:	2100      	movs	r1, #0
 8011072:	4618      	mov	r0, r3
 8011074:	f7fe f9d2 	bl	800f41c <st_dword>
					fs->wflag = 1;
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	2201      	movs	r2, #1
 801107c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801107e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011080:	2b00      	cmp	r3, #0
 8011082:	d037      	beq.n	80110f4 <f_open+0x1d4>
						dw = fs->winsect;
 8011084:	693b      	ldr	r3, [r7, #16]
 8011086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011088:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801108a:	f107 0314 	add.w	r3, r7, #20
 801108e:	2200      	movs	r2, #0
 8011090:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8011092:	4618      	mov	r0, r3
 8011094:	f7fe fec9 	bl	800fe2a <remove_chain>
 8011098:	4603      	mov	r3, r0
 801109a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 801109e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d126      	bne.n	80110f4 <f_open+0x1d4>
							res = move_window(fs, dw);
 80110a6:	693b      	ldr	r3, [r7, #16]
 80110a8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80110aa:	4618      	mov	r0, r3
 80110ac:	f7fe fc10 	bl	800f8d0 <move_window>
 80110b0:	4603      	mov	r3, r0
 80110b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80110b6:	693b      	ldr	r3, [r7, #16]
 80110b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80110ba:	3a01      	subs	r2, #1
 80110bc:	611a      	str	r2, [r3, #16]
 80110be:	e019      	b.n	80110f4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80110c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d115      	bne.n	80110f4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80110c8:	7ebb      	ldrb	r3, [r7, #26]
 80110ca:	f003 0310 	and.w	r3, r3, #16
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d003      	beq.n	80110da <f_open+0x1ba>
					res = FR_NO_FILE;
 80110d2:	2304      	movs	r3, #4
 80110d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80110d8:	e00c      	b.n	80110f4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80110da:	79fb      	ldrb	r3, [r7, #7]
 80110dc:	f003 0302 	and.w	r3, r3, #2
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d007      	beq.n	80110f4 <f_open+0x1d4>
 80110e4:	7ebb      	ldrb	r3, [r7, #26]
 80110e6:	f003 0301 	and.w	r3, r3, #1
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d002      	beq.n	80110f4 <f_open+0x1d4>
						res = FR_DENIED;
 80110ee:	2307      	movs	r3, #7
 80110f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80110f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d128      	bne.n	801114e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80110fc:	79fb      	ldrb	r3, [r7, #7]
 80110fe:	f003 0308 	and.w	r3, r3, #8
 8011102:	2b00      	cmp	r3, #0
 8011104:	d003      	beq.n	801110e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8011106:	79fb      	ldrb	r3, [r7, #7]
 8011108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801110c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801110e:	693b      	ldr	r3, [r7, #16]
 8011110:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011116:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801111c:	79fb      	ldrb	r3, [r7, #7]
 801111e:	f023 0301 	bic.w	r3, r3, #1
 8011122:	2b00      	cmp	r3, #0
 8011124:	bf14      	ite	ne
 8011126:	2301      	movne	r3, #1
 8011128:	2300      	moveq	r3, #0
 801112a:	b2db      	uxtb	r3, r3
 801112c:	461a      	mov	r2, r3
 801112e:	f107 0314 	add.w	r3, r7, #20
 8011132:	4611      	mov	r1, r2
 8011134:	4618      	mov	r0, r3
 8011136:	f7fe fa99 	bl	800f66c <inc_lock>
 801113a:	4602      	mov	r2, r0
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	691b      	ldr	r3, [r3, #16]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d102      	bne.n	801114e <f_open+0x22e>
 8011148:	2302      	movs	r3, #2
 801114a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801114e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011152:	2b00      	cmp	r3, #0
 8011154:	f040 80a3 	bne.w	801129e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801115c:	4611      	mov	r1, r2
 801115e:	4618      	mov	r0, r3
 8011160:	f7ff f93e 	bl	80103e0 <ld_clust>
 8011164:	4602      	mov	r2, r0
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801116a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801116c:	331c      	adds	r3, #28
 801116e:	4618      	mov	r0, r3
 8011170:	f7fe f916 	bl	800f3a0 <ld_dword>
 8011174:	4602      	mov	r2, r0
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	2200      	movs	r2, #0
 801117e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011180:	693a      	ldr	r2, [r7, #16]
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011186:	693b      	ldr	r3, [r7, #16]
 8011188:	88da      	ldrh	r2, [r3, #6]
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	79fa      	ldrb	r2, [r7, #7]
 8011192:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	2200      	movs	r2, #0
 8011198:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	2200      	movs	r2, #0
 801119e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	2200      	movs	r2, #0
 80111a4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	3330      	adds	r3, #48	; 0x30
 80111aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80111ae:	2100      	movs	r1, #0
 80111b0:	4618      	mov	r0, r3
 80111b2:	f7fe f980 	bl	800f4b6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80111b6:	79fb      	ldrb	r3, [r7, #7]
 80111b8:	f003 0320 	and.w	r3, r3, #32
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d06e      	beq.n	801129e <f_open+0x37e>
 80111c0:	68fb      	ldr	r3, [r7, #12]
 80111c2:	68db      	ldr	r3, [r3, #12]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d06a      	beq.n	801129e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	68da      	ldr	r2, [r3, #12]
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80111d0:	693b      	ldr	r3, [r7, #16]
 80111d2:	895b      	ldrh	r3, [r3, #10]
 80111d4:	461a      	mov	r2, r3
 80111d6:	693b      	ldr	r3, [r7, #16]
 80111d8:	899b      	ldrh	r3, [r3, #12]
 80111da:	fb03 f302 	mul.w	r3, r3, r2
 80111de:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	689b      	ldr	r3, [r3, #8]
 80111e4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	68db      	ldr	r3, [r3, #12]
 80111ea:	657b      	str	r3, [r7, #84]	; 0x54
 80111ec:	e016      	b.n	801121c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80111f2:	4618      	mov	r0, r3
 80111f4:	f7fe fc29 	bl	800fa4a <get_fat>
 80111f8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80111fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80111fc:	2b01      	cmp	r3, #1
 80111fe:	d802      	bhi.n	8011206 <f_open+0x2e6>
 8011200:	2302      	movs	r3, #2
 8011202:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011206:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011208:	f1b3 3fff 	cmp.w	r3, #4294967295
 801120c:	d102      	bne.n	8011214 <f_open+0x2f4>
 801120e:	2301      	movs	r3, #1
 8011210:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011214:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011216:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011218:	1ad3      	subs	r3, r2, r3
 801121a:	657b      	str	r3, [r7, #84]	; 0x54
 801121c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011220:	2b00      	cmp	r3, #0
 8011222:	d103      	bne.n	801122c <f_open+0x30c>
 8011224:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011228:	429a      	cmp	r2, r3
 801122a:	d8e0      	bhi.n	80111ee <f_open+0x2ce>
				}
				fp->clust = clst;
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011230:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011232:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011236:	2b00      	cmp	r3, #0
 8011238:	d131      	bne.n	801129e <f_open+0x37e>
 801123a:	693b      	ldr	r3, [r7, #16]
 801123c:	899b      	ldrh	r3, [r3, #12]
 801123e:	461a      	mov	r2, r3
 8011240:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011242:	fbb3 f1f2 	udiv	r1, r3, r2
 8011246:	fb02 f201 	mul.w	r2, r2, r1
 801124a:	1a9b      	subs	r3, r3, r2
 801124c:	2b00      	cmp	r3, #0
 801124e:	d026      	beq.n	801129e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8011250:	693b      	ldr	r3, [r7, #16]
 8011252:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011254:	4618      	mov	r0, r3
 8011256:	f7fe fbd9 	bl	800fa0c <clust2sect>
 801125a:	6478      	str	r0, [r7, #68]	; 0x44
 801125c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801125e:	2b00      	cmp	r3, #0
 8011260:	d103      	bne.n	801126a <f_open+0x34a>
						res = FR_INT_ERR;
 8011262:	2302      	movs	r3, #2
 8011264:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011268:	e019      	b.n	801129e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801126a:	693b      	ldr	r3, [r7, #16]
 801126c:	899b      	ldrh	r3, [r3, #12]
 801126e:	461a      	mov	r2, r3
 8011270:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011272:	fbb3 f2f2 	udiv	r2, r3, r2
 8011276:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011278:	441a      	add	r2, r3
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801127e:	693b      	ldr	r3, [r7, #16]
 8011280:	7858      	ldrb	r0, [r3, #1]
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	6a1a      	ldr	r2, [r3, #32]
 801128c:	2301      	movs	r3, #1
 801128e:	f7fe f811 	bl	800f2b4 <disk_read>
 8011292:	4603      	mov	r3, r0
 8011294:	2b00      	cmp	r3, #0
 8011296:	d002      	beq.n	801129e <f_open+0x37e>
 8011298:	2301      	movs	r3, #1
 801129a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801129e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d002      	beq.n	80112ac <f_open+0x38c>
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	2200      	movs	r2, #0
 80112aa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80112ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80112b0:	4618      	mov	r0, r3
 80112b2:	3760      	adds	r7, #96	; 0x60
 80112b4:	46bd      	mov	sp, r7
 80112b6:	bd80      	pop	{r7, pc}

080112b8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	b08e      	sub	sp, #56	; 0x38
 80112bc:	af00      	add	r7, sp, #0
 80112be:	60f8      	str	r0, [r7, #12]
 80112c0:	60b9      	str	r1, [r7, #8]
 80112c2:	607a      	str	r2, [r7, #4]
 80112c4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80112c6:	68bb      	ldr	r3, [r7, #8]
 80112c8:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	2200      	movs	r2, #0
 80112ce:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	f107 0214 	add.w	r2, r7, #20
 80112d6:	4611      	mov	r1, r2
 80112d8:	4618      	mov	r0, r3
 80112da:	f7ff fda5 	bl	8010e28 <validate>
 80112de:	4603      	mov	r3, r0
 80112e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80112e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d107      	bne.n	80112fc <f_read+0x44>
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	7d5b      	ldrb	r3, [r3, #21]
 80112f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80112f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d002      	beq.n	8011302 <f_read+0x4a>
 80112fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011300:	e135      	b.n	801156e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	7d1b      	ldrb	r3, [r3, #20]
 8011306:	f003 0301 	and.w	r3, r3, #1
 801130a:	2b00      	cmp	r3, #0
 801130c:	d101      	bne.n	8011312 <f_read+0x5a>
 801130e:	2307      	movs	r3, #7
 8011310:	e12d      	b.n	801156e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	68da      	ldr	r2, [r3, #12]
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	699b      	ldr	r3, [r3, #24]
 801131a:	1ad3      	subs	r3, r2, r3
 801131c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801131e:	687a      	ldr	r2, [r7, #4]
 8011320:	6a3b      	ldr	r3, [r7, #32]
 8011322:	429a      	cmp	r2, r3
 8011324:	f240 811e 	bls.w	8011564 <f_read+0x2ac>
 8011328:	6a3b      	ldr	r3, [r7, #32]
 801132a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801132c:	e11a      	b.n	8011564 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	699b      	ldr	r3, [r3, #24]
 8011332:	697a      	ldr	r2, [r7, #20]
 8011334:	8992      	ldrh	r2, [r2, #12]
 8011336:	fbb3 f1f2 	udiv	r1, r3, r2
 801133a:	fb02 f201 	mul.w	r2, r2, r1
 801133e:	1a9b      	subs	r3, r3, r2
 8011340:	2b00      	cmp	r3, #0
 8011342:	f040 80d5 	bne.w	80114f0 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	699b      	ldr	r3, [r3, #24]
 801134a:	697a      	ldr	r2, [r7, #20]
 801134c:	8992      	ldrh	r2, [r2, #12]
 801134e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011352:	697a      	ldr	r2, [r7, #20]
 8011354:	8952      	ldrh	r2, [r2, #10]
 8011356:	3a01      	subs	r2, #1
 8011358:	4013      	ands	r3, r2
 801135a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d12f      	bne.n	80113c2 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	699b      	ldr	r3, [r3, #24]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d103      	bne.n	8011372 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	689b      	ldr	r3, [r3, #8]
 801136e:	633b      	str	r3, [r7, #48]	; 0x30
 8011370:	e013      	b.n	801139a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011376:	2b00      	cmp	r3, #0
 8011378:	d007      	beq.n	801138a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	699b      	ldr	r3, [r3, #24]
 801137e:	4619      	mov	r1, r3
 8011380:	68f8      	ldr	r0, [r7, #12]
 8011382:	f7fe fe4f 	bl	8010024 <clmt_clust>
 8011386:	6338      	str	r0, [r7, #48]	; 0x30
 8011388:	e007      	b.n	801139a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801138a:	68fa      	ldr	r2, [r7, #12]
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	69db      	ldr	r3, [r3, #28]
 8011390:	4619      	mov	r1, r3
 8011392:	4610      	mov	r0, r2
 8011394:	f7fe fb59 	bl	800fa4a <get_fat>
 8011398:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801139a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801139c:	2b01      	cmp	r3, #1
 801139e:	d804      	bhi.n	80113aa <f_read+0xf2>
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	2202      	movs	r2, #2
 80113a4:	755a      	strb	r2, [r3, #21]
 80113a6:	2302      	movs	r3, #2
 80113a8:	e0e1      	b.n	801156e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80113aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113b0:	d104      	bne.n	80113bc <f_read+0x104>
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	2201      	movs	r2, #1
 80113b6:	755a      	strb	r2, [r3, #21]
 80113b8:	2301      	movs	r3, #1
 80113ba:	e0d8      	b.n	801156e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80113c0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80113c2:	697a      	ldr	r2, [r7, #20]
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	69db      	ldr	r3, [r3, #28]
 80113c8:	4619      	mov	r1, r3
 80113ca:	4610      	mov	r0, r2
 80113cc:	f7fe fb1e 	bl	800fa0c <clust2sect>
 80113d0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80113d2:	69bb      	ldr	r3, [r7, #24]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d104      	bne.n	80113e2 <f_read+0x12a>
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	2202      	movs	r2, #2
 80113dc:	755a      	strb	r2, [r3, #21]
 80113de:	2302      	movs	r3, #2
 80113e0:	e0c5      	b.n	801156e <f_read+0x2b6>
			sect += csect;
 80113e2:	69ba      	ldr	r2, [r7, #24]
 80113e4:	69fb      	ldr	r3, [r7, #28]
 80113e6:	4413      	add	r3, r2
 80113e8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	899b      	ldrh	r3, [r3, #12]
 80113ee:	461a      	mov	r2, r3
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80113f6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80113f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d041      	beq.n	8011482 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80113fe:	69fa      	ldr	r2, [r7, #28]
 8011400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011402:	4413      	add	r3, r2
 8011404:	697a      	ldr	r2, [r7, #20]
 8011406:	8952      	ldrh	r2, [r2, #10]
 8011408:	4293      	cmp	r3, r2
 801140a:	d905      	bls.n	8011418 <f_read+0x160>
					cc = fs->csize - csect;
 801140c:	697b      	ldr	r3, [r7, #20]
 801140e:	895b      	ldrh	r3, [r3, #10]
 8011410:	461a      	mov	r2, r3
 8011412:	69fb      	ldr	r3, [r7, #28]
 8011414:	1ad3      	subs	r3, r2, r3
 8011416:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011418:	697b      	ldr	r3, [r7, #20]
 801141a:	7858      	ldrb	r0, [r3, #1]
 801141c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801141e:	69ba      	ldr	r2, [r7, #24]
 8011420:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011422:	f7fd ff47 	bl	800f2b4 <disk_read>
 8011426:	4603      	mov	r3, r0
 8011428:	2b00      	cmp	r3, #0
 801142a:	d004      	beq.n	8011436 <f_read+0x17e>
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	2201      	movs	r2, #1
 8011430:	755a      	strb	r2, [r3, #21]
 8011432:	2301      	movs	r3, #1
 8011434:	e09b      	b.n	801156e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	7d1b      	ldrb	r3, [r3, #20]
 801143a:	b25b      	sxtb	r3, r3
 801143c:	2b00      	cmp	r3, #0
 801143e:	da18      	bge.n	8011472 <f_read+0x1ba>
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	6a1a      	ldr	r2, [r3, #32]
 8011444:	69bb      	ldr	r3, [r7, #24]
 8011446:	1ad3      	subs	r3, r2, r3
 8011448:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801144a:	429a      	cmp	r2, r3
 801144c:	d911      	bls.n	8011472 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	6a1a      	ldr	r2, [r3, #32]
 8011452:	69bb      	ldr	r3, [r7, #24]
 8011454:	1ad3      	subs	r3, r2, r3
 8011456:	697a      	ldr	r2, [r7, #20]
 8011458:	8992      	ldrh	r2, [r2, #12]
 801145a:	fb02 f303 	mul.w	r3, r2, r3
 801145e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011460:	18d0      	adds	r0, r2, r3
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	899b      	ldrh	r3, [r3, #12]
 801146c:	461a      	mov	r2, r3
 801146e:	f7fe f801 	bl	800f474 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	899b      	ldrh	r3, [r3, #12]
 8011476:	461a      	mov	r2, r3
 8011478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801147a:	fb02 f303 	mul.w	r3, r2, r3
 801147e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011480:	e05c      	b.n	801153c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	6a1b      	ldr	r3, [r3, #32]
 8011486:	69ba      	ldr	r2, [r7, #24]
 8011488:	429a      	cmp	r2, r3
 801148a:	d02e      	beq.n	80114ea <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	7d1b      	ldrb	r3, [r3, #20]
 8011490:	b25b      	sxtb	r3, r3
 8011492:	2b00      	cmp	r3, #0
 8011494:	da18      	bge.n	80114c8 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	7858      	ldrb	r0, [r3, #1]
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	6a1a      	ldr	r2, [r3, #32]
 80114a4:	2301      	movs	r3, #1
 80114a6:	f7fd ff25 	bl	800f2f4 <disk_write>
 80114aa:	4603      	mov	r3, r0
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d004      	beq.n	80114ba <f_read+0x202>
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	2201      	movs	r2, #1
 80114b4:	755a      	strb	r2, [r3, #21]
 80114b6:	2301      	movs	r3, #1
 80114b8:	e059      	b.n	801156e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	7d1b      	ldrb	r3, [r3, #20]
 80114be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80114c2:	b2da      	uxtb	r2, r3
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80114c8:	697b      	ldr	r3, [r7, #20]
 80114ca:	7858      	ldrb	r0, [r3, #1]
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80114d2:	2301      	movs	r3, #1
 80114d4:	69ba      	ldr	r2, [r7, #24]
 80114d6:	f7fd feed 	bl	800f2b4 <disk_read>
 80114da:	4603      	mov	r3, r0
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d004      	beq.n	80114ea <f_read+0x232>
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	2201      	movs	r2, #1
 80114e4:	755a      	strb	r2, [r3, #21]
 80114e6:	2301      	movs	r3, #1
 80114e8:	e041      	b.n	801156e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	69ba      	ldr	r2, [r7, #24]
 80114ee:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80114f0:	697b      	ldr	r3, [r7, #20]
 80114f2:	899b      	ldrh	r3, [r3, #12]
 80114f4:	4618      	mov	r0, r3
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	699b      	ldr	r3, [r3, #24]
 80114fa:	697a      	ldr	r2, [r7, #20]
 80114fc:	8992      	ldrh	r2, [r2, #12]
 80114fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8011502:	fb02 f201 	mul.w	r2, r2, r1
 8011506:	1a9b      	subs	r3, r3, r2
 8011508:	1ac3      	subs	r3, r0, r3
 801150a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801150c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	429a      	cmp	r2, r3
 8011512:	d901      	bls.n	8011518 <f_read+0x260>
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	699b      	ldr	r3, [r3, #24]
 8011522:	697a      	ldr	r2, [r7, #20]
 8011524:	8992      	ldrh	r2, [r2, #12]
 8011526:	fbb3 f0f2 	udiv	r0, r3, r2
 801152a:	fb02 f200 	mul.w	r2, r2, r0
 801152e:	1a9b      	subs	r3, r3, r2
 8011530:	440b      	add	r3, r1
 8011532:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011534:	4619      	mov	r1, r3
 8011536:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011538:	f7fd ff9c 	bl	800f474 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801153c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801153e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011540:	4413      	add	r3, r2
 8011542:	627b      	str	r3, [r7, #36]	; 0x24
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	699a      	ldr	r2, [r3, #24]
 8011548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801154a:	441a      	add	r2, r3
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	619a      	str	r2, [r3, #24]
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	681a      	ldr	r2, [r3, #0]
 8011554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011556:	441a      	add	r2, r3
 8011558:	683b      	ldr	r3, [r7, #0]
 801155a:	601a      	str	r2, [r3, #0]
 801155c:	687a      	ldr	r2, [r7, #4]
 801155e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011560:	1ad3      	subs	r3, r2, r3
 8011562:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	2b00      	cmp	r3, #0
 8011568:	f47f aee1 	bne.w	801132e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801156c:	2300      	movs	r3, #0
}
 801156e:	4618      	mov	r0, r3
 8011570:	3738      	adds	r7, #56	; 0x38
 8011572:	46bd      	mov	sp, r7
 8011574:	bd80      	pop	{r7, pc}

08011576 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011576:	b580      	push	{r7, lr}
 8011578:	b086      	sub	sp, #24
 801157a:	af00      	add	r7, sp, #0
 801157c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	f107 0208 	add.w	r2, r7, #8
 8011584:	4611      	mov	r1, r2
 8011586:	4618      	mov	r0, r3
 8011588:	f7ff fc4e 	bl	8010e28 <validate>
 801158c:	4603      	mov	r3, r0
 801158e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011590:	7dfb      	ldrb	r3, [r7, #23]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d168      	bne.n	8011668 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	7d1b      	ldrb	r3, [r3, #20]
 801159a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d062      	beq.n	8011668 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	7d1b      	ldrb	r3, [r3, #20]
 80115a6:	b25b      	sxtb	r3, r3
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	da15      	bge.n	80115d8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	7858      	ldrb	r0, [r3, #1]
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	6a1a      	ldr	r2, [r3, #32]
 80115ba:	2301      	movs	r3, #1
 80115bc:	f7fd fe9a 	bl	800f2f4 <disk_write>
 80115c0:	4603      	mov	r3, r0
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d001      	beq.n	80115ca <f_sync+0x54>
 80115c6:	2301      	movs	r3, #1
 80115c8:	e04f      	b.n	801166a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	7d1b      	ldrb	r3, [r3, #20]
 80115ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80115d2:	b2da      	uxtb	r2, r3
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80115d8:	f7f9 fe16 	bl	800b208 <get_fattime>
 80115dc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80115de:	68ba      	ldr	r2, [r7, #8]
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115e4:	4619      	mov	r1, r3
 80115e6:	4610      	mov	r0, r2
 80115e8:	f7fe f972 	bl	800f8d0 <move_window>
 80115ec:	4603      	mov	r3, r0
 80115ee:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80115f0:	7dfb      	ldrb	r3, [r7, #23]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d138      	bne.n	8011668 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115fa:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	330b      	adds	r3, #11
 8011600:	781a      	ldrb	r2, [r3, #0]
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	330b      	adds	r3, #11
 8011606:	f042 0220 	orr.w	r2, r2, #32
 801160a:	b2d2      	uxtb	r2, r2
 801160c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	6818      	ldr	r0, [r3, #0]
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	689b      	ldr	r3, [r3, #8]
 8011616:	461a      	mov	r2, r3
 8011618:	68f9      	ldr	r1, [r7, #12]
 801161a:	f7fe ff00 	bl	801041e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	f103 021c 	add.w	r2, r3, #28
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	68db      	ldr	r3, [r3, #12]
 8011628:	4619      	mov	r1, r3
 801162a:	4610      	mov	r0, r2
 801162c:	f7fd fef6 	bl	800f41c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	3316      	adds	r3, #22
 8011634:	6939      	ldr	r1, [r7, #16]
 8011636:	4618      	mov	r0, r3
 8011638:	f7fd fef0 	bl	800f41c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	3312      	adds	r3, #18
 8011640:	2100      	movs	r1, #0
 8011642:	4618      	mov	r0, r3
 8011644:	f7fd fecf 	bl	800f3e6 <st_word>
					fs->wflag = 1;
 8011648:	68bb      	ldr	r3, [r7, #8]
 801164a:	2201      	movs	r2, #1
 801164c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801164e:	68bb      	ldr	r3, [r7, #8]
 8011650:	4618      	mov	r0, r3
 8011652:	f7fe f96b 	bl	800f92c <sync_fs>
 8011656:	4603      	mov	r3, r0
 8011658:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	7d1b      	ldrb	r3, [r3, #20]
 801165e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011662:	b2da      	uxtb	r2, r3
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011668:	7dfb      	ldrb	r3, [r7, #23]
}
 801166a:	4618      	mov	r0, r3
 801166c:	3718      	adds	r7, #24
 801166e:	46bd      	mov	sp, r7
 8011670:	bd80      	pop	{r7, pc}

08011672 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011672:	b580      	push	{r7, lr}
 8011674:	b084      	sub	sp, #16
 8011676:	af00      	add	r7, sp, #0
 8011678:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801167a:	6878      	ldr	r0, [r7, #4]
 801167c:	f7ff ff7b 	bl	8011576 <f_sync>
 8011680:	4603      	mov	r3, r0
 8011682:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011684:	7bfb      	ldrb	r3, [r7, #15]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d118      	bne.n	80116bc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	f107 0208 	add.w	r2, r7, #8
 8011690:	4611      	mov	r1, r2
 8011692:	4618      	mov	r0, r3
 8011694:	f7ff fbc8 	bl	8010e28 <validate>
 8011698:	4603      	mov	r3, r0
 801169a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801169c:	7bfb      	ldrb	r3, [r7, #15]
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d10c      	bne.n	80116bc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	691b      	ldr	r3, [r3, #16]
 80116a6:	4618      	mov	r0, r3
 80116a8:	f7fe f86e 	bl	800f788 <dec_lock>
 80116ac:	4603      	mov	r3, r0
 80116ae:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80116b0:	7bfb      	ldrb	r3, [r7, #15]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d102      	bne.n	80116bc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	2200      	movs	r2, #0
 80116ba:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80116bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80116be:	4618      	mov	r0, r3
 80116c0:	3710      	adds	r7, #16
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd80      	pop	{r7, pc}

080116c6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80116c6:	b580      	push	{r7, lr}
 80116c8:	b090      	sub	sp, #64	; 0x40
 80116ca:	af00      	add	r7, sp, #0
 80116cc:	6078      	str	r0, [r7, #4]
 80116ce:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	f107 0208 	add.w	r2, r7, #8
 80116d6:	4611      	mov	r1, r2
 80116d8:	4618      	mov	r0, r3
 80116da:	f7ff fba5 	bl	8010e28 <validate>
 80116de:	4603      	mov	r3, r0
 80116e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80116e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d103      	bne.n	80116f4 <f_lseek+0x2e>
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	7d5b      	ldrb	r3, [r3, #21]
 80116f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80116f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d002      	beq.n	8011702 <f_lseek+0x3c>
 80116fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011700:	e201      	b.n	8011b06 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011706:	2b00      	cmp	r3, #0
 8011708:	f000 80d9 	beq.w	80118be <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801170c:	683b      	ldr	r3, [r7, #0]
 801170e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011712:	d15a      	bne.n	80117ca <f_lseek+0x104>
			tbl = fp->cltbl;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011718:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801171c:	1d1a      	adds	r2, r3, #4
 801171e:	627a      	str	r2, [r7, #36]	; 0x24
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	617b      	str	r3, [r7, #20]
 8011724:	2302      	movs	r3, #2
 8011726:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	689b      	ldr	r3, [r3, #8]
 801172c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 801172e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011730:	2b00      	cmp	r3, #0
 8011732:	d03a      	beq.n	80117aa <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011736:	613b      	str	r3, [r7, #16]
 8011738:	2300      	movs	r3, #0
 801173a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801173c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801173e:	3302      	adds	r3, #2
 8011740:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011744:	60fb      	str	r3, [r7, #12]
 8011746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011748:	3301      	adds	r3, #1
 801174a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011750:	4618      	mov	r0, r3
 8011752:	f7fe f97a 	bl	800fa4a <get_fat>
 8011756:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801175a:	2b01      	cmp	r3, #1
 801175c:	d804      	bhi.n	8011768 <f_lseek+0xa2>
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2202      	movs	r2, #2
 8011762:	755a      	strb	r2, [r3, #21]
 8011764:	2302      	movs	r3, #2
 8011766:	e1ce      	b.n	8011b06 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801176a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801176e:	d104      	bne.n	801177a <f_lseek+0xb4>
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	2201      	movs	r2, #1
 8011774:	755a      	strb	r2, [r3, #21]
 8011776:	2301      	movs	r3, #1
 8011778:	e1c5      	b.n	8011b06 <f_lseek+0x440>
					} while (cl == pcl + 1);
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	3301      	adds	r3, #1
 801177e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011780:	429a      	cmp	r2, r3
 8011782:	d0de      	beq.n	8011742 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011784:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011786:	697b      	ldr	r3, [r7, #20]
 8011788:	429a      	cmp	r2, r3
 801178a:	d809      	bhi.n	80117a0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801178e:	1d1a      	adds	r2, r3, #4
 8011790:	627a      	str	r2, [r7, #36]	; 0x24
 8011792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011794:	601a      	str	r2, [r3, #0]
 8011796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011798:	1d1a      	adds	r2, r3, #4
 801179a:	627a      	str	r2, [r7, #36]	; 0x24
 801179c:	693a      	ldr	r2, [r7, #16]
 801179e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80117a0:	68bb      	ldr	r3, [r7, #8]
 80117a2:	699b      	ldr	r3, [r3, #24]
 80117a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80117a6:	429a      	cmp	r2, r3
 80117a8:	d3c4      	bcc.n	8011734 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80117b0:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80117b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80117b4:	697b      	ldr	r3, [r7, #20]
 80117b6:	429a      	cmp	r2, r3
 80117b8:	d803      	bhi.n	80117c2 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80117ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117bc:	2200      	movs	r2, #0
 80117be:	601a      	str	r2, [r3, #0]
 80117c0:	e19f      	b.n	8011b02 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80117c2:	2311      	movs	r3, #17
 80117c4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80117c8:	e19b      	b.n	8011b02 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	68db      	ldr	r3, [r3, #12]
 80117ce:	683a      	ldr	r2, [r7, #0]
 80117d0:	429a      	cmp	r2, r3
 80117d2:	d902      	bls.n	80117da <f_lseek+0x114>
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	68db      	ldr	r3, [r3, #12]
 80117d8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	683a      	ldr	r2, [r7, #0]
 80117de:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80117e0:	683b      	ldr	r3, [r7, #0]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	f000 818d 	beq.w	8011b02 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80117e8:	683b      	ldr	r3, [r7, #0]
 80117ea:	3b01      	subs	r3, #1
 80117ec:	4619      	mov	r1, r3
 80117ee:	6878      	ldr	r0, [r7, #4]
 80117f0:	f7fe fc18 	bl	8010024 <clmt_clust>
 80117f4:	4602      	mov	r2, r0
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80117fa:	68ba      	ldr	r2, [r7, #8]
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	69db      	ldr	r3, [r3, #28]
 8011800:	4619      	mov	r1, r3
 8011802:	4610      	mov	r0, r2
 8011804:	f7fe f902 	bl	800fa0c <clust2sect>
 8011808:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801180a:	69bb      	ldr	r3, [r7, #24]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d104      	bne.n	801181a <f_lseek+0x154>
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	2202      	movs	r2, #2
 8011814:	755a      	strb	r2, [r3, #21]
 8011816:	2302      	movs	r3, #2
 8011818:	e175      	b.n	8011b06 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	3b01      	subs	r3, #1
 801181e:	68ba      	ldr	r2, [r7, #8]
 8011820:	8992      	ldrh	r2, [r2, #12]
 8011822:	fbb3 f3f2 	udiv	r3, r3, r2
 8011826:	68ba      	ldr	r2, [r7, #8]
 8011828:	8952      	ldrh	r2, [r2, #10]
 801182a:	3a01      	subs	r2, #1
 801182c:	4013      	ands	r3, r2
 801182e:	69ba      	ldr	r2, [r7, #24]
 8011830:	4413      	add	r3, r2
 8011832:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	699b      	ldr	r3, [r3, #24]
 8011838:	68ba      	ldr	r2, [r7, #8]
 801183a:	8992      	ldrh	r2, [r2, #12]
 801183c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011840:	fb02 f201 	mul.w	r2, r2, r1
 8011844:	1a9b      	subs	r3, r3, r2
 8011846:	2b00      	cmp	r3, #0
 8011848:	f000 815b 	beq.w	8011b02 <f_lseek+0x43c>
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6a1b      	ldr	r3, [r3, #32]
 8011850:	69ba      	ldr	r2, [r7, #24]
 8011852:	429a      	cmp	r2, r3
 8011854:	f000 8155 	beq.w	8011b02 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	7d1b      	ldrb	r3, [r3, #20]
 801185c:	b25b      	sxtb	r3, r3
 801185e:	2b00      	cmp	r3, #0
 8011860:	da18      	bge.n	8011894 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011862:	68bb      	ldr	r3, [r7, #8]
 8011864:	7858      	ldrb	r0, [r3, #1]
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	6a1a      	ldr	r2, [r3, #32]
 8011870:	2301      	movs	r3, #1
 8011872:	f7fd fd3f 	bl	800f2f4 <disk_write>
 8011876:	4603      	mov	r3, r0
 8011878:	2b00      	cmp	r3, #0
 801187a:	d004      	beq.n	8011886 <f_lseek+0x1c0>
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	2201      	movs	r2, #1
 8011880:	755a      	strb	r2, [r3, #21]
 8011882:	2301      	movs	r3, #1
 8011884:	e13f      	b.n	8011b06 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	7d1b      	ldrb	r3, [r3, #20]
 801188a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801188e:	b2da      	uxtb	r2, r3
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011894:	68bb      	ldr	r3, [r7, #8]
 8011896:	7858      	ldrb	r0, [r3, #1]
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801189e:	2301      	movs	r3, #1
 80118a0:	69ba      	ldr	r2, [r7, #24]
 80118a2:	f7fd fd07 	bl	800f2b4 <disk_read>
 80118a6:	4603      	mov	r3, r0
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d004      	beq.n	80118b6 <f_lseek+0x1f0>
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	2201      	movs	r2, #1
 80118b0:	755a      	strb	r2, [r3, #21]
 80118b2:	2301      	movs	r3, #1
 80118b4:	e127      	b.n	8011b06 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	69ba      	ldr	r2, [r7, #24]
 80118ba:	621a      	str	r2, [r3, #32]
 80118bc:	e121      	b.n	8011b02 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	68db      	ldr	r3, [r3, #12]
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d908      	bls.n	80118da <f_lseek+0x214>
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	7d1b      	ldrb	r3, [r3, #20]
 80118cc:	f003 0302 	and.w	r3, r3, #2
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d102      	bne.n	80118da <f_lseek+0x214>
			ofs = fp->obj.objsize;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	68db      	ldr	r3, [r3, #12]
 80118d8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	699b      	ldr	r3, [r3, #24]
 80118de:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80118e0:	2300      	movs	r3, #0
 80118e2:	637b      	str	r3, [r7, #52]	; 0x34
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80118e8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	f000 80b5 	beq.w	8011a5c <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	895b      	ldrh	r3, [r3, #10]
 80118f6:	461a      	mov	r2, r3
 80118f8:	68bb      	ldr	r3, [r7, #8]
 80118fa:	899b      	ldrh	r3, [r3, #12]
 80118fc:	fb03 f302 	mul.w	r3, r3, r2
 8011900:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011902:	6a3b      	ldr	r3, [r7, #32]
 8011904:	2b00      	cmp	r3, #0
 8011906:	d01b      	beq.n	8011940 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011908:	683b      	ldr	r3, [r7, #0]
 801190a:	1e5a      	subs	r2, r3, #1
 801190c:	69fb      	ldr	r3, [r7, #28]
 801190e:	fbb2 f2f3 	udiv	r2, r2, r3
 8011912:	6a3b      	ldr	r3, [r7, #32]
 8011914:	1e59      	subs	r1, r3, #1
 8011916:	69fb      	ldr	r3, [r7, #28]
 8011918:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801191c:	429a      	cmp	r2, r3
 801191e:	d30f      	bcc.n	8011940 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011920:	6a3b      	ldr	r3, [r7, #32]
 8011922:	1e5a      	subs	r2, r3, #1
 8011924:	69fb      	ldr	r3, [r7, #28]
 8011926:	425b      	negs	r3, r3
 8011928:	401a      	ands	r2, r3
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	699b      	ldr	r3, [r3, #24]
 8011932:	683a      	ldr	r2, [r7, #0]
 8011934:	1ad3      	subs	r3, r2, r3
 8011936:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	69db      	ldr	r3, [r3, #28]
 801193c:	63bb      	str	r3, [r7, #56]	; 0x38
 801193e:	e022      	b.n	8011986 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	689b      	ldr	r3, [r3, #8]
 8011944:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011948:	2b00      	cmp	r3, #0
 801194a:	d119      	bne.n	8011980 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2100      	movs	r1, #0
 8011950:	4618      	mov	r0, r3
 8011952:	f7fe facf 	bl	800fef4 <create_chain>
 8011956:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801195a:	2b01      	cmp	r3, #1
 801195c:	d104      	bne.n	8011968 <f_lseek+0x2a2>
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	2202      	movs	r2, #2
 8011962:	755a      	strb	r2, [r3, #21]
 8011964:	2302      	movs	r3, #2
 8011966:	e0ce      	b.n	8011b06 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801196a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801196e:	d104      	bne.n	801197a <f_lseek+0x2b4>
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	2201      	movs	r2, #1
 8011974:	755a      	strb	r2, [r3, #21]
 8011976:	2301      	movs	r3, #1
 8011978:	e0c5      	b.n	8011b06 <f_lseek+0x440>
					fp->obj.sclust = clst;
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801197e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011984:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011988:	2b00      	cmp	r3, #0
 801198a:	d067      	beq.n	8011a5c <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 801198c:	e03a      	b.n	8011a04 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 801198e:	683a      	ldr	r2, [r7, #0]
 8011990:	69fb      	ldr	r3, [r7, #28]
 8011992:	1ad3      	subs	r3, r2, r3
 8011994:	603b      	str	r3, [r7, #0]
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	699a      	ldr	r2, [r3, #24]
 801199a:	69fb      	ldr	r3, [r7, #28]
 801199c:	441a      	add	r2, r3
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	7d1b      	ldrb	r3, [r3, #20]
 80119a6:	f003 0302 	and.w	r3, r3, #2
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d00b      	beq.n	80119c6 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80119b2:	4618      	mov	r0, r3
 80119b4:	f7fe fa9e 	bl	800fef4 <create_chain>
 80119b8:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80119ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d108      	bne.n	80119d2 <f_lseek+0x30c>
							ofs = 0; break;
 80119c0:	2300      	movs	r3, #0
 80119c2:	603b      	str	r3, [r7, #0]
 80119c4:	e022      	b.n	8011a0c <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80119ca:	4618      	mov	r0, r3
 80119cc:	f7fe f83d 	bl	800fa4a <get_fat>
 80119d0:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80119d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119d8:	d104      	bne.n	80119e4 <f_lseek+0x31e>
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	2201      	movs	r2, #1
 80119de:	755a      	strb	r2, [r3, #21]
 80119e0:	2301      	movs	r3, #1
 80119e2:	e090      	b.n	8011b06 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80119e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119e6:	2b01      	cmp	r3, #1
 80119e8:	d904      	bls.n	80119f4 <f_lseek+0x32e>
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	699b      	ldr	r3, [r3, #24]
 80119ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80119f0:	429a      	cmp	r2, r3
 80119f2:	d304      	bcc.n	80119fe <f_lseek+0x338>
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2202      	movs	r2, #2
 80119f8:	755a      	strb	r2, [r3, #21]
 80119fa:	2302      	movs	r3, #2
 80119fc:	e083      	b.n	8011b06 <f_lseek+0x440>
					fp->clust = clst;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011a02:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011a04:	683a      	ldr	r2, [r7, #0]
 8011a06:	69fb      	ldr	r3, [r7, #28]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d8c0      	bhi.n	801198e <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	699a      	ldr	r2, [r3, #24]
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	441a      	add	r2, r3
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011a18:	68bb      	ldr	r3, [r7, #8]
 8011a1a:	899b      	ldrh	r3, [r3, #12]
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a24:	fb02 f201 	mul.w	r2, r2, r1
 8011a28:	1a9b      	subs	r3, r3, r2
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d016      	beq.n	8011a5c <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011a2e:	68bb      	ldr	r3, [r7, #8]
 8011a30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011a32:	4618      	mov	r0, r3
 8011a34:	f7fd ffea 	bl	800fa0c <clust2sect>
 8011a38:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d104      	bne.n	8011a4a <f_lseek+0x384>
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2202      	movs	r2, #2
 8011a44:	755a      	strb	r2, [r3, #21]
 8011a46:	2302      	movs	r3, #2
 8011a48:	e05d      	b.n	8011b06 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8011a4a:	68bb      	ldr	r3, [r7, #8]
 8011a4c:	899b      	ldrh	r3, [r3, #12]
 8011a4e:	461a      	mov	r2, r3
 8011a50:	683b      	ldr	r3, [r7, #0]
 8011a52:	fbb3 f3f2 	udiv	r3, r3, r2
 8011a56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a58:	4413      	add	r3, r2
 8011a5a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	699a      	ldr	r2, [r3, #24]
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	68db      	ldr	r3, [r3, #12]
 8011a64:	429a      	cmp	r2, r3
 8011a66:	d90a      	bls.n	8011a7e <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	699a      	ldr	r2, [r3, #24]
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	7d1b      	ldrb	r3, [r3, #20]
 8011a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a78:	b2da      	uxtb	r2, r3
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	699b      	ldr	r3, [r3, #24]
 8011a82:	68ba      	ldr	r2, [r7, #8]
 8011a84:	8992      	ldrh	r2, [r2, #12]
 8011a86:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a8a:	fb02 f201 	mul.w	r2, r2, r1
 8011a8e:	1a9b      	subs	r3, r3, r2
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d036      	beq.n	8011b02 <f_lseek+0x43c>
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	6a1b      	ldr	r3, [r3, #32]
 8011a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011a9a:	429a      	cmp	r2, r3
 8011a9c:	d031      	beq.n	8011b02 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	7d1b      	ldrb	r3, [r3, #20]
 8011aa2:	b25b      	sxtb	r3, r3
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	da18      	bge.n	8011ada <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	7858      	ldrb	r0, [r3, #1]
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	6a1a      	ldr	r2, [r3, #32]
 8011ab6:	2301      	movs	r3, #1
 8011ab8:	f7fd fc1c 	bl	800f2f4 <disk_write>
 8011abc:	4603      	mov	r3, r0
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d004      	beq.n	8011acc <f_lseek+0x406>
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2201      	movs	r2, #1
 8011ac6:	755a      	strb	r2, [r3, #21]
 8011ac8:	2301      	movs	r3, #1
 8011aca:	e01c      	b.n	8011b06 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	7d1b      	ldrb	r3, [r3, #20]
 8011ad0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ad4:	b2da      	uxtb	r2, r3
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011ada:	68bb      	ldr	r3, [r7, #8]
 8011adc:	7858      	ldrb	r0, [r3, #1]
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011ae8:	f7fd fbe4 	bl	800f2b4 <disk_read>
 8011aec:	4603      	mov	r3, r0
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d004      	beq.n	8011afc <f_lseek+0x436>
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2201      	movs	r2, #1
 8011af6:	755a      	strb	r2, [r3, #21]
 8011af8:	2301      	movs	r3, #1
 8011afa:	e004      	b.n	8011b06 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b00:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011b02:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011b06:	4618      	mov	r0, r3
 8011b08:	3740      	adds	r7, #64	; 0x40
 8011b0a:	46bd      	mov	sp, r7
 8011b0c:	bd80      	pop	{r7, pc}
	...

08011b10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011b10:	b480      	push	{r7}
 8011b12:	b087      	sub	sp, #28
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	60f8      	str	r0, [r7, #12]
 8011b18:	60b9      	str	r1, [r7, #8]
 8011b1a:	4613      	mov	r3, r2
 8011b1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011b1e:	2301      	movs	r3, #1
 8011b20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011b22:	2300      	movs	r3, #0
 8011b24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011b26:	4b1f      	ldr	r3, [pc, #124]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b28:	7a5b      	ldrb	r3, [r3, #9]
 8011b2a:	b2db      	uxtb	r3, r3
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d131      	bne.n	8011b94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011b30:	4b1c      	ldr	r3, [pc, #112]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b32:	7a5b      	ldrb	r3, [r3, #9]
 8011b34:	b2db      	uxtb	r3, r3
 8011b36:	461a      	mov	r2, r3
 8011b38:	4b1a      	ldr	r3, [pc, #104]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b3a:	2100      	movs	r1, #0
 8011b3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011b3e:	4b19      	ldr	r3, [pc, #100]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b40:	7a5b      	ldrb	r3, [r3, #9]
 8011b42:	b2db      	uxtb	r3, r3
 8011b44:	4a17      	ldr	r2, [pc, #92]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b46:	009b      	lsls	r3, r3, #2
 8011b48:	4413      	add	r3, r2
 8011b4a:	68fa      	ldr	r2, [r7, #12]
 8011b4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011b4e:	4b15      	ldr	r3, [pc, #84]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b50:	7a5b      	ldrb	r3, [r3, #9]
 8011b52:	b2db      	uxtb	r3, r3
 8011b54:	461a      	mov	r2, r3
 8011b56:	4b13      	ldr	r3, [pc, #76]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b58:	4413      	add	r3, r2
 8011b5a:	79fa      	ldrb	r2, [r7, #7]
 8011b5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011b5e:	4b11      	ldr	r3, [pc, #68]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b60:	7a5b      	ldrb	r3, [r3, #9]
 8011b62:	b2db      	uxtb	r3, r3
 8011b64:	1c5a      	adds	r2, r3, #1
 8011b66:	b2d1      	uxtb	r1, r2
 8011b68:	4a0e      	ldr	r2, [pc, #56]	; (8011ba4 <FATFS_LinkDriverEx+0x94>)
 8011b6a:	7251      	strb	r1, [r2, #9]
 8011b6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011b6e:	7dbb      	ldrb	r3, [r7, #22]
 8011b70:	3330      	adds	r3, #48	; 0x30
 8011b72:	b2da      	uxtb	r2, r3
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011b78:	68bb      	ldr	r3, [r7, #8]
 8011b7a:	3301      	adds	r3, #1
 8011b7c:	223a      	movs	r2, #58	; 0x3a
 8011b7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011b80:	68bb      	ldr	r3, [r7, #8]
 8011b82:	3302      	adds	r3, #2
 8011b84:	222f      	movs	r2, #47	; 0x2f
 8011b86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011b88:	68bb      	ldr	r3, [r7, #8]
 8011b8a:	3303      	adds	r3, #3
 8011b8c:	2200      	movs	r2, #0
 8011b8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011b90:	2300      	movs	r3, #0
 8011b92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b96:	4618      	mov	r0, r3
 8011b98:	371c      	adds	r7, #28
 8011b9a:	46bd      	mov	sp, r7
 8011b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba0:	4770      	bx	lr
 8011ba2:	bf00      	nop
 8011ba4:	200021dc 	.word	0x200021dc

08011ba8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	b082      	sub	sp, #8
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
 8011bb0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	6839      	ldr	r1, [r7, #0]
 8011bb6:	6878      	ldr	r0, [r7, #4]
 8011bb8:	f7ff ffaa 	bl	8011b10 <FATFS_LinkDriverEx>
 8011bbc:	4603      	mov	r3, r0
}
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	3708      	adds	r7, #8
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}

08011bc6 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8011bc6:	b480      	push	{r7}
 8011bc8:	b083      	sub	sp, #12
 8011bca:	af00      	add	r7, sp, #0
 8011bcc:	4603      	mov	r3, r0
 8011bce:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8011bd0:	88fb      	ldrh	r3, [r7, #6]
 8011bd2:	021b      	lsls	r3, r3, #8
 8011bd4:	b21a      	sxth	r2, r3
 8011bd6:	88fb      	ldrh	r3, [r7, #6]
 8011bd8:	0a1b      	lsrs	r3, r3, #8
 8011bda:	b29b      	uxth	r3, r3
 8011bdc:	b21b      	sxth	r3, r3
 8011bde:	4313      	orrs	r3, r2
 8011be0:	b21b      	sxth	r3, r3
 8011be2:	b29b      	uxth	r3, r3
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	370c      	adds	r7, #12
 8011be8:	46bd      	mov	sp, r7
 8011bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bee:	4770      	bx	lr

08011bf0 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8011bf0:	b480      	push	{r7}
 8011bf2:	b083      	sub	sp, #12
 8011bf4:	af00      	add	r7, sp, #0
 8011bf6:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	061a      	lsls	r2, r3, #24
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	021b      	lsls	r3, r3, #8
 8011c00:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8011c04:	431a      	orrs	r2, r3
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	0a1b      	lsrs	r3, r3, #8
 8011c0a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011c0e:	431a      	orrs	r2, r3
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	0e1b      	lsrs	r3, r3, #24
 8011c14:	4313      	orrs	r3, r2
}
 8011c16:	4618      	mov	r0, r3
 8011c18:	370c      	adds	r7, #12
 8011c1a:	46bd      	mov	sp, r7
 8011c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c20:	4770      	bx	lr

08011c22 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8011c22:	b580      	push	{r7, lr}
 8011c24:	b082      	sub	sp, #8
 8011c26:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8011c28:	2300      	movs	r3, #0
 8011c2a:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 8011c2c:	f000 f8d8 	bl	8011de0 <mem_init>
  memp_init();
 8011c30:	f000 fbea 	bl	8012408 <memp_init>
  pbuf_init();
  netif_init();
 8011c34:	f000 fca2 	bl	801257c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8011c38:	f007 feba 	bl	80199b0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8011c3c:	f001 fda6 	bl	801378c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8011c40:	f007 fe2c 	bl	801989c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8011c44:	bf00      	nop
 8011c46:	3708      	adds	r7, #8
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	bd80      	pop	{r7, pc}

08011c4c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011c4c:	b480      	push	{r7}
 8011c4e:	b083      	sub	sp, #12
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	4603      	mov	r3, r0
 8011c54:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8011c56:	4b05      	ldr	r3, [pc, #20]	; (8011c6c <ptr_to_mem+0x20>)
 8011c58:	681a      	ldr	r2, [r3, #0]
 8011c5a:	88fb      	ldrh	r3, [r7, #6]
 8011c5c:	4413      	add	r3, r2
}
 8011c5e:	4618      	mov	r0, r3
 8011c60:	370c      	adds	r7, #12
 8011c62:	46bd      	mov	sp, r7
 8011c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c68:	4770      	bx	lr
 8011c6a:	bf00      	nop
 8011c6c:	200021e8 	.word	0x200021e8

08011c70 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011c70:	b480      	push	{r7}
 8011c72:	b083      	sub	sp, #12
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8011c78:	4b05      	ldr	r3, [pc, #20]	; (8011c90 <mem_to_ptr+0x20>)
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	687a      	ldr	r2, [r7, #4]
 8011c7e:	1ad3      	subs	r3, r2, r3
 8011c80:	b29b      	uxth	r3, r3
}
 8011c82:	4618      	mov	r0, r3
 8011c84:	370c      	adds	r7, #12
 8011c86:	46bd      	mov	sp, r7
 8011c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c8c:	4770      	bx	lr
 8011c8e:	bf00      	nop
 8011c90:	200021e8 	.word	0x200021e8

08011c94 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011c94:	b590      	push	{r4, r7, lr}
 8011c96:	b085      	sub	sp, #20
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011c9c:	4b47      	ldr	r3, [pc, #284]	; (8011dbc <plug_holes+0x128>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	687a      	ldr	r2, [r7, #4]
 8011ca2:	429a      	cmp	r2, r3
 8011ca4:	d206      	bcs.n	8011cb4 <plug_holes+0x20>
 8011ca6:	4b46      	ldr	r3, [pc, #280]	; (8011dc0 <plug_holes+0x12c>)
 8011ca8:	f240 12df 	movw	r2, #479	; 0x1df
 8011cac:	4945      	ldr	r1, [pc, #276]	; (8011dc4 <plug_holes+0x130>)
 8011cae:	4846      	ldr	r0, [pc, #280]	; (8011dc8 <plug_holes+0x134>)
 8011cb0:	f00a ff0c 	bl	801cacc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011cb4:	4b45      	ldr	r3, [pc, #276]	; (8011dcc <plug_holes+0x138>)
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	687a      	ldr	r2, [r7, #4]
 8011cba:	429a      	cmp	r2, r3
 8011cbc:	d306      	bcc.n	8011ccc <plug_holes+0x38>
 8011cbe:	4b40      	ldr	r3, [pc, #256]	; (8011dc0 <plug_holes+0x12c>)
 8011cc0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011cc4:	4942      	ldr	r1, [pc, #264]	; (8011dd0 <plug_holes+0x13c>)
 8011cc6:	4840      	ldr	r0, [pc, #256]	; (8011dc8 <plug_holes+0x134>)
 8011cc8:	f00a ff00 	bl	801cacc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	791b      	ldrb	r3, [r3, #4]
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d006      	beq.n	8011ce2 <plug_holes+0x4e>
 8011cd4:	4b3a      	ldr	r3, [pc, #232]	; (8011dc0 <plug_holes+0x12c>)
 8011cd6:	f240 12e1 	movw	r2, #481	; 0x1e1
 8011cda:	493e      	ldr	r1, [pc, #248]	; (8011dd4 <plug_holes+0x140>)
 8011cdc:	483a      	ldr	r0, [pc, #232]	; (8011dc8 <plug_holes+0x134>)
 8011cde:	f00a fef5 	bl	801cacc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	881b      	ldrh	r3, [r3, #0]
 8011ce6:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011cea:	4293      	cmp	r3, r2
 8011cec:	d906      	bls.n	8011cfc <plug_holes+0x68>
 8011cee:	4b34      	ldr	r3, [pc, #208]	; (8011dc0 <plug_holes+0x12c>)
 8011cf0:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8011cf4:	4938      	ldr	r1, [pc, #224]	; (8011dd8 <plug_holes+0x144>)
 8011cf6:	4834      	ldr	r0, [pc, #208]	; (8011dc8 <plug_holes+0x134>)
 8011cf8:	f00a fee8 	bl	801cacc <iprintf>

  nmem = ptr_to_mem(mem->next);
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	881b      	ldrh	r3, [r3, #0]
 8011d00:	4618      	mov	r0, r3
 8011d02:	f7ff ffa3 	bl	8011c4c <ptr_to_mem>
 8011d06:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8011d08:	687a      	ldr	r2, [r7, #4]
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	429a      	cmp	r2, r3
 8011d0e:	d025      	beq.n	8011d5c <plug_holes+0xc8>
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	791b      	ldrb	r3, [r3, #4]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d121      	bne.n	8011d5c <plug_holes+0xc8>
 8011d18:	4b2c      	ldr	r3, [pc, #176]	; (8011dcc <plug_holes+0x138>)
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	68fa      	ldr	r2, [r7, #12]
 8011d1e:	429a      	cmp	r2, r3
 8011d20:	d01c      	beq.n	8011d5c <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8011d22:	4b2e      	ldr	r3, [pc, #184]	; (8011ddc <plug_holes+0x148>)
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	68fa      	ldr	r2, [r7, #12]
 8011d28:	429a      	cmp	r2, r3
 8011d2a:	d102      	bne.n	8011d32 <plug_holes+0x9e>
      lfree = mem;
 8011d2c:	4a2b      	ldr	r2, [pc, #172]	; (8011ddc <plug_holes+0x148>)
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	881a      	ldrh	r2, [r3, #0]
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	881b      	ldrh	r3, [r3, #0]
 8011d3e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011d42:	4293      	cmp	r3, r2
 8011d44:	d00a      	beq.n	8011d5c <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	881b      	ldrh	r3, [r3, #0]
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7ff ff7e 	bl	8011c4c <ptr_to_mem>
 8011d50:	4604      	mov	r4, r0
 8011d52:	6878      	ldr	r0, [r7, #4]
 8011d54:	f7ff ff8c 	bl	8011c70 <mem_to_ptr>
 8011d58:	4603      	mov	r3, r0
 8011d5a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	885b      	ldrh	r3, [r3, #2]
 8011d60:	4618      	mov	r0, r3
 8011d62:	f7ff ff73 	bl	8011c4c <ptr_to_mem>
 8011d66:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011d68:	68ba      	ldr	r2, [r7, #8]
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	429a      	cmp	r2, r3
 8011d6e:	d020      	beq.n	8011db2 <plug_holes+0x11e>
 8011d70:	68bb      	ldr	r3, [r7, #8]
 8011d72:	791b      	ldrb	r3, [r3, #4]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d11c      	bne.n	8011db2 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011d78:	4b18      	ldr	r3, [pc, #96]	; (8011ddc <plug_holes+0x148>)
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	687a      	ldr	r2, [r7, #4]
 8011d7e:	429a      	cmp	r2, r3
 8011d80:	d102      	bne.n	8011d88 <plug_holes+0xf4>
      lfree = pmem;
 8011d82:	4a16      	ldr	r2, [pc, #88]	; (8011ddc <plug_holes+0x148>)
 8011d84:	68bb      	ldr	r3, [r7, #8]
 8011d86:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	881a      	ldrh	r2, [r3, #0]
 8011d8c:	68bb      	ldr	r3, [r7, #8]
 8011d8e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	881b      	ldrh	r3, [r3, #0]
 8011d94:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011d98:	4293      	cmp	r3, r2
 8011d9a:	d00a      	beq.n	8011db2 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	881b      	ldrh	r3, [r3, #0]
 8011da0:	4618      	mov	r0, r3
 8011da2:	f7ff ff53 	bl	8011c4c <ptr_to_mem>
 8011da6:	4604      	mov	r4, r0
 8011da8:	68b8      	ldr	r0, [r7, #8]
 8011daa:	f7ff ff61 	bl	8011c70 <mem_to_ptr>
 8011dae:	4603      	mov	r3, r0
 8011db0:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8011db2:	bf00      	nop
 8011db4:	3714      	adds	r7, #20
 8011db6:	46bd      	mov	sp, r7
 8011db8:	bd90      	pop	{r4, r7, pc}
 8011dba:	bf00      	nop
 8011dbc:	200021e8 	.word	0x200021e8
 8011dc0:	0801e350 	.word	0x0801e350
 8011dc4:	0801e380 	.word	0x0801e380
 8011dc8:	0801e398 	.word	0x0801e398
 8011dcc:	200021ec 	.word	0x200021ec
 8011dd0:	0801e3c0 	.word	0x0801e3c0
 8011dd4:	0801e3dc 	.word	0x0801e3dc
 8011dd8:	0801e3f8 	.word	0x0801e3f8
 8011ddc:	200021f0 	.word	0x200021f0

08011de0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b082      	sub	sp, #8
 8011de4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8011de6:	4b18      	ldr	r3, [pc, #96]	; (8011e48 <mem_init+0x68>)
 8011de8:	3303      	adds	r3, #3
 8011dea:	f023 0303 	bic.w	r3, r3, #3
 8011dee:	461a      	mov	r2, r3
 8011df0:	4b16      	ldr	r3, [pc, #88]	; (8011e4c <mem_init+0x6c>)
 8011df2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8011df4:	4b15      	ldr	r3, [pc, #84]	; (8011e4c <mem_init+0x6c>)
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011e00:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	2200      	movs	r2, #0
 8011e06:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8011e0e:	f644 30c8 	movw	r0, #19400	; 0x4bc8
 8011e12:	f7ff ff1b 	bl	8011c4c <ptr_to_mem>
 8011e16:	4603      	mov	r3, r0
 8011e18:	4a0d      	ldr	r2, [pc, #52]	; (8011e50 <mem_init+0x70>)
 8011e1a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8011e1c:	4b0c      	ldr	r3, [pc, #48]	; (8011e50 <mem_init+0x70>)
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	2201      	movs	r2, #1
 8011e22:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8011e24:	4b0a      	ldr	r3, [pc, #40]	; (8011e50 <mem_init+0x70>)
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011e2c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8011e2e:	4b08      	ldr	r3, [pc, #32]	; (8011e50 <mem_init+0x70>)
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011e36:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8011e38:	4b04      	ldr	r3, [pc, #16]	; (8011e4c <mem_init+0x6c>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	4a05      	ldr	r2, [pc, #20]	; (8011e54 <mem_init+0x74>)
 8011e3e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8011e40:	bf00      	nop
 8011e42:	3708      	adds	r7, #8
 8011e44:	46bd      	mov	sp, r7
 8011e46:	bd80      	pop	{r7, pc}
 8011e48:	20010574 	.word	0x20010574
 8011e4c:	200021e8 	.word	0x200021e8
 8011e50:	200021ec 	.word	0x200021ec
 8011e54:	200021f0 	.word	0x200021f0

08011e58 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8011e58:	b580      	push	{r7, lr}
 8011e5a:	b086      	sub	sp, #24
 8011e5c:	af00      	add	r7, sp, #0
 8011e5e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8011e60:	6878      	ldr	r0, [r7, #4]
 8011e62:	f7ff ff05 	bl	8011c70 <mem_to_ptr>
 8011e66:	4603      	mov	r3, r0
 8011e68:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	881b      	ldrh	r3, [r3, #0]
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f7ff feec 	bl	8011c4c <ptr_to_mem>
 8011e74:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	885b      	ldrh	r3, [r3, #2]
 8011e7a:	4618      	mov	r0, r3
 8011e7c:	f7ff fee6 	bl	8011c4c <ptr_to_mem>
 8011e80:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	881b      	ldrh	r3, [r3, #0]
 8011e86:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011e8a:	4293      	cmp	r3, r2
 8011e8c:	d819      	bhi.n	8011ec2 <mem_link_valid+0x6a>
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	885b      	ldrh	r3, [r3, #2]
 8011e92:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011e96:	4293      	cmp	r3, r2
 8011e98:	d813      	bhi.n	8011ec2 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011e9e:	8afa      	ldrh	r2, [r7, #22]
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	d004      	beq.n	8011eae <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	881b      	ldrh	r3, [r3, #0]
 8011ea8:	8afa      	ldrh	r2, [r7, #22]
 8011eaa:	429a      	cmp	r2, r3
 8011eac:	d109      	bne.n	8011ec2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011eae:	4b08      	ldr	r3, [pc, #32]	; (8011ed0 <mem_link_valid+0x78>)
 8011eb0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011eb2:	693a      	ldr	r2, [r7, #16]
 8011eb4:	429a      	cmp	r2, r3
 8011eb6:	d006      	beq.n	8011ec6 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011eb8:	693b      	ldr	r3, [r7, #16]
 8011eba:	885b      	ldrh	r3, [r3, #2]
 8011ebc:	8afa      	ldrh	r2, [r7, #22]
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d001      	beq.n	8011ec6 <mem_link_valid+0x6e>
    return 0;
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	e000      	b.n	8011ec8 <mem_link_valid+0x70>
  }
  return 1;
 8011ec6:	2301      	movs	r3, #1
}
 8011ec8:	4618      	mov	r0, r3
 8011eca:	3718      	adds	r7, #24
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	bd80      	pop	{r7, pc}
 8011ed0:	200021ec 	.word	0x200021ec

08011ed4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011ed4:	b580      	push	{r7, lr}
 8011ed6:	b084      	sub	sp, #16
 8011ed8:	af00      	add	r7, sp, #0
 8011eda:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d04c      	beq.n	8011f7c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	f003 0303 	and.w	r3, r3, #3
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d007      	beq.n	8011efc <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8011eec:	4b25      	ldr	r3, [pc, #148]	; (8011f84 <mem_free+0xb0>)
 8011eee:	f240 2273 	movw	r2, #627	; 0x273
 8011ef2:	4925      	ldr	r1, [pc, #148]	; (8011f88 <mem_free+0xb4>)
 8011ef4:	4825      	ldr	r0, [pc, #148]	; (8011f8c <mem_free+0xb8>)
 8011ef6:	f00a fde9 	bl	801cacc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8011efa:	e040      	b.n	8011f7e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	3b08      	subs	r3, #8
 8011f00:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8011f02:	4b23      	ldr	r3, [pc, #140]	; (8011f90 <mem_free+0xbc>)
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	68fa      	ldr	r2, [r7, #12]
 8011f08:	429a      	cmp	r2, r3
 8011f0a:	d306      	bcc.n	8011f1a <mem_free+0x46>
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	f103 020c 	add.w	r2, r3, #12
 8011f12:	4b20      	ldr	r3, [pc, #128]	; (8011f94 <mem_free+0xc0>)
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	429a      	cmp	r2, r3
 8011f18:	d907      	bls.n	8011f2a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011f1a:	4b1a      	ldr	r3, [pc, #104]	; (8011f84 <mem_free+0xb0>)
 8011f1c:	f240 227f 	movw	r2, #639	; 0x27f
 8011f20:	491d      	ldr	r1, [pc, #116]	; (8011f98 <mem_free+0xc4>)
 8011f22:	481a      	ldr	r0, [pc, #104]	; (8011f8c <mem_free+0xb8>)
 8011f24:	f00a fdd2 	bl	801cacc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8011f28:	e029      	b.n	8011f7e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	791b      	ldrb	r3, [r3, #4]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d107      	bne.n	8011f42 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011f32:	4b14      	ldr	r3, [pc, #80]	; (8011f84 <mem_free+0xb0>)
 8011f34:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8011f38:	4918      	ldr	r1, [pc, #96]	; (8011f9c <mem_free+0xc8>)
 8011f3a:	4814      	ldr	r0, [pc, #80]	; (8011f8c <mem_free+0xb8>)
 8011f3c:	f00a fdc6 	bl	801cacc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8011f40:	e01d      	b.n	8011f7e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 8011f42:	68f8      	ldr	r0, [r7, #12]
 8011f44:	f7ff ff88 	bl	8011e58 <mem_link_valid>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d107      	bne.n	8011f5e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8011f4e:	4b0d      	ldr	r3, [pc, #52]	; (8011f84 <mem_free+0xb0>)
 8011f50:	f240 2295 	movw	r2, #661	; 0x295
 8011f54:	4912      	ldr	r1, [pc, #72]	; (8011fa0 <mem_free+0xcc>)
 8011f56:	480d      	ldr	r0, [pc, #52]	; (8011f8c <mem_free+0xb8>)
 8011f58:	f00a fdb8 	bl	801cacc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8011f5c:	e00f      	b.n	8011f7e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	2200      	movs	r2, #0
 8011f62:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011f64:	4b0f      	ldr	r3, [pc, #60]	; (8011fa4 <mem_free+0xd0>)
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	68fa      	ldr	r2, [r7, #12]
 8011f6a:	429a      	cmp	r2, r3
 8011f6c:	d202      	bcs.n	8011f74 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8011f6e:	4a0d      	ldr	r2, [pc, #52]	; (8011fa4 <mem_free+0xd0>)
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011f74:	68f8      	ldr	r0, [r7, #12]
 8011f76:	f7ff fe8d 	bl	8011c94 <plug_holes>
 8011f7a:	e000      	b.n	8011f7e <mem_free+0xaa>
    return;
 8011f7c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8011f7e:	3710      	adds	r7, #16
 8011f80:	46bd      	mov	sp, r7
 8011f82:	bd80      	pop	{r7, pc}
 8011f84:	0801e350 	.word	0x0801e350
 8011f88:	0801e424 	.word	0x0801e424
 8011f8c:	0801e398 	.word	0x0801e398
 8011f90:	200021e8 	.word	0x200021e8
 8011f94:	200021ec 	.word	0x200021ec
 8011f98:	0801e448 	.word	0x0801e448
 8011f9c:	0801e464 	.word	0x0801e464
 8011fa0:	0801e48c 	.word	0x0801e48c
 8011fa4:	200021f0 	.word	0x200021f0

08011fa8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b088      	sub	sp, #32
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
 8011fb0:	460b      	mov	r3, r1
 8011fb2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011fb4:	887b      	ldrh	r3, [r7, #2]
 8011fb6:	3303      	adds	r3, #3
 8011fb8:	b29b      	uxth	r3, r3
 8011fba:	f023 0303 	bic.w	r3, r3, #3
 8011fbe:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011fc0:	8bfb      	ldrh	r3, [r7, #30]
 8011fc2:	2b0b      	cmp	r3, #11
 8011fc4:	d801      	bhi.n	8011fca <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011fc6:	230c      	movs	r3, #12
 8011fc8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011fca:	8bfb      	ldrh	r3, [r7, #30]
 8011fcc:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8011fd0:	4293      	cmp	r3, r2
 8011fd2:	d803      	bhi.n	8011fdc <mem_trim+0x34>
 8011fd4:	8bfa      	ldrh	r2, [r7, #30]
 8011fd6:	887b      	ldrh	r3, [r7, #2]
 8011fd8:	429a      	cmp	r2, r3
 8011fda:	d201      	bcs.n	8011fe0 <mem_trim+0x38>
    return NULL;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	e0d0      	b.n	8012182 <mem_trim+0x1da>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011fe0:	4b6a      	ldr	r3, [pc, #424]	; (801218c <mem_trim+0x1e4>)
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	687a      	ldr	r2, [r7, #4]
 8011fe6:	429a      	cmp	r2, r3
 8011fe8:	d304      	bcc.n	8011ff4 <mem_trim+0x4c>
 8011fea:	4b69      	ldr	r3, [pc, #420]	; (8012190 <mem_trim+0x1e8>)
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	687a      	ldr	r2, [r7, #4]
 8011ff0:	429a      	cmp	r2, r3
 8011ff2:	d306      	bcc.n	8012002 <mem_trim+0x5a>
 8011ff4:	4b67      	ldr	r3, [pc, #412]	; (8012194 <mem_trim+0x1ec>)
 8011ff6:	f240 22d1 	movw	r2, #721	; 0x2d1
 8011ffa:	4967      	ldr	r1, [pc, #412]	; (8012198 <mem_trim+0x1f0>)
 8011ffc:	4867      	ldr	r0, [pc, #412]	; (801219c <mem_trim+0x1f4>)
 8011ffe:	f00a fd65 	bl	801cacc <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8012002:	4b62      	ldr	r3, [pc, #392]	; (801218c <mem_trim+0x1e4>)
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	687a      	ldr	r2, [r7, #4]
 8012008:	429a      	cmp	r2, r3
 801200a:	d304      	bcc.n	8012016 <mem_trim+0x6e>
 801200c:	4b60      	ldr	r3, [pc, #384]	; (8012190 <mem_trim+0x1e8>)
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	687a      	ldr	r2, [r7, #4]
 8012012:	429a      	cmp	r2, r3
 8012014:	d301      	bcc.n	801201a <mem_trim+0x72>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	e0b3      	b.n	8012182 <mem_trim+0x1da>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	3b08      	subs	r3, #8
 801201e:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8012020:	69b8      	ldr	r0, [r7, #24]
 8012022:	f7ff fe25 	bl	8011c70 <mem_to_ptr>
 8012026:	4603      	mov	r3, r0
 8012028:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801202a:	69bb      	ldr	r3, [r7, #24]
 801202c:	881a      	ldrh	r2, [r3, #0]
 801202e:	8afb      	ldrh	r3, [r7, #22]
 8012030:	1ad3      	subs	r3, r2, r3
 8012032:	b29b      	uxth	r3, r3
 8012034:	3b08      	subs	r3, #8
 8012036:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8012038:	8bfa      	ldrh	r2, [r7, #30]
 801203a:	8abb      	ldrh	r3, [r7, #20]
 801203c:	429a      	cmp	r2, r3
 801203e:	d906      	bls.n	801204e <mem_trim+0xa6>
 8012040:	4b54      	ldr	r3, [pc, #336]	; (8012194 <mem_trim+0x1ec>)
 8012042:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8012046:	4956      	ldr	r1, [pc, #344]	; (80121a0 <mem_trim+0x1f8>)
 8012048:	4854      	ldr	r0, [pc, #336]	; (801219c <mem_trim+0x1f4>)
 801204a:	f00a fd3f 	bl	801cacc <iprintf>
  if (newsize > size) {
 801204e:	8bfa      	ldrh	r2, [r7, #30]
 8012050:	8abb      	ldrh	r3, [r7, #20]
 8012052:	429a      	cmp	r2, r3
 8012054:	d901      	bls.n	801205a <mem_trim+0xb2>
    /* not supported */
    return NULL;
 8012056:	2300      	movs	r3, #0
 8012058:	e093      	b.n	8012182 <mem_trim+0x1da>
  }
  if (newsize == size) {
 801205a:	8bfa      	ldrh	r2, [r7, #30]
 801205c:	8abb      	ldrh	r3, [r7, #20]
 801205e:	429a      	cmp	r2, r3
 8012060:	d101      	bne.n	8012066 <mem_trim+0xbe>
    /* No change in size, simply return */
    return rmem;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	e08d      	b.n	8012182 <mem_trim+0x1da>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 8012066:	69bb      	ldr	r3, [r7, #24]
 8012068:	881b      	ldrh	r3, [r3, #0]
 801206a:	4618      	mov	r0, r3
 801206c:	f7ff fdee 	bl	8011c4c <ptr_to_mem>
 8012070:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	791b      	ldrb	r3, [r3, #4]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d141      	bne.n	80120fe <mem_trim+0x156>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801207a:	69bb      	ldr	r3, [r7, #24]
 801207c:	881b      	ldrh	r3, [r3, #0]
 801207e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8012082:	4293      	cmp	r3, r2
 8012084:	d106      	bne.n	8012094 <mem_trim+0xec>
 8012086:	4b43      	ldr	r3, [pc, #268]	; (8012194 <mem_trim+0x1ec>)
 8012088:	f240 22f5 	movw	r2, #757	; 0x2f5
 801208c:	4945      	ldr	r1, [pc, #276]	; (80121a4 <mem_trim+0x1fc>)
 801208e:	4843      	ldr	r0, [pc, #268]	; (801219c <mem_trim+0x1f4>)
 8012090:	f00a fd1c 	bl	801cacc <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	881b      	ldrh	r3, [r3, #0]
 8012098:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801209a:	8afa      	ldrh	r2, [r7, #22]
 801209c:	8bfb      	ldrh	r3, [r7, #30]
 801209e:	4413      	add	r3, r2
 80120a0:	b29b      	uxth	r3, r3
 80120a2:	3308      	adds	r3, #8
 80120a4:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80120a6:	4b40      	ldr	r3, [pc, #256]	; (80121a8 <mem_trim+0x200>)
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	693a      	ldr	r2, [r7, #16]
 80120ac:	429a      	cmp	r2, r3
 80120ae:	d106      	bne.n	80120be <mem_trim+0x116>
      lfree = ptr_to_mem(ptr2);
 80120b0:	89fb      	ldrh	r3, [r7, #14]
 80120b2:	4618      	mov	r0, r3
 80120b4:	f7ff fdca 	bl	8011c4c <ptr_to_mem>
 80120b8:	4603      	mov	r3, r0
 80120ba:	4a3b      	ldr	r2, [pc, #236]	; (80121a8 <mem_trim+0x200>)
 80120bc:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80120be:	89fb      	ldrh	r3, [r7, #14]
 80120c0:	4618      	mov	r0, r3
 80120c2:	f7ff fdc3 	bl	8011c4c <ptr_to_mem>
 80120c6:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80120c8:	693b      	ldr	r3, [r7, #16]
 80120ca:	2200      	movs	r2, #0
 80120cc:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80120ce:	693b      	ldr	r3, [r7, #16]
 80120d0:	89ba      	ldrh	r2, [r7, #12]
 80120d2:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80120d4:	693b      	ldr	r3, [r7, #16]
 80120d6:	8afa      	ldrh	r2, [r7, #22]
 80120d8:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80120da:	69bb      	ldr	r3, [r7, #24]
 80120dc:	89fa      	ldrh	r2, [r7, #14]
 80120de:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80120e0:	693b      	ldr	r3, [r7, #16]
 80120e2:	881b      	ldrh	r3, [r3, #0]
 80120e4:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 80120e8:	4293      	cmp	r3, r2
 80120ea:	d049      	beq.n	8012180 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80120ec:	693b      	ldr	r3, [r7, #16]
 80120ee:	881b      	ldrh	r3, [r3, #0]
 80120f0:	4618      	mov	r0, r3
 80120f2:	f7ff fdab 	bl	8011c4c <ptr_to_mem>
 80120f6:	4602      	mov	r2, r0
 80120f8:	89fb      	ldrh	r3, [r7, #14]
 80120fa:	8053      	strh	r3, [r2, #2]
 80120fc:	e040      	b.n	8012180 <mem_trim+0x1d8>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80120fe:	8bfb      	ldrh	r3, [r7, #30]
 8012100:	f103 0214 	add.w	r2, r3, #20
 8012104:	8abb      	ldrh	r3, [r7, #20]
 8012106:	429a      	cmp	r2, r3
 8012108:	d83a      	bhi.n	8012180 <mem_trim+0x1d8>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801210a:	8afa      	ldrh	r2, [r7, #22]
 801210c:	8bfb      	ldrh	r3, [r7, #30]
 801210e:	4413      	add	r3, r2
 8012110:	b29b      	uxth	r3, r3
 8012112:	3308      	adds	r3, #8
 8012114:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012116:	69bb      	ldr	r3, [r7, #24]
 8012118:	881b      	ldrh	r3, [r3, #0]
 801211a:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 801211e:	4293      	cmp	r3, r2
 8012120:	d106      	bne.n	8012130 <mem_trim+0x188>
 8012122:	4b1c      	ldr	r3, [pc, #112]	; (8012194 <mem_trim+0x1ec>)
 8012124:	f240 3216 	movw	r2, #790	; 0x316
 8012128:	491e      	ldr	r1, [pc, #120]	; (80121a4 <mem_trim+0x1fc>)
 801212a:	481c      	ldr	r0, [pc, #112]	; (801219c <mem_trim+0x1f4>)
 801212c:	f00a fcce 	bl	801cacc <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012130:	89fb      	ldrh	r3, [r7, #14]
 8012132:	4618      	mov	r0, r3
 8012134:	f7ff fd8a 	bl	8011c4c <ptr_to_mem>
 8012138:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 801213a:	4b1b      	ldr	r3, [pc, #108]	; (80121a8 <mem_trim+0x200>)
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	693a      	ldr	r2, [r7, #16]
 8012140:	429a      	cmp	r2, r3
 8012142:	d202      	bcs.n	801214a <mem_trim+0x1a2>
      lfree = mem2;
 8012144:	4a18      	ldr	r2, [pc, #96]	; (80121a8 <mem_trim+0x200>)
 8012146:	693b      	ldr	r3, [r7, #16]
 8012148:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801214a:	693b      	ldr	r3, [r7, #16]
 801214c:	2200      	movs	r2, #0
 801214e:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8012150:	69bb      	ldr	r3, [r7, #24]
 8012152:	881a      	ldrh	r2, [r3, #0]
 8012154:	693b      	ldr	r3, [r7, #16]
 8012156:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8012158:	693b      	ldr	r3, [r7, #16]
 801215a:	8afa      	ldrh	r2, [r7, #22]
 801215c:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801215e:	69bb      	ldr	r3, [r7, #24]
 8012160:	89fa      	ldrh	r2, [r7, #14]
 8012162:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012164:	693b      	ldr	r3, [r7, #16]
 8012166:	881b      	ldrh	r3, [r3, #0]
 8012168:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 801216c:	4293      	cmp	r3, r2
 801216e:	d007      	beq.n	8012180 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012170:	693b      	ldr	r3, [r7, #16]
 8012172:	881b      	ldrh	r3, [r3, #0]
 8012174:	4618      	mov	r0, r3
 8012176:	f7ff fd69 	bl	8011c4c <ptr_to_mem>
 801217a:	4602      	mov	r2, r0
 801217c:	89fb      	ldrh	r3, [r7, #14]
 801217e:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8012180:	687b      	ldr	r3, [r7, #4]
}
 8012182:	4618      	mov	r0, r3
 8012184:	3720      	adds	r7, #32
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}
 801218a:	bf00      	nop
 801218c:	200021e8 	.word	0x200021e8
 8012190:	200021ec 	.word	0x200021ec
 8012194:	0801e350 	.word	0x0801e350
 8012198:	0801e4c0 	.word	0x0801e4c0
 801219c:	0801e398 	.word	0x0801e398
 80121a0:	0801e4d8 	.word	0x0801e4d8
 80121a4:	0801e4f8 	.word	0x0801e4f8
 80121a8:	200021f0 	.word	0x200021f0

080121ac <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b088      	sub	sp, #32
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	4603      	mov	r3, r0
 80121b4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80121b6:	88fb      	ldrh	r3, [r7, #6]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d101      	bne.n	80121c0 <mem_malloc+0x14>
    return NULL;
 80121bc:	2300      	movs	r3, #0
 80121be:	e0dd      	b.n	801237c <mem_malloc+0x1d0>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80121c0:	88fb      	ldrh	r3, [r7, #6]
 80121c2:	3303      	adds	r3, #3
 80121c4:	b29b      	uxth	r3, r3
 80121c6:	f023 0303 	bic.w	r3, r3, #3
 80121ca:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80121cc:	8bbb      	ldrh	r3, [r7, #28]
 80121ce:	2b0b      	cmp	r3, #11
 80121d0:	d801      	bhi.n	80121d6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80121d2:	230c      	movs	r3, #12
 80121d4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80121d6:	8bbb      	ldrh	r3, [r7, #28]
 80121d8:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 80121dc:	4293      	cmp	r3, r2
 80121de:	d803      	bhi.n	80121e8 <mem_malloc+0x3c>
 80121e0:	8bba      	ldrh	r2, [r7, #28]
 80121e2:	88fb      	ldrh	r3, [r7, #6]
 80121e4:	429a      	cmp	r2, r3
 80121e6:	d201      	bcs.n	80121ec <mem_malloc+0x40>
    return NULL;
 80121e8:	2300      	movs	r3, #0
 80121ea:	e0c7      	b.n	801237c <mem_malloc+0x1d0>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80121ec:	4b65      	ldr	r3, [pc, #404]	; (8012384 <mem_malloc+0x1d8>)
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	4618      	mov	r0, r3
 80121f2:	f7ff fd3d 	bl	8011c70 <mem_to_ptr>
 80121f6:	4603      	mov	r3, r0
 80121f8:	83fb      	strh	r3, [r7, #30]
 80121fa:	e0b6      	b.n	801236a <mem_malloc+0x1be>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80121fc:	8bfb      	ldrh	r3, [r7, #30]
 80121fe:	4618      	mov	r0, r3
 8012200:	f7ff fd24 	bl	8011c4c <ptr_to_mem>
 8012204:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8012206:	697b      	ldr	r3, [r7, #20]
 8012208:	791b      	ldrb	r3, [r3, #4]
 801220a:	2b00      	cmp	r3, #0
 801220c:	f040 80a6 	bne.w	801235c <mem_malloc+0x1b0>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012210:	697b      	ldr	r3, [r7, #20]
 8012212:	881b      	ldrh	r3, [r3, #0]
 8012214:	461a      	mov	r2, r3
 8012216:	8bfb      	ldrh	r3, [r7, #30]
 8012218:	1ad3      	subs	r3, r2, r3
 801221a:	f1a3 0208 	sub.w	r2, r3, #8
 801221e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012220:	429a      	cmp	r2, r3
 8012222:	f0c0 809b 	bcc.w	801235c <mem_malloc+0x1b0>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8012226:	697b      	ldr	r3, [r7, #20]
 8012228:	881b      	ldrh	r3, [r3, #0]
 801222a:	461a      	mov	r2, r3
 801222c:	8bfb      	ldrh	r3, [r7, #30]
 801222e:	1ad3      	subs	r3, r2, r3
 8012230:	f1a3 0208 	sub.w	r2, r3, #8
 8012234:	8bbb      	ldrh	r3, [r7, #28]
 8012236:	3314      	adds	r3, #20
 8012238:	429a      	cmp	r2, r3
 801223a:	d335      	bcc.n	80122a8 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801223c:	8bfa      	ldrh	r2, [r7, #30]
 801223e:	8bbb      	ldrh	r3, [r7, #28]
 8012240:	4413      	add	r3, r2
 8012242:	b29b      	uxth	r3, r3
 8012244:	3308      	adds	r3, #8
 8012246:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012248:	8a7b      	ldrh	r3, [r7, #18]
 801224a:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 801224e:	4293      	cmp	r3, r2
 8012250:	d106      	bne.n	8012260 <mem_malloc+0xb4>
 8012252:	4b4d      	ldr	r3, [pc, #308]	; (8012388 <mem_malloc+0x1dc>)
 8012254:	f240 3287 	movw	r2, #903	; 0x387
 8012258:	494c      	ldr	r1, [pc, #304]	; (801238c <mem_malloc+0x1e0>)
 801225a:	484d      	ldr	r0, [pc, #308]	; (8012390 <mem_malloc+0x1e4>)
 801225c:	f00a fc36 	bl	801cacc <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8012260:	8a7b      	ldrh	r3, [r7, #18]
 8012262:	4618      	mov	r0, r3
 8012264:	f7ff fcf2 	bl	8011c4c <ptr_to_mem>
 8012268:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	2200      	movs	r2, #0
 801226e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8012270:	697b      	ldr	r3, [r7, #20]
 8012272:	881a      	ldrh	r2, [r3, #0]
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	8bfa      	ldrh	r2, [r7, #30]
 801227c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801227e:	697b      	ldr	r3, [r7, #20]
 8012280:	8a7a      	ldrh	r2, [r7, #18]
 8012282:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012284:	697b      	ldr	r3, [r7, #20]
 8012286:	2201      	movs	r2, #1
 8012288:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	881b      	ldrh	r3, [r3, #0]
 801228e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 8012292:	4293      	cmp	r3, r2
 8012294:	d00b      	beq.n	80122ae <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	881b      	ldrh	r3, [r3, #0]
 801229a:	4618      	mov	r0, r3
 801229c:	f7ff fcd6 	bl	8011c4c <ptr_to_mem>
 80122a0:	4602      	mov	r2, r0
 80122a2:	8a7b      	ldrh	r3, [r7, #18]
 80122a4:	8053      	strh	r3, [r2, #2]
 80122a6:	e002      	b.n	80122ae <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80122a8:	697b      	ldr	r3, [r7, #20]
 80122aa:	2201      	movs	r2, #1
 80122ac:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80122ae:	4b35      	ldr	r3, [pc, #212]	; (8012384 <mem_malloc+0x1d8>)
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	697a      	ldr	r2, [r7, #20]
 80122b4:	429a      	cmp	r2, r3
 80122b6:	d127      	bne.n	8012308 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80122b8:	4b32      	ldr	r3, [pc, #200]	; (8012384 <mem_malloc+0x1d8>)
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80122be:	e005      	b.n	80122cc <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80122c0:	69bb      	ldr	r3, [r7, #24]
 80122c2:	881b      	ldrh	r3, [r3, #0]
 80122c4:	4618      	mov	r0, r3
 80122c6:	f7ff fcc1 	bl	8011c4c <ptr_to_mem>
 80122ca:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80122cc:	69bb      	ldr	r3, [r7, #24]
 80122ce:	791b      	ldrb	r3, [r3, #4]
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d004      	beq.n	80122de <mem_malloc+0x132>
 80122d4:	4b2f      	ldr	r3, [pc, #188]	; (8012394 <mem_malloc+0x1e8>)
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	69ba      	ldr	r2, [r7, #24]
 80122da:	429a      	cmp	r2, r3
 80122dc:	d1f0      	bne.n	80122c0 <mem_malloc+0x114>
          }
          lfree = cur;
 80122de:	4a29      	ldr	r2, [pc, #164]	; (8012384 <mem_malloc+0x1d8>)
 80122e0:	69bb      	ldr	r3, [r7, #24]
 80122e2:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80122e4:	4b27      	ldr	r3, [pc, #156]	; (8012384 <mem_malloc+0x1d8>)
 80122e6:	681a      	ldr	r2, [r3, #0]
 80122e8:	4b2a      	ldr	r3, [pc, #168]	; (8012394 <mem_malloc+0x1e8>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	429a      	cmp	r2, r3
 80122ee:	d00b      	beq.n	8012308 <mem_malloc+0x15c>
 80122f0:	4b24      	ldr	r3, [pc, #144]	; (8012384 <mem_malloc+0x1d8>)
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	791b      	ldrb	r3, [r3, #4]
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d006      	beq.n	8012308 <mem_malloc+0x15c>
 80122fa:	4b23      	ldr	r3, [pc, #140]	; (8012388 <mem_malloc+0x1dc>)
 80122fc:	f240 32b5 	movw	r2, #949	; 0x3b5
 8012300:	4925      	ldr	r1, [pc, #148]	; (8012398 <mem_malloc+0x1ec>)
 8012302:	4823      	ldr	r0, [pc, #140]	; (8012390 <mem_malloc+0x1e4>)
 8012304:	f00a fbe2 	bl	801cacc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012308:	8bba      	ldrh	r2, [r7, #28]
 801230a:	697b      	ldr	r3, [r7, #20]
 801230c:	4413      	add	r3, r2
 801230e:	3308      	adds	r3, #8
 8012310:	4a20      	ldr	r2, [pc, #128]	; (8012394 <mem_malloc+0x1e8>)
 8012312:	6812      	ldr	r2, [r2, #0]
 8012314:	4293      	cmp	r3, r2
 8012316:	d906      	bls.n	8012326 <mem_malloc+0x17a>
 8012318:	4b1b      	ldr	r3, [pc, #108]	; (8012388 <mem_malloc+0x1dc>)
 801231a:	f240 32b9 	movw	r2, #953	; 0x3b9
 801231e:	491f      	ldr	r1, [pc, #124]	; (801239c <mem_malloc+0x1f0>)
 8012320:	481b      	ldr	r0, [pc, #108]	; (8012390 <mem_malloc+0x1e4>)
 8012322:	f00a fbd3 	bl	801cacc <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012326:	697b      	ldr	r3, [r7, #20]
 8012328:	f003 0303 	and.w	r3, r3, #3
 801232c:	2b00      	cmp	r3, #0
 801232e:	d006      	beq.n	801233e <mem_malloc+0x192>
 8012330:	4b15      	ldr	r3, [pc, #84]	; (8012388 <mem_malloc+0x1dc>)
 8012332:	f240 32bb 	movw	r2, #955	; 0x3bb
 8012336:	491a      	ldr	r1, [pc, #104]	; (80123a0 <mem_malloc+0x1f4>)
 8012338:	4815      	ldr	r0, [pc, #84]	; (8012390 <mem_malloc+0x1e4>)
 801233a:	f00a fbc7 	bl	801cacc <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801233e:	697b      	ldr	r3, [r7, #20]
 8012340:	f003 0303 	and.w	r3, r3, #3
 8012344:	2b00      	cmp	r3, #0
 8012346:	d006      	beq.n	8012356 <mem_malloc+0x1aa>
 8012348:	4b0f      	ldr	r3, [pc, #60]	; (8012388 <mem_malloc+0x1dc>)
 801234a:	f240 32bd 	movw	r2, #957	; 0x3bd
 801234e:	4915      	ldr	r1, [pc, #84]	; (80123a4 <mem_malloc+0x1f8>)
 8012350:	480f      	ldr	r0, [pc, #60]	; (8012390 <mem_malloc+0x1e4>)
 8012352:	f00a fbbb 	bl	801cacc <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012356:	697b      	ldr	r3, [r7, #20]
 8012358:	3308      	adds	r3, #8
 801235a:	e00f      	b.n	801237c <mem_malloc+0x1d0>
         ptr = ptr_to_mem(ptr)->next) {
 801235c:	8bfb      	ldrh	r3, [r7, #30]
 801235e:	4618      	mov	r0, r3
 8012360:	f7ff fc74 	bl	8011c4c <ptr_to_mem>
 8012364:	4603      	mov	r3, r0
 8012366:	881b      	ldrh	r3, [r3, #0]
 8012368:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801236a:	8bfa      	ldrh	r2, [r7, #30]
 801236c:	8bbb      	ldrh	r3, [r7, #28]
 801236e:	f5c3 4397 	rsb	r3, r3, #19328	; 0x4b80
 8012372:	3348      	adds	r3, #72	; 0x48
 8012374:	429a      	cmp	r2, r3
 8012376:	f4ff af41 	bcc.w	80121fc <mem_malloc+0x50>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801237a:	2300      	movs	r3, #0
}
 801237c:	4618      	mov	r0, r3
 801237e:	3720      	adds	r7, #32
 8012380:	46bd      	mov	sp, r7
 8012382:	bd80      	pop	{r7, pc}
 8012384:	200021f0 	.word	0x200021f0
 8012388:	0801e350 	.word	0x0801e350
 801238c:	0801e4f8 	.word	0x0801e4f8
 8012390:	0801e398 	.word	0x0801e398
 8012394:	200021ec 	.word	0x200021ec
 8012398:	0801e50c 	.word	0x0801e50c
 801239c:	0801e528 	.word	0x0801e528
 80123a0:	0801e558 	.word	0x0801e558
 80123a4:	0801e588 	.word	0x0801e588

080123a8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80123a8:	b480      	push	{r7}
 80123aa:	b085      	sub	sp, #20
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	689b      	ldr	r3, [r3, #8]
 80123b4:	2200      	movs	r2, #0
 80123b6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	685b      	ldr	r3, [r3, #4]
 80123bc:	3303      	adds	r3, #3
 80123be:	f023 0303 	bic.w	r3, r3, #3
 80123c2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80123c4:	2300      	movs	r3, #0
 80123c6:	60fb      	str	r3, [r7, #12]
 80123c8:	e011      	b.n	80123ee <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	689b      	ldr	r3, [r3, #8]
 80123ce:	681a      	ldr	r2, [r3, #0]
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	689b      	ldr	r3, [r3, #8]
 80123d8:	68ba      	ldr	r2, [r7, #8]
 80123da:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	881b      	ldrh	r3, [r3, #0]
 80123e0:	461a      	mov	r2, r3
 80123e2:	68bb      	ldr	r3, [r7, #8]
 80123e4:	4413      	add	r3, r2
 80123e6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	3301      	adds	r3, #1
 80123ec:	60fb      	str	r3, [r7, #12]
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	885b      	ldrh	r3, [r3, #2]
 80123f2:	461a      	mov	r2, r3
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	4293      	cmp	r3, r2
 80123f8:	dbe7      	blt.n	80123ca <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80123fa:	bf00      	nop
 80123fc:	bf00      	nop
 80123fe:	3714      	adds	r7, #20
 8012400:	46bd      	mov	sp, r7
 8012402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012406:	4770      	bx	lr

08012408 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012408:	b580      	push	{r7, lr}
 801240a:	b082      	sub	sp, #8
 801240c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801240e:	2300      	movs	r3, #0
 8012410:	80fb      	strh	r3, [r7, #6]
 8012412:	e009      	b.n	8012428 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012414:	88fb      	ldrh	r3, [r7, #6]
 8012416:	4a08      	ldr	r2, [pc, #32]	; (8012438 <memp_init+0x30>)
 8012418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801241c:	4618      	mov	r0, r3
 801241e:	f7ff ffc3 	bl	80123a8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012422:	88fb      	ldrh	r3, [r7, #6]
 8012424:	3301      	adds	r3, #1
 8012426:	80fb      	strh	r3, [r7, #6]
 8012428:	88fb      	ldrh	r3, [r7, #6]
 801242a:	2b08      	cmp	r3, #8
 801242c:	d9f2      	bls.n	8012414 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801242e:	bf00      	nop
 8012430:	bf00      	nop
 8012432:	3708      	adds	r7, #8
 8012434:	46bd      	mov	sp, r7
 8012436:	bd80      	pop	{r7, pc}
 8012438:	08097740 	.word	0x08097740

0801243c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b084      	sub	sp, #16
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	689b      	ldr	r3, [r3, #8]
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d012      	beq.n	8012478 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	689b      	ldr	r3, [r3, #8]
 8012456:	68fa      	ldr	r2, [r7, #12]
 8012458:	6812      	ldr	r2, [r2, #0]
 801245a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	f003 0303 	and.w	r3, r3, #3
 8012462:	2b00      	cmp	r3, #0
 8012464:	d006      	beq.n	8012474 <do_memp_malloc_pool+0x38>
 8012466:	4b07      	ldr	r3, [pc, #28]	; (8012484 <do_memp_malloc_pool+0x48>)
 8012468:	f44f 728c 	mov.w	r2, #280	; 0x118
 801246c:	4906      	ldr	r1, [pc, #24]	; (8012488 <do_memp_malloc_pool+0x4c>)
 801246e:	4807      	ldr	r0, [pc, #28]	; (801248c <do_memp_malloc_pool+0x50>)
 8012470:	f00a fb2c 	bl	801cacc <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	e000      	b.n	801247a <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012478:	2300      	movs	r3, #0
}
 801247a:	4618      	mov	r0, r3
 801247c:	3710      	adds	r7, #16
 801247e:	46bd      	mov	sp, r7
 8012480:	bd80      	pop	{r7, pc}
 8012482:	bf00      	nop
 8012484:	0801e5ac 	.word	0x0801e5ac
 8012488:	0801e5dc 	.word	0x0801e5dc
 801248c:	0801e600 	.word	0x0801e600

08012490 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b084      	sub	sp, #16
 8012494:	af00      	add	r7, sp, #0
 8012496:	4603      	mov	r3, r0
 8012498:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801249a:	79fb      	ldrb	r3, [r7, #7]
 801249c:	2b08      	cmp	r3, #8
 801249e:	d908      	bls.n	80124b2 <memp_malloc+0x22>
 80124a0:	4b0a      	ldr	r3, [pc, #40]	; (80124cc <memp_malloc+0x3c>)
 80124a2:	f240 1257 	movw	r2, #343	; 0x157
 80124a6:	490a      	ldr	r1, [pc, #40]	; (80124d0 <memp_malloc+0x40>)
 80124a8:	480a      	ldr	r0, [pc, #40]	; (80124d4 <memp_malloc+0x44>)
 80124aa:	f00a fb0f 	bl	801cacc <iprintf>
 80124ae:	2300      	movs	r3, #0
 80124b0:	e008      	b.n	80124c4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80124b2:	79fb      	ldrb	r3, [r7, #7]
 80124b4:	4a08      	ldr	r2, [pc, #32]	; (80124d8 <memp_malloc+0x48>)
 80124b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80124ba:	4618      	mov	r0, r3
 80124bc:	f7ff ffbe 	bl	801243c <do_memp_malloc_pool>
 80124c0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80124c2:	68fb      	ldr	r3, [r7, #12]
}
 80124c4:	4618      	mov	r0, r3
 80124c6:	3710      	adds	r7, #16
 80124c8:	46bd      	mov	sp, r7
 80124ca:	bd80      	pop	{r7, pc}
 80124cc:	0801e5ac 	.word	0x0801e5ac
 80124d0:	0801e63c 	.word	0x0801e63c
 80124d4:	0801e600 	.word	0x0801e600
 80124d8:	08097740 	.word	0x08097740

080124dc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b084      	sub	sp, #16
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	6078      	str	r0, [r7, #4]
 80124e4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80124e6:	683b      	ldr	r3, [r7, #0]
 80124e8:	f003 0303 	and.w	r3, r3, #3
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d006      	beq.n	80124fe <do_memp_free_pool+0x22>
 80124f0:	4b0a      	ldr	r3, [pc, #40]	; (801251c <do_memp_free_pool+0x40>)
 80124f2:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 80124f6:	490a      	ldr	r1, [pc, #40]	; (8012520 <do_memp_free_pool+0x44>)
 80124f8:	480a      	ldr	r0, [pc, #40]	; (8012524 <do_memp_free_pool+0x48>)
 80124fa:	f00a fae7 	bl	801cacc <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80124fe:	683b      	ldr	r3, [r7, #0]
 8012500:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	689b      	ldr	r3, [r3, #8]
 8012506:	681a      	ldr	r2, [r3, #0]
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	689b      	ldr	r3, [r3, #8]
 8012510:	68fa      	ldr	r2, [r7, #12]
 8012512:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8012514:	bf00      	nop
 8012516:	3710      	adds	r7, #16
 8012518:	46bd      	mov	sp, r7
 801251a:	bd80      	pop	{r7, pc}
 801251c:	0801e5ac 	.word	0x0801e5ac
 8012520:	0801e65c 	.word	0x0801e65c
 8012524:	0801e600 	.word	0x0801e600

08012528 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012528:	b580      	push	{r7, lr}
 801252a:	b082      	sub	sp, #8
 801252c:	af00      	add	r7, sp, #0
 801252e:	4603      	mov	r3, r0
 8012530:	6039      	str	r1, [r7, #0]
 8012532:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012534:	79fb      	ldrb	r3, [r7, #7]
 8012536:	2b08      	cmp	r3, #8
 8012538:	d907      	bls.n	801254a <memp_free+0x22>
 801253a:	4b0c      	ldr	r3, [pc, #48]	; (801256c <memp_free+0x44>)
 801253c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8012540:	490b      	ldr	r1, [pc, #44]	; (8012570 <memp_free+0x48>)
 8012542:	480c      	ldr	r0, [pc, #48]	; (8012574 <memp_free+0x4c>)
 8012544:	f00a fac2 	bl	801cacc <iprintf>
 8012548:	e00c      	b.n	8012564 <memp_free+0x3c>

  if (mem == NULL) {
 801254a:	683b      	ldr	r3, [r7, #0]
 801254c:	2b00      	cmp	r3, #0
 801254e:	d008      	beq.n	8012562 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012550:	79fb      	ldrb	r3, [r7, #7]
 8012552:	4a09      	ldr	r2, [pc, #36]	; (8012578 <memp_free+0x50>)
 8012554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012558:	6839      	ldr	r1, [r7, #0]
 801255a:	4618      	mov	r0, r3
 801255c:	f7ff ffbe 	bl	80124dc <do_memp_free_pool>
 8012560:	e000      	b.n	8012564 <memp_free+0x3c>
    return;
 8012562:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012564:	3708      	adds	r7, #8
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}
 801256a:	bf00      	nop
 801256c:	0801e5ac 	.word	0x0801e5ac
 8012570:	0801e67c 	.word	0x0801e67c
 8012574:	0801e600 	.word	0x0801e600
 8012578:	08097740 	.word	0x08097740

0801257c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 801257c:	b480      	push	{r7}
 801257e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012580:	bf00      	nop
 8012582:	46bd      	mov	sp, r7
 8012584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012588:	4770      	bx	lr
	...

0801258c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b086      	sub	sp, #24
 8012590:	af00      	add	r7, sp, #0
 8012592:	60f8      	str	r0, [r7, #12]
 8012594:	60b9      	str	r1, [r7, #8]
 8012596:	607a      	str	r2, [r7, #4]
 8012598:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d108      	bne.n	80125b2 <netif_add+0x26>
 80125a0:	4b57      	ldr	r3, [pc, #348]	; (8012700 <netif_add+0x174>)
 80125a2:	f240 1227 	movw	r2, #295	; 0x127
 80125a6:	4957      	ldr	r1, [pc, #348]	; (8012704 <netif_add+0x178>)
 80125a8:	4857      	ldr	r0, [pc, #348]	; (8012708 <netif_add+0x17c>)
 80125aa:	f00a fa8f 	bl	801cacc <iprintf>
 80125ae:	2300      	movs	r3, #0
 80125b0:	e0a2      	b.n	80126f8 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80125b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d108      	bne.n	80125ca <netif_add+0x3e>
 80125b8:	4b51      	ldr	r3, [pc, #324]	; (8012700 <netif_add+0x174>)
 80125ba:	f44f 7294 	mov.w	r2, #296	; 0x128
 80125be:	4953      	ldr	r1, [pc, #332]	; (801270c <netif_add+0x180>)
 80125c0:	4851      	ldr	r0, [pc, #324]	; (8012708 <netif_add+0x17c>)
 80125c2:	f00a fa83 	bl	801cacc <iprintf>
 80125c6:	2300      	movs	r3, #0
 80125c8:	e096      	b.n	80126f8 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80125ca:	68bb      	ldr	r3, [r7, #8]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d101      	bne.n	80125d4 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80125d0:	4b4f      	ldr	r3, [pc, #316]	; (8012710 <netif_add+0x184>)
 80125d2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d101      	bne.n	80125de <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 80125da:	4b4d      	ldr	r3, [pc, #308]	; (8012710 <netif_add+0x184>)
 80125dc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d101      	bne.n	80125e8 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 80125e4:	4b4a      	ldr	r3, [pc, #296]	; (8012710 <netif_add+0x184>)
 80125e6:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80125e8:	68fb      	ldr	r3, [r7, #12]
 80125ea:	2200      	movs	r2, #0
 80125ec:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	2200      	movs	r2, #0
 80125f2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	2200      	movs	r2, #0
 80125f8:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	4a45      	ldr	r2, [pc, #276]	; (8012714 <netif_add+0x188>)
 80125fe:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	2200      	movs	r2, #0
 8012604:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	2200      	movs	r2, #0
 801260a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	2200      	movs	r2, #0
 8012612:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	6a3a      	ldr	r2, [r7, #32]
 8012618:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801261a:	4b3f      	ldr	r3, [pc, #252]	; (8012718 <netif_add+0x18c>)
 801261c:	781a      	ldrb	r2, [r3, #0]
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012628:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801262a:	683b      	ldr	r3, [r7, #0]
 801262c:	687a      	ldr	r2, [r7, #4]
 801262e:	68b9      	ldr	r1, [r7, #8]
 8012630:	68f8      	ldr	r0, [r7, #12]
 8012632:	f000 f913 	bl	801285c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012638:	68f8      	ldr	r0, [r7, #12]
 801263a:	4798      	blx	r3
 801263c:	4603      	mov	r3, r0
 801263e:	2b00      	cmp	r3, #0
 8012640:	d001      	beq.n	8012646 <netif_add+0xba>
    return NULL;
 8012642:	2300      	movs	r3, #0
 8012644:	e058      	b.n	80126f8 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801264c:	2bff      	cmp	r3, #255	; 0xff
 801264e:	d103      	bne.n	8012658 <netif_add+0xcc>
        netif->num = 0;
 8012650:	68fb      	ldr	r3, [r7, #12]
 8012652:	2200      	movs	r2, #0
 8012654:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8012658:	2300      	movs	r3, #0
 801265a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801265c:	4b2f      	ldr	r3, [pc, #188]	; (801271c <netif_add+0x190>)
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	617b      	str	r3, [r7, #20]
 8012662:	e02b      	b.n	80126bc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012664:	697a      	ldr	r2, [r7, #20]
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	429a      	cmp	r2, r3
 801266a:	d106      	bne.n	801267a <netif_add+0xee>
 801266c:	4b24      	ldr	r3, [pc, #144]	; (8012700 <netif_add+0x174>)
 801266e:	f240 128b 	movw	r2, #395	; 0x18b
 8012672:	492b      	ldr	r1, [pc, #172]	; (8012720 <netif_add+0x194>)
 8012674:	4824      	ldr	r0, [pc, #144]	; (8012708 <netif_add+0x17c>)
 8012676:	f00a fa29 	bl	801cacc <iprintf>
        num_netifs++;
 801267a:	693b      	ldr	r3, [r7, #16]
 801267c:	3301      	adds	r3, #1
 801267e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012680:	693b      	ldr	r3, [r7, #16]
 8012682:	2bff      	cmp	r3, #255	; 0xff
 8012684:	dd06      	ble.n	8012694 <netif_add+0x108>
 8012686:	4b1e      	ldr	r3, [pc, #120]	; (8012700 <netif_add+0x174>)
 8012688:	f240 128d 	movw	r2, #397	; 0x18d
 801268c:	4925      	ldr	r1, [pc, #148]	; (8012724 <netif_add+0x198>)
 801268e:	481e      	ldr	r0, [pc, #120]	; (8012708 <netif_add+0x17c>)
 8012690:	f00a fa1c 	bl	801cacc <iprintf>
        if (netif2->num == netif->num) {
 8012694:	697b      	ldr	r3, [r7, #20]
 8012696:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80126a0:	429a      	cmp	r2, r3
 80126a2:	d108      	bne.n	80126b6 <netif_add+0x12a>
          netif->num++;
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80126aa:	3301      	adds	r3, #1
 80126ac:	b2da      	uxtb	r2, r3
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 80126b4:	e005      	b.n	80126c2 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80126b6:	697b      	ldr	r3, [r7, #20]
 80126b8:	681b      	ldr	r3, [r3, #0]
 80126ba:	617b      	str	r3, [r7, #20]
 80126bc:	697b      	ldr	r3, [r7, #20]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d1d0      	bne.n	8012664 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80126c2:	697b      	ldr	r3, [r7, #20]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d1be      	bne.n	8012646 <netif_add+0xba>
  }
  if (netif->num == 254) {
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80126ce:	2bfe      	cmp	r3, #254	; 0xfe
 80126d0:	d103      	bne.n	80126da <netif_add+0x14e>
    netif_num = 0;
 80126d2:	4b11      	ldr	r3, [pc, #68]	; (8012718 <netif_add+0x18c>)
 80126d4:	2200      	movs	r2, #0
 80126d6:	701a      	strb	r2, [r3, #0]
 80126d8:	e006      	b.n	80126e8 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80126e0:	3301      	adds	r3, #1
 80126e2:	b2da      	uxtb	r2, r3
 80126e4:	4b0c      	ldr	r3, [pc, #48]	; (8012718 <netif_add+0x18c>)
 80126e6:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80126e8:	4b0c      	ldr	r3, [pc, #48]	; (801271c <netif_add+0x190>)
 80126ea:	681a      	ldr	r2, [r3, #0]
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80126f0:	4a0a      	ldr	r2, [pc, #40]	; (801271c <netif_add+0x190>)
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80126f6:	68fb      	ldr	r3, [r7, #12]
}
 80126f8:	4618      	mov	r0, r3
 80126fa:	3718      	adds	r7, #24
 80126fc:	46bd      	mov	sp, r7
 80126fe:	bd80      	pop	{r7, pc}
 8012700:	0801e698 	.word	0x0801e698
 8012704:	0801e72c 	.word	0x0801e72c
 8012708:	0801e6e8 	.word	0x0801e6e8
 801270c:	0801e748 	.word	0x0801e748
 8012710:	080977a4 	.word	0x080977a4
 8012714:	08012a6f 	.word	0x08012a6f
 8012718:	20002218 	.word	0x20002218
 801271c:	2001d558 	.word	0x2001d558
 8012720:	0801e76c 	.word	0x0801e76c
 8012724:	0801e780 	.word	0x0801e780

08012728 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012728:	b580      	push	{r7, lr}
 801272a:	b082      	sub	sp, #8
 801272c:	af00      	add	r7, sp, #0
 801272e:	6078      	str	r0, [r7, #4]
 8012730:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012732:	6839      	ldr	r1, [r7, #0]
 8012734:	6878      	ldr	r0, [r7, #4]
 8012736:	f002 fd83 	bl	8015240 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801273a:	6839      	ldr	r1, [r7, #0]
 801273c:	6878      	ldr	r0, [r7, #4]
 801273e:	f007 fac1 	bl	8019cc4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012742:	bf00      	nop
 8012744:	3708      	adds	r7, #8
 8012746:	46bd      	mov	sp, r7
 8012748:	bd80      	pop	{r7, pc}
	...

0801274c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801274c:	b580      	push	{r7, lr}
 801274e:	b086      	sub	sp, #24
 8012750:	af00      	add	r7, sp, #0
 8012752:	60f8      	str	r0, [r7, #12]
 8012754:	60b9      	str	r1, [r7, #8]
 8012756:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012758:	68bb      	ldr	r3, [r7, #8]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d106      	bne.n	801276c <netif_do_set_ipaddr+0x20>
 801275e:	4b1d      	ldr	r3, [pc, #116]	; (80127d4 <netif_do_set_ipaddr+0x88>)
 8012760:	f240 12cb 	movw	r2, #459	; 0x1cb
 8012764:	491c      	ldr	r1, [pc, #112]	; (80127d8 <netif_do_set_ipaddr+0x8c>)
 8012766:	481d      	ldr	r0, [pc, #116]	; (80127dc <netif_do_set_ipaddr+0x90>)
 8012768:	f00a f9b0 	bl	801cacc <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	2b00      	cmp	r3, #0
 8012770:	d106      	bne.n	8012780 <netif_do_set_ipaddr+0x34>
 8012772:	4b18      	ldr	r3, [pc, #96]	; (80127d4 <netif_do_set_ipaddr+0x88>)
 8012774:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8012778:	4917      	ldr	r1, [pc, #92]	; (80127d8 <netif_do_set_ipaddr+0x8c>)
 801277a:	4818      	ldr	r0, [pc, #96]	; (80127dc <netif_do_set_ipaddr+0x90>)
 801277c:	f00a f9a6 	bl	801cacc <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012780:	68bb      	ldr	r3, [r7, #8]
 8012782:	681a      	ldr	r2, [r3, #0]
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	3304      	adds	r3, #4
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	429a      	cmp	r2, r3
 801278c:	d01c      	beq.n	80127c8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801278e:	68bb      	ldr	r3, [r7, #8]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	3304      	adds	r3, #4
 8012798:	681a      	ldr	r2, [r3, #0]
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801279e:	f107 0314 	add.w	r3, r7, #20
 80127a2:	4619      	mov	r1, r3
 80127a4:	6878      	ldr	r0, [r7, #4]
 80127a6:	f7ff ffbf 	bl	8012728 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80127aa:	68bb      	ldr	r3, [r7, #8]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d002      	beq.n	80127b6 <netif_do_set_ipaddr+0x6a>
 80127b0:	68bb      	ldr	r3, [r7, #8]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	e000      	b.n	80127b8 <netif_do_set_ipaddr+0x6c>
 80127b6:	2300      	movs	r3, #0
 80127b8:	68fa      	ldr	r2, [r7, #12]
 80127ba:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80127bc:	2101      	movs	r1, #1
 80127be:	68f8      	ldr	r0, [r7, #12]
 80127c0:	f000 f8d2 	bl	8012968 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80127c4:	2301      	movs	r3, #1
 80127c6:	e000      	b.n	80127ca <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80127c8:	2300      	movs	r3, #0
}
 80127ca:	4618      	mov	r0, r3
 80127cc:	3718      	adds	r7, #24
 80127ce:	46bd      	mov	sp, r7
 80127d0:	bd80      	pop	{r7, pc}
 80127d2:	bf00      	nop
 80127d4:	0801e698 	.word	0x0801e698
 80127d8:	0801e7b0 	.word	0x0801e7b0
 80127dc:	0801e6e8 	.word	0x0801e6e8

080127e0 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 80127e0:	b480      	push	{r7}
 80127e2:	b085      	sub	sp, #20
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	60f8      	str	r0, [r7, #12]
 80127e8:	60b9      	str	r1, [r7, #8]
 80127ea:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80127ec:	68bb      	ldr	r3, [r7, #8]
 80127ee:	681a      	ldr	r2, [r3, #0]
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	3308      	adds	r3, #8
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	429a      	cmp	r2, r3
 80127f8:	d00a      	beq.n	8012810 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80127fa:	68bb      	ldr	r3, [r7, #8]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d002      	beq.n	8012806 <netif_do_set_netmask+0x26>
 8012800:	68bb      	ldr	r3, [r7, #8]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	e000      	b.n	8012808 <netif_do_set_netmask+0x28>
 8012806:	2300      	movs	r3, #0
 8012808:	68fa      	ldr	r2, [r7, #12]
 801280a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801280c:	2301      	movs	r3, #1
 801280e:	e000      	b.n	8012812 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012810:	2300      	movs	r3, #0
}
 8012812:	4618      	mov	r0, r3
 8012814:	3714      	adds	r7, #20
 8012816:	46bd      	mov	sp, r7
 8012818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281c:	4770      	bx	lr

0801281e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801281e:	b480      	push	{r7}
 8012820:	b085      	sub	sp, #20
 8012822:	af00      	add	r7, sp, #0
 8012824:	60f8      	str	r0, [r7, #12]
 8012826:	60b9      	str	r1, [r7, #8]
 8012828:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801282a:	68bb      	ldr	r3, [r7, #8]
 801282c:	681a      	ldr	r2, [r3, #0]
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	330c      	adds	r3, #12
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	429a      	cmp	r2, r3
 8012836:	d00a      	beq.n	801284e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012838:	68bb      	ldr	r3, [r7, #8]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d002      	beq.n	8012844 <netif_do_set_gw+0x26>
 801283e:	68bb      	ldr	r3, [r7, #8]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	e000      	b.n	8012846 <netif_do_set_gw+0x28>
 8012844:	2300      	movs	r3, #0
 8012846:	68fa      	ldr	r2, [r7, #12]
 8012848:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801284a:	2301      	movs	r3, #1
 801284c:	e000      	b.n	8012850 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801284e:	2300      	movs	r3, #0
}
 8012850:	4618      	mov	r0, r3
 8012852:	3714      	adds	r7, #20
 8012854:	46bd      	mov	sp, r7
 8012856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801285a:	4770      	bx	lr

0801285c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 801285c:	b580      	push	{r7, lr}
 801285e:	b088      	sub	sp, #32
 8012860:	af00      	add	r7, sp, #0
 8012862:	60f8      	str	r0, [r7, #12]
 8012864:	60b9      	str	r1, [r7, #8]
 8012866:	607a      	str	r2, [r7, #4]
 8012868:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801286a:	2300      	movs	r3, #0
 801286c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801286e:	2300      	movs	r3, #0
 8012870:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	2b00      	cmp	r3, #0
 8012876:	d101      	bne.n	801287c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8012878:	4b1c      	ldr	r3, [pc, #112]	; (80128ec <netif_set_addr+0x90>)
 801287a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d101      	bne.n	8012886 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8012882:	4b1a      	ldr	r3, [pc, #104]	; (80128ec <netif_set_addr+0x90>)
 8012884:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012886:	683b      	ldr	r3, [r7, #0]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d101      	bne.n	8012890 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 801288c:	4b17      	ldr	r3, [pc, #92]	; (80128ec <netif_set_addr+0x90>)
 801288e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	2b00      	cmp	r3, #0
 8012894:	d003      	beq.n	801289e <netif_set_addr+0x42>
 8012896:	68bb      	ldr	r3, [r7, #8]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d101      	bne.n	80128a2 <netif_set_addr+0x46>
 801289e:	2301      	movs	r3, #1
 80128a0:	e000      	b.n	80128a4 <netif_set_addr+0x48>
 80128a2:	2300      	movs	r3, #0
 80128a4:	617b      	str	r3, [r7, #20]
  if (remove) {
 80128a6:	697b      	ldr	r3, [r7, #20]
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d006      	beq.n	80128ba <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80128ac:	f107 0310 	add.w	r3, r7, #16
 80128b0:	461a      	mov	r2, r3
 80128b2:	68b9      	ldr	r1, [r7, #8]
 80128b4:	68f8      	ldr	r0, [r7, #12]
 80128b6:	f7ff ff49 	bl	801274c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80128ba:	69fa      	ldr	r2, [r7, #28]
 80128bc:	6879      	ldr	r1, [r7, #4]
 80128be:	68f8      	ldr	r0, [r7, #12]
 80128c0:	f7ff ff8e 	bl	80127e0 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80128c4:	69ba      	ldr	r2, [r7, #24]
 80128c6:	6839      	ldr	r1, [r7, #0]
 80128c8:	68f8      	ldr	r0, [r7, #12]
 80128ca:	f7ff ffa8 	bl	801281e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80128ce:	697b      	ldr	r3, [r7, #20]
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d106      	bne.n	80128e2 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80128d4:	f107 0310 	add.w	r3, r7, #16
 80128d8:	461a      	mov	r2, r3
 80128da:	68b9      	ldr	r1, [r7, #8]
 80128dc:	68f8      	ldr	r0, [r7, #12]
 80128de:	f7ff ff35 	bl	801274c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80128e2:	bf00      	nop
 80128e4:	3720      	adds	r7, #32
 80128e6:	46bd      	mov	sp, r7
 80128e8:	bd80      	pop	{r7, pc}
 80128ea:	bf00      	nop
 80128ec:	080977a4 	.word	0x080977a4

080128f0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80128f0:	b480      	push	{r7}
 80128f2:	b083      	sub	sp, #12
 80128f4:	af00      	add	r7, sp, #0
 80128f6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80128f8:	4a04      	ldr	r2, [pc, #16]	; (801290c <netif_set_default+0x1c>)
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80128fe:	bf00      	nop
 8012900:	370c      	adds	r7, #12
 8012902:	46bd      	mov	sp, r7
 8012904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012908:	4770      	bx	lr
 801290a:	bf00      	nop
 801290c:	2001d55c 	.word	0x2001d55c

08012910 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b082      	sub	sp, #8
 8012914:	af00      	add	r7, sp, #0
 8012916:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	2b00      	cmp	r3, #0
 801291c:	d107      	bne.n	801292e <netif_set_up+0x1e>
 801291e:	4b0f      	ldr	r3, [pc, #60]	; (801295c <netif_set_up+0x4c>)
 8012920:	f44f 7254 	mov.w	r2, #848	; 0x350
 8012924:	490e      	ldr	r1, [pc, #56]	; (8012960 <netif_set_up+0x50>)
 8012926:	480f      	ldr	r0, [pc, #60]	; (8012964 <netif_set_up+0x54>)
 8012928:	f00a f8d0 	bl	801cacc <iprintf>
 801292c:	e013      	b.n	8012956 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012934:	f003 0301 	and.w	r3, r3, #1
 8012938:	2b00      	cmp	r3, #0
 801293a:	d10c      	bne.n	8012956 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012942:	f043 0301 	orr.w	r3, r3, #1
 8012946:	b2da      	uxtb	r2, r3
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801294e:	2103      	movs	r1, #3
 8012950:	6878      	ldr	r0, [r7, #4]
 8012952:	f000 f809 	bl	8012968 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8012956:	3708      	adds	r7, #8
 8012958:	46bd      	mov	sp, r7
 801295a:	bd80      	pop	{r7, pc}
 801295c:	0801e698 	.word	0x0801e698
 8012960:	0801e820 	.word	0x0801e820
 8012964:	0801e6e8 	.word	0x0801e6e8

08012968 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8012968:	b580      	push	{r7, lr}
 801296a:	b082      	sub	sp, #8
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
 8012970:	460b      	mov	r3, r1
 8012972:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d106      	bne.n	8012988 <netif_issue_reports+0x20>
 801297a:	4b18      	ldr	r3, [pc, #96]	; (80129dc <netif_issue_reports+0x74>)
 801297c:	f240 326d 	movw	r2, #877	; 0x36d
 8012980:	4917      	ldr	r1, [pc, #92]	; (80129e0 <netif_issue_reports+0x78>)
 8012982:	4818      	ldr	r0, [pc, #96]	; (80129e4 <netif_issue_reports+0x7c>)
 8012984:	f00a f8a2 	bl	801cacc <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801298e:	f003 0304 	and.w	r3, r3, #4
 8012992:	2b00      	cmp	r3, #0
 8012994:	d01e      	beq.n	80129d4 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801299c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d017      	beq.n	80129d4 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80129a4:	78fb      	ldrb	r3, [r7, #3]
 80129a6:	f003 0301 	and.w	r3, r3, #1
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d013      	beq.n	80129d6 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	3304      	adds	r3, #4
 80129b2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d00e      	beq.n	80129d6 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80129be:	f003 0308 	and.w	r3, r3, #8
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d007      	beq.n	80129d6 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	3304      	adds	r3, #4
 80129ca:	4619      	mov	r1, r3
 80129cc:	6878      	ldr	r0, [r7, #4]
 80129ce:	f008 f8e3 	bl	801ab98 <etharp_request>
 80129d2:	e000      	b.n	80129d6 <netif_issue_reports+0x6e>
    return;
 80129d4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80129d6:	3708      	adds	r7, #8
 80129d8:	46bd      	mov	sp, r7
 80129da:	bd80      	pop	{r7, pc}
 80129dc:	0801e698 	.word	0x0801e698
 80129e0:	0801e83c 	.word	0x0801e83c
 80129e4:	0801e6e8 	.word	0x0801e6e8

080129e8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b082      	sub	sp, #8
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d107      	bne.n	8012a06 <netif_set_down+0x1e>
 80129f6:	4b12      	ldr	r3, [pc, #72]	; (8012a40 <netif_set_down+0x58>)
 80129f8:	f240 329b 	movw	r2, #923	; 0x39b
 80129fc:	4911      	ldr	r1, [pc, #68]	; (8012a44 <netif_set_down+0x5c>)
 80129fe:	4812      	ldr	r0, [pc, #72]	; (8012a48 <netif_set_down+0x60>)
 8012a00:	f00a f864 	bl	801cacc <iprintf>
 8012a04:	e019      	b.n	8012a3a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012a0c:	f003 0301 	and.w	r3, r3, #1
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d012      	beq.n	8012a3a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012a1a:	f023 0301 	bic.w	r3, r3, #1
 8012a1e:	b2da      	uxtb	r2, r3
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012a2c:	f003 0308 	and.w	r3, r3, #8
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d002      	beq.n	8012a3a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8012a34:	6878      	ldr	r0, [r7, #4]
 8012a36:	f007 fc6d 	bl	801a314 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8012a3a:	3708      	adds	r7, #8
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	bd80      	pop	{r7, pc}
 8012a40:	0801e698 	.word	0x0801e698
 8012a44:	0801e860 	.word	0x0801e860
 8012a48:	0801e6e8 	.word	0x0801e6e8

08012a4c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8012a4c:	b480      	push	{r7}
 8012a4e:	b083      	sub	sp, #12
 8012a50:	af00      	add	r7, sp, #0
 8012a52:	6078      	str	r0, [r7, #4]
 8012a54:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d002      	beq.n	8012a62 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	683a      	ldr	r2, [r7, #0]
 8012a60:	61da      	str	r2, [r3, #28]
  }
}
 8012a62:	bf00      	nop
 8012a64:	370c      	adds	r7, #12
 8012a66:	46bd      	mov	sp, r7
 8012a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6c:	4770      	bx	lr

08012a6e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8012a6e:	b480      	push	{r7}
 8012a70:	b085      	sub	sp, #20
 8012a72:	af00      	add	r7, sp, #0
 8012a74:	60f8      	str	r0, [r7, #12]
 8012a76:	60b9      	str	r1, [r7, #8]
 8012a78:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8012a7a:	f06f 030b 	mvn.w	r3, #11
}
 8012a7e:	4618      	mov	r0, r3
 8012a80:	3714      	adds	r7, #20
 8012a82:	46bd      	mov	sp, r7
 8012a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a88:	4770      	bx	lr
	...

08012a8c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8012a8c:	b480      	push	{r7}
 8012a8e:	b085      	sub	sp, #20
 8012a90:	af00      	add	r7, sp, #0
 8012a92:	4603      	mov	r3, r0
 8012a94:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012a96:	79fb      	ldrb	r3, [r7, #7]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d013      	beq.n	8012ac4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8012a9c:	4b0d      	ldr	r3, [pc, #52]	; (8012ad4 <netif_get_by_index+0x48>)
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	60fb      	str	r3, [r7, #12]
 8012aa2:	e00c      	b.n	8012abe <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012aaa:	3301      	adds	r3, #1
 8012aac:	b2db      	uxtb	r3, r3
 8012aae:	79fa      	ldrb	r2, [r7, #7]
 8012ab0:	429a      	cmp	r2, r3
 8012ab2:	d101      	bne.n	8012ab8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	e006      	b.n	8012ac6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	60fb      	str	r3, [r7, #12]
 8012abe:	68fb      	ldr	r3, [r7, #12]
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d1ef      	bne.n	8012aa4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012ac4:	2300      	movs	r3, #0
}
 8012ac6:	4618      	mov	r0, r3
 8012ac8:	3714      	adds	r7, #20
 8012aca:	46bd      	mov	sp, r7
 8012acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ad0:	4770      	bx	lr
 8012ad2:	bf00      	nop
 8012ad4:	2001d558 	.word	0x2001d558

08012ad8 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8012ad8:	b580      	push	{r7, lr}
 8012ada:	b082      	sub	sp, #8
 8012adc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8012ade:	4b0c      	ldr	r3, [pc, #48]	; (8012b10 <pbuf_free_ooseq+0x38>)
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012ae4:	4b0b      	ldr	r3, [pc, #44]	; (8012b14 <pbuf_free_ooseq+0x3c>)
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	607b      	str	r3, [r7, #4]
 8012aea:	e00a      	b.n	8012b02 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d003      	beq.n	8012afc <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8012af4:	6878      	ldr	r0, [r7, #4]
 8012af6:	f002 fbe1 	bl	80152bc <tcp_free_ooseq>
      return;
 8012afa:	e005      	b.n	8012b08 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	68db      	ldr	r3, [r3, #12]
 8012b00:	607b      	str	r3, [r7, #4]
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d1f1      	bne.n	8012aec <pbuf_free_ooseq+0x14>
    }
  }
}
 8012b08:	3708      	adds	r7, #8
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	bd80      	pop	{r7, pc}
 8012b0e:	bf00      	nop
 8012b10:	2001d560 	.word	0x2001d560
 8012b14:	2001d568 	.word	0x2001d568

08012b18 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012b18:	b480      	push	{r7}
 8012b1a:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8012b1c:	4b03      	ldr	r3, [pc, #12]	; (8012b2c <pbuf_pool_is_empty+0x14>)
 8012b1e:	2201      	movs	r2, #1
 8012b20:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8012b22:	bf00      	nop
 8012b24:	46bd      	mov	sp, r7
 8012b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b2a:	4770      	bx	lr
 8012b2c:	2001d560 	.word	0x2001d560

08012b30 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8012b30:	b480      	push	{r7}
 8012b32:	b085      	sub	sp, #20
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	60f8      	str	r0, [r7, #12]
 8012b38:	60b9      	str	r1, [r7, #8]
 8012b3a:	4611      	mov	r1, r2
 8012b3c:	461a      	mov	r2, r3
 8012b3e:	460b      	mov	r3, r1
 8012b40:	80fb      	strh	r3, [r7, #6]
 8012b42:	4613      	mov	r3, r2
 8012b44:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	2200      	movs	r2, #0
 8012b4a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	68ba      	ldr	r2, [r7, #8]
 8012b50:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	88fa      	ldrh	r2, [r7, #6]
 8012b56:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	88ba      	ldrh	r2, [r7, #4]
 8012b5c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8012b5e:	8b3b      	ldrh	r3, [r7, #24]
 8012b60:	b2da      	uxtb	r2, r3
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	7f3a      	ldrb	r2, [r7, #28]
 8012b6a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	2201      	movs	r2, #1
 8012b70:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	2200      	movs	r2, #0
 8012b76:	73da      	strb	r2, [r3, #15]
}
 8012b78:	bf00      	nop
 8012b7a:	3714      	adds	r7, #20
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b82:	4770      	bx	lr

08012b84 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b08c      	sub	sp, #48	; 0x30
 8012b88:	af02      	add	r7, sp, #8
 8012b8a:	4603      	mov	r3, r0
 8012b8c:	71fb      	strb	r3, [r7, #7]
 8012b8e:	460b      	mov	r3, r1
 8012b90:	80bb      	strh	r3, [r7, #4]
 8012b92:	4613      	mov	r3, r2
 8012b94:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8012b96:	79fb      	ldrb	r3, [r7, #7]
 8012b98:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8012b9a:	887b      	ldrh	r3, [r7, #2]
 8012b9c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8012ba0:	d07f      	beq.n	8012ca2 <pbuf_alloc+0x11e>
 8012ba2:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8012ba6:	f300 80c8 	bgt.w	8012d3a <pbuf_alloc+0x1b6>
 8012baa:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8012bae:	d010      	beq.n	8012bd2 <pbuf_alloc+0x4e>
 8012bb0:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8012bb4:	f300 80c1 	bgt.w	8012d3a <pbuf_alloc+0x1b6>
 8012bb8:	2b01      	cmp	r3, #1
 8012bba:	d002      	beq.n	8012bc2 <pbuf_alloc+0x3e>
 8012bbc:	2b41      	cmp	r3, #65	; 0x41
 8012bbe:	f040 80bc 	bne.w	8012d3a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8012bc2:	887a      	ldrh	r2, [r7, #2]
 8012bc4:	88bb      	ldrh	r3, [r7, #4]
 8012bc6:	4619      	mov	r1, r3
 8012bc8:	2000      	movs	r0, #0
 8012bca:	f000 f8d1 	bl	8012d70 <pbuf_alloc_reference>
 8012bce:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8012bd0:	e0bd      	b.n	8012d4e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8012bd6:	2300      	movs	r3, #0
 8012bd8:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8012bda:	88bb      	ldrh	r3, [r7, #4]
 8012bdc:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8012bde:	2008      	movs	r0, #8
 8012be0:	f7ff fc56 	bl	8012490 <memp_malloc>
 8012be4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8012be6:	693b      	ldr	r3, [r7, #16]
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	d109      	bne.n	8012c00 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8012bec:	f7ff ff94 	bl	8012b18 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8012bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d002      	beq.n	8012bfc <pbuf_alloc+0x78>
            pbuf_free(p);
 8012bf6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012bf8:	f000 faa8 	bl	801314c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	e0a7      	b.n	8012d50 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8012c00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012c02:	3303      	adds	r3, #3
 8012c04:	b29b      	uxth	r3, r3
 8012c06:	f023 0303 	bic.w	r3, r3, #3
 8012c0a:	b29b      	uxth	r3, r3
 8012c0c:	f5c3 7373 	rsb	r3, r3, #972	; 0x3cc
 8012c10:	b29b      	uxth	r3, r3
 8012c12:	8b7a      	ldrh	r2, [r7, #26]
 8012c14:	4293      	cmp	r3, r2
 8012c16:	bf28      	it	cs
 8012c18:	4613      	movcs	r3, r2
 8012c1a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8012c1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012c1e:	3310      	adds	r3, #16
 8012c20:	693a      	ldr	r2, [r7, #16]
 8012c22:	4413      	add	r3, r2
 8012c24:	3303      	adds	r3, #3
 8012c26:	f023 0303 	bic.w	r3, r3, #3
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	89f9      	ldrh	r1, [r7, #14]
 8012c2e:	8b7a      	ldrh	r2, [r7, #26]
 8012c30:	2300      	movs	r3, #0
 8012c32:	9301      	str	r3, [sp, #4]
 8012c34:	887b      	ldrh	r3, [r7, #2]
 8012c36:	9300      	str	r3, [sp, #0]
 8012c38:	460b      	mov	r3, r1
 8012c3a:	4601      	mov	r1, r0
 8012c3c:	6938      	ldr	r0, [r7, #16]
 8012c3e:	f7ff ff77 	bl	8012b30 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012c42:	693b      	ldr	r3, [r7, #16]
 8012c44:	685b      	ldr	r3, [r3, #4]
 8012c46:	f003 0303 	and.w	r3, r3, #3
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d006      	beq.n	8012c5c <pbuf_alloc+0xd8>
 8012c4e:	4b42      	ldr	r3, [pc, #264]	; (8012d58 <pbuf_alloc+0x1d4>)
 8012c50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012c54:	4941      	ldr	r1, [pc, #260]	; (8012d5c <pbuf_alloc+0x1d8>)
 8012c56:	4842      	ldr	r0, [pc, #264]	; (8012d60 <pbuf_alloc+0x1dc>)
 8012c58:	f009 ff38 	bl	801cacc <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8012c5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012c5e:	3303      	adds	r3, #3
 8012c60:	f023 0303 	bic.w	r3, r3, #3
 8012c64:	f5b3 7f73 	cmp.w	r3, #972	; 0x3cc
 8012c68:	d106      	bne.n	8012c78 <pbuf_alloc+0xf4>
 8012c6a:	4b3b      	ldr	r3, [pc, #236]	; (8012d58 <pbuf_alloc+0x1d4>)
 8012c6c:	f44f 7281 	mov.w	r2, #258	; 0x102
 8012c70:	493c      	ldr	r1, [pc, #240]	; (8012d64 <pbuf_alloc+0x1e0>)
 8012c72:	483b      	ldr	r0, [pc, #236]	; (8012d60 <pbuf_alloc+0x1dc>)
 8012c74:	f009 ff2a 	bl	801cacc <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d102      	bne.n	8012c84 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8012c7e:	693b      	ldr	r3, [r7, #16]
 8012c80:	627b      	str	r3, [r7, #36]	; 0x24
 8012c82:	e002      	b.n	8012c8a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012c84:	69fb      	ldr	r3, [r7, #28]
 8012c86:	693a      	ldr	r2, [r7, #16]
 8012c88:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8012c8a:	693b      	ldr	r3, [r7, #16]
 8012c8c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8012c8e:	8b7a      	ldrh	r2, [r7, #26]
 8012c90:	89fb      	ldrh	r3, [r7, #14]
 8012c92:	1ad3      	subs	r3, r2, r3
 8012c94:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012c96:	2300      	movs	r3, #0
 8012c98:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8012c9a:	8b7b      	ldrh	r3, [r7, #26]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d19e      	bne.n	8012bde <pbuf_alloc+0x5a>
      break;
 8012ca0:	e055      	b.n	8012d4e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012ca2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012ca4:	3303      	adds	r3, #3
 8012ca6:	b29b      	uxth	r3, r3
 8012ca8:	f023 0303 	bic.w	r3, r3, #3
 8012cac:	b29a      	uxth	r2, r3
 8012cae:	88bb      	ldrh	r3, [r7, #4]
 8012cb0:	3303      	adds	r3, #3
 8012cb2:	b29b      	uxth	r3, r3
 8012cb4:	f023 0303 	bic.w	r3, r3, #3
 8012cb8:	b29b      	uxth	r3, r3
 8012cba:	4413      	add	r3, r2
 8012cbc:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8012cbe:	8b3b      	ldrh	r3, [r7, #24]
 8012cc0:	3310      	adds	r3, #16
 8012cc2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012cc4:	8b3a      	ldrh	r2, [r7, #24]
 8012cc6:	88bb      	ldrh	r3, [r7, #4]
 8012cc8:	3303      	adds	r3, #3
 8012cca:	f023 0303 	bic.w	r3, r3, #3
 8012cce:	429a      	cmp	r2, r3
 8012cd0:	d306      	bcc.n	8012ce0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012cd2:	8afa      	ldrh	r2, [r7, #22]
 8012cd4:	88bb      	ldrh	r3, [r7, #4]
 8012cd6:	3303      	adds	r3, #3
 8012cd8:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012cdc:	429a      	cmp	r2, r3
 8012cde:	d201      	bcs.n	8012ce4 <pbuf_alloc+0x160>
        return NULL;
 8012ce0:	2300      	movs	r3, #0
 8012ce2:	e035      	b.n	8012d50 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8012ce4:	8afb      	ldrh	r3, [r7, #22]
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	f7ff fa60 	bl	80121ac <mem_malloc>
 8012cec:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8012cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d101      	bne.n	8012cf8 <pbuf_alloc+0x174>
        return NULL;
 8012cf4:	2300      	movs	r3, #0
 8012cf6:	e02b      	b.n	8012d50 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8012cf8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012cfa:	3310      	adds	r3, #16
 8012cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012cfe:	4413      	add	r3, r2
 8012d00:	3303      	adds	r3, #3
 8012d02:	f023 0303 	bic.w	r3, r3, #3
 8012d06:	4618      	mov	r0, r3
 8012d08:	88b9      	ldrh	r1, [r7, #4]
 8012d0a:	88ba      	ldrh	r2, [r7, #4]
 8012d0c:	2300      	movs	r3, #0
 8012d0e:	9301      	str	r3, [sp, #4]
 8012d10:	887b      	ldrh	r3, [r7, #2]
 8012d12:	9300      	str	r3, [sp, #0]
 8012d14:	460b      	mov	r3, r1
 8012d16:	4601      	mov	r1, r0
 8012d18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012d1a:	f7ff ff09 	bl	8012b30 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8012d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d20:	685b      	ldr	r3, [r3, #4]
 8012d22:	f003 0303 	and.w	r3, r3, #3
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d010      	beq.n	8012d4c <pbuf_alloc+0x1c8>
 8012d2a:	4b0b      	ldr	r3, [pc, #44]	; (8012d58 <pbuf_alloc+0x1d4>)
 8012d2c:	f44f 7291 	mov.w	r2, #290	; 0x122
 8012d30:	490d      	ldr	r1, [pc, #52]	; (8012d68 <pbuf_alloc+0x1e4>)
 8012d32:	480b      	ldr	r0, [pc, #44]	; (8012d60 <pbuf_alloc+0x1dc>)
 8012d34:	f009 feca 	bl	801cacc <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012d38:	e008      	b.n	8012d4c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8012d3a:	4b07      	ldr	r3, [pc, #28]	; (8012d58 <pbuf_alloc+0x1d4>)
 8012d3c:	f240 1227 	movw	r2, #295	; 0x127
 8012d40:	490a      	ldr	r1, [pc, #40]	; (8012d6c <pbuf_alloc+0x1e8>)
 8012d42:	4807      	ldr	r0, [pc, #28]	; (8012d60 <pbuf_alloc+0x1dc>)
 8012d44:	f009 fec2 	bl	801cacc <iprintf>
      return NULL;
 8012d48:	2300      	movs	r3, #0
 8012d4a:	e001      	b.n	8012d50 <pbuf_alloc+0x1cc>
      break;
 8012d4c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8012d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012d50:	4618      	mov	r0, r3
 8012d52:	3728      	adds	r7, #40	; 0x28
 8012d54:	46bd      	mov	sp, r7
 8012d56:	bd80      	pop	{r7, pc}
 8012d58:	0801e8c8 	.word	0x0801e8c8
 8012d5c:	0801e8f8 	.word	0x0801e8f8
 8012d60:	0801e928 	.word	0x0801e928
 8012d64:	0801e950 	.word	0x0801e950
 8012d68:	0801e984 	.word	0x0801e984
 8012d6c:	0801e9b0 	.word	0x0801e9b0

08012d70 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012d70:	b580      	push	{r7, lr}
 8012d72:	b086      	sub	sp, #24
 8012d74:	af02      	add	r7, sp, #8
 8012d76:	6078      	str	r0, [r7, #4]
 8012d78:	460b      	mov	r3, r1
 8012d7a:	807b      	strh	r3, [r7, #2]
 8012d7c:	4613      	mov	r3, r2
 8012d7e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012d80:	883b      	ldrh	r3, [r7, #0]
 8012d82:	2b41      	cmp	r3, #65	; 0x41
 8012d84:	d009      	beq.n	8012d9a <pbuf_alloc_reference+0x2a>
 8012d86:	883b      	ldrh	r3, [r7, #0]
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	d006      	beq.n	8012d9a <pbuf_alloc_reference+0x2a>
 8012d8c:	4b0f      	ldr	r3, [pc, #60]	; (8012dcc <pbuf_alloc_reference+0x5c>)
 8012d8e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8012d92:	490f      	ldr	r1, [pc, #60]	; (8012dd0 <pbuf_alloc_reference+0x60>)
 8012d94:	480f      	ldr	r0, [pc, #60]	; (8012dd4 <pbuf_alloc_reference+0x64>)
 8012d96:	f009 fe99 	bl	801cacc <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012d9a:	2007      	movs	r0, #7
 8012d9c:	f7ff fb78 	bl	8012490 <memp_malloc>
 8012da0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012da2:	68fb      	ldr	r3, [r7, #12]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d101      	bne.n	8012dac <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012da8:	2300      	movs	r3, #0
 8012daa:	e00b      	b.n	8012dc4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012dac:	8879      	ldrh	r1, [r7, #2]
 8012dae:	887a      	ldrh	r2, [r7, #2]
 8012db0:	2300      	movs	r3, #0
 8012db2:	9301      	str	r3, [sp, #4]
 8012db4:	883b      	ldrh	r3, [r7, #0]
 8012db6:	9300      	str	r3, [sp, #0]
 8012db8:	460b      	mov	r3, r1
 8012dba:	6879      	ldr	r1, [r7, #4]
 8012dbc:	68f8      	ldr	r0, [r7, #12]
 8012dbe:	f7ff feb7 	bl	8012b30 <pbuf_init_alloced_pbuf>
  return p;
 8012dc2:	68fb      	ldr	r3, [r7, #12]
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	3710      	adds	r7, #16
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	bd80      	pop	{r7, pc}
 8012dcc:	0801e8c8 	.word	0x0801e8c8
 8012dd0:	0801e9cc 	.word	0x0801e9cc
 8012dd4:	0801e928 	.word	0x0801e928

08012dd8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012dd8:	b580      	push	{r7, lr}
 8012dda:	b088      	sub	sp, #32
 8012ddc:	af02      	add	r7, sp, #8
 8012dde:	607b      	str	r3, [r7, #4]
 8012de0:	4603      	mov	r3, r0
 8012de2:	73fb      	strb	r3, [r7, #15]
 8012de4:	460b      	mov	r3, r1
 8012de6:	81bb      	strh	r3, [r7, #12]
 8012de8:	4613      	mov	r3, r2
 8012dea:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012dec:	7bfb      	ldrb	r3, [r7, #15]
 8012dee:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8012df0:	8a7b      	ldrh	r3, [r7, #18]
 8012df2:	3303      	adds	r3, #3
 8012df4:	f023 0203 	bic.w	r2, r3, #3
 8012df8:	89bb      	ldrh	r3, [r7, #12]
 8012dfa:	441a      	add	r2, r3
 8012dfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012dfe:	429a      	cmp	r2, r3
 8012e00:	d901      	bls.n	8012e06 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8012e02:	2300      	movs	r3, #0
 8012e04:	e018      	b.n	8012e38 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8012e06:	6a3b      	ldr	r3, [r7, #32]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d007      	beq.n	8012e1c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8012e0c:	8a7b      	ldrh	r3, [r7, #18]
 8012e0e:	3303      	adds	r3, #3
 8012e10:	f023 0303 	bic.w	r3, r3, #3
 8012e14:	6a3a      	ldr	r2, [r7, #32]
 8012e16:	4413      	add	r3, r2
 8012e18:	617b      	str	r3, [r7, #20]
 8012e1a:	e001      	b.n	8012e20 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012e20:	6878      	ldr	r0, [r7, #4]
 8012e22:	89b9      	ldrh	r1, [r7, #12]
 8012e24:	89ba      	ldrh	r2, [r7, #12]
 8012e26:	2302      	movs	r3, #2
 8012e28:	9301      	str	r3, [sp, #4]
 8012e2a:	897b      	ldrh	r3, [r7, #10]
 8012e2c:	9300      	str	r3, [sp, #0]
 8012e2e:	460b      	mov	r3, r1
 8012e30:	6979      	ldr	r1, [r7, #20]
 8012e32:	f7ff fe7d 	bl	8012b30 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012e36:	687b      	ldr	r3, [r7, #4]
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3718      	adds	r7, #24
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}

08012e40 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b084      	sub	sp, #16
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	6078      	str	r0, [r7, #4]
 8012e48:	460b      	mov	r3, r1
 8012e4a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d106      	bne.n	8012e60 <pbuf_realloc+0x20>
 8012e52:	4b3a      	ldr	r3, [pc, #232]	; (8012f3c <pbuf_realloc+0xfc>)
 8012e54:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8012e58:	4939      	ldr	r1, [pc, #228]	; (8012f40 <pbuf_realloc+0x100>)
 8012e5a:	483a      	ldr	r0, [pc, #232]	; (8012f44 <pbuf_realloc+0x104>)
 8012e5c:	f009 fe36 	bl	801cacc <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	891b      	ldrh	r3, [r3, #8]
 8012e64:	887a      	ldrh	r2, [r7, #2]
 8012e66:	429a      	cmp	r2, r3
 8012e68:	d263      	bcs.n	8012f32 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	891a      	ldrh	r2, [r3, #8]
 8012e6e:	887b      	ldrh	r3, [r7, #2]
 8012e70:	1ad3      	subs	r3, r2, r3
 8012e72:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012e74:	887b      	ldrh	r3, [r7, #2]
 8012e76:	817b      	strh	r3, [r7, #10]
  q = p;
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8012e7c:	e018      	b.n	8012eb0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	895b      	ldrh	r3, [r3, #10]
 8012e82:	897a      	ldrh	r2, [r7, #10]
 8012e84:	1ad3      	subs	r3, r2, r3
 8012e86:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	891a      	ldrh	r2, [r3, #8]
 8012e8c:	893b      	ldrh	r3, [r7, #8]
 8012e8e:	1ad3      	subs	r3, r2, r3
 8012e90:	b29a      	uxth	r2, r3
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d106      	bne.n	8012eb0 <pbuf_realloc+0x70>
 8012ea2:	4b26      	ldr	r3, [pc, #152]	; (8012f3c <pbuf_realloc+0xfc>)
 8012ea4:	f240 12af 	movw	r2, #431	; 0x1af
 8012ea8:	4927      	ldr	r1, [pc, #156]	; (8012f48 <pbuf_realloc+0x108>)
 8012eaa:	4826      	ldr	r0, [pc, #152]	; (8012f44 <pbuf_realloc+0x104>)
 8012eac:	f009 fe0e 	bl	801cacc <iprintf>
  while (rem_len > q->len) {
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	895b      	ldrh	r3, [r3, #10]
 8012eb4:	897a      	ldrh	r2, [r7, #10]
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	d8e1      	bhi.n	8012e7e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	7b1b      	ldrb	r3, [r3, #12]
 8012ebe:	f003 030f 	and.w	r3, r3, #15
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d121      	bne.n	8012f0a <pbuf_realloc+0xca>
 8012ec6:	68fb      	ldr	r3, [r7, #12]
 8012ec8:	895b      	ldrh	r3, [r3, #10]
 8012eca:	897a      	ldrh	r2, [r7, #10]
 8012ecc:	429a      	cmp	r2, r3
 8012ece:	d01c      	beq.n	8012f0a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	7b5b      	ldrb	r3, [r3, #13]
 8012ed4:	f003 0302 	and.w	r3, r3, #2
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d116      	bne.n	8012f0a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	685a      	ldr	r2, [r3, #4]
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	1ad3      	subs	r3, r2, r3
 8012ee4:	b29a      	uxth	r2, r3
 8012ee6:	897b      	ldrh	r3, [r7, #10]
 8012ee8:	4413      	add	r3, r2
 8012eea:	b29b      	uxth	r3, r3
 8012eec:	4619      	mov	r1, r3
 8012eee:	68f8      	ldr	r0, [r7, #12]
 8012ef0:	f7ff f85a 	bl	8011fa8 <mem_trim>
 8012ef4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d106      	bne.n	8012f0a <pbuf_realloc+0xca>
 8012efc:	4b0f      	ldr	r3, [pc, #60]	; (8012f3c <pbuf_realloc+0xfc>)
 8012efe:	f240 12bd 	movw	r2, #445	; 0x1bd
 8012f02:	4912      	ldr	r1, [pc, #72]	; (8012f4c <pbuf_realloc+0x10c>)
 8012f04:	480f      	ldr	r0, [pc, #60]	; (8012f44 <pbuf_realloc+0x104>)
 8012f06:	f009 fde1 	bl	801cacc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	897a      	ldrh	r2, [r7, #10]
 8012f0e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	895a      	ldrh	r2, [r3, #10]
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d004      	beq.n	8012f2a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	4618      	mov	r0, r3
 8012f26:	f000 f911 	bl	801314c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8012f2a:	68fb      	ldr	r3, [r7, #12]
 8012f2c:	2200      	movs	r2, #0
 8012f2e:	601a      	str	r2, [r3, #0]
 8012f30:	e000      	b.n	8012f34 <pbuf_realloc+0xf4>
    return;
 8012f32:	bf00      	nop

}
 8012f34:	3710      	adds	r7, #16
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}
 8012f3a:	bf00      	nop
 8012f3c:	0801e8c8 	.word	0x0801e8c8
 8012f40:	0801e9e0 	.word	0x0801e9e0
 8012f44:	0801e928 	.word	0x0801e928
 8012f48:	0801e9f8 	.word	0x0801e9f8
 8012f4c:	0801ea10 	.word	0x0801ea10

08012f50 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b086      	sub	sp, #24
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	60f8      	str	r0, [r7, #12]
 8012f58:	60b9      	str	r1, [r7, #8]
 8012f5a:	4613      	mov	r3, r2
 8012f5c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d106      	bne.n	8012f72 <pbuf_add_header_impl+0x22>
 8012f64:	4b2b      	ldr	r3, [pc, #172]	; (8013014 <pbuf_add_header_impl+0xc4>)
 8012f66:	f240 12df 	movw	r2, #479	; 0x1df
 8012f6a:	492b      	ldr	r1, [pc, #172]	; (8013018 <pbuf_add_header_impl+0xc8>)
 8012f6c:	482b      	ldr	r0, [pc, #172]	; (801301c <pbuf_add_header_impl+0xcc>)
 8012f6e:	f009 fdad 	bl	801cacc <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d003      	beq.n	8012f80 <pbuf_add_header_impl+0x30>
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012f7e:	d301      	bcc.n	8012f84 <pbuf_add_header_impl+0x34>
    return 1;
 8012f80:	2301      	movs	r3, #1
 8012f82:	e043      	b.n	801300c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012f84:	68bb      	ldr	r3, [r7, #8]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d101      	bne.n	8012f8e <pbuf_add_header_impl+0x3e>
    return 0;
 8012f8a:	2300      	movs	r3, #0
 8012f8c:	e03e      	b.n	801300c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8012f8e:	68bb      	ldr	r3, [r7, #8]
 8012f90:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	891a      	ldrh	r2, [r3, #8]
 8012f96:	8a7b      	ldrh	r3, [r7, #18]
 8012f98:	4413      	add	r3, r2
 8012f9a:	b29b      	uxth	r3, r3
 8012f9c:	8a7a      	ldrh	r2, [r7, #18]
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	d901      	bls.n	8012fa6 <pbuf_add_header_impl+0x56>
    return 1;
 8012fa2:	2301      	movs	r3, #1
 8012fa4:	e032      	b.n	801300c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	7b1b      	ldrb	r3, [r3, #12]
 8012faa:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8012fac:	8a3b      	ldrh	r3, [r7, #16]
 8012fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d00c      	beq.n	8012fd0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8012fb6:	68fb      	ldr	r3, [r7, #12]
 8012fb8:	685a      	ldr	r2, [r3, #4]
 8012fba:	68bb      	ldr	r3, [r7, #8]
 8012fbc:	425b      	negs	r3, r3
 8012fbe:	4413      	add	r3, r2
 8012fc0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	3310      	adds	r3, #16
 8012fc6:	697a      	ldr	r2, [r7, #20]
 8012fc8:	429a      	cmp	r2, r3
 8012fca:	d20d      	bcs.n	8012fe8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8012fcc:	2301      	movs	r3, #1
 8012fce:	e01d      	b.n	801300c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8012fd0:	79fb      	ldrb	r3, [r7, #7]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d006      	beq.n	8012fe4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	685a      	ldr	r2, [r3, #4]
 8012fda:	68bb      	ldr	r3, [r7, #8]
 8012fdc:	425b      	negs	r3, r3
 8012fde:	4413      	add	r3, r2
 8012fe0:	617b      	str	r3, [r7, #20]
 8012fe2:	e001      	b.n	8012fe8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8012fe4:	2301      	movs	r3, #1
 8012fe6:	e011      	b.n	801300c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	697a      	ldr	r2, [r7, #20]
 8012fec:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	895a      	ldrh	r2, [r3, #10]
 8012ff2:	8a7b      	ldrh	r3, [r7, #18]
 8012ff4:	4413      	add	r3, r2
 8012ff6:	b29a      	uxth	r2, r3
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	891a      	ldrh	r2, [r3, #8]
 8013000:	8a7b      	ldrh	r3, [r7, #18]
 8013002:	4413      	add	r3, r2
 8013004:	b29a      	uxth	r2, r3
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	811a      	strh	r2, [r3, #8]


  return 0;
 801300a:	2300      	movs	r3, #0
}
 801300c:	4618      	mov	r0, r3
 801300e:	3718      	adds	r7, #24
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}
 8013014:	0801e8c8 	.word	0x0801e8c8
 8013018:	0801ea2c 	.word	0x0801ea2c
 801301c:	0801e928 	.word	0x0801e928

08013020 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	b082      	sub	sp, #8
 8013024:	af00      	add	r7, sp, #0
 8013026:	6078      	str	r0, [r7, #4]
 8013028:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801302a:	2200      	movs	r2, #0
 801302c:	6839      	ldr	r1, [r7, #0]
 801302e:	6878      	ldr	r0, [r7, #4]
 8013030:	f7ff ff8e 	bl	8012f50 <pbuf_add_header_impl>
 8013034:	4603      	mov	r3, r0
}
 8013036:	4618      	mov	r0, r3
 8013038:	3708      	adds	r7, #8
 801303a:	46bd      	mov	sp, r7
 801303c:	bd80      	pop	{r7, pc}
	...

08013040 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8013040:	b580      	push	{r7, lr}
 8013042:	b084      	sub	sp, #16
 8013044:	af00      	add	r7, sp, #0
 8013046:	6078      	str	r0, [r7, #4]
 8013048:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d106      	bne.n	801305e <pbuf_remove_header+0x1e>
 8013050:	4b20      	ldr	r3, [pc, #128]	; (80130d4 <pbuf_remove_header+0x94>)
 8013052:	f240 224b 	movw	r2, #587	; 0x24b
 8013056:	4920      	ldr	r1, [pc, #128]	; (80130d8 <pbuf_remove_header+0x98>)
 8013058:	4820      	ldr	r0, [pc, #128]	; (80130dc <pbuf_remove_header+0x9c>)
 801305a:	f009 fd37 	bl	801cacc <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	2b00      	cmp	r3, #0
 8013062:	d003      	beq.n	801306c <pbuf_remove_header+0x2c>
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801306a:	d301      	bcc.n	8013070 <pbuf_remove_header+0x30>
    return 1;
 801306c:	2301      	movs	r3, #1
 801306e:	e02c      	b.n	80130ca <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8013070:	683b      	ldr	r3, [r7, #0]
 8013072:	2b00      	cmp	r3, #0
 8013074:	d101      	bne.n	801307a <pbuf_remove_header+0x3a>
    return 0;
 8013076:	2300      	movs	r3, #0
 8013078:	e027      	b.n	80130ca <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801307a:	683b      	ldr	r3, [r7, #0]
 801307c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	895b      	ldrh	r3, [r3, #10]
 8013082:	89fa      	ldrh	r2, [r7, #14]
 8013084:	429a      	cmp	r2, r3
 8013086:	d908      	bls.n	801309a <pbuf_remove_header+0x5a>
 8013088:	4b12      	ldr	r3, [pc, #72]	; (80130d4 <pbuf_remove_header+0x94>)
 801308a:	f240 2255 	movw	r2, #597	; 0x255
 801308e:	4914      	ldr	r1, [pc, #80]	; (80130e0 <pbuf_remove_header+0xa0>)
 8013090:	4812      	ldr	r0, [pc, #72]	; (80130dc <pbuf_remove_header+0x9c>)
 8013092:	f009 fd1b 	bl	801cacc <iprintf>
 8013096:	2301      	movs	r3, #1
 8013098:	e017      	b.n	80130ca <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	685b      	ldr	r3, [r3, #4]
 801309e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	685a      	ldr	r2, [r3, #4]
 80130a4:	683b      	ldr	r3, [r7, #0]
 80130a6:	441a      	add	r2, r3
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	895a      	ldrh	r2, [r3, #10]
 80130b0:	89fb      	ldrh	r3, [r7, #14]
 80130b2:	1ad3      	subs	r3, r2, r3
 80130b4:	b29a      	uxth	r2, r3
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	891a      	ldrh	r2, [r3, #8]
 80130be:	89fb      	ldrh	r3, [r7, #14]
 80130c0:	1ad3      	subs	r3, r2, r3
 80130c2:	b29a      	uxth	r2, r3
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80130c8:	2300      	movs	r3, #0
}
 80130ca:	4618      	mov	r0, r3
 80130cc:	3710      	adds	r7, #16
 80130ce:	46bd      	mov	sp, r7
 80130d0:	bd80      	pop	{r7, pc}
 80130d2:	bf00      	nop
 80130d4:	0801e8c8 	.word	0x0801e8c8
 80130d8:	0801ea2c 	.word	0x0801ea2c
 80130dc:	0801e928 	.word	0x0801e928
 80130e0:	0801ea38 	.word	0x0801ea38

080130e4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80130e4:	b580      	push	{r7, lr}
 80130e6:	b082      	sub	sp, #8
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	6078      	str	r0, [r7, #4]
 80130ec:	460b      	mov	r3, r1
 80130ee:	807b      	strh	r3, [r7, #2]
 80130f0:	4613      	mov	r3, r2
 80130f2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80130f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	da08      	bge.n	801310e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80130fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013100:	425b      	negs	r3, r3
 8013102:	4619      	mov	r1, r3
 8013104:	6878      	ldr	r0, [r7, #4]
 8013106:	f7ff ff9b 	bl	8013040 <pbuf_remove_header>
 801310a:	4603      	mov	r3, r0
 801310c:	e007      	b.n	801311e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801310e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013112:	787a      	ldrb	r2, [r7, #1]
 8013114:	4619      	mov	r1, r3
 8013116:	6878      	ldr	r0, [r7, #4]
 8013118:	f7ff ff1a 	bl	8012f50 <pbuf_add_header_impl>
 801311c:	4603      	mov	r3, r0
  }
}
 801311e:	4618      	mov	r0, r3
 8013120:	3708      	adds	r7, #8
 8013122:	46bd      	mov	sp, r7
 8013124:	bd80      	pop	{r7, pc}

08013126 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8013126:	b580      	push	{r7, lr}
 8013128:	b082      	sub	sp, #8
 801312a:	af00      	add	r7, sp, #0
 801312c:	6078      	str	r0, [r7, #4]
 801312e:	460b      	mov	r3, r1
 8013130:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8013132:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013136:	2201      	movs	r2, #1
 8013138:	4619      	mov	r1, r3
 801313a:	6878      	ldr	r0, [r7, #4]
 801313c:	f7ff ffd2 	bl	80130e4 <pbuf_header_impl>
 8013140:	4603      	mov	r3, r0
}
 8013142:	4618      	mov	r0, r3
 8013144:	3708      	adds	r7, #8
 8013146:	46bd      	mov	sp, r7
 8013148:	bd80      	pop	{r7, pc}
	...

0801314c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b086      	sub	sp, #24
 8013150:	af00      	add	r7, sp, #0
 8013152:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d10b      	bne.n	8013172 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	2b00      	cmp	r3, #0
 801315e:	d106      	bne.n	801316e <pbuf_free+0x22>
 8013160:	4b38      	ldr	r3, [pc, #224]	; (8013244 <pbuf_free+0xf8>)
 8013162:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8013166:	4938      	ldr	r1, [pc, #224]	; (8013248 <pbuf_free+0xfc>)
 8013168:	4838      	ldr	r0, [pc, #224]	; (801324c <pbuf_free+0x100>)
 801316a:	f009 fcaf 	bl	801cacc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801316e:	2300      	movs	r3, #0
 8013170:	e063      	b.n	801323a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8013172:	2300      	movs	r3, #0
 8013174:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8013176:	e05c      	b.n	8013232 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	7b9b      	ldrb	r3, [r3, #14]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d106      	bne.n	801318e <pbuf_free+0x42>
 8013180:	4b30      	ldr	r3, [pc, #192]	; (8013244 <pbuf_free+0xf8>)
 8013182:	f240 22f1 	movw	r2, #753	; 0x2f1
 8013186:	4932      	ldr	r1, [pc, #200]	; (8013250 <pbuf_free+0x104>)
 8013188:	4830      	ldr	r0, [pc, #192]	; (801324c <pbuf_free+0x100>)
 801318a:	f009 fc9f 	bl	801cacc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	7b9b      	ldrb	r3, [r3, #14]
 8013192:	3b01      	subs	r3, #1
 8013194:	b2da      	uxtb	r2, r3
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	739a      	strb	r2, [r3, #14]
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	7b9b      	ldrb	r3, [r3, #14]
 801319e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80131a0:	7dbb      	ldrb	r3, [r7, #22]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d143      	bne.n	801322e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	7b1b      	ldrb	r3, [r3, #12]
 80131b0:	f003 030f 	and.w	r3, r3, #15
 80131b4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	7b5b      	ldrb	r3, [r3, #13]
 80131ba:	f003 0302 	and.w	r3, r3, #2
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d011      	beq.n	80131e6 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80131c6:	68bb      	ldr	r3, [r7, #8]
 80131c8:	691b      	ldr	r3, [r3, #16]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d106      	bne.n	80131dc <pbuf_free+0x90>
 80131ce:	4b1d      	ldr	r3, [pc, #116]	; (8013244 <pbuf_free+0xf8>)
 80131d0:	f240 22ff 	movw	r2, #767	; 0x2ff
 80131d4:	491f      	ldr	r1, [pc, #124]	; (8013254 <pbuf_free+0x108>)
 80131d6:	481d      	ldr	r0, [pc, #116]	; (801324c <pbuf_free+0x100>)
 80131d8:	f009 fc78 	bl	801cacc <iprintf>
        pc->custom_free_function(p);
 80131dc:	68bb      	ldr	r3, [r7, #8]
 80131de:	691b      	ldr	r3, [r3, #16]
 80131e0:	6878      	ldr	r0, [r7, #4]
 80131e2:	4798      	blx	r3
 80131e4:	e01d      	b.n	8013222 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80131e6:	7bfb      	ldrb	r3, [r7, #15]
 80131e8:	2b02      	cmp	r3, #2
 80131ea:	d104      	bne.n	80131f6 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 80131ec:	6879      	ldr	r1, [r7, #4]
 80131ee:	2008      	movs	r0, #8
 80131f0:	f7ff f99a 	bl	8012528 <memp_free>
 80131f4:	e015      	b.n	8013222 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80131f6:	7bfb      	ldrb	r3, [r7, #15]
 80131f8:	2b01      	cmp	r3, #1
 80131fa:	d104      	bne.n	8013206 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 80131fc:	6879      	ldr	r1, [r7, #4]
 80131fe:	2007      	movs	r0, #7
 8013200:	f7ff f992 	bl	8012528 <memp_free>
 8013204:	e00d      	b.n	8013222 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8013206:	7bfb      	ldrb	r3, [r7, #15]
 8013208:	2b00      	cmp	r3, #0
 801320a:	d103      	bne.n	8013214 <pbuf_free+0xc8>
          mem_free(p);
 801320c:	6878      	ldr	r0, [r7, #4]
 801320e:	f7fe fe61 	bl	8011ed4 <mem_free>
 8013212:	e006      	b.n	8013222 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013214:	4b0b      	ldr	r3, [pc, #44]	; (8013244 <pbuf_free+0xf8>)
 8013216:	f240 320f 	movw	r2, #783	; 0x30f
 801321a:	490f      	ldr	r1, [pc, #60]	; (8013258 <pbuf_free+0x10c>)
 801321c:	480b      	ldr	r0, [pc, #44]	; (801324c <pbuf_free+0x100>)
 801321e:	f009 fc55 	bl	801cacc <iprintf>
        }
      }
      count++;
 8013222:	7dfb      	ldrb	r3, [r7, #23]
 8013224:	3301      	adds	r3, #1
 8013226:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8013228:	693b      	ldr	r3, [r7, #16]
 801322a:	607b      	str	r3, [r7, #4]
 801322c:	e001      	b.n	8013232 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801322e:	2300      	movs	r3, #0
 8013230:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d19f      	bne.n	8013178 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013238:	7dfb      	ldrb	r3, [r7, #23]
}
 801323a:	4618      	mov	r0, r3
 801323c:	3718      	adds	r7, #24
 801323e:	46bd      	mov	sp, r7
 8013240:	bd80      	pop	{r7, pc}
 8013242:	bf00      	nop
 8013244:	0801e8c8 	.word	0x0801e8c8
 8013248:	0801ea2c 	.word	0x0801ea2c
 801324c:	0801e928 	.word	0x0801e928
 8013250:	0801ea58 	.word	0x0801ea58
 8013254:	0801ea70 	.word	0x0801ea70
 8013258:	0801ea94 	.word	0x0801ea94

0801325c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801325c:	b480      	push	{r7}
 801325e:	b085      	sub	sp, #20
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013264:	2300      	movs	r3, #0
 8013266:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013268:	e005      	b.n	8013276 <pbuf_clen+0x1a>
    ++len;
 801326a:	89fb      	ldrh	r3, [r7, #14]
 801326c:	3301      	adds	r3, #1
 801326e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d1f6      	bne.n	801326a <pbuf_clen+0xe>
  }
  return len;
 801327c:	89fb      	ldrh	r3, [r7, #14]
}
 801327e:	4618      	mov	r0, r3
 8013280:	3714      	adds	r7, #20
 8013282:	46bd      	mov	sp, r7
 8013284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013288:	4770      	bx	lr
	...

0801328c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b082      	sub	sp, #8
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d010      	beq.n	80132bc <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	7b9b      	ldrb	r3, [r3, #14]
 801329e:	3301      	adds	r3, #1
 80132a0:	b2da      	uxtb	r2, r3
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	7b9b      	ldrb	r3, [r3, #14]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d106      	bne.n	80132bc <pbuf_ref+0x30>
 80132ae:	4b05      	ldr	r3, [pc, #20]	; (80132c4 <pbuf_ref+0x38>)
 80132b0:	f240 3242 	movw	r2, #834	; 0x342
 80132b4:	4904      	ldr	r1, [pc, #16]	; (80132c8 <pbuf_ref+0x3c>)
 80132b6:	4805      	ldr	r0, [pc, #20]	; (80132cc <pbuf_ref+0x40>)
 80132b8:	f009 fc08 	bl	801cacc <iprintf>
  }
}
 80132bc:	bf00      	nop
 80132be:	3708      	adds	r7, #8
 80132c0:	46bd      	mov	sp, r7
 80132c2:	bd80      	pop	{r7, pc}
 80132c4:	0801e8c8 	.word	0x0801e8c8
 80132c8:	0801eaa8 	.word	0x0801eaa8
 80132cc:	0801e928 	.word	0x0801e928

080132d0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b084      	sub	sp, #16
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	6078      	str	r0, [r7, #4]
 80132d8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d002      	beq.n	80132e6 <pbuf_cat+0x16>
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d107      	bne.n	80132f6 <pbuf_cat+0x26>
 80132e6:	4b20      	ldr	r3, [pc, #128]	; (8013368 <pbuf_cat+0x98>)
 80132e8:	f240 3259 	movw	r2, #857	; 0x359
 80132ec:	491f      	ldr	r1, [pc, #124]	; (801336c <pbuf_cat+0x9c>)
 80132ee:	4820      	ldr	r0, [pc, #128]	; (8013370 <pbuf_cat+0xa0>)
 80132f0:	f009 fbec 	bl	801cacc <iprintf>
 80132f4:	e034      	b.n	8013360 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	60fb      	str	r3, [r7, #12]
 80132fa:	e00a      	b.n	8013312 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	891a      	ldrh	r2, [r3, #8]
 8013300:	683b      	ldr	r3, [r7, #0]
 8013302:	891b      	ldrh	r3, [r3, #8]
 8013304:	4413      	add	r3, r2
 8013306:	b29a      	uxth	r2, r3
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	60fb      	str	r3, [r7, #12]
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	2b00      	cmp	r3, #0
 8013318:	d1f0      	bne.n	80132fc <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	891a      	ldrh	r2, [r3, #8]
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	895b      	ldrh	r3, [r3, #10]
 8013322:	429a      	cmp	r2, r3
 8013324:	d006      	beq.n	8013334 <pbuf_cat+0x64>
 8013326:	4b10      	ldr	r3, [pc, #64]	; (8013368 <pbuf_cat+0x98>)
 8013328:	f240 3262 	movw	r2, #866	; 0x362
 801332c:	4911      	ldr	r1, [pc, #68]	; (8013374 <pbuf_cat+0xa4>)
 801332e:	4810      	ldr	r0, [pc, #64]	; (8013370 <pbuf_cat+0xa0>)
 8013330:	f009 fbcc 	bl	801cacc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	2b00      	cmp	r3, #0
 801333a:	d006      	beq.n	801334a <pbuf_cat+0x7a>
 801333c:	4b0a      	ldr	r3, [pc, #40]	; (8013368 <pbuf_cat+0x98>)
 801333e:	f240 3263 	movw	r2, #867	; 0x363
 8013342:	490d      	ldr	r1, [pc, #52]	; (8013378 <pbuf_cat+0xa8>)
 8013344:	480a      	ldr	r0, [pc, #40]	; (8013370 <pbuf_cat+0xa0>)
 8013346:	f009 fbc1 	bl	801cacc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	891a      	ldrh	r2, [r3, #8]
 801334e:	683b      	ldr	r3, [r7, #0]
 8013350:	891b      	ldrh	r3, [r3, #8]
 8013352:	4413      	add	r3, r2
 8013354:	b29a      	uxth	r2, r3
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	683a      	ldr	r2, [r7, #0]
 801335e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013360:	3710      	adds	r7, #16
 8013362:	46bd      	mov	sp, r7
 8013364:	bd80      	pop	{r7, pc}
 8013366:	bf00      	nop
 8013368:	0801e8c8 	.word	0x0801e8c8
 801336c:	0801eabc 	.word	0x0801eabc
 8013370:	0801e928 	.word	0x0801e928
 8013374:	0801eaf4 	.word	0x0801eaf4
 8013378:	0801eb24 	.word	0x0801eb24

0801337c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801337c:	b580      	push	{r7, lr}
 801337e:	b086      	sub	sp, #24
 8013380:	af00      	add	r7, sp, #0
 8013382:	6078      	str	r0, [r7, #4]
 8013384:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013386:	2300      	movs	r3, #0
 8013388:	617b      	str	r3, [r7, #20]
 801338a:	2300      	movs	r3, #0
 801338c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	2b00      	cmp	r3, #0
 8013392:	d008      	beq.n	80133a6 <pbuf_copy+0x2a>
 8013394:	683b      	ldr	r3, [r7, #0]
 8013396:	2b00      	cmp	r3, #0
 8013398:	d005      	beq.n	80133a6 <pbuf_copy+0x2a>
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	891a      	ldrh	r2, [r3, #8]
 801339e:	683b      	ldr	r3, [r7, #0]
 80133a0:	891b      	ldrh	r3, [r3, #8]
 80133a2:	429a      	cmp	r2, r3
 80133a4:	d209      	bcs.n	80133ba <pbuf_copy+0x3e>
 80133a6:	4b57      	ldr	r3, [pc, #348]	; (8013504 <pbuf_copy+0x188>)
 80133a8:	f240 32c9 	movw	r2, #969	; 0x3c9
 80133ac:	4956      	ldr	r1, [pc, #344]	; (8013508 <pbuf_copy+0x18c>)
 80133ae:	4857      	ldr	r0, [pc, #348]	; (801350c <pbuf_copy+0x190>)
 80133b0:	f009 fb8c 	bl	801cacc <iprintf>
 80133b4:	f06f 030f 	mvn.w	r3, #15
 80133b8:	e09f      	b.n	80134fa <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	895b      	ldrh	r3, [r3, #10]
 80133be:	461a      	mov	r2, r3
 80133c0:	697b      	ldr	r3, [r7, #20]
 80133c2:	1ad2      	subs	r2, r2, r3
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	895b      	ldrh	r3, [r3, #10]
 80133c8:	4619      	mov	r1, r3
 80133ca:	693b      	ldr	r3, [r7, #16]
 80133cc:	1acb      	subs	r3, r1, r3
 80133ce:	429a      	cmp	r2, r3
 80133d0:	d306      	bcc.n	80133e0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80133d2:	683b      	ldr	r3, [r7, #0]
 80133d4:	895b      	ldrh	r3, [r3, #10]
 80133d6:	461a      	mov	r2, r3
 80133d8:	693b      	ldr	r3, [r7, #16]
 80133da:	1ad3      	subs	r3, r2, r3
 80133dc:	60fb      	str	r3, [r7, #12]
 80133de:	e005      	b.n	80133ec <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	895b      	ldrh	r3, [r3, #10]
 80133e4:	461a      	mov	r2, r3
 80133e6:	697b      	ldr	r3, [r7, #20]
 80133e8:	1ad3      	subs	r3, r2, r3
 80133ea:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	685a      	ldr	r2, [r3, #4]
 80133f0:	697b      	ldr	r3, [r7, #20]
 80133f2:	18d0      	adds	r0, r2, r3
 80133f4:	683b      	ldr	r3, [r7, #0]
 80133f6:	685a      	ldr	r2, [r3, #4]
 80133f8:	693b      	ldr	r3, [r7, #16]
 80133fa:	4413      	add	r3, r2
 80133fc:	68fa      	ldr	r2, [r7, #12]
 80133fe:	4619      	mov	r1, r3
 8013400:	f009 faa4 	bl	801c94c <memcpy>
    offset_to += len;
 8013404:	697a      	ldr	r2, [r7, #20]
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	4413      	add	r3, r2
 801340a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 801340c:	693a      	ldr	r2, [r7, #16]
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	4413      	add	r3, r2
 8013412:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	895b      	ldrh	r3, [r3, #10]
 8013418:	461a      	mov	r2, r3
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	4293      	cmp	r3, r2
 801341e:	d906      	bls.n	801342e <pbuf_copy+0xb2>
 8013420:	4b38      	ldr	r3, [pc, #224]	; (8013504 <pbuf_copy+0x188>)
 8013422:	f240 32d9 	movw	r2, #985	; 0x3d9
 8013426:	493a      	ldr	r1, [pc, #232]	; (8013510 <pbuf_copy+0x194>)
 8013428:	4838      	ldr	r0, [pc, #224]	; (801350c <pbuf_copy+0x190>)
 801342a:	f009 fb4f 	bl	801cacc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801342e:	683b      	ldr	r3, [r7, #0]
 8013430:	895b      	ldrh	r3, [r3, #10]
 8013432:	461a      	mov	r2, r3
 8013434:	693b      	ldr	r3, [r7, #16]
 8013436:	4293      	cmp	r3, r2
 8013438:	d906      	bls.n	8013448 <pbuf_copy+0xcc>
 801343a:	4b32      	ldr	r3, [pc, #200]	; (8013504 <pbuf_copy+0x188>)
 801343c:	f240 32da 	movw	r2, #986	; 0x3da
 8013440:	4934      	ldr	r1, [pc, #208]	; (8013514 <pbuf_copy+0x198>)
 8013442:	4832      	ldr	r0, [pc, #200]	; (801350c <pbuf_copy+0x190>)
 8013444:	f009 fb42 	bl	801cacc <iprintf>
    if (offset_from >= p_from->len) {
 8013448:	683b      	ldr	r3, [r7, #0]
 801344a:	895b      	ldrh	r3, [r3, #10]
 801344c:	461a      	mov	r2, r3
 801344e:	693b      	ldr	r3, [r7, #16]
 8013450:	4293      	cmp	r3, r2
 8013452:	d304      	bcc.n	801345e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013454:	2300      	movs	r3, #0
 8013456:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013458:	683b      	ldr	r3, [r7, #0]
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	895b      	ldrh	r3, [r3, #10]
 8013462:	461a      	mov	r2, r3
 8013464:	697b      	ldr	r3, [r7, #20]
 8013466:	4293      	cmp	r3, r2
 8013468:	d114      	bne.n	8013494 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801346a:	2300      	movs	r3, #0
 801346c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	2b00      	cmp	r3, #0
 8013478:	d10c      	bne.n	8013494 <pbuf_copy+0x118>
 801347a:	683b      	ldr	r3, [r7, #0]
 801347c:	2b00      	cmp	r3, #0
 801347e:	d009      	beq.n	8013494 <pbuf_copy+0x118>
 8013480:	4b20      	ldr	r3, [pc, #128]	; (8013504 <pbuf_copy+0x188>)
 8013482:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8013486:	4924      	ldr	r1, [pc, #144]	; (8013518 <pbuf_copy+0x19c>)
 8013488:	4820      	ldr	r0, [pc, #128]	; (801350c <pbuf_copy+0x190>)
 801348a:	f009 fb1f 	bl	801cacc <iprintf>
 801348e:	f06f 030f 	mvn.w	r3, #15
 8013492:	e032      	b.n	80134fa <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d013      	beq.n	80134c2 <pbuf_copy+0x146>
 801349a:	683b      	ldr	r3, [r7, #0]
 801349c:	895a      	ldrh	r2, [r3, #10]
 801349e:	683b      	ldr	r3, [r7, #0]
 80134a0:	891b      	ldrh	r3, [r3, #8]
 80134a2:	429a      	cmp	r2, r3
 80134a4:	d10d      	bne.n	80134c2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d009      	beq.n	80134c2 <pbuf_copy+0x146>
 80134ae:	4b15      	ldr	r3, [pc, #84]	; (8013504 <pbuf_copy+0x188>)
 80134b0:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80134b4:	4919      	ldr	r1, [pc, #100]	; (801351c <pbuf_copy+0x1a0>)
 80134b6:	4815      	ldr	r0, [pc, #84]	; (801350c <pbuf_copy+0x190>)
 80134b8:	f009 fb08 	bl	801cacc <iprintf>
 80134bc:	f06f 0305 	mvn.w	r3, #5
 80134c0:	e01b      	b.n	80134fa <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d013      	beq.n	80134f0 <pbuf_copy+0x174>
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	895a      	ldrh	r2, [r3, #10]
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	891b      	ldrh	r3, [r3, #8]
 80134d0:	429a      	cmp	r2, r3
 80134d2:	d10d      	bne.n	80134f0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d009      	beq.n	80134f0 <pbuf_copy+0x174>
 80134dc:	4b09      	ldr	r3, [pc, #36]	; (8013504 <pbuf_copy+0x188>)
 80134de:	f240 32ee 	movw	r2, #1006	; 0x3ee
 80134e2:	490e      	ldr	r1, [pc, #56]	; (801351c <pbuf_copy+0x1a0>)
 80134e4:	4809      	ldr	r0, [pc, #36]	; (801350c <pbuf_copy+0x190>)
 80134e6:	f009 faf1 	bl	801cacc <iprintf>
 80134ea:	f06f 0305 	mvn.w	r3, #5
 80134ee:	e004      	b.n	80134fa <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80134f0:	683b      	ldr	r3, [r7, #0]
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	f47f af61 	bne.w	80133ba <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80134f8:	2300      	movs	r3, #0
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	3718      	adds	r7, #24
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}
 8013502:	bf00      	nop
 8013504:	0801e8c8 	.word	0x0801e8c8
 8013508:	0801eb70 	.word	0x0801eb70
 801350c:	0801e928 	.word	0x0801e928
 8013510:	0801eba0 	.word	0x0801eba0
 8013514:	0801ebb8 	.word	0x0801ebb8
 8013518:	0801ebd4 	.word	0x0801ebd4
 801351c:	0801ebe4 	.word	0x0801ebe4

08013520 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013520:	b580      	push	{r7, lr}
 8013522:	b088      	sub	sp, #32
 8013524:	af00      	add	r7, sp, #0
 8013526:	60f8      	str	r0, [r7, #12]
 8013528:	60b9      	str	r1, [r7, #8]
 801352a:	4611      	mov	r1, r2
 801352c:	461a      	mov	r2, r3
 801352e:	460b      	mov	r3, r1
 8013530:	80fb      	strh	r3, [r7, #6]
 8013532:	4613      	mov	r3, r2
 8013534:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013536:	2300      	movs	r3, #0
 8013538:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801353a:	2300      	movs	r3, #0
 801353c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	2b00      	cmp	r3, #0
 8013542:	d108      	bne.n	8013556 <pbuf_copy_partial+0x36>
 8013544:	4b2b      	ldr	r3, [pc, #172]	; (80135f4 <pbuf_copy_partial+0xd4>)
 8013546:	f240 420a 	movw	r2, #1034	; 0x40a
 801354a:	492b      	ldr	r1, [pc, #172]	; (80135f8 <pbuf_copy_partial+0xd8>)
 801354c:	482b      	ldr	r0, [pc, #172]	; (80135fc <pbuf_copy_partial+0xdc>)
 801354e:	f009 fabd 	bl	801cacc <iprintf>
 8013552:	2300      	movs	r3, #0
 8013554:	e04a      	b.n	80135ec <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013556:	68bb      	ldr	r3, [r7, #8]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d108      	bne.n	801356e <pbuf_copy_partial+0x4e>
 801355c:	4b25      	ldr	r3, [pc, #148]	; (80135f4 <pbuf_copy_partial+0xd4>)
 801355e:	f240 420b 	movw	r2, #1035	; 0x40b
 8013562:	4927      	ldr	r1, [pc, #156]	; (8013600 <pbuf_copy_partial+0xe0>)
 8013564:	4825      	ldr	r0, [pc, #148]	; (80135fc <pbuf_copy_partial+0xdc>)
 8013566:	f009 fab1 	bl	801cacc <iprintf>
 801356a:	2300      	movs	r3, #0
 801356c:	e03e      	b.n	80135ec <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	61fb      	str	r3, [r7, #28]
 8013572:	e034      	b.n	80135de <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013574:	88bb      	ldrh	r3, [r7, #4]
 8013576:	2b00      	cmp	r3, #0
 8013578:	d00a      	beq.n	8013590 <pbuf_copy_partial+0x70>
 801357a:	69fb      	ldr	r3, [r7, #28]
 801357c:	895b      	ldrh	r3, [r3, #10]
 801357e:	88ba      	ldrh	r2, [r7, #4]
 8013580:	429a      	cmp	r2, r3
 8013582:	d305      	bcc.n	8013590 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013584:	69fb      	ldr	r3, [r7, #28]
 8013586:	895b      	ldrh	r3, [r3, #10]
 8013588:	88ba      	ldrh	r2, [r7, #4]
 801358a:	1ad3      	subs	r3, r2, r3
 801358c:	80bb      	strh	r3, [r7, #4]
 801358e:	e023      	b.n	80135d8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013590:	69fb      	ldr	r3, [r7, #28]
 8013592:	895a      	ldrh	r2, [r3, #10]
 8013594:	88bb      	ldrh	r3, [r7, #4]
 8013596:	1ad3      	subs	r3, r2, r3
 8013598:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801359a:	8b3a      	ldrh	r2, [r7, #24]
 801359c:	88fb      	ldrh	r3, [r7, #6]
 801359e:	429a      	cmp	r2, r3
 80135a0:	d901      	bls.n	80135a6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80135a2:	88fb      	ldrh	r3, [r7, #6]
 80135a4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80135a6:	8b7b      	ldrh	r3, [r7, #26]
 80135a8:	68ba      	ldr	r2, [r7, #8]
 80135aa:	18d0      	adds	r0, r2, r3
 80135ac:	69fb      	ldr	r3, [r7, #28]
 80135ae:	685a      	ldr	r2, [r3, #4]
 80135b0:	88bb      	ldrh	r3, [r7, #4]
 80135b2:	4413      	add	r3, r2
 80135b4:	8b3a      	ldrh	r2, [r7, #24]
 80135b6:	4619      	mov	r1, r3
 80135b8:	f009 f9c8 	bl	801c94c <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80135bc:	8afa      	ldrh	r2, [r7, #22]
 80135be:	8b3b      	ldrh	r3, [r7, #24]
 80135c0:	4413      	add	r3, r2
 80135c2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80135c4:	8b7a      	ldrh	r2, [r7, #26]
 80135c6:	8b3b      	ldrh	r3, [r7, #24]
 80135c8:	4413      	add	r3, r2
 80135ca:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80135cc:	88fa      	ldrh	r2, [r7, #6]
 80135ce:	8b3b      	ldrh	r3, [r7, #24]
 80135d0:	1ad3      	subs	r3, r2, r3
 80135d2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80135d4:	2300      	movs	r3, #0
 80135d6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80135d8:	69fb      	ldr	r3, [r7, #28]
 80135da:	681b      	ldr	r3, [r3, #0]
 80135dc:	61fb      	str	r3, [r7, #28]
 80135de:	88fb      	ldrh	r3, [r7, #6]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d002      	beq.n	80135ea <pbuf_copy_partial+0xca>
 80135e4:	69fb      	ldr	r3, [r7, #28]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d1c4      	bne.n	8013574 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80135ea:	8afb      	ldrh	r3, [r7, #22]
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	3720      	adds	r7, #32
 80135f0:	46bd      	mov	sp, r7
 80135f2:	bd80      	pop	{r7, pc}
 80135f4:	0801e8c8 	.word	0x0801e8c8
 80135f8:	0801ec10 	.word	0x0801ec10
 80135fc:	0801e928 	.word	0x0801e928
 8013600:	0801ec30 	.word	0x0801ec30

08013604 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8013604:	b580      	push	{r7, lr}
 8013606:	b088      	sub	sp, #32
 8013608:	af00      	add	r7, sp, #0
 801360a:	60f8      	str	r0, [r7, #12]
 801360c:	60b9      	str	r1, [r7, #8]
 801360e:	4613      	mov	r3, r2
 8013610:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8013612:	88fb      	ldrh	r3, [r7, #6]
 8013614:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8013616:	2300      	movs	r3, #0
 8013618:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	2b00      	cmp	r3, #0
 801361e:	d109      	bne.n	8013634 <pbuf_take+0x30>
 8013620:	4b3a      	ldr	r3, [pc, #232]	; (801370c <pbuf_take+0x108>)
 8013622:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8013626:	493a      	ldr	r1, [pc, #232]	; (8013710 <pbuf_take+0x10c>)
 8013628:	483a      	ldr	r0, [pc, #232]	; (8013714 <pbuf_take+0x110>)
 801362a:	f009 fa4f 	bl	801cacc <iprintf>
 801362e:	f06f 030f 	mvn.w	r3, #15
 8013632:	e067      	b.n	8013704 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8013634:	68bb      	ldr	r3, [r7, #8]
 8013636:	2b00      	cmp	r3, #0
 8013638:	d109      	bne.n	801364e <pbuf_take+0x4a>
 801363a:	4b34      	ldr	r3, [pc, #208]	; (801370c <pbuf_take+0x108>)
 801363c:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8013640:	4935      	ldr	r1, [pc, #212]	; (8013718 <pbuf_take+0x114>)
 8013642:	4834      	ldr	r0, [pc, #208]	; (8013714 <pbuf_take+0x110>)
 8013644:	f009 fa42 	bl	801cacc <iprintf>
 8013648:	f06f 030f 	mvn.w	r3, #15
 801364c:	e05a      	b.n	8013704 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	891b      	ldrh	r3, [r3, #8]
 8013652:	88fa      	ldrh	r2, [r7, #6]
 8013654:	429a      	cmp	r2, r3
 8013656:	d909      	bls.n	801366c <pbuf_take+0x68>
 8013658:	4b2c      	ldr	r3, [pc, #176]	; (801370c <pbuf_take+0x108>)
 801365a:	f240 42b5 	movw	r2, #1205	; 0x4b5
 801365e:	492f      	ldr	r1, [pc, #188]	; (801371c <pbuf_take+0x118>)
 8013660:	482c      	ldr	r0, [pc, #176]	; (8013714 <pbuf_take+0x110>)
 8013662:	f009 fa33 	bl	801cacc <iprintf>
 8013666:	f04f 33ff 	mov.w	r3, #4294967295
 801366a:	e04b      	b.n	8013704 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 801366c:	68fb      	ldr	r3, [r7, #12]
 801366e:	2b00      	cmp	r3, #0
 8013670:	d007      	beq.n	8013682 <pbuf_take+0x7e>
 8013672:	68bb      	ldr	r3, [r7, #8]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d004      	beq.n	8013682 <pbuf_take+0x7e>
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	891b      	ldrh	r3, [r3, #8]
 801367c:	88fa      	ldrh	r2, [r7, #6]
 801367e:	429a      	cmp	r2, r3
 8013680:	d902      	bls.n	8013688 <pbuf_take+0x84>
    return ERR_ARG;
 8013682:	f06f 030f 	mvn.w	r3, #15
 8013686:	e03d      	b.n	8013704 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	61fb      	str	r3, [r7, #28]
 801368c:	e028      	b.n	80136e0 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801368e:	69fb      	ldr	r3, [r7, #28]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d106      	bne.n	80136a2 <pbuf_take+0x9e>
 8013694:	4b1d      	ldr	r3, [pc, #116]	; (801370c <pbuf_take+0x108>)
 8013696:	f240 42bd 	movw	r2, #1213	; 0x4bd
 801369a:	4921      	ldr	r1, [pc, #132]	; (8013720 <pbuf_take+0x11c>)
 801369c:	481d      	ldr	r0, [pc, #116]	; (8013714 <pbuf_take+0x110>)
 801369e:	f009 fa15 	bl	801cacc <iprintf>
    buf_copy_len = total_copy_len;
 80136a2:	697b      	ldr	r3, [r7, #20]
 80136a4:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 80136a6:	69fb      	ldr	r3, [r7, #28]
 80136a8:	895b      	ldrh	r3, [r3, #10]
 80136aa:	461a      	mov	r2, r3
 80136ac:	69bb      	ldr	r3, [r7, #24]
 80136ae:	4293      	cmp	r3, r2
 80136b0:	d902      	bls.n	80136b8 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 80136b2:	69fb      	ldr	r3, [r7, #28]
 80136b4:	895b      	ldrh	r3, [r3, #10]
 80136b6:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 80136b8:	69fb      	ldr	r3, [r7, #28]
 80136ba:	6858      	ldr	r0, [r3, #4]
 80136bc:	68ba      	ldr	r2, [r7, #8]
 80136be:	693b      	ldr	r3, [r7, #16]
 80136c0:	4413      	add	r3, r2
 80136c2:	69ba      	ldr	r2, [r7, #24]
 80136c4:	4619      	mov	r1, r3
 80136c6:	f009 f941 	bl	801c94c <memcpy>
    total_copy_len -= buf_copy_len;
 80136ca:	697a      	ldr	r2, [r7, #20]
 80136cc:	69bb      	ldr	r3, [r7, #24]
 80136ce:	1ad3      	subs	r3, r2, r3
 80136d0:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 80136d2:	693a      	ldr	r2, [r7, #16]
 80136d4:	69bb      	ldr	r3, [r7, #24]
 80136d6:	4413      	add	r3, r2
 80136d8:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 80136da:	69fb      	ldr	r3, [r7, #28]
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	61fb      	str	r3, [r7, #28]
 80136e0:	697b      	ldr	r3, [r7, #20]
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d1d3      	bne.n	801368e <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 80136e6:	697b      	ldr	r3, [r7, #20]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d103      	bne.n	80136f4 <pbuf_take+0xf0>
 80136ec:	88fb      	ldrh	r3, [r7, #6]
 80136ee:	693a      	ldr	r2, [r7, #16]
 80136f0:	429a      	cmp	r2, r3
 80136f2:	d006      	beq.n	8013702 <pbuf_take+0xfe>
 80136f4:	4b05      	ldr	r3, [pc, #20]	; (801370c <pbuf_take+0x108>)
 80136f6:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 80136fa:	490a      	ldr	r1, [pc, #40]	; (8013724 <pbuf_take+0x120>)
 80136fc:	4805      	ldr	r0, [pc, #20]	; (8013714 <pbuf_take+0x110>)
 80136fe:	f009 f9e5 	bl	801cacc <iprintf>
  return ERR_OK;
 8013702:	2300      	movs	r3, #0
}
 8013704:	4618      	mov	r0, r3
 8013706:	3720      	adds	r7, #32
 8013708:	46bd      	mov	sp, r7
 801370a:	bd80      	pop	{r7, pc}
 801370c:	0801e8c8 	.word	0x0801e8c8
 8013710:	0801eca0 	.word	0x0801eca0
 8013714:	0801e928 	.word	0x0801e928
 8013718:	0801ecb8 	.word	0x0801ecb8
 801371c:	0801ecd4 	.word	0x0801ecd4
 8013720:	0801ecf4 	.word	0x0801ecf4
 8013724:	0801ed0c 	.word	0x0801ed0c

08013728 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b084      	sub	sp, #16
 801372c:	af00      	add	r7, sp, #0
 801372e:	4603      	mov	r3, r0
 8013730:	603a      	str	r2, [r7, #0]
 8013732:	71fb      	strb	r3, [r7, #7]
 8013734:	460b      	mov	r3, r1
 8013736:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8013738:	683b      	ldr	r3, [r7, #0]
 801373a:	8919      	ldrh	r1, [r3, #8]
 801373c:	88ba      	ldrh	r2, [r7, #4]
 801373e:	79fb      	ldrb	r3, [r7, #7]
 8013740:	4618      	mov	r0, r3
 8013742:	f7ff fa1f 	bl	8012b84 <pbuf_alloc>
 8013746:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d101      	bne.n	8013752 <pbuf_clone+0x2a>
    return NULL;
 801374e:	2300      	movs	r3, #0
 8013750:	e011      	b.n	8013776 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8013752:	6839      	ldr	r1, [r7, #0]
 8013754:	68f8      	ldr	r0, [r7, #12]
 8013756:	f7ff fe11 	bl	801337c <pbuf_copy>
 801375a:	4603      	mov	r3, r0
 801375c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801375e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d006      	beq.n	8013774 <pbuf_clone+0x4c>
 8013766:	4b06      	ldr	r3, [pc, #24]	; (8013780 <pbuf_clone+0x58>)
 8013768:	f240 5224 	movw	r2, #1316	; 0x524
 801376c:	4905      	ldr	r1, [pc, #20]	; (8013784 <pbuf_clone+0x5c>)
 801376e:	4806      	ldr	r0, [pc, #24]	; (8013788 <pbuf_clone+0x60>)
 8013770:	f009 f9ac 	bl	801cacc <iprintf>
  return q;
 8013774:	68fb      	ldr	r3, [r7, #12]
}
 8013776:	4618      	mov	r0, r3
 8013778:	3710      	adds	r7, #16
 801377a:	46bd      	mov	sp, r7
 801377c:	bd80      	pop	{r7, pc}
 801377e:	bf00      	nop
 8013780:	0801e8c8 	.word	0x0801e8c8
 8013784:	0801ed3c 	.word	0x0801ed3c
 8013788:	0801e928 	.word	0x0801e928

0801378c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801378c:	b580      	push	{r7, lr}
 801378e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013790:	f009 fa40 	bl	801cc14 <rand>
 8013794:	4603      	mov	r3, r0
 8013796:	b29b      	uxth	r3, r3
 8013798:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801379c:	b29b      	uxth	r3, r3
 801379e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80137a2:	b29a      	uxth	r2, r3
 80137a4:	4b01      	ldr	r3, [pc, #4]	; (80137ac <tcp_init+0x20>)
 80137a6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80137a8:	bf00      	nop
 80137aa:	bd80      	pop	{r7, pc}
 80137ac:	200000bc 	.word	0x200000bc

080137b0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b082      	sub	sp, #8
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	7d1b      	ldrb	r3, [r3, #20]
 80137bc:	2b01      	cmp	r3, #1
 80137be:	d105      	bne.n	80137cc <tcp_free+0x1c>
 80137c0:	4b06      	ldr	r3, [pc, #24]	; (80137dc <tcp_free+0x2c>)
 80137c2:	22d4      	movs	r2, #212	; 0xd4
 80137c4:	4906      	ldr	r1, [pc, #24]	; (80137e0 <tcp_free+0x30>)
 80137c6:	4807      	ldr	r0, [pc, #28]	; (80137e4 <tcp_free+0x34>)
 80137c8:	f009 f980 	bl	801cacc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80137cc:	6879      	ldr	r1, [r7, #4]
 80137ce:	2001      	movs	r0, #1
 80137d0:	f7fe feaa 	bl	8012528 <memp_free>
}
 80137d4:	bf00      	nop
 80137d6:	3708      	adds	r7, #8
 80137d8:	46bd      	mov	sp, r7
 80137da:	bd80      	pop	{r7, pc}
 80137dc:	0801edc8 	.word	0x0801edc8
 80137e0:	0801edf8 	.word	0x0801edf8
 80137e4:	0801ee0c 	.word	0x0801ee0c

080137e8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80137e8:	b580      	push	{r7, lr}
 80137ea:	b082      	sub	sp, #8
 80137ec:	af00      	add	r7, sp, #0
 80137ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	7d1b      	ldrb	r3, [r3, #20]
 80137f4:	2b01      	cmp	r3, #1
 80137f6:	d105      	bne.n	8013804 <tcp_free_listen+0x1c>
 80137f8:	4b06      	ldr	r3, [pc, #24]	; (8013814 <tcp_free_listen+0x2c>)
 80137fa:	22df      	movs	r2, #223	; 0xdf
 80137fc:	4906      	ldr	r1, [pc, #24]	; (8013818 <tcp_free_listen+0x30>)
 80137fe:	4807      	ldr	r0, [pc, #28]	; (801381c <tcp_free_listen+0x34>)
 8013800:	f009 f964 	bl	801cacc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013804:	6879      	ldr	r1, [r7, #4]
 8013806:	2002      	movs	r0, #2
 8013808:	f7fe fe8e 	bl	8012528 <memp_free>
}
 801380c:	bf00      	nop
 801380e:	3708      	adds	r7, #8
 8013810:	46bd      	mov	sp, r7
 8013812:	bd80      	pop	{r7, pc}
 8013814:	0801edc8 	.word	0x0801edc8
 8013818:	0801ee34 	.word	0x0801ee34
 801381c:	0801ee0c 	.word	0x0801ee0c

08013820 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013820:	b580      	push	{r7, lr}
 8013822:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013824:	f001 f802 	bl	801482c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013828:	4b07      	ldr	r3, [pc, #28]	; (8013848 <tcp_tmr+0x28>)
 801382a:	781b      	ldrb	r3, [r3, #0]
 801382c:	3301      	adds	r3, #1
 801382e:	b2da      	uxtb	r2, r3
 8013830:	4b05      	ldr	r3, [pc, #20]	; (8013848 <tcp_tmr+0x28>)
 8013832:	701a      	strb	r2, [r3, #0]
 8013834:	4b04      	ldr	r3, [pc, #16]	; (8013848 <tcp_tmr+0x28>)
 8013836:	781b      	ldrb	r3, [r3, #0]
 8013838:	f003 0301 	and.w	r3, r3, #1
 801383c:	2b00      	cmp	r3, #0
 801383e:	d001      	beq.n	8013844 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013840:	f000 fcb4 	bl	80141ac <tcp_slowtmr>
  }
}
 8013844:	bf00      	nop
 8013846:	bd80      	pop	{r7, pc}
 8013848:	20002219 	.word	0x20002219

0801384c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b084      	sub	sp, #16
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
 8013854:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	2b00      	cmp	r3, #0
 801385a:	d105      	bne.n	8013868 <tcp_remove_listener+0x1c>
 801385c:	4b0d      	ldr	r3, [pc, #52]	; (8013894 <tcp_remove_listener+0x48>)
 801385e:	22ff      	movs	r2, #255	; 0xff
 8013860:	490d      	ldr	r1, [pc, #52]	; (8013898 <tcp_remove_listener+0x4c>)
 8013862:	480e      	ldr	r0, [pc, #56]	; (801389c <tcp_remove_listener+0x50>)
 8013864:	f009 f932 	bl	801cacc <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	60fb      	str	r3, [r7, #12]
 801386c:	e00a      	b.n	8013884 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801386e:	68fb      	ldr	r3, [r7, #12]
 8013870:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013872:	683a      	ldr	r2, [r7, #0]
 8013874:	429a      	cmp	r2, r3
 8013876:	d102      	bne.n	801387e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	2200      	movs	r2, #0
 801387c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	68db      	ldr	r3, [r3, #12]
 8013882:	60fb      	str	r3, [r7, #12]
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	2b00      	cmp	r3, #0
 8013888:	d1f1      	bne.n	801386e <tcp_remove_listener+0x22>
    }
  }
}
 801388a:	bf00      	nop
 801388c:	bf00      	nop
 801388e:	3710      	adds	r7, #16
 8013890:	46bd      	mov	sp, r7
 8013892:	bd80      	pop	{r7, pc}
 8013894:	0801edc8 	.word	0x0801edc8
 8013898:	0801ee50 	.word	0x0801ee50
 801389c:	0801ee0c 	.word	0x0801ee0c

080138a0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b084      	sub	sp, #16
 80138a4:	af00      	add	r7, sp, #0
 80138a6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d106      	bne.n	80138bc <tcp_listen_closed+0x1c>
 80138ae:	4b14      	ldr	r3, [pc, #80]	; (8013900 <tcp_listen_closed+0x60>)
 80138b0:	f240 1211 	movw	r2, #273	; 0x111
 80138b4:	4913      	ldr	r1, [pc, #76]	; (8013904 <tcp_listen_closed+0x64>)
 80138b6:	4814      	ldr	r0, [pc, #80]	; (8013908 <tcp_listen_closed+0x68>)
 80138b8:	f009 f908 	bl	801cacc <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	7d1b      	ldrb	r3, [r3, #20]
 80138c0:	2b01      	cmp	r3, #1
 80138c2:	d006      	beq.n	80138d2 <tcp_listen_closed+0x32>
 80138c4:	4b0e      	ldr	r3, [pc, #56]	; (8013900 <tcp_listen_closed+0x60>)
 80138c6:	f44f 7289 	mov.w	r2, #274	; 0x112
 80138ca:	4910      	ldr	r1, [pc, #64]	; (801390c <tcp_listen_closed+0x6c>)
 80138cc:	480e      	ldr	r0, [pc, #56]	; (8013908 <tcp_listen_closed+0x68>)
 80138ce:	f009 f8fd 	bl	801cacc <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80138d2:	2301      	movs	r3, #1
 80138d4:	60fb      	str	r3, [r7, #12]
 80138d6:	e00b      	b.n	80138f0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80138d8:	4a0d      	ldr	r2, [pc, #52]	; (8013910 <tcp_listen_closed+0x70>)
 80138da:	68fb      	ldr	r3, [r7, #12]
 80138dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	6879      	ldr	r1, [r7, #4]
 80138e4:	4618      	mov	r0, r3
 80138e6:	f7ff ffb1 	bl	801384c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	3301      	adds	r3, #1
 80138ee:	60fb      	str	r3, [r7, #12]
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	2b03      	cmp	r3, #3
 80138f4:	d9f0      	bls.n	80138d8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80138f6:	bf00      	nop
 80138f8:	bf00      	nop
 80138fa:	3710      	adds	r7, #16
 80138fc:	46bd      	mov	sp, r7
 80138fe:	bd80      	pop	{r7, pc}
 8013900:	0801edc8 	.word	0x0801edc8
 8013904:	0801ee78 	.word	0x0801ee78
 8013908:	0801ee0c 	.word	0x0801ee0c
 801390c:	0801ee84 	.word	0x0801ee84
 8013910:	0809777c 	.word	0x0809777c

08013914 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013914:	b5b0      	push	{r4, r5, r7, lr}
 8013916:	b088      	sub	sp, #32
 8013918:	af04      	add	r7, sp, #16
 801391a:	6078      	str	r0, [r7, #4]
 801391c:	460b      	mov	r3, r1
 801391e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d106      	bne.n	8013934 <tcp_close_shutdown+0x20>
 8013926:	4b63      	ldr	r3, [pc, #396]	; (8013ab4 <tcp_close_shutdown+0x1a0>)
 8013928:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801392c:	4962      	ldr	r1, [pc, #392]	; (8013ab8 <tcp_close_shutdown+0x1a4>)
 801392e:	4863      	ldr	r0, [pc, #396]	; (8013abc <tcp_close_shutdown+0x1a8>)
 8013930:	f009 f8cc 	bl	801cacc <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013934:	78fb      	ldrb	r3, [r7, #3]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d067      	beq.n	8013a0a <tcp_close_shutdown+0xf6>
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	7d1b      	ldrb	r3, [r3, #20]
 801393e:	2b04      	cmp	r3, #4
 8013940:	d003      	beq.n	801394a <tcp_close_shutdown+0x36>
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	7d1b      	ldrb	r3, [r3, #20]
 8013946:	2b07      	cmp	r3, #7
 8013948:	d15f      	bne.n	8013a0a <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801394e:	2b00      	cmp	r3, #0
 8013950:	d105      	bne.n	801395e <tcp_close_shutdown+0x4a>
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013956:	f640 7228 	movw	r2, #3880	; 0xf28
 801395a:	4293      	cmp	r3, r2
 801395c:	d055      	beq.n	8013a0a <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	8b5b      	ldrh	r3, [r3, #26]
 8013962:	f003 0310 	and.w	r3, r3, #16
 8013966:	2b00      	cmp	r3, #0
 8013968:	d106      	bne.n	8013978 <tcp_close_shutdown+0x64>
 801396a:	4b52      	ldr	r3, [pc, #328]	; (8013ab4 <tcp_close_shutdown+0x1a0>)
 801396c:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8013970:	4953      	ldr	r1, [pc, #332]	; (8013ac0 <tcp_close_shutdown+0x1ac>)
 8013972:	4852      	ldr	r0, [pc, #328]	; (8013abc <tcp_close_shutdown+0x1a8>)
 8013974:	f009 f8aa 	bl	801cacc <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013980:	687d      	ldr	r5, [r7, #4]
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	3304      	adds	r3, #4
 8013986:	687a      	ldr	r2, [r7, #4]
 8013988:	8ad2      	ldrh	r2, [r2, #22]
 801398a:	6879      	ldr	r1, [r7, #4]
 801398c:	8b09      	ldrh	r1, [r1, #24]
 801398e:	9102      	str	r1, [sp, #8]
 8013990:	9201      	str	r2, [sp, #4]
 8013992:	9300      	str	r3, [sp, #0]
 8013994:	462b      	mov	r3, r5
 8013996:	4622      	mov	r2, r4
 8013998:	4601      	mov	r1, r0
 801399a:	6878      	ldr	r0, [r7, #4]
 801399c:	f005 fcfc 	bl	8019398 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80139a0:	6878      	ldr	r0, [r7, #4]
 80139a2:	f001 fad7 	bl	8014f54 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80139a6:	4b47      	ldr	r3, [pc, #284]	; (8013ac4 <tcp_close_shutdown+0x1b0>)
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	687a      	ldr	r2, [r7, #4]
 80139ac:	429a      	cmp	r2, r3
 80139ae:	d105      	bne.n	80139bc <tcp_close_shutdown+0xa8>
 80139b0:	4b44      	ldr	r3, [pc, #272]	; (8013ac4 <tcp_close_shutdown+0x1b0>)
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	68db      	ldr	r3, [r3, #12]
 80139b6:	4a43      	ldr	r2, [pc, #268]	; (8013ac4 <tcp_close_shutdown+0x1b0>)
 80139b8:	6013      	str	r3, [r2, #0]
 80139ba:	e013      	b.n	80139e4 <tcp_close_shutdown+0xd0>
 80139bc:	4b41      	ldr	r3, [pc, #260]	; (8013ac4 <tcp_close_shutdown+0x1b0>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	60fb      	str	r3, [r7, #12]
 80139c2:	e00c      	b.n	80139de <tcp_close_shutdown+0xca>
 80139c4:	68fb      	ldr	r3, [r7, #12]
 80139c6:	68db      	ldr	r3, [r3, #12]
 80139c8:	687a      	ldr	r2, [r7, #4]
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d104      	bne.n	80139d8 <tcp_close_shutdown+0xc4>
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	68da      	ldr	r2, [r3, #12]
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	60da      	str	r2, [r3, #12]
 80139d6:	e005      	b.n	80139e4 <tcp_close_shutdown+0xd0>
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	68db      	ldr	r3, [r3, #12]
 80139dc:	60fb      	str	r3, [r7, #12]
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d1ef      	bne.n	80139c4 <tcp_close_shutdown+0xb0>
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	2200      	movs	r2, #0
 80139e8:	60da      	str	r2, [r3, #12]
 80139ea:	4b37      	ldr	r3, [pc, #220]	; (8013ac8 <tcp_close_shutdown+0x1b4>)
 80139ec:	2201      	movs	r2, #1
 80139ee:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80139f0:	4b36      	ldr	r3, [pc, #216]	; (8013acc <tcp_close_shutdown+0x1b8>)
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	687a      	ldr	r2, [r7, #4]
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d102      	bne.n	8013a00 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80139fa:	f003 ff6d 	bl	80178d8 <tcp_trigger_input_pcb_close>
 80139fe:	e002      	b.n	8013a06 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8013a00:	6878      	ldr	r0, [r7, #4]
 8013a02:	f7ff fed5 	bl	80137b0 <tcp_free>
      }
      return ERR_OK;
 8013a06:	2300      	movs	r3, #0
 8013a08:	e050      	b.n	8013aac <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	7d1b      	ldrb	r3, [r3, #20]
 8013a0e:	2b02      	cmp	r3, #2
 8013a10:	d03b      	beq.n	8013a8a <tcp_close_shutdown+0x176>
 8013a12:	2b02      	cmp	r3, #2
 8013a14:	dc44      	bgt.n	8013aa0 <tcp_close_shutdown+0x18c>
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d002      	beq.n	8013a20 <tcp_close_shutdown+0x10c>
 8013a1a:	2b01      	cmp	r3, #1
 8013a1c:	d02a      	beq.n	8013a74 <tcp_close_shutdown+0x160>
 8013a1e:	e03f      	b.n	8013aa0 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	8adb      	ldrh	r3, [r3, #22]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d021      	beq.n	8013a6c <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013a28:	4b29      	ldr	r3, [pc, #164]	; (8013ad0 <tcp_close_shutdown+0x1bc>)
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	687a      	ldr	r2, [r7, #4]
 8013a2e:	429a      	cmp	r2, r3
 8013a30:	d105      	bne.n	8013a3e <tcp_close_shutdown+0x12a>
 8013a32:	4b27      	ldr	r3, [pc, #156]	; (8013ad0 <tcp_close_shutdown+0x1bc>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	68db      	ldr	r3, [r3, #12]
 8013a38:	4a25      	ldr	r2, [pc, #148]	; (8013ad0 <tcp_close_shutdown+0x1bc>)
 8013a3a:	6013      	str	r3, [r2, #0]
 8013a3c:	e013      	b.n	8013a66 <tcp_close_shutdown+0x152>
 8013a3e:	4b24      	ldr	r3, [pc, #144]	; (8013ad0 <tcp_close_shutdown+0x1bc>)
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	60bb      	str	r3, [r7, #8]
 8013a44:	e00c      	b.n	8013a60 <tcp_close_shutdown+0x14c>
 8013a46:	68bb      	ldr	r3, [r7, #8]
 8013a48:	68db      	ldr	r3, [r3, #12]
 8013a4a:	687a      	ldr	r2, [r7, #4]
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d104      	bne.n	8013a5a <tcp_close_shutdown+0x146>
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	68da      	ldr	r2, [r3, #12]
 8013a54:	68bb      	ldr	r3, [r7, #8]
 8013a56:	60da      	str	r2, [r3, #12]
 8013a58:	e005      	b.n	8013a66 <tcp_close_shutdown+0x152>
 8013a5a:	68bb      	ldr	r3, [r7, #8]
 8013a5c:	68db      	ldr	r3, [r3, #12]
 8013a5e:	60bb      	str	r3, [r7, #8]
 8013a60:	68bb      	ldr	r3, [r7, #8]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d1ef      	bne.n	8013a46 <tcp_close_shutdown+0x132>
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	2200      	movs	r2, #0
 8013a6a:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8013a6c:	6878      	ldr	r0, [r7, #4]
 8013a6e:	f7ff fe9f 	bl	80137b0 <tcp_free>
      break;
 8013a72:	e01a      	b.n	8013aaa <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8013a74:	6878      	ldr	r0, [r7, #4]
 8013a76:	f7ff ff13 	bl	80138a0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8013a7a:	6879      	ldr	r1, [r7, #4]
 8013a7c:	4815      	ldr	r0, [pc, #84]	; (8013ad4 <tcp_close_shutdown+0x1c0>)
 8013a7e:	f001 fab9 	bl	8014ff4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013a82:	6878      	ldr	r0, [r7, #4]
 8013a84:	f7ff feb0 	bl	80137e8 <tcp_free_listen>
      break;
 8013a88:	e00f      	b.n	8013aaa <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013a8a:	6879      	ldr	r1, [r7, #4]
 8013a8c:	480d      	ldr	r0, [pc, #52]	; (8013ac4 <tcp_close_shutdown+0x1b0>)
 8013a8e:	f001 fab1 	bl	8014ff4 <tcp_pcb_remove>
 8013a92:	4b0d      	ldr	r3, [pc, #52]	; (8013ac8 <tcp_close_shutdown+0x1b4>)
 8013a94:	2201      	movs	r2, #1
 8013a96:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f7ff fe89 	bl	80137b0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013a9e:	e004      	b.n	8013aaa <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013aa0:	6878      	ldr	r0, [r7, #4]
 8013aa2:	f000 f819 	bl	8013ad8 <tcp_close_shutdown_fin>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	e000      	b.n	8013aac <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8013aaa:	2300      	movs	r3, #0
}
 8013aac:	4618      	mov	r0, r3
 8013aae:	3710      	adds	r7, #16
 8013ab0:	46bd      	mov	sp, r7
 8013ab2:	bdb0      	pop	{r4, r5, r7, pc}
 8013ab4:	0801edc8 	.word	0x0801edc8
 8013ab8:	0801ee9c 	.word	0x0801ee9c
 8013abc:	0801ee0c 	.word	0x0801ee0c
 8013ac0:	0801eebc 	.word	0x0801eebc
 8013ac4:	2001d568 	.word	0x2001d568
 8013ac8:	2001d564 	.word	0x2001d564
 8013acc:	2001d57c 	.word	0x2001d57c
 8013ad0:	2001d574 	.word	0x2001d574
 8013ad4:	2001d570 	.word	0x2001d570

08013ad8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013ad8:	b580      	push	{r7, lr}
 8013ada:	b084      	sub	sp, #16
 8013adc:	af00      	add	r7, sp, #0
 8013ade:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d106      	bne.n	8013af4 <tcp_close_shutdown_fin+0x1c>
 8013ae6:	4b2e      	ldr	r3, [pc, #184]	; (8013ba0 <tcp_close_shutdown_fin+0xc8>)
 8013ae8:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8013aec:	492d      	ldr	r1, [pc, #180]	; (8013ba4 <tcp_close_shutdown_fin+0xcc>)
 8013aee:	482e      	ldr	r0, [pc, #184]	; (8013ba8 <tcp_close_shutdown_fin+0xd0>)
 8013af0:	f008 ffec 	bl	801cacc <iprintf>

  switch (pcb->state) {
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	7d1b      	ldrb	r3, [r3, #20]
 8013af8:	2b07      	cmp	r3, #7
 8013afa:	d020      	beq.n	8013b3e <tcp_close_shutdown_fin+0x66>
 8013afc:	2b07      	cmp	r3, #7
 8013afe:	dc2b      	bgt.n	8013b58 <tcp_close_shutdown_fin+0x80>
 8013b00:	2b03      	cmp	r3, #3
 8013b02:	d002      	beq.n	8013b0a <tcp_close_shutdown_fin+0x32>
 8013b04:	2b04      	cmp	r3, #4
 8013b06:	d00d      	beq.n	8013b24 <tcp_close_shutdown_fin+0x4c>
 8013b08:	e026      	b.n	8013b58 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8013b0a:	6878      	ldr	r0, [r7, #4]
 8013b0c:	f004 fd52 	bl	80185b4 <tcp_send_fin>
 8013b10:	4603      	mov	r3, r0
 8013b12:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013b14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d11f      	bne.n	8013b5c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	2205      	movs	r2, #5
 8013b20:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013b22:	e01b      	b.n	8013b5c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013b24:	6878      	ldr	r0, [r7, #4]
 8013b26:	f004 fd45 	bl	80185b4 <tcp_send_fin>
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d114      	bne.n	8013b60 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	2205      	movs	r2, #5
 8013b3a:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013b3c:	e010      	b.n	8013b60 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8013b3e:	6878      	ldr	r0, [r7, #4]
 8013b40:	f004 fd38 	bl	80185b4 <tcp_send_fin>
 8013b44:	4603      	mov	r3, r0
 8013b46:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013b48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d109      	bne.n	8013b64 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	2209      	movs	r2, #9
 8013b54:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013b56:	e005      	b.n	8013b64 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	e01c      	b.n	8013b96 <tcp_close_shutdown_fin+0xbe>
      break;
 8013b5c:	bf00      	nop
 8013b5e:	e002      	b.n	8013b66 <tcp_close_shutdown_fin+0x8e>
      break;
 8013b60:	bf00      	nop
 8013b62:	e000      	b.n	8013b66 <tcp_close_shutdown_fin+0x8e>
      break;
 8013b64:	bf00      	nop
  }

  if (err == ERR_OK) {
 8013b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d103      	bne.n	8013b76 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8013b6e:	6878      	ldr	r0, [r7, #4]
 8013b70:	f004 fe5e 	bl	8018830 <tcp_output>
 8013b74:	e00d      	b.n	8013b92 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8013b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b7e:	d108      	bne.n	8013b92 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	8b5b      	ldrh	r3, [r3, #26]
 8013b84:	f043 0308 	orr.w	r3, r3, #8
 8013b88:	b29a      	uxth	r2, r3
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013b8e:	2300      	movs	r3, #0
 8013b90:	e001      	b.n	8013b96 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8013b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013b96:	4618      	mov	r0, r3
 8013b98:	3710      	adds	r7, #16
 8013b9a:	46bd      	mov	sp, r7
 8013b9c:	bd80      	pop	{r7, pc}
 8013b9e:	bf00      	nop
 8013ba0:	0801edc8 	.word	0x0801edc8
 8013ba4:	0801ee78 	.word	0x0801ee78
 8013ba8:	0801ee0c 	.word	0x0801ee0c

08013bac <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b082      	sub	sp, #8
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d109      	bne.n	8013bce <tcp_close+0x22>
 8013bba:	4b0f      	ldr	r3, [pc, #60]	; (8013bf8 <tcp_close+0x4c>)
 8013bbc:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8013bc0:	490e      	ldr	r1, [pc, #56]	; (8013bfc <tcp_close+0x50>)
 8013bc2:	480f      	ldr	r0, [pc, #60]	; (8013c00 <tcp_close+0x54>)
 8013bc4:	f008 ff82 	bl	801cacc <iprintf>
 8013bc8:	f06f 030f 	mvn.w	r3, #15
 8013bcc:	e00f      	b.n	8013bee <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	7d1b      	ldrb	r3, [r3, #20]
 8013bd2:	2b01      	cmp	r3, #1
 8013bd4:	d006      	beq.n	8013be4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	8b5b      	ldrh	r3, [r3, #26]
 8013bda:	f043 0310 	orr.w	r3, r3, #16
 8013bde:	b29a      	uxth	r2, r3
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013be4:	2101      	movs	r1, #1
 8013be6:	6878      	ldr	r0, [r7, #4]
 8013be8:	f7ff fe94 	bl	8013914 <tcp_close_shutdown>
 8013bec:	4603      	mov	r3, r0
}
 8013bee:	4618      	mov	r0, r3
 8013bf0:	3708      	adds	r7, #8
 8013bf2:	46bd      	mov	sp, r7
 8013bf4:	bd80      	pop	{r7, pc}
 8013bf6:	bf00      	nop
 8013bf8:	0801edc8 	.word	0x0801edc8
 8013bfc:	0801eed8 	.word	0x0801eed8
 8013c00:	0801ee0c 	.word	0x0801ee0c

08013c04 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b08e      	sub	sp, #56	; 0x38
 8013c08:	af04      	add	r7, sp, #16
 8013c0a:	6078      	str	r0, [r7, #4]
 8013c0c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d107      	bne.n	8013c24 <tcp_abandon+0x20>
 8013c14:	4b52      	ldr	r3, [pc, #328]	; (8013d60 <tcp_abandon+0x15c>)
 8013c16:	f240 223d 	movw	r2, #573	; 0x23d
 8013c1a:	4952      	ldr	r1, [pc, #328]	; (8013d64 <tcp_abandon+0x160>)
 8013c1c:	4852      	ldr	r0, [pc, #328]	; (8013d68 <tcp_abandon+0x164>)
 8013c1e:	f008 ff55 	bl	801cacc <iprintf>
 8013c22:	e099      	b.n	8013d58 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	7d1b      	ldrb	r3, [r3, #20]
 8013c28:	2b01      	cmp	r3, #1
 8013c2a:	d106      	bne.n	8013c3a <tcp_abandon+0x36>
 8013c2c:	4b4c      	ldr	r3, [pc, #304]	; (8013d60 <tcp_abandon+0x15c>)
 8013c2e:	f44f 7210 	mov.w	r2, #576	; 0x240
 8013c32:	494e      	ldr	r1, [pc, #312]	; (8013d6c <tcp_abandon+0x168>)
 8013c34:	484c      	ldr	r0, [pc, #304]	; (8013d68 <tcp_abandon+0x164>)
 8013c36:	f008 ff49 	bl	801cacc <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	7d1b      	ldrb	r3, [r3, #20]
 8013c3e:	2b0a      	cmp	r3, #10
 8013c40:	d107      	bne.n	8013c52 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8013c42:	6879      	ldr	r1, [r7, #4]
 8013c44:	484a      	ldr	r0, [pc, #296]	; (8013d70 <tcp_abandon+0x16c>)
 8013c46:	f001 f9d5 	bl	8014ff4 <tcp_pcb_remove>
    tcp_free(pcb);
 8013c4a:	6878      	ldr	r0, [r7, #4]
 8013c4c:	f7ff fdb0 	bl	80137b0 <tcp_free>
 8013c50:	e082      	b.n	8013d58 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8013c52:	2300      	movs	r3, #0
 8013c54:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8013c56:	2300      	movs	r3, #0
 8013c58:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013c5e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c64:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c6c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	691b      	ldr	r3, [r3, #16]
 8013c72:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	7d1b      	ldrb	r3, [r3, #20]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d126      	bne.n	8013cca <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	8adb      	ldrh	r3, [r3, #22]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d02e      	beq.n	8013ce2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013c84:	4b3b      	ldr	r3, [pc, #236]	; (8013d74 <tcp_abandon+0x170>)
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	687a      	ldr	r2, [r7, #4]
 8013c8a:	429a      	cmp	r2, r3
 8013c8c:	d105      	bne.n	8013c9a <tcp_abandon+0x96>
 8013c8e:	4b39      	ldr	r3, [pc, #228]	; (8013d74 <tcp_abandon+0x170>)
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	68db      	ldr	r3, [r3, #12]
 8013c94:	4a37      	ldr	r2, [pc, #220]	; (8013d74 <tcp_abandon+0x170>)
 8013c96:	6013      	str	r3, [r2, #0]
 8013c98:	e013      	b.n	8013cc2 <tcp_abandon+0xbe>
 8013c9a:	4b36      	ldr	r3, [pc, #216]	; (8013d74 <tcp_abandon+0x170>)
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	61fb      	str	r3, [r7, #28]
 8013ca0:	e00c      	b.n	8013cbc <tcp_abandon+0xb8>
 8013ca2:	69fb      	ldr	r3, [r7, #28]
 8013ca4:	68db      	ldr	r3, [r3, #12]
 8013ca6:	687a      	ldr	r2, [r7, #4]
 8013ca8:	429a      	cmp	r2, r3
 8013caa:	d104      	bne.n	8013cb6 <tcp_abandon+0xb2>
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	68da      	ldr	r2, [r3, #12]
 8013cb0:	69fb      	ldr	r3, [r7, #28]
 8013cb2:	60da      	str	r2, [r3, #12]
 8013cb4:	e005      	b.n	8013cc2 <tcp_abandon+0xbe>
 8013cb6:	69fb      	ldr	r3, [r7, #28]
 8013cb8:	68db      	ldr	r3, [r3, #12]
 8013cba:	61fb      	str	r3, [r7, #28]
 8013cbc:	69fb      	ldr	r3, [r7, #28]
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d1ef      	bne.n	8013ca2 <tcp_abandon+0x9e>
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	2200      	movs	r2, #0
 8013cc6:	60da      	str	r2, [r3, #12]
 8013cc8:	e00b      	b.n	8013ce2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8013cca:	683b      	ldr	r3, [r7, #0]
 8013ccc:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	8adb      	ldrh	r3, [r3, #22]
 8013cd2:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013cd4:	6879      	ldr	r1, [r7, #4]
 8013cd6:	4828      	ldr	r0, [pc, #160]	; (8013d78 <tcp_abandon+0x174>)
 8013cd8:	f001 f98c 	bl	8014ff4 <tcp_pcb_remove>
 8013cdc:	4b27      	ldr	r3, [pc, #156]	; (8013d7c <tcp_abandon+0x178>)
 8013cde:	2201      	movs	r2, #1
 8013ce0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d004      	beq.n	8013cf4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013cee:	4618      	mov	r0, r3
 8013cf0:	f000 fe7e 	bl	80149f0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d004      	beq.n	8013d06 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d00:	4618      	mov	r0, r3
 8013d02:	f000 fe75 	bl	80149f0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d004      	beq.n	8013d18 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013d12:	4618      	mov	r0, r3
 8013d14:	f000 fe6c 	bl	80149f0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8013d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d00e      	beq.n	8013d3c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8013d1e:	6879      	ldr	r1, [r7, #4]
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	3304      	adds	r3, #4
 8013d24:	687a      	ldr	r2, [r7, #4]
 8013d26:	8b12      	ldrh	r2, [r2, #24]
 8013d28:	9202      	str	r2, [sp, #8]
 8013d2a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013d2c:	9201      	str	r2, [sp, #4]
 8013d2e:	9300      	str	r3, [sp, #0]
 8013d30:	460b      	mov	r3, r1
 8013d32:	697a      	ldr	r2, [r7, #20]
 8013d34:	69b9      	ldr	r1, [r7, #24]
 8013d36:	6878      	ldr	r0, [r7, #4]
 8013d38:	f005 fb2e 	bl	8019398 <tcp_rst>
    }
    last_state = pcb->state;
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	7d1b      	ldrb	r3, [r3, #20]
 8013d40:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8013d42:	6878      	ldr	r0, [r7, #4]
 8013d44:	f7ff fd34 	bl	80137b0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8013d48:	693b      	ldr	r3, [r7, #16]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d004      	beq.n	8013d58 <tcp_abandon+0x154>
 8013d4e:	693b      	ldr	r3, [r7, #16]
 8013d50:	f06f 010c 	mvn.w	r1, #12
 8013d54:	68f8      	ldr	r0, [r7, #12]
 8013d56:	4798      	blx	r3
  }
}
 8013d58:	3728      	adds	r7, #40	; 0x28
 8013d5a:	46bd      	mov	sp, r7
 8013d5c:	bd80      	pop	{r7, pc}
 8013d5e:	bf00      	nop
 8013d60:	0801edc8 	.word	0x0801edc8
 8013d64:	0801ef0c 	.word	0x0801ef0c
 8013d68:	0801ee0c 	.word	0x0801ee0c
 8013d6c:	0801ef28 	.word	0x0801ef28
 8013d70:	2001d578 	.word	0x2001d578
 8013d74:	2001d574 	.word	0x2001d574
 8013d78:	2001d568 	.word	0x2001d568
 8013d7c:	2001d564 	.word	0x2001d564

08013d80 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8013d80:	b580      	push	{r7, lr}
 8013d82:	b082      	sub	sp, #8
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8013d88:	2101      	movs	r1, #1
 8013d8a:	6878      	ldr	r0, [r7, #4]
 8013d8c:	f7ff ff3a 	bl	8013c04 <tcp_abandon>
}
 8013d90:	bf00      	nop
 8013d92:	3708      	adds	r7, #8
 8013d94:	46bd      	mov	sp, r7
 8013d96:	bd80      	pop	{r7, pc}

08013d98 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8013d98:	b580      	push	{r7, lr}
 8013d9a:	b084      	sub	sp, #16
 8013d9c:	af00      	add	r7, sp, #0
 8013d9e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d106      	bne.n	8013db4 <tcp_update_rcv_ann_wnd+0x1c>
 8013da6:	4b25      	ldr	r3, [pc, #148]	; (8013e3c <tcp_update_rcv_ann_wnd+0xa4>)
 8013da8:	f240 32a6 	movw	r2, #934	; 0x3a6
 8013dac:	4924      	ldr	r1, [pc, #144]	; (8013e40 <tcp_update_rcv_ann_wnd+0xa8>)
 8013dae:	4825      	ldr	r0, [pc, #148]	; (8013e44 <tcp_update_rcv_ann_wnd+0xac>)
 8013db0:	f008 fe8c 	bl	801cacc <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013db8:	687a      	ldr	r2, [r7, #4]
 8013dba:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8013dbc:	4413      	add	r3, r2
 8013dbe:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013dc4:	687a      	ldr	r2, [r7, #4]
 8013dc6:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8013dc8:	f240 7194 	movw	r1, #1940	; 0x794
 8013dcc:	428a      	cmp	r2, r1
 8013dce:	bf28      	it	cs
 8013dd0:	460a      	movcs	r2, r1
 8013dd2:	b292      	uxth	r2, r2
 8013dd4:	4413      	add	r3, r2
 8013dd6:	68fa      	ldr	r2, [r7, #12]
 8013dd8:	1ad3      	subs	r3, r2, r3
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	db08      	blt.n	8013df0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013dea:	68fa      	ldr	r2, [r7, #12]
 8013dec:	1ad3      	subs	r3, r2, r3
 8013dee:	e020      	b.n	8013e32 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013df8:	1ad3      	subs	r3, r2, r3
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	dd03      	ble.n	8013e06 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	2200      	movs	r2, #0
 8013e02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8013e04:	e014      	b.n	8013e30 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e0e:	1ad3      	subs	r3, r2, r3
 8013e10:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8013e12:	68bb      	ldr	r3, [r7, #8]
 8013e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013e18:	d306      	bcc.n	8013e28 <tcp_update_rcv_ann_wnd+0x90>
 8013e1a:	4b08      	ldr	r3, [pc, #32]	; (8013e3c <tcp_update_rcv_ann_wnd+0xa4>)
 8013e1c:	f240 32b6 	movw	r2, #950	; 0x3b6
 8013e20:	4909      	ldr	r1, [pc, #36]	; (8013e48 <tcp_update_rcv_ann_wnd+0xb0>)
 8013e22:	4808      	ldr	r0, [pc, #32]	; (8013e44 <tcp_update_rcv_ann_wnd+0xac>)
 8013e24:	f008 fe52 	bl	801cacc <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8013e28:	68bb      	ldr	r3, [r7, #8]
 8013e2a:	b29a      	uxth	r2, r3
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8013e30:	2300      	movs	r3, #0
  }
}
 8013e32:	4618      	mov	r0, r3
 8013e34:	3710      	adds	r7, #16
 8013e36:	46bd      	mov	sp, r7
 8013e38:	bd80      	pop	{r7, pc}
 8013e3a:	bf00      	nop
 8013e3c:	0801edc8 	.word	0x0801edc8
 8013e40:	0801f024 	.word	0x0801f024
 8013e44:	0801ee0c 	.word	0x0801ee0c
 8013e48:	0801f048 	.word	0x0801f048

08013e4c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	b084      	sub	sp, #16
 8013e50:	af00      	add	r7, sp, #0
 8013e52:	6078      	str	r0, [r7, #4]
 8013e54:	460b      	mov	r3, r1
 8013e56:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d107      	bne.n	8013e6e <tcp_recved+0x22>
 8013e5e:	4b20      	ldr	r3, [pc, #128]	; (8013ee0 <tcp_recved+0x94>)
 8013e60:	f240 32cf 	movw	r2, #975	; 0x3cf
 8013e64:	491f      	ldr	r1, [pc, #124]	; (8013ee4 <tcp_recved+0x98>)
 8013e66:	4820      	ldr	r0, [pc, #128]	; (8013ee8 <tcp_recved+0x9c>)
 8013e68:	f008 fe30 	bl	801cacc <iprintf>
 8013e6c:	e034      	b.n	8013ed8 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	7d1b      	ldrb	r3, [r3, #20]
 8013e72:	2b01      	cmp	r3, #1
 8013e74:	d106      	bne.n	8013e84 <tcp_recved+0x38>
 8013e76:	4b1a      	ldr	r3, [pc, #104]	; (8013ee0 <tcp_recved+0x94>)
 8013e78:	f240 32d2 	movw	r2, #978	; 0x3d2
 8013e7c:	491b      	ldr	r1, [pc, #108]	; (8013eec <tcp_recved+0xa0>)
 8013e7e:	481a      	ldr	r0, [pc, #104]	; (8013ee8 <tcp_recved+0x9c>)
 8013e80:	f008 fe24 	bl	801cacc <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013e88:	887b      	ldrh	r3, [r7, #2]
 8013e8a:	4413      	add	r3, r2
 8013e8c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8013e8e:	89fb      	ldrh	r3, [r7, #14]
 8013e90:	f640 7228 	movw	r2, #3880	; 0xf28
 8013e94:	4293      	cmp	r3, r2
 8013e96:	d804      	bhi.n	8013ea2 <tcp_recved+0x56>
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013e9c:	89fa      	ldrh	r2, [r7, #14]
 8013e9e:	429a      	cmp	r2, r3
 8013ea0:	d204      	bcs.n	8013eac <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	f640 7228 	movw	r2, #3880	; 0xf28
 8013ea8:	851a      	strh	r2, [r3, #40]	; 0x28
 8013eaa:	e002      	b.n	8013eb2 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	89fa      	ldrh	r2, [r7, #14]
 8013eb0:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8013eb2:	6878      	ldr	r0, [r7, #4]
 8013eb4:	f7ff ff70 	bl	8013d98 <tcp_update_rcv_ann_wnd>
 8013eb8:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8013eba:	68bb      	ldr	r3, [r7, #8]
 8013ebc:	f240 32c9 	movw	r2, #969	; 0x3c9
 8013ec0:	4293      	cmp	r3, r2
 8013ec2:	d909      	bls.n	8013ed8 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	8b5b      	ldrh	r3, [r3, #26]
 8013ec8:	f043 0302 	orr.w	r3, r3, #2
 8013ecc:	b29a      	uxth	r2, r3
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013ed2:	6878      	ldr	r0, [r7, #4]
 8013ed4:	f004 fcac 	bl	8018830 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8013ed8:	3710      	adds	r7, #16
 8013eda:	46bd      	mov	sp, r7
 8013edc:	bd80      	pop	{r7, pc}
 8013ede:	bf00      	nop
 8013ee0:	0801edc8 	.word	0x0801edc8
 8013ee4:	0801f064 	.word	0x0801f064
 8013ee8:	0801ee0c 	.word	0x0801ee0c
 8013eec:	0801f07c 	.word	0x0801f07c

08013ef0 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	b083      	sub	sp, #12
 8013ef4:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8013ef6:	2300      	movs	r3, #0
 8013ef8:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8013efa:	4b1e      	ldr	r3, [pc, #120]	; (8013f74 <tcp_new_port+0x84>)
 8013efc:	881b      	ldrh	r3, [r3, #0]
 8013efe:	3301      	adds	r3, #1
 8013f00:	b29a      	uxth	r2, r3
 8013f02:	4b1c      	ldr	r3, [pc, #112]	; (8013f74 <tcp_new_port+0x84>)
 8013f04:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8013f06:	4b1b      	ldr	r3, [pc, #108]	; (8013f74 <tcp_new_port+0x84>)
 8013f08:	881b      	ldrh	r3, [r3, #0]
 8013f0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013f0e:	4293      	cmp	r3, r2
 8013f10:	d103      	bne.n	8013f1a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8013f12:	4b18      	ldr	r3, [pc, #96]	; (8013f74 <tcp_new_port+0x84>)
 8013f14:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8013f18:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013f1a:	2300      	movs	r3, #0
 8013f1c:	71fb      	strb	r3, [r7, #7]
 8013f1e:	e01e      	b.n	8013f5e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013f20:	79fb      	ldrb	r3, [r7, #7]
 8013f22:	4a15      	ldr	r2, [pc, #84]	; (8013f78 <tcp_new_port+0x88>)
 8013f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	603b      	str	r3, [r7, #0]
 8013f2c:	e011      	b.n	8013f52 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8013f2e:	683b      	ldr	r3, [r7, #0]
 8013f30:	8ada      	ldrh	r2, [r3, #22]
 8013f32:	4b10      	ldr	r3, [pc, #64]	; (8013f74 <tcp_new_port+0x84>)
 8013f34:	881b      	ldrh	r3, [r3, #0]
 8013f36:	429a      	cmp	r2, r3
 8013f38:	d108      	bne.n	8013f4c <tcp_new_port+0x5c>
        n++;
 8013f3a:	88bb      	ldrh	r3, [r7, #4]
 8013f3c:	3301      	adds	r3, #1
 8013f3e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8013f40:	88bb      	ldrh	r3, [r7, #4]
 8013f42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8013f46:	d3d8      	bcc.n	8013efa <tcp_new_port+0xa>
          return 0;
 8013f48:	2300      	movs	r3, #0
 8013f4a:	e00d      	b.n	8013f68 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013f4c:	683b      	ldr	r3, [r7, #0]
 8013f4e:	68db      	ldr	r3, [r3, #12]
 8013f50:	603b      	str	r3, [r7, #0]
 8013f52:	683b      	ldr	r3, [r7, #0]
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d1ea      	bne.n	8013f2e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013f58:	79fb      	ldrb	r3, [r7, #7]
 8013f5a:	3301      	adds	r3, #1
 8013f5c:	71fb      	strb	r3, [r7, #7]
 8013f5e:	79fb      	ldrb	r3, [r7, #7]
 8013f60:	2b03      	cmp	r3, #3
 8013f62:	d9dd      	bls.n	8013f20 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8013f64:	4b03      	ldr	r3, [pc, #12]	; (8013f74 <tcp_new_port+0x84>)
 8013f66:	881b      	ldrh	r3, [r3, #0]
}
 8013f68:	4618      	mov	r0, r3
 8013f6a:	370c      	adds	r7, #12
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f72:	4770      	bx	lr
 8013f74:	200000bc 	.word	0x200000bc
 8013f78:	0809777c 	.word	0x0809777c

08013f7c <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8013f7c:	b580      	push	{r7, lr}
 8013f7e:	b08a      	sub	sp, #40	; 0x28
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	60f8      	str	r0, [r7, #12]
 8013f84:	60b9      	str	r1, [r7, #8]
 8013f86:	603b      	str	r3, [r7, #0]
 8013f88:	4613      	mov	r3, r2
 8013f8a:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8013f8c:	2300      	movs	r3, #0
 8013f8e:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d109      	bne.n	8013faa <tcp_connect+0x2e>
 8013f96:	4b7d      	ldr	r3, [pc, #500]	; (801418c <tcp_connect+0x210>)
 8013f98:	f240 4235 	movw	r2, #1077	; 0x435
 8013f9c:	497c      	ldr	r1, [pc, #496]	; (8014190 <tcp_connect+0x214>)
 8013f9e:	487d      	ldr	r0, [pc, #500]	; (8014194 <tcp_connect+0x218>)
 8013fa0:	f008 fd94 	bl	801cacc <iprintf>
 8013fa4:	f06f 030f 	mvn.w	r3, #15
 8013fa8:	e0ec      	b.n	8014184 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8013faa:	68bb      	ldr	r3, [r7, #8]
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d109      	bne.n	8013fc4 <tcp_connect+0x48>
 8013fb0:	4b76      	ldr	r3, [pc, #472]	; (801418c <tcp_connect+0x210>)
 8013fb2:	f240 4236 	movw	r2, #1078	; 0x436
 8013fb6:	4978      	ldr	r1, [pc, #480]	; (8014198 <tcp_connect+0x21c>)
 8013fb8:	4876      	ldr	r0, [pc, #472]	; (8014194 <tcp_connect+0x218>)
 8013fba:	f008 fd87 	bl	801cacc <iprintf>
 8013fbe:	f06f 030f 	mvn.w	r3, #15
 8013fc2:	e0df      	b.n	8014184 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8013fc4:	68fb      	ldr	r3, [r7, #12]
 8013fc6:	7d1b      	ldrb	r3, [r3, #20]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d009      	beq.n	8013fe0 <tcp_connect+0x64>
 8013fcc:	4b6f      	ldr	r3, [pc, #444]	; (801418c <tcp_connect+0x210>)
 8013fce:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8013fd2:	4972      	ldr	r1, [pc, #456]	; (801419c <tcp_connect+0x220>)
 8013fd4:	486f      	ldr	r0, [pc, #444]	; (8014194 <tcp_connect+0x218>)
 8013fd6:	f008 fd79 	bl	801cacc <iprintf>
 8013fda:	f06f 0309 	mvn.w	r3, #9
 8013fde:	e0d1      	b.n	8014184 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8013fe0:	68bb      	ldr	r3, [r7, #8]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d002      	beq.n	8013fec <tcp_connect+0x70>
 8013fe6:	68bb      	ldr	r3, [r7, #8]
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	e000      	b.n	8013fee <tcp_connect+0x72>
 8013fec:	2300      	movs	r3, #0
 8013fee:	68fa      	ldr	r2, [r7, #12]
 8013ff0:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	88fa      	ldrh	r2, [r7, #6]
 8013ff6:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	7a1b      	ldrb	r3, [r3, #8]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d006      	beq.n	801400e <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	7a1b      	ldrb	r3, [r3, #8]
 8014004:	4618      	mov	r0, r3
 8014006:	f7fe fd41 	bl	8012a8c <netif_get_by_index>
 801400a:	6278      	str	r0, [r7, #36]	; 0x24
 801400c:	e005      	b.n	801401a <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	3304      	adds	r3, #4
 8014012:	4618      	mov	r0, r3
 8014014:	f006 ff60 	bl	801aed8 <ip4_route>
 8014018:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 801401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801401c:	2b00      	cmp	r3, #0
 801401e:	d102      	bne.n	8014026 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8014020:	f06f 0303 	mvn.w	r3, #3
 8014024:	e0ae      	b.n	8014184 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d003      	beq.n	8014034 <tcp_connect+0xb8>
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	2b00      	cmp	r3, #0
 8014032:	d111      	bne.n	8014058 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8014034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014036:	2b00      	cmp	r3, #0
 8014038:	d002      	beq.n	8014040 <tcp_connect+0xc4>
 801403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801403c:	3304      	adds	r3, #4
 801403e:	e000      	b.n	8014042 <tcp_connect+0xc6>
 8014040:	2300      	movs	r3, #0
 8014042:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8014044:	69fb      	ldr	r3, [r7, #28]
 8014046:	2b00      	cmp	r3, #0
 8014048:	d102      	bne.n	8014050 <tcp_connect+0xd4>
      return ERR_RTE;
 801404a:	f06f 0303 	mvn.w	r3, #3
 801404e:	e099      	b.n	8014184 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8014050:	69fb      	ldr	r3, [r7, #28]
 8014052:	681a      	ldr	r2, [r3, #0]
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	8adb      	ldrh	r3, [r3, #22]
 801405c:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	8adb      	ldrh	r3, [r3, #22]
 8014062:	2b00      	cmp	r3, #0
 8014064:	d10c      	bne.n	8014080 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8014066:	f7ff ff43 	bl	8013ef0 <tcp_new_port>
 801406a:	4603      	mov	r3, r0
 801406c:	461a      	mov	r2, r3
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	8adb      	ldrh	r3, [r3, #22]
 8014076:	2b00      	cmp	r3, #0
 8014078:	d102      	bne.n	8014080 <tcp_connect+0x104>
      return ERR_BUF;
 801407a:	f06f 0301 	mvn.w	r3, #1
 801407e:	e081      	b.n	8014184 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8014080:	68f8      	ldr	r0, [r7, #12]
 8014082:	f001 f84b 	bl	801511c <tcp_next_iss>
 8014086:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	2200      	movs	r2, #0
 801408c:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	697a      	ldr	r2, [r7, #20]
 8014092:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8014094:	697b      	ldr	r3, [r7, #20]
 8014096:	1e5a      	subs	r2, r3, #1
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 801409c:	697b      	ldr	r3, [r7, #20]
 801409e:	1e5a      	subs	r2, r3, #1
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 80140a4:	697b      	ldr	r3, [r7, #20]
 80140a6:	1e5a      	subs	r2, r3, #1
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	f640 7228 	movw	r2, #3880	; 0xf28
 80140b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 80140c4:	68fb      	ldr	r3, [r7, #12]
 80140c6:	f640 7228 	movw	r2, #3880	; 0xf28
 80140ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	f44f 7206 	mov.w	r2, #536	; 0x218
 80140d4:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80140d6:	68fb      	ldr	r3, [r7, #12]
 80140d8:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	3304      	adds	r3, #4
 80140de:	461a      	mov	r2, r3
 80140e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80140e2:	f001 f841 	bl	8015168 <tcp_eff_send_mss_netif>
 80140e6:	4603      	mov	r3, r0
 80140e8:	461a      	mov	r2, r3
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 80140ee:	68fb      	ldr	r3, [r7, #12]
 80140f0:	2201      	movs	r2, #1
 80140f2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 80140f6:	68fb      	ldr	r3, [r7, #12]
 80140f8:	683a      	ldr	r2, [r7, #0]
 80140fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80140fe:	2102      	movs	r1, #2
 8014100:	68f8      	ldr	r0, [r7, #12]
 8014102:	f004 faa7 	bl	8018654 <tcp_enqueue_flags>
 8014106:	4603      	mov	r3, r0
 8014108:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 801410a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d136      	bne.n	8014180 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8014112:	68fb      	ldr	r3, [r7, #12]
 8014114:	2202      	movs	r2, #2
 8014116:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8014118:	8b7b      	ldrh	r3, [r7, #26]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d021      	beq.n	8014162 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801411e:	4b20      	ldr	r3, [pc, #128]	; (80141a0 <tcp_connect+0x224>)
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	68fa      	ldr	r2, [r7, #12]
 8014124:	429a      	cmp	r2, r3
 8014126:	d105      	bne.n	8014134 <tcp_connect+0x1b8>
 8014128:	4b1d      	ldr	r3, [pc, #116]	; (80141a0 <tcp_connect+0x224>)
 801412a:	681b      	ldr	r3, [r3, #0]
 801412c:	68db      	ldr	r3, [r3, #12]
 801412e:	4a1c      	ldr	r2, [pc, #112]	; (80141a0 <tcp_connect+0x224>)
 8014130:	6013      	str	r3, [r2, #0]
 8014132:	e013      	b.n	801415c <tcp_connect+0x1e0>
 8014134:	4b1a      	ldr	r3, [pc, #104]	; (80141a0 <tcp_connect+0x224>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	623b      	str	r3, [r7, #32]
 801413a:	e00c      	b.n	8014156 <tcp_connect+0x1da>
 801413c:	6a3b      	ldr	r3, [r7, #32]
 801413e:	68db      	ldr	r3, [r3, #12]
 8014140:	68fa      	ldr	r2, [r7, #12]
 8014142:	429a      	cmp	r2, r3
 8014144:	d104      	bne.n	8014150 <tcp_connect+0x1d4>
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	68da      	ldr	r2, [r3, #12]
 801414a:	6a3b      	ldr	r3, [r7, #32]
 801414c:	60da      	str	r2, [r3, #12]
 801414e:	e005      	b.n	801415c <tcp_connect+0x1e0>
 8014150:	6a3b      	ldr	r3, [r7, #32]
 8014152:	68db      	ldr	r3, [r3, #12]
 8014154:	623b      	str	r3, [r7, #32]
 8014156:	6a3b      	ldr	r3, [r7, #32]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d1ef      	bne.n	801413c <tcp_connect+0x1c0>
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	2200      	movs	r2, #0
 8014160:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8014162:	4b10      	ldr	r3, [pc, #64]	; (80141a4 <tcp_connect+0x228>)
 8014164:	681a      	ldr	r2, [r3, #0]
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	60da      	str	r2, [r3, #12]
 801416a:	4a0e      	ldr	r2, [pc, #56]	; (80141a4 <tcp_connect+0x228>)
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	6013      	str	r3, [r2, #0]
 8014170:	f005 fad4 	bl	801971c <tcp_timer_needed>
 8014174:	4b0c      	ldr	r3, [pc, #48]	; (80141a8 <tcp_connect+0x22c>)
 8014176:	2201      	movs	r2, #1
 8014178:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 801417a:	68f8      	ldr	r0, [r7, #12]
 801417c:	f004 fb58 	bl	8018830 <tcp_output>
  }
  return ret;
 8014180:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8014184:	4618      	mov	r0, r3
 8014186:	3728      	adds	r7, #40	; 0x28
 8014188:	46bd      	mov	sp, r7
 801418a:	bd80      	pop	{r7, pc}
 801418c:	0801edc8 	.word	0x0801edc8
 8014190:	0801f0a4 	.word	0x0801f0a4
 8014194:	0801ee0c 	.word	0x0801ee0c
 8014198:	0801f0c0 	.word	0x0801f0c0
 801419c:	0801f0dc 	.word	0x0801f0dc
 80141a0:	2001d574 	.word	0x2001d574
 80141a4:	2001d568 	.word	0x2001d568
 80141a8:	2001d564 	.word	0x2001d564

080141ac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80141ac:	b5b0      	push	{r4, r5, r7, lr}
 80141ae:	b090      	sub	sp, #64	; 0x40
 80141b0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80141b2:	2300      	movs	r3, #0
 80141b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80141b8:	4b94      	ldr	r3, [pc, #592]	; (801440c <tcp_slowtmr+0x260>)
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	3301      	adds	r3, #1
 80141be:	4a93      	ldr	r2, [pc, #588]	; (801440c <tcp_slowtmr+0x260>)
 80141c0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80141c2:	4b93      	ldr	r3, [pc, #588]	; (8014410 <tcp_slowtmr+0x264>)
 80141c4:	781b      	ldrb	r3, [r3, #0]
 80141c6:	3301      	adds	r3, #1
 80141c8:	b2da      	uxtb	r2, r3
 80141ca:	4b91      	ldr	r3, [pc, #580]	; (8014410 <tcp_slowtmr+0x264>)
 80141cc:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80141ce:	2300      	movs	r3, #0
 80141d0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80141d2:	4b90      	ldr	r3, [pc, #576]	; (8014414 <tcp_slowtmr+0x268>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80141d8:	e29f      	b.n	801471a <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80141da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141dc:	7d1b      	ldrb	r3, [r3, #20]
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d106      	bne.n	80141f0 <tcp_slowtmr+0x44>
 80141e2:	4b8d      	ldr	r3, [pc, #564]	; (8014418 <tcp_slowtmr+0x26c>)
 80141e4:	f240 42be 	movw	r2, #1214	; 0x4be
 80141e8:	498c      	ldr	r1, [pc, #560]	; (801441c <tcp_slowtmr+0x270>)
 80141ea:	488d      	ldr	r0, [pc, #564]	; (8014420 <tcp_slowtmr+0x274>)
 80141ec:	f008 fc6e 	bl	801cacc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80141f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141f2:	7d1b      	ldrb	r3, [r3, #20]
 80141f4:	2b01      	cmp	r3, #1
 80141f6:	d106      	bne.n	8014206 <tcp_slowtmr+0x5a>
 80141f8:	4b87      	ldr	r3, [pc, #540]	; (8014418 <tcp_slowtmr+0x26c>)
 80141fa:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80141fe:	4989      	ldr	r1, [pc, #548]	; (8014424 <tcp_slowtmr+0x278>)
 8014200:	4887      	ldr	r0, [pc, #540]	; (8014420 <tcp_slowtmr+0x274>)
 8014202:	f008 fc63 	bl	801cacc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8014206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014208:	7d1b      	ldrb	r3, [r3, #20]
 801420a:	2b0a      	cmp	r3, #10
 801420c:	d106      	bne.n	801421c <tcp_slowtmr+0x70>
 801420e:	4b82      	ldr	r3, [pc, #520]	; (8014418 <tcp_slowtmr+0x26c>)
 8014210:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8014214:	4984      	ldr	r1, [pc, #528]	; (8014428 <tcp_slowtmr+0x27c>)
 8014216:	4882      	ldr	r0, [pc, #520]	; (8014420 <tcp_slowtmr+0x274>)
 8014218:	f008 fc58 	bl	801cacc <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801421c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801421e:	7f9a      	ldrb	r2, [r3, #30]
 8014220:	4b7b      	ldr	r3, [pc, #492]	; (8014410 <tcp_slowtmr+0x264>)
 8014222:	781b      	ldrb	r3, [r3, #0]
 8014224:	429a      	cmp	r2, r3
 8014226:	d105      	bne.n	8014234 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8014228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801422a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801422c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801422e:	68db      	ldr	r3, [r3, #12]
 8014230:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8014232:	e272      	b.n	801471a <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8014234:	4b76      	ldr	r3, [pc, #472]	; (8014410 <tcp_slowtmr+0x264>)
 8014236:	781a      	ldrb	r2, [r3, #0]
 8014238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801423a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 801423c:	2300      	movs	r3, #0
 801423e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8014242:	2300      	movs	r3, #0
 8014244:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8014248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801424a:	7d1b      	ldrb	r3, [r3, #20]
 801424c:	2b02      	cmp	r3, #2
 801424e:	d10a      	bne.n	8014266 <tcp_slowtmr+0xba>
 8014250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014252:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014256:	2b05      	cmp	r3, #5
 8014258:	d905      	bls.n	8014266 <tcp_slowtmr+0xba>
      ++pcb_remove;
 801425a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801425e:	3301      	adds	r3, #1
 8014260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014264:	e11e      	b.n	80144a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014268:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801426c:	2b0b      	cmp	r3, #11
 801426e:	d905      	bls.n	801427c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8014270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014274:	3301      	adds	r3, #1
 8014276:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801427a:	e113      	b.n	80144a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 801427c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801427e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014282:	2b00      	cmp	r3, #0
 8014284:	d075      	beq.n	8014372 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801428a:	2b00      	cmp	r3, #0
 801428c:	d006      	beq.n	801429c <tcp_slowtmr+0xf0>
 801428e:	4b62      	ldr	r3, [pc, #392]	; (8014418 <tcp_slowtmr+0x26c>)
 8014290:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8014294:	4965      	ldr	r1, [pc, #404]	; (801442c <tcp_slowtmr+0x280>)
 8014296:	4862      	ldr	r0, [pc, #392]	; (8014420 <tcp_slowtmr+0x274>)
 8014298:	f008 fc18 	bl	801cacc <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801429c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801429e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d106      	bne.n	80142b2 <tcp_slowtmr+0x106>
 80142a4:	4b5c      	ldr	r3, [pc, #368]	; (8014418 <tcp_slowtmr+0x26c>)
 80142a6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80142aa:	4961      	ldr	r1, [pc, #388]	; (8014430 <tcp_slowtmr+0x284>)
 80142ac:	485c      	ldr	r0, [pc, #368]	; (8014420 <tcp_slowtmr+0x274>)
 80142ae:	f008 fc0d 	bl	801cacc <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80142b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142b4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80142b8:	2b0b      	cmp	r3, #11
 80142ba:	d905      	bls.n	80142c8 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80142bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80142c0:	3301      	adds	r3, #1
 80142c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80142c6:	e0ed      	b.n	80144a4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80142c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ca:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80142ce:	3b01      	subs	r3, #1
 80142d0:	4a58      	ldr	r2, [pc, #352]	; (8014434 <tcp_slowtmr+0x288>)
 80142d2:	5cd3      	ldrb	r3, [r2, r3]
 80142d4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80142d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142d8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80142dc:	7c7a      	ldrb	r2, [r7, #17]
 80142de:	429a      	cmp	r2, r3
 80142e0:	d907      	bls.n	80142f2 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80142e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80142e8:	3301      	adds	r3, #1
 80142ea:	b2da      	uxtb	r2, r3
 80142ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ee:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80142f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142f4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80142f8:	7c7a      	ldrb	r2, [r7, #17]
 80142fa:	429a      	cmp	r2, r3
 80142fc:	f200 80d2 	bhi.w	80144a4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8014300:	2301      	movs	r3, #1
 8014302:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8014304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014306:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801430a:	2b00      	cmp	r3, #0
 801430c:	d108      	bne.n	8014320 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801430e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014310:	f005 f936 	bl	8019580 <tcp_zero_window_probe>
 8014314:	4603      	mov	r3, r0
 8014316:	2b00      	cmp	r3, #0
 8014318:	d014      	beq.n	8014344 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 801431a:	2300      	movs	r3, #0
 801431c:	623b      	str	r3, [r7, #32]
 801431e:	e011      	b.n	8014344 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8014320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014322:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014326:	4619      	mov	r1, r3
 8014328:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801432a:	f003 fffb 	bl	8018324 <tcp_split_unsent_seg>
 801432e:	4603      	mov	r3, r0
 8014330:	2b00      	cmp	r3, #0
 8014332:	d107      	bne.n	8014344 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8014334:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014336:	f004 fa7b 	bl	8018830 <tcp_output>
 801433a:	4603      	mov	r3, r0
 801433c:	2b00      	cmp	r3, #0
 801433e:	d101      	bne.n	8014344 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8014340:	2300      	movs	r3, #0
 8014342:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8014344:	6a3b      	ldr	r3, [r7, #32]
 8014346:	2b00      	cmp	r3, #0
 8014348:	f000 80ac 	beq.w	80144a4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 801434c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801434e:	2200      	movs	r2, #0
 8014350:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014356:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801435a:	2b06      	cmp	r3, #6
 801435c:	f200 80a2 	bhi.w	80144a4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8014360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014362:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014366:	3301      	adds	r3, #1
 8014368:	b2da      	uxtb	r2, r3
 801436a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801436c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8014370:	e098      	b.n	80144a4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014374:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014378:	2b00      	cmp	r3, #0
 801437a:	db0f      	blt.n	801439c <tcp_slowtmr+0x1f0>
 801437c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801437e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014382:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014386:	4293      	cmp	r3, r2
 8014388:	d008      	beq.n	801439c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801438a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801438c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014390:	b29b      	uxth	r3, r3
 8014392:	3301      	adds	r3, #1
 8014394:	b29b      	uxth	r3, r3
 8014396:	b21a      	sxth	r2, r3
 8014398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801439a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 801439c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801439e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80143a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143a4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80143a8:	429a      	cmp	r2, r3
 80143aa:	db7b      	blt.n	80144a4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80143ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80143ae:	f004 fd31 	bl	8018e14 <tcp_rexmit_rto_prepare>
 80143b2:	4603      	mov	r3, r0
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d007      	beq.n	80143c8 <tcp_slowtmr+0x21c>
 80143b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d171      	bne.n	80144a4 <tcp_slowtmr+0x2f8>
 80143c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d06d      	beq.n	80144a4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80143c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ca:	7d1b      	ldrb	r3, [r3, #20]
 80143cc:	2b02      	cmp	r3, #2
 80143ce:	d03a      	beq.n	8014446 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80143d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80143d6:	2b0c      	cmp	r3, #12
 80143d8:	bf28      	it	cs
 80143da:	230c      	movcs	r3, #12
 80143dc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80143de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143e0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80143e4:	10db      	asrs	r3, r3, #3
 80143e6:	b21b      	sxth	r3, r3
 80143e8:	461a      	mov	r2, r3
 80143ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80143f0:	4413      	add	r3, r2
 80143f2:	7efa      	ldrb	r2, [r7, #27]
 80143f4:	4910      	ldr	r1, [pc, #64]	; (8014438 <tcp_slowtmr+0x28c>)
 80143f6:	5c8a      	ldrb	r2, [r1, r2]
 80143f8:	4093      	lsls	r3, r2
 80143fa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80143fc:	697b      	ldr	r3, [r7, #20]
 80143fe:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8014402:	4293      	cmp	r3, r2
 8014404:	dc1a      	bgt.n	801443c <tcp_slowtmr+0x290>
 8014406:	697b      	ldr	r3, [r7, #20]
 8014408:	b21a      	sxth	r2, r3
 801440a:	e019      	b.n	8014440 <tcp_slowtmr+0x294>
 801440c:	2001d56c 	.word	0x2001d56c
 8014410:	2000221a 	.word	0x2000221a
 8014414:	2001d568 	.word	0x2001d568
 8014418:	0801edc8 	.word	0x0801edc8
 801441c:	0801f10c 	.word	0x0801f10c
 8014420:	0801ee0c 	.word	0x0801ee0c
 8014424:	0801f138 	.word	0x0801f138
 8014428:	0801f164 	.word	0x0801f164
 801442c:	0801f194 	.word	0x0801f194
 8014430:	0801f1c8 	.word	0x0801f1c8
 8014434:	08097774 	.word	0x08097774
 8014438:	08097764 	.word	0x08097764
 801443c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014442:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8014446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014448:	2200      	movs	r2, #0
 801444a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801444e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014454:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014458:	4293      	cmp	r3, r2
 801445a:	bf28      	it	cs
 801445c:	4613      	movcs	r3, r2
 801445e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014460:	8a7b      	ldrh	r3, [r7, #18]
 8014462:	085b      	lsrs	r3, r3, #1
 8014464:	b29a      	uxth	r2, r3
 8014466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014468:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801446c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801446e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014474:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014476:	005b      	lsls	r3, r3, #1
 8014478:	b29b      	uxth	r3, r3
 801447a:	429a      	cmp	r2, r3
 801447c:	d206      	bcs.n	801448c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801447e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014480:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014482:	005b      	lsls	r3, r3, #1
 8014484:	b29a      	uxth	r2, r3
 8014486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014488:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 801448c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801448e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8014490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014492:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8014496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014498:	2200      	movs	r2, #0
 801449a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 801449e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80144a0:	f004 fd28 	bl	8018ef4 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80144a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144a6:	7d1b      	ldrb	r3, [r3, #20]
 80144a8:	2b06      	cmp	r3, #6
 80144aa:	d111      	bne.n	80144d0 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80144ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144ae:	8b5b      	ldrh	r3, [r3, #26]
 80144b0:	f003 0310 	and.w	r3, r3, #16
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	d00b      	beq.n	80144d0 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80144b8:	4b9d      	ldr	r3, [pc, #628]	; (8014730 <tcp_slowtmr+0x584>)
 80144ba:	681a      	ldr	r2, [r3, #0]
 80144bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144be:	6a1b      	ldr	r3, [r3, #32]
 80144c0:	1ad3      	subs	r3, r2, r3
 80144c2:	2b28      	cmp	r3, #40	; 0x28
 80144c4:	d904      	bls.n	80144d0 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80144c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80144ca:	3301      	adds	r3, #1
 80144cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80144d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144d2:	7a5b      	ldrb	r3, [r3, #9]
 80144d4:	f003 0308 	and.w	r3, r3, #8
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d04c      	beq.n	8014576 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80144dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144de:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80144e0:	2b04      	cmp	r3, #4
 80144e2:	d003      	beq.n	80144ec <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80144e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144e6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80144e8:	2b07      	cmp	r3, #7
 80144ea:	d144      	bne.n	8014576 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80144ec:	4b90      	ldr	r3, [pc, #576]	; (8014730 <tcp_slowtmr+0x584>)
 80144ee:	681a      	ldr	r2, [r3, #0]
 80144f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144f2:	6a1b      	ldr	r3, [r3, #32]
 80144f4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80144f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80144fc:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8014500:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8014504:	498b      	ldr	r1, [pc, #556]	; (8014734 <tcp_slowtmr+0x588>)
 8014506:	fba1 1303 	umull	r1, r3, r1, r3
 801450a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801450c:	429a      	cmp	r2, r3
 801450e:	d90a      	bls.n	8014526 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8014510:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014514:	3301      	adds	r3, #1
 8014516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801451a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801451e:	3301      	adds	r3, #1
 8014520:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8014524:	e027      	b.n	8014576 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014526:	4b82      	ldr	r3, [pc, #520]	; (8014730 <tcp_slowtmr+0x584>)
 8014528:	681a      	ldr	r2, [r3, #0]
 801452a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801452c:	6a1b      	ldr	r3, [r3, #32]
 801452e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014532:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014538:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801453c:	4618      	mov	r0, r3
 801453e:	4b7e      	ldr	r3, [pc, #504]	; (8014738 <tcp_slowtmr+0x58c>)
 8014540:	fb03 f300 	mul.w	r3, r3, r0
 8014544:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8014546:	497b      	ldr	r1, [pc, #492]	; (8014734 <tcp_slowtmr+0x588>)
 8014548:	fba1 1303 	umull	r1, r3, r1, r3
 801454c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801454e:	429a      	cmp	r2, r3
 8014550:	d911      	bls.n	8014576 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8014552:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014554:	f004 ffd4 	bl	8019500 <tcp_keepalive>
 8014558:	4603      	mov	r3, r0
 801455a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801455e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014562:	2b00      	cmp	r3, #0
 8014564:	d107      	bne.n	8014576 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8014566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014568:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801456c:	3301      	adds	r3, #1
 801456e:	b2da      	uxtb	r2, r3
 8014570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014572:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8014576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014578:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801457a:	2b00      	cmp	r3, #0
 801457c:	d011      	beq.n	80145a2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801457e:	4b6c      	ldr	r3, [pc, #432]	; (8014730 <tcp_slowtmr+0x584>)
 8014580:	681a      	ldr	r2, [r3, #0]
 8014582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014584:	6a1b      	ldr	r3, [r3, #32]
 8014586:	1ad2      	subs	r2, r2, r3
 8014588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801458a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801458e:	4619      	mov	r1, r3
 8014590:	460b      	mov	r3, r1
 8014592:	005b      	lsls	r3, r3, #1
 8014594:	440b      	add	r3, r1
 8014596:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014598:	429a      	cmp	r2, r3
 801459a:	d302      	bcc.n	80145a2 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801459c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801459e:	f000 fe8d 	bl	80152bc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80145a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145a4:	7d1b      	ldrb	r3, [r3, #20]
 80145a6:	2b03      	cmp	r3, #3
 80145a8:	d10b      	bne.n	80145c2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80145aa:	4b61      	ldr	r3, [pc, #388]	; (8014730 <tcp_slowtmr+0x584>)
 80145ac:	681a      	ldr	r2, [r3, #0]
 80145ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145b0:	6a1b      	ldr	r3, [r3, #32]
 80145b2:	1ad3      	subs	r3, r2, r3
 80145b4:	2b28      	cmp	r3, #40	; 0x28
 80145b6:	d904      	bls.n	80145c2 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80145b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145bc:	3301      	adds	r3, #1
 80145be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80145c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145c4:	7d1b      	ldrb	r3, [r3, #20]
 80145c6:	2b09      	cmp	r3, #9
 80145c8:	d10b      	bne.n	80145e2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80145ca:	4b59      	ldr	r3, [pc, #356]	; (8014730 <tcp_slowtmr+0x584>)
 80145cc:	681a      	ldr	r2, [r3, #0]
 80145ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145d0:	6a1b      	ldr	r3, [r3, #32]
 80145d2:	1ad3      	subs	r3, r2, r3
 80145d4:	2bf0      	cmp	r3, #240	; 0xf0
 80145d6:	d904      	bls.n	80145e2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80145d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145dc:	3301      	adds	r3, #1
 80145de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80145e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	d060      	beq.n	80146ac <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80145ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80145f0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80145f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80145f4:	f000 fcae 	bl	8014f54 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80145f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d010      	beq.n	8014620 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80145fe:	4b4f      	ldr	r3, [pc, #316]	; (801473c <tcp_slowtmr+0x590>)
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014604:	429a      	cmp	r2, r3
 8014606:	d106      	bne.n	8014616 <tcp_slowtmr+0x46a>
 8014608:	4b4d      	ldr	r3, [pc, #308]	; (8014740 <tcp_slowtmr+0x594>)
 801460a:	f240 526d 	movw	r2, #1389	; 0x56d
 801460e:	494d      	ldr	r1, [pc, #308]	; (8014744 <tcp_slowtmr+0x598>)
 8014610:	484d      	ldr	r0, [pc, #308]	; (8014748 <tcp_slowtmr+0x59c>)
 8014612:	f008 fa5b 	bl	801cacc <iprintf>
        prev->next = pcb->next;
 8014616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014618:	68da      	ldr	r2, [r3, #12]
 801461a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801461c:	60da      	str	r2, [r3, #12]
 801461e:	e00f      	b.n	8014640 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014620:	4b46      	ldr	r3, [pc, #280]	; (801473c <tcp_slowtmr+0x590>)
 8014622:	681b      	ldr	r3, [r3, #0]
 8014624:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014626:	429a      	cmp	r2, r3
 8014628:	d006      	beq.n	8014638 <tcp_slowtmr+0x48c>
 801462a:	4b45      	ldr	r3, [pc, #276]	; (8014740 <tcp_slowtmr+0x594>)
 801462c:	f240 5271 	movw	r2, #1393	; 0x571
 8014630:	4946      	ldr	r1, [pc, #280]	; (801474c <tcp_slowtmr+0x5a0>)
 8014632:	4845      	ldr	r0, [pc, #276]	; (8014748 <tcp_slowtmr+0x59c>)
 8014634:	f008 fa4a 	bl	801cacc <iprintf>
        tcp_active_pcbs = pcb->next;
 8014638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801463a:	68db      	ldr	r3, [r3, #12]
 801463c:	4a3f      	ldr	r2, [pc, #252]	; (801473c <tcp_slowtmr+0x590>)
 801463e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8014640:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014644:	2b00      	cmp	r3, #0
 8014646:	d013      	beq.n	8014670 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801464a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801464c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801464e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014650:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8014652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014654:	3304      	adds	r3, #4
 8014656:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014658:	8ad2      	ldrh	r2, [r2, #22]
 801465a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801465c:	8b09      	ldrh	r1, [r1, #24]
 801465e:	9102      	str	r1, [sp, #8]
 8014660:	9201      	str	r2, [sp, #4]
 8014662:	9300      	str	r3, [sp, #0]
 8014664:	462b      	mov	r3, r5
 8014666:	4622      	mov	r2, r4
 8014668:	4601      	mov	r1, r0
 801466a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801466c:	f004 fe94 	bl	8019398 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8014670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014672:	691b      	ldr	r3, [r3, #16]
 8014674:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014678:	7d1b      	ldrb	r3, [r3, #20]
 801467a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801467c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801467e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014682:	68db      	ldr	r3, [r3, #12]
 8014684:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8014686:	6838      	ldr	r0, [r7, #0]
 8014688:	f7ff f892 	bl	80137b0 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801468c:	4b30      	ldr	r3, [pc, #192]	; (8014750 <tcp_slowtmr+0x5a4>)
 801468e:	2200      	movs	r2, #0
 8014690:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	2b00      	cmp	r3, #0
 8014696:	d004      	beq.n	80146a2 <tcp_slowtmr+0x4f6>
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	f06f 010c 	mvn.w	r1, #12
 801469e:	68b8      	ldr	r0, [r7, #8]
 80146a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80146a2:	4b2b      	ldr	r3, [pc, #172]	; (8014750 <tcp_slowtmr+0x5a4>)
 80146a4:	781b      	ldrb	r3, [r3, #0]
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d037      	beq.n	801471a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80146aa:	e590      	b.n	80141ce <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80146ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146ae:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80146b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146b2:	68db      	ldr	r3, [r3, #12]
 80146b4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80146b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146b8:	7f1b      	ldrb	r3, [r3, #28]
 80146ba:	3301      	adds	r3, #1
 80146bc:	b2da      	uxtb	r2, r3
 80146be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80146c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146c4:	7f1a      	ldrb	r2, [r3, #28]
 80146c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146c8:	7f5b      	ldrb	r3, [r3, #29]
 80146ca:	429a      	cmp	r2, r3
 80146cc:	d325      	bcc.n	801471a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80146ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146d0:	2200      	movs	r2, #0
 80146d2:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80146d4:	4b1e      	ldr	r3, [pc, #120]	; (8014750 <tcp_slowtmr+0x5a4>)
 80146d6:	2200      	movs	r2, #0
 80146d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80146da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d00b      	beq.n	80146fc <tcp_slowtmr+0x550>
 80146e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80146ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80146ec:	6912      	ldr	r2, [r2, #16]
 80146ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80146f0:	4610      	mov	r0, r2
 80146f2:	4798      	blx	r3
 80146f4:	4603      	mov	r3, r0
 80146f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80146fa:	e002      	b.n	8014702 <tcp_slowtmr+0x556>
 80146fc:	2300      	movs	r3, #0
 80146fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8014702:	4b13      	ldr	r3, [pc, #76]	; (8014750 <tcp_slowtmr+0x5a4>)
 8014704:	781b      	ldrb	r3, [r3, #0]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d000      	beq.n	801470c <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 801470a:	e560      	b.n	80141ce <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801470c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014710:	2b00      	cmp	r3, #0
 8014712:	d102      	bne.n	801471a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8014714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014716:	f004 f88b 	bl	8018830 <tcp_output>
  while (pcb != NULL) {
 801471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801471c:	2b00      	cmp	r3, #0
 801471e:	f47f ad5c 	bne.w	80141da <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014722:	2300      	movs	r3, #0
 8014724:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8014726:	4b0b      	ldr	r3, [pc, #44]	; (8014754 <tcp_slowtmr+0x5a8>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801472c:	e067      	b.n	80147fe <tcp_slowtmr+0x652>
 801472e:	bf00      	nop
 8014730:	2001d56c 	.word	0x2001d56c
 8014734:	10624dd3 	.word	0x10624dd3
 8014738:	000124f8 	.word	0x000124f8
 801473c:	2001d568 	.word	0x2001d568
 8014740:	0801edc8 	.word	0x0801edc8
 8014744:	0801f200 	.word	0x0801f200
 8014748:	0801ee0c 	.word	0x0801ee0c
 801474c:	0801f22c 	.word	0x0801f22c
 8014750:	2001d564 	.word	0x2001d564
 8014754:	2001d578 	.word	0x2001d578
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801475a:	7d1b      	ldrb	r3, [r3, #20]
 801475c:	2b0a      	cmp	r3, #10
 801475e:	d006      	beq.n	801476e <tcp_slowtmr+0x5c2>
 8014760:	4b2b      	ldr	r3, [pc, #172]	; (8014810 <tcp_slowtmr+0x664>)
 8014762:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8014766:	492b      	ldr	r1, [pc, #172]	; (8014814 <tcp_slowtmr+0x668>)
 8014768:	482b      	ldr	r0, [pc, #172]	; (8014818 <tcp_slowtmr+0x66c>)
 801476a:	f008 f9af 	bl	801cacc <iprintf>
    pcb_remove = 0;
 801476e:	2300      	movs	r3, #0
 8014770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014774:	4b29      	ldr	r3, [pc, #164]	; (801481c <tcp_slowtmr+0x670>)
 8014776:	681a      	ldr	r2, [r3, #0]
 8014778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801477a:	6a1b      	ldr	r3, [r3, #32]
 801477c:	1ad3      	subs	r3, r2, r3
 801477e:	2bf0      	cmp	r3, #240	; 0xf0
 8014780:	d904      	bls.n	801478c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8014782:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014786:	3301      	adds	r3, #1
 8014788:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801478c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014790:	2b00      	cmp	r3, #0
 8014792:	d02f      	beq.n	80147f4 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014794:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014796:	f000 fbdd 	bl	8014f54 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801479a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801479c:	2b00      	cmp	r3, #0
 801479e:	d010      	beq.n	80147c2 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80147a0:	4b1f      	ldr	r3, [pc, #124]	; (8014820 <tcp_slowtmr+0x674>)
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80147a6:	429a      	cmp	r2, r3
 80147a8:	d106      	bne.n	80147b8 <tcp_slowtmr+0x60c>
 80147aa:	4b19      	ldr	r3, [pc, #100]	; (8014810 <tcp_slowtmr+0x664>)
 80147ac:	f240 52af 	movw	r2, #1455	; 0x5af
 80147b0:	491c      	ldr	r1, [pc, #112]	; (8014824 <tcp_slowtmr+0x678>)
 80147b2:	4819      	ldr	r0, [pc, #100]	; (8014818 <tcp_slowtmr+0x66c>)
 80147b4:	f008 f98a 	bl	801cacc <iprintf>
        prev->next = pcb->next;
 80147b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147ba:	68da      	ldr	r2, [r3, #12]
 80147bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147be:	60da      	str	r2, [r3, #12]
 80147c0:	e00f      	b.n	80147e2 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80147c2:	4b17      	ldr	r3, [pc, #92]	; (8014820 <tcp_slowtmr+0x674>)
 80147c4:	681b      	ldr	r3, [r3, #0]
 80147c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80147c8:	429a      	cmp	r2, r3
 80147ca:	d006      	beq.n	80147da <tcp_slowtmr+0x62e>
 80147cc:	4b10      	ldr	r3, [pc, #64]	; (8014810 <tcp_slowtmr+0x664>)
 80147ce:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80147d2:	4915      	ldr	r1, [pc, #84]	; (8014828 <tcp_slowtmr+0x67c>)
 80147d4:	4810      	ldr	r0, [pc, #64]	; (8014818 <tcp_slowtmr+0x66c>)
 80147d6:	f008 f979 	bl	801cacc <iprintf>
        tcp_tw_pcbs = pcb->next;
 80147da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147dc:	68db      	ldr	r3, [r3, #12]
 80147de:	4a10      	ldr	r2, [pc, #64]	; (8014820 <tcp_slowtmr+0x674>)
 80147e0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80147e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147e4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80147e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147e8:	68db      	ldr	r3, [r3, #12]
 80147ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80147ec:	69f8      	ldr	r0, [r7, #28]
 80147ee:	f7fe ffdf 	bl	80137b0 <tcp_free>
 80147f2:	e004      	b.n	80147fe <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80147f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80147f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147fa:	68db      	ldr	r3, [r3, #12]
 80147fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80147fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014800:	2b00      	cmp	r3, #0
 8014802:	d1a9      	bne.n	8014758 <tcp_slowtmr+0x5ac>
    }
  }
}
 8014804:	bf00      	nop
 8014806:	bf00      	nop
 8014808:	3730      	adds	r7, #48	; 0x30
 801480a:	46bd      	mov	sp, r7
 801480c:	bdb0      	pop	{r4, r5, r7, pc}
 801480e:	bf00      	nop
 8014810:	0801edc8 	.word	0x0801edc8
 8014814:	0801f258 	.word	0x0801f258
 8014818:	0801ee0c 	.word	0x0801ee0c
 801481c:	2001d56c 	.word	0x2001d56c
 8014820:	2001d578 	.word	0x2001d578
 8014824:	0801f288 	.word	0x0801f288
 8014828:	0801f2b0 	.word	0x0801f2b0

0801482c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801482c:	b580      	push	{r7, lr}
 801482e:	b082      	sub	sp, #8
 8014830:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014832:	4b2d      	ldr	r3, [pc, #180]	; (80148e8 <tcp_fasttmr+0xbc>)
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	3301      	adds	r3, #1
 8014838:	b2da      	uxtb	r2, r3
 801483a:	4b2b      	ldr	r3, [pc, #172]	; (80148e8 <tcp_fasttmr+0xbc>)
 801483c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801483e:	4b2b      	ldr	r3, [pc, #172]	; (80148ec <tcp_fasttmr+0xc0>)
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014844:	e048      	b.n	80148d8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	7f9a      	ldrb	r2, [r3, #30]
 801484a:	4b27      	ldr	r3, [pc, #156]	; (80148e8 <tcp_fasttmr+0xbc>)
 801484c:	781b      	ldrb	r3, [r3, #0]
 801484e:	429a      	cmp	r2, r3
 8014850:	d03f      	beq.n	80148d2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014852:	4b25      	ldr	r3, [pc, #148]	; (80148e8 <tcp_fasttmr+0xbc>)
 8014854:	781a      	ldrb	r2, [r3, #0]
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	8b5b      	ldrh	r3, [r3, #26]
 801485e:	f003 0301 	and.w	r3, r3, #1
 8014862:	2b00      	cmp	r3, #0
 8014864:	d010      	beq.n	8014888 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	8b5b      	ldrh	r3, [r3, #26]
 801486a:	f043 0302 	orr.w	r3, r3, #2
 801486e:	b29a      	uxth	r2, r3
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014874:	6878      	ldr	r0, [r7, #4]
 8014876:	f003 ffdb 	bl	8018830 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	8b5b      	ldrh	r3, [r3, #26]
 801487e:	f023 0303 	bic.w	r3, r3, #3
 8014882:	b29a      	uxth	r2, r3
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	8b5b      	ldrh	r3, [r3, #26]
 801488c:	f003 0308 	and.w	r3, r3, #8
 8014890:	2b00      	cmp	r3, #0
 8014892:	d009      	beq.n	80148a8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	8b5b      	ldrh	r3, [r3, #26]
 8014898:	f023 0308 	bic.w	r3, r3, #8
 801489c:	b29a      	uxth	r2, r3
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80148a2:	6878      	ldr	r0, [r7, #4]
 80148a4:	f7ff f918 	bl	8013ad8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	68db      	ldr	r3, [r3, #12]
 80148ac:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d00a      	beq.n	80148cc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80148b6:	4b0e      	ldr	r3, [pc, #56]	; (80148f0 <tcp_fasttmr+0xc4>)
 80148b8:	2200      	movs	r2, #0
 80148ba:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80148bc:	6878      	ldr	r0, [r7, #4]
 80148be:	f000 f819 	bl	80148f4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80148c2:	4b0b      	ldr	r3, [pc, #44]	; (80148f0 <tcp_fasttmr+0xc4>)
 80148c4:	781b      	ldrb	r3, [r3, #0]
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d000      	beq.n	80148cc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80148ca:	e7b8      	b.n	801483e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80148cc:	683b      	ldr	r3, [r7, #0]
 80148ce:	607b      	str	r3, [r7, #4]
 80148d0:	e002      	b.n	80148d8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	68db      	ldr	r3, [r3, #12]
 80148d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d1b3      	bne.n	8014846 <tcp_fasttmr+0x1a>
    }
  }
}
 80148de:	bf00      	nop
 80148e0:	bf00      	nop
 80148e2:	3708      	adds	r7, #8
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}
 80148e8:	2000221a 	.word	0x2000221a
 80148ec:	2001d568 	.word	0x2001d568
 80148f0:	2001d564 	.word	0x2001d564

080148f4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80148f4:	b590      	push	{r4, r7, lr}
 80148f6:	b085      	sub	sp, #20
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d109      	bne.n	8014916 <tcp_process_refused_data+0x22>
 8014902:	4b38      	ldr	r3, [pc, #224]	; (80149e4 <tcp_process_refused_data+0xf0>)
 8014904:	f240 6209 	movw	r2, #1545	; 0x609
 8014908:	4937      	ldr	r1, [pc, #220]	; (80149e8 <tcp_process_refused_data+0xf4>)
 801490a:	4838      	ldr	r0, [pc, #224]	; (80149ec <tcp_process_refused_data+0xf8>)
 801490c:	f008 f8de 	bl	801cacc <iprintf>
 8014910:	f06f 030f 	mvn.w	r3, #15
 8014914:	e061      	b.n	80149da <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801491a:	7b5b      	ldrb	r3, [r3, #13]
 801491c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014922:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	2200      	movs	r2, #0
 8014928:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014930:	2b00      	cmp	r3, #0
 8014932:	d00b      	beq.n	801494c <tcp_process_refused_data+0x58>
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	6918      	ldr	r0, [r3, #16]
 801493e:	2300      	movs	r3, #0
 8014940:	68ba      	ldr	r2, [r7, #8]
 8014942:	6879      	ldr	r1, [r7, #4]
 8014944:	47a0      	blx	r4
 8014946:	4603      	mov	r3, r0
 8014948:	73fb      	strb	r3, [r7, #15]
 801494a:	e007      	b.n	801495c <tcp_process_refused_data+0x68>
 801494c:	2300      	movs	r3, #0
 801494e:	68ba      	ldr	r2, [r7, #8]
 8014950:	6879      	ldr	r1, [r7, #4]
 8014952:	2000      	movs	r0, #0
 8014954:	f000 f8a6 	bl	8014aa4 <tcp_recv_null>
 8014958:	4603      	mov	r3, r0
 801495a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801495c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d12b      	bne.n	80149bc <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014964:	7bbb      	ldrb	r3, [r7, #14]
 8014966:	f003 0320 	and.w	r3, r3, #32
 801496a:	2b00      	cmp	r3, #0
 801496c:	d034      	beq.n	80149d8 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014972:	f640 7228 	movw	r2, #3880	; 0xf28
 8014976:	4293      	cmp	r3, r2
 8014978:	d005      	beq.n	8014986 <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801497e:	3301      	adds	r3, #1
 8014980:	b29a      	uxth	r2, r3
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801498c:	2b00      	cmp	r3, #0
 801498e:	d00b      	beq.n	80149a8 <tcp_process_refused_data+0xb4>
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	6918      	ldr	r0, [r3, #16]
 801499a:	2300      	movs	r3, #0
 801499c:	2200      	movs	r2, #0
 801499e:	6879      	ldr	r1, [r7, #4]
 80149a0:	47a0      	blx	r4
 80149a2:	4603      	mov	r3, r0
 80149a4:	73fb      	strb	r3, [r7, #15]
 80149a6:	e001      	b.n	80149ac <tcp_process_refused_data+0xb8>
 80149a8:	2300      	movs	r3, #0
 80149aa:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80149ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80149b0:	f113 0f0d 	cmn.w	r3, #13
 80149b4:	d110      	bne.n	80149d8 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 80149b6:	f06f 030c 	mvn.w	r3, #12
 80149ba:	e00e      	b.n	80149da <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 80149bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80149c0:	f113 0f0d 	cmn.w	r3, #13
 80149c4:	d102      	bne.n	80149cc <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80149c6:	f06f 030c 	mvn.w	r3, #12
 80149ca:	e006      	b.n	80149da <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	68ba      	ldr	r2, [r7, #8]
 80149d0:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80149d2:	f06f 0304 	mvn.w	r3, #4
 80149d6:	e000      	b.n	80149da <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 80149d8:	2300      	movs	r3, #0
}
 80149da:	4618      	mov	r0, r3
 80149dc:	3714      	adds	r7, #20
 80149de:	46bd      	mov	sp, r7
 80149e0:	bd90      	pop	{r4, r7, pc}
 80149e2:	bf00      	nop
 80149e4:	0801edc8 	.word	0x0801edc8
 80149e8:	0801f2d8 	.word	0x0801f2d8
 80149ec:	0801ee0c 	.word	0x0801ee0c

080149f0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	b084      	sub	sp, #16
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80149f8:	e007      	b.n	8014a0a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014a00:	6878      	ldr	r0, [r7, #4]
 8014a02:	f000 f80a 	bl	8014a1a <tcp_seg_free>
    seg = next;
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d1f4      	bne.n	80149fa <tcp_segs_free+0xa>
  }
}
 8014a10:	bf00      	nop
 8014a12:	bf00      	nop
 8014a14:	3710      	adds	r7, #16
 8014a16:	46bd      	mov	sp, r7
 8014a18:	bd80      	pop	{r7, pc}

08014a1a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8014a1a:	b580      	push	{r7, lr}
 8014a1c:	b082      	sub	sp, #8
 8014a1e:	af00      	add	r7, sp, #0
 8014a20:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d00c      	beq.n	8014a42 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	685b      	ldr	r3, [r3, #4]
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d004      	beq.n	8014a3a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	685b      	ldr	r3, [r3, #4]
 8014a34:	4618      	mov	r0, r3
 8014a36:	f7fe fb89 	bl	801314c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8014a3a:	6879      	ldr	r1, [r7, #4]
 8014a3c:	2003      	movs	r0, #3
 8014a3e:	f7fd fd73 	bl	8012528 <memp_free>
  }
}
 8014a42:	bf00      	nop
 8014a44:	3708      	adds	r7, #8
 8014a46:	46bd      	mov	sp, r7
 8014a48:	bd80      	pop	{r7, pc}
	...

08014a4c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014a4c:	b580      	push	{r7, lr}
 8014a4e:	b084      	sub	sp, #16
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d106      	bne.n	8014a68 <tcp_seg_copy+0x1c>
 8014a5a:	4b0f      	ldr	r3, [pc, #60]	; (8014a98 <tcp_seg_copy+0x4c>)
 8014a5c:	f240 6282 	movw	r2, #1666	; 0x682
 8014a60:	490e      	ldr	r1, [pc, #56]	; (8014a9c <tcp_seg_copy+0x50>)
 8014a62:	480f      	ldr	r0, [pc, #60]	; (8014aa0 <tcp_seg_copy+0x54>)
 8014a64:	f008 f832 	bl	801cacc <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014a68:	2003      	movs	r0, #3
 8014a6a:	f7fd fd11 	bl	8012490 <memp_malloc>
 8014a6e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014a70:	68fb      	ldr	r3, [r7, #12]
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d101      	bne.n	8014a7a <tcp_seg_copy+0x2e>
    return NULL;
 8014a76:	2300      	movs	r3, #0
 8014a78:	e00a      	b.n	8014a90 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8014a7a:	2210      	movs	r2, #16
 8014a7c:	6879      	ldr	r1, [r7, #4]
 8014a7e:	68f8      	ldr	r0, [r7, #12]
 8014a80:	f007 ff64 	bl	801c94c <memcpy>
  pbuf_ref(cseg->p);
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	685b      	ldr	r3, [r3, #4]
 8014a88:	4618      	mov	r0, r3
 8014a8a:	f7fe fbff 	bl	801328c <pbuf_ref>
  return cseg;
 8014a8e:	68fb      	ldr	r3, [r7, #12]
}
 8014a90:	4618      	mov	r0, r3
 8014a92:	3710      	adds	r7, #16
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd80      	pop	{r7, pc}
 8014a98:	0801edc8 	.word	0x0801edc8
 8014a9c:	0801f31c 	.word	0x0801f31c
 8014aa0:	0801ee0c 	.word	0x0801ee0c

08014aa4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8014aa4:	b580      	push	{r7, lr}
 8014aa6:	b084      	sub	sp, #16
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	60f8      	str	r0, [r7, #12]
 8014aac:	60b9      	str	r1, [r7, #8]
 8014aae:	607a      	str	r2, [r7, #4]
 8014ab0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8014ab2:	68bb      	ldr	r3, [r7, #8]
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	d109      	bne.n	8014acc <tcp_recv_null+0x28>
 8014ab8:	4b12      	ldr	r3, [pc, #72]	; (8014b04 <tcp_recv_null+0x60>)
 8014aba:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8014abe:	4912      	ldr	r1, [pc, #72]	; (8014b08 <tcp_recv_null+0x64>)
 8014ac0:	4812      	ldr	r0, [pc, #72]	; (8014b0c <tcp_recv_null+0x68>)
 8014ac2:	f008 f803 	bl	801cacc <iprintf>
 8014ac6:	f06f 030f 	mvn.w	r3, #15
 8014aca:	e016      	b.n	8014afa <tcp_recv_null+0x56>

  if (p != NULL) {
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d009      	beq.n	8014ae6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	891b      	ldrh	r3, [r3, #8]
 8014ad6:	4619      	mov	r1, r3
 8014ad8:	68b8      	ldr	r0, [r7, #8]
 8014ada:	f7ff f9b7 	bl	8013e4c <tcp_recved>
    pbuf_free(p);
 8014ade:	6878      	ldr	r0, [r7, #4]
 8014ae0:	f7fe fb34 	bl	801314c <pbuf_free>
 8014ae4:	e008      	b.n	8014af8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8014ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d104      	bne.n	8014af8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8014aee:	68b8      	ldr	r0, [r7, #8]
 8014af0:	f7ff f85c 	bl	8013bac <tcp_close>
 8014af4:	4603      	mov	r3, r0
 8014af6:	e000      	b.n	8014afa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8014af8:	2300      	movs	r3, #0
}
 8014afa:	4618      	mov	r0, r3
 8014afc:	3710      	adds	r7, #16
 8014afe:	46bd      	mov	sp, r7
 8014b00:	bd80      	pop	{r7, pc}
 8014b02:	bf00      	nop
 8014b04:	0801edc8 	.word	0x0801edc8
 8014b08:	0801f338 	.word	0x0801f338
 8014b0c:	0801ee0c 	.word	0x0801ee0c

08014b10 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b086      	sub	sp, #24
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	4603      	mov	r3, r0
 8014b18:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8014b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	db01      	blt.n	8014b26 <tcp_kill_prio+0x16>
 8014b22:	79fb      	ldrb	r3, [r7, #7]
 8014b24:	e000      	b.n	8014b28 <tcp_kill_prio+0x18>
 8014b26:	237f      	movs	r3, #127	; 0x7f
 8014b28:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8014b2a:	7afb      	ldrb	r3, [r7, #11]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d034      	beq.n	8014b9a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014b30:	7afb      	ldrb	r3, [r7, #11]
 8014b32:	3b01      	subs	r3, #1
 8014b34:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014b36:	2300      	movs	r3, #0
 8014b38:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b3e:	4b19      	ldr	r3, [pc, #100]	; (8014ba4 <tcp_kill_prio+0x94>)
 8014b40:	681b      	ldr	r3, [r3, #0]
 8014b42:	617b      	str	r3, [r7, #20]
 8014b44:	e01f      	b.n	8014b86 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014b46:	697b      	ldr	r3, [r7, #20]
 8014b48:	7d5b      	ldrb	r3, [r3, #21]
 8014b4a:	7afa      	ldrb	r2, [r7, #11]
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	d80c      	bhi.n	8014b6a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014b50:	697b      	ldr	r3, [r7, #20]
 8014b52:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014b54:	7afa      	ldrb	r2, [r7, #11]
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d112      	bne.n	8014b80 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014b5a:	4b13      	ldr	r3, [pc, #76]	; (8014ba8 <tcp_kill_prio+0x98>)
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	697b      	ldr	r3, [r7, #20]
 8014b60:	6a1b      	ldr	r3, [r3, #32]
 8014b62:	1ad3      	subs	r3, r2, r3
 8014b64:	68fa      	ldr	r2, [r7, #12]
 8014b66:	429a      	cmp	r2, r3
 8014b68:	d80a      	bhi.n	8014b80 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8014b6a:	4b0f      	ldr	r3, [pc, #60]	; (8014ba8 <tcp_kill_prio+0x98>)
 8014b6c:	681a      	ldr	r2, [r3, #0]
 8014b6e:	697b      	ldr	r3, [r7, #20]
 8014b70:	6a1b      	ldr	r3, [r3, #32]
 8014b72:	1ad3      	subs	r3, r2, r3
 8014b74:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014b76:	697b      	ldr	r3, [r7, #20]
 8014b78:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8014b7a:	697b      	ldr	r3, [r7, #20]
 8014b7c:	7d5b      	ldrb	r3, [r3, #21]
 8014b7e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b80:	697b      	ldr	r3, [r7, #20]
 8014b82:	68db      	ldr	r3, [r3, #12]
 8014b84:	617b      	str	r3, [r7, #20]
 8014b86:	697b      	ldr	r3, [r7, #20]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d1dc      	bne.n	8014b46 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8014b8c:	693b      	ldr	r3, [r7, #16]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d004      	beq.n	8014b9c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014b92:	6938      	ldr	r0, [r7, #16]
 8014b94:	f7ff f8f4 	bl	8013d80 <tcp_abort>
 8014b98:	e000      	b.n	8014b9c <tcp_kill_prio+0x8c>
    return;
 8014b9a:	bf00      	nop
  }
}
 8014b9c:	3718      	adds	r7, #24
 8014b9e:	46bd      	mov	sp, r7
 8014ba0:	bd80      	pop	{r7, pc}
 8014ba2:	bf00      	nop
 8014ba4:	2001d568 	.word	0x2001d568
 8014ba8:	2001d56c 	.word	0x2001d56c

08014bac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8014bac:	b580      	push	{r7, lr}
 8014bae:	b086      	sub	sp, #24
 8014bb0:	af00      	add	r7, sp, #0
 8014bb2:	4603      	mov	r3, r0
 8014bb4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8014bb6:	79fb      	ldrb	r3, [r7, #7]
 8014bb8:	2b08      	cmp	r3, #8
 8014bba:	d009      	beq.n	8014bd0 <tcp_kill_state+0x24>
 8014bbc:	79fb      	ldrb	r3, [r7, #7]
 8014bbe:	2b09      	cmp	r3, #9
 8014bc0:	d006      	beq.n	8014bd0 <tcp_kill_state+0x24>
 8014bc2:	4b1a      	ldr	r3, [pc, #104]	; (8014c2c <tcp_kill_state+0x80>)
 8014bc4:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8014bc8:	4919      	ldr	r1, [pc, #100]	; (8014c30 <tcp_kill_state+0x84>)
 8014bca:	481a      	ldr	r0, [pc, #104]	; (8014c34 <tcp_kill_state+0x88>)
 8014bcc:	f007 ff7e 	bl	801cacc <iprintf>

  inactivity = 0;
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014bd8:	4b17      	ldr	r3, [pc, #92]	; (8014c38 <tcp_kill_state+0x8c>)
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	617b      	str	r3, [r7, #20]
 8014bde:	e017      	b.n	8014c10 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8014be0:	697b      	ldr	r3, [r7, #20]
 8014be2:	7d1b      	ldrb	r3, [r3, #20]
 8014be4:	79fa      	ldrb	r2, [r7, #7]
 8014be6:	429a      	cmp	r2, r3
 8014be8:	d10f      	bne.n	8014c0a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014bea:	4b14      	ldr	r3, [pc, #80]	; (8014c3c <tcp_kill_state+0x90>)
 8014bec:	681a      	ldr	r2, [r3, #0]
 8014bee:	697b      	ldr	r3, [r7, #20]
 8014bf0:	6a1b      	ldr	r3, [r3, #32]
 8014bf2:	1ad3      	subs	r3, r2, r3
 8014bf4:	68fa      	ldr	r2, [r7, #12]
 8014bf6:	429a      	cmp	r2, r3
 8014bf8:	d807      	bhi.n	8014c0a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8014bfa:	4b10      	ldr	r3, [pc, #64]	; (8014c3c <tcp_kill_state+0x90>)
 8014bfc:	681a      	ldr	r2, [r3, #0]
 8014bfe:	697b      	ldr	r3, [r7, #20]
 8014c00:	6a1b      	ldr	r3, [r3, #32]
 8014c02:	1ad3      	subs	r3, r2, r3
 8014c04:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8014c06:	697b      	ldr	r3, [r7, #20]
 8014c08:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c0a:	697b      	ldr	r3, [r7, #20]
 8014c0c:	68db      	ldr	r3, [r3, #12]
 8014c0e:	617b      	str	r3, [r7, #20]
 8014c10:	697b      	ldr	r3, [r7, #20]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d1e4      	bne.n	8014be0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8014c16:	693b      	ldr	r3, [r7, #16]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d003      	beq.n	8014c24 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8014c1c:	2100      	movs	r1, #0
 8014c1e:	6938      	ldr	r0, [r7, #16]
 8014c20:	f7fe fff0 	bl	8013c04 <tcp_abandon>
  }
}
 8014c24:	bf00      	nop
 8014c26:	3718      	adds	r7, #24
 8014c28:	46bd      	mov	sp, r7
 8014c2a:	bd80      	pop	{r7, pc}
 8014c2c:	0801edc8 	.word	0x0801edc8
 8014c30:	0801f354 	.word	0x0801f354
 8014c34:	0801ee0c 	.word	0x0801ee0c
 8014c38:	2001d568 	.word	0x2001d568
 8014c3c:	2001d56c 	.word	0x2001d56c

08014c40 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8014c40:	b580      	push	{r7, lr}
 8014c42:	b084      	sub	sp, #16
 8014c44:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8014c46:	2300      	movs	r3, #0
 8014c48:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8014c4a:	2300      	movs	r3, #0
 8014c4c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c4e:	4b12      	ldr	r3, [pc, #72]	; (8014c98 <tcp_kill_timewait+0x58>)
 8014c50:	681b      	ldr	r3, [r3, #0]
 8014c52:	60fb      	str	r3, [r7, #12]
 8014c54:	e012      	b.n	8014c7c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014c56:	4b11      	ldr	r3, [pc, #68]	; (8014c9c <tcp_kill_timewait+0x5c>)
 8014c58:	681a      	ldr	r2, [r3, #0]
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	6a1b      	ldr	r3, [r3, #32]
 8014c5e:	1ad3      	subs	r3, r2, r3
 8014c60:	687a      	ldr	r2, [r7, #4]
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d807      	bhi.n	8014c76 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8014c66:	4b0d      	ldr	r3, [pc, #52]	; (8014c9c <tcp_kill_timewait+0x5c>)
 8014c68:	681a      	ldr	r2, [r3, #0]
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	6a1b      	ldr	r3, [r3, #32]
 8014c6e:	1ad3      	subs	r3, r2, r3
 8014c70:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	68db      	ldr	r3, [r3, #12]
 8014c7a:	60fb      	str	r3, [r7, #12]
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d1e9      	bne.n	8014c56 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8014c82:	68bb      	ldr	r3, [r7, #8]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d002      	beq.n	8014c8e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014c88:	68b8      	ldr	r0, [r7, #8]
 8014c8a:	f7ff f879 	bl	8013d80 <tcp_abort>
  }
}
 8014c8e:	bf00      	nop
 8014c90:	3710      	adds	r7, #16
 8014c92:	46bd      	mov	sp, r7
 8014c94:	bd80      	pop	{r7, pc}
 8014c96:	bf00      	nop
 8014c98:	2001d578 	.word	0x2001d578
 8014c9c:	2001d56c 	.word	0x2001d56c

08014ca0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8014ca0:	b580      	push	{r7, lr}
 8014ca2:	b082      	sub	sp, #8
 8014ca4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8014ca6:	4b10      	ldr	r3, [pc, #64]	; (8014ce8 <tcp_handle_closepend+0x48>)
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014cac:	e014      	b.n	8014cd8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	68db      	ldr	r3, [r3, #12]
 8014cb2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	8b5b      	ldrh	r3, [r3, #26]
 8014cb8:	f003 0308 	and.w	r3, r3, #8
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d009      	beq.n	8014cd4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	8b5b      	ldrh	r3, [r3, #26]
 8014cc4:	f023 0308 	bic.w	r3, r3, #8
 8014cc8:	b29a      	uxth	r2, r3
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8014cce:	6878      	ldr	r0, [r7, #4]
 8014cd0:	f7fe ff02 	bl	8013ad8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8014cd4:	683b      	ldr	r3, [r7, #0]
 8014cd6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d1e7      	bne.n	8014cae <tcp_handle_closepend+0xe>
  }
}
 8014cde:	bf00      	nop
 8014ce0:	bf00      	nop
 8014ce2:	3708      	adds	r7, #8
 8014ce4:	46bd      	mov	sp, r7
 8014ce6:	bd80      	pop	{r7, pc}
 8014ce8:	2001d568 	.word	0x2001d568

08014cec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8014cec:	b580      	push	{r7, lr}
 8014cee:	b084      	sub	sp, #16
 8014cf0:	af00      	add	r7, sp, #0
 8014cf2:	4603      	mov	r3, r0
 8014cf4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014cf6:	2001      	movs	r0, #1
 8014cf8:	f7fd fbca 	bl	8012490 <memp_malloc>
 8014cfc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d126      	bne.n	8014d52 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8014d04:	f7ff ffcc 	bl	8014ca0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8014d08:	f7ff ff9a 	bl	8014c40 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d0c:	2001      	movs	r0, #1
 8014d0e:	f7fd fbbf 	bl	8012490 <memp_malloc>
 8014d12:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d11b      	bne.n	8014d52 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8014d1a:	2009      	movs	r0, #9
 8014d1c:	f7ff ff46 	bl	8014bac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d20:	2001      	movs	r0, #1
 8014d22:	f7fd fbb5 	bl	8012490 <memp_malloc>
 8014d26:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d111      	bne.n	8014d52 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8014d2e:	2008      	movs	r0, #8
 8014d30:	f7ff ff3c 	bl	8014bac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d34:	2001      	movs	r0, #1
 8014d36:	f7fd fbab 	bl	8012490 <memp_malloc>
 8014d3a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d107      	bne.n	8014d52 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8014d42:	79fb      	ldrb	r3, [r7, #7]
 8014d44:	4618      	mov	r0, r3
 8014d46:	f7ff fee3 	bl	8014b10 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014d4a:	2001      	movs	r0, #1
 8014d4c:	f7fd fba0 	bl	8012490 <memp_malloc>
 8014d50:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d03f      	beq.n	8014dd8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8014d58:	229c      	movs	r2, #156	; 0x9c
 8014d5a:	2100      	movs	r1, #0
 8014d5c:	68f8      	ldr	r0, [r7, #12]
 8014d5e:	f007 fe03 	bl	801c968 <memset>
    pcb->prio = prio;
 8014d62:	68fb      	ldr	r3, [r7, #12]
 8014d64:	79fa      	ldrb	r2, [r7, #7]
 8014d66:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8014d68:	68fb      	ldr	r3, [r7, #12]
 8014d6a:	f640 7228 	movw	r2, #3880	; 0xf28
 8014d6e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	f640 7228 	movw	r2, #3880	; 0xf28
 8014d78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8014d82:	68fb      	ldr	r3, [r7, #12]
 8014d84:	22ff      	movs	r2, #255	; 0xff
 8014d86:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014d8e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8014d90:	68fb      	ldr	r3, [r7, #12]
 8014d92:	2206      	movs	r2, #6
 8014d94:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	2206      	movs	r2, #6
 8014d9c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014da4:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	2201      	movs	r2, #1
 8014daa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8014dae:	4b0d      	ldr	r3, [pc, #52]	; (8014de4 <tcp_alloc+0xf8>)
 8014db0:	681a      	ldr	r2, [r3, #0]
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8014db6:	4b0c      	ldr	r3, [pc, #48]	; (8014de8 <tcp_alloc+0xfc>)
 8014db8:	781a      	ldrb	r2, [r3, #0]
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	f640 7228 	movw	r2, #3880	; 0xf28
 8014dc4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8014dc8:	68fb      	ldr	r3, [r7, #12]
 8014dca:	4a08      	ldr	r2, [pc, #32]	; (8014dec <tcp_alloc+0x100>)
 8014dcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	4a07      	ldr	r2, [pc, #28]	; (8014df0 <tcp_alloc+0x104>)
 8014dd4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8014dd8:	68fb      	ldr	r3, [r7, #12]
}
 8014dda:	4618      	mov	r0, r3
 8014ddc:	3710      	adds	r7, #16
 8014dde:	46bd      	mov	sp, r7
 8014de0:	bd80      	pop	{r7, pc}
 8014de2:	bf00      	nop
 8014de4:	2001d56c 	.word	0x2001d56c
 8014de8:	2000221a 	.word	0x2000221a
 8014dec:	08014aa5 	.word	0x08014aa5
 8014df0:	006ddd00 	.word	0x006ddd00

08014df4 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 8014df8:	2040      	movs	r0, #64	; 0x40
 8014dfa:	f7ff ff77 	bl	8014cec <tcp_alloc>
 8014dfe:	4603      	mov	r3, r0
}
 8014e00:	4618      	mov	r0, r3
 8014e02:	bd80      	pop	{r7, pc}

08014e04 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8014e04:	b480      	push	{r7}
 8014e06:	b083      	sub	sp, #12
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
 8014e0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d002      	beq.n	8014e1a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	683a      	ldr	r2, [r7, #0]
 8014e18:	611a      	str	r2, [r3, #16]
  }
}
 8014e1a:	bf00      	nop
 8014e1c:	370c      	adds	r7, #12
 8014e1e:	46bd      	mov	sp, r7
 8014e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e24:	4770      	bx	lr
	...

08014e28 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8014e28:	b580      	push	{r7, lr}
 8014e2a:	b082      	sub	sp, #8
 8014e2c:	af00      	add	r7, sp, #0
 8014e2e:	6078      	str	r0, [r7, #4]
 8014e30:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	2b00      	cmp	r3, #0
 8014e36:	d00e      	beq.n	8014e56 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	7d1b      	ldrb	r3, [r3, #20]
 8014e3c:	2b01      	cmp	r3, #1
 8014e3e:	d106      	bne.n	8014e4e <tcp_recv+0x26>
 8014e40:	4b07      	ldr	r3, [pc, #28]	; (8014e60 <tcp_recv+0x38>)
 8014e42:	f240 72df 	movw	r2, #2015	; 0x7df
 8014e46:	4907      	ldr	r1, [pc, #28]	; (8014e64 <tcp_recv+0x3c>)
 8014e48:	4807      	ldr	r0, [pc, #28]	; (8014e68 <tcp_recv+0x40>)
 8014e4a:	f007 fe3f 	bl	801cacc <iprintf>
    pcb->recv = recv;
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	683a      	ldr	r2, [r7, #0]
 8014e52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8014e56:	bf00      	nop
 8014e58:	3708      	adds	r7, #8
 8014e5a:	46bd      	mov	sp, r7
 8014e5c:	bd80      	pop	{r7, pc}
 8014e5e:	bf00      	nop
 8014e60:	0801edc8 	.word	0x0801edc8
 8014e64:	0801f364 	.word	0x0801f364
 8014e68:	0801ee0c 	.word	0x0801ee0c

08014e6c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8014e6c:	b580      	push	{r7, lr}
 8014e6e:	b082      	sub	sp, #8
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	6078      	str	r0, [r7, #4]
 8014e74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d00e      	beq.n	8014e9a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	7d1b      	ldrb	r3, [r3, #20]
 8014e80:	2b01      	cmp	r3, #1
 8014e82:	d106      	bne.n	8014e92 <tcp_sent+0x26>
 8014e84:	4b07      	ldr	r3, [pc, #28]	; (8014ea4 <tcp_sent+0x38>)
 8014e86:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8014e8a:	4907      	ldr	r1, [pc, #28]	; (8014ea8 <tcp_sent+0x3c>)
 8014e8c:	4807      	ldr	r0, [pc, #28]	; (8014eac <tcp_sent+0x40>)
 8014e8e:	f007 fe1d 	bl	801cacc <iprintf>
    pcb->sent = sent;
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	683a      	ldr	r2, [r7, #0]
 8014e96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8014e9a:	bf00      	nop
 8014e9c:	3708      	adds	r7, #8
 8014e9e:	46bd      	mov	sp, r7
 8014ea0:	bd80      	pop	{r7, pc}
 8014ea2:	bf00      	nop
 8014ea4:	0801edc8 	.word	0x0801edc8
 8014ea8:	0801f38c 	.word	0x0801f38c
 8014eac:	0801ee0c 	.word	0x0801ee0c

08014eb0 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8014eb0:	b580      	push	{r7, lr}
 8014eb2:	b082      	sub	sp, #8
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	6078      	str	r0, [r7, #4]
 8014eb8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d00e      	beq.n	8014ede <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	7d1b      	ldrb	r3, [r3, #20]
 8014ec4:	2b01      	cmp	r3, #1
 8014ec6:	d106      	bne.n	8014ed6 <tcp_err+0x26>
 8014ec8:	4b07      	ldr	r3, [pc, #28]	; (8014ee8 <tcp_err+0x38>)
 8014eca:	f640 020d 	movw	r2, #2061	; 0x80d
 8014ece:	4907      	ldr	r1, [pc, #28]	; (8014eec <tcp_err+0x3c>)
 8014ed0:	4807      	ldr	r0, [pc, #28]	; (8014ef0 <tcp_err+0x40>)
 8014ed2:	f007 fdfb 	bl	801cacc <iprintf>
    pcb->errf = err;
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	683a      	ldr	r2, [r7, #0]
 8014eda:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8014ede:	bf00      	nop
 8014ee0:	3708      	adds	r7, #8
 8014ee2:	46bd      	mov	sp, r7
 8014ee4:	bd80      	pop	{r7, pc}
 8014ee6:	bf00      	nop
 8014ee8:	0801edc8 	.word	0x0801edc8
 8014eec:	0801f3b4 	.word	0x0801f3b4
 8014ef0:	0801ee0c 	.word	0x0801ee0c

08014ef4 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8014ef4:	b580      	push	{r7, lr}
 8014ef6:	b084      	sub	sp, #16
 8014ef8:	af00      	add	r7, sp, #0
 8014efa:	60f8      	str	r0, [r7, #12]
 8014efc:	60b9      	str	r1, [r7, #8]
 8014efe:	4613      	mov	r3, r2
 8014f00:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d107      	bne.n	8014f18 <tcp_poll+0x24>
 8014f08:	4b0e      	ldr	r3, [pc, #56]	; (8014f44 <tcp_poll+0x50>)
 8014f0a:	f640 023d 	movw	r2, #2109	; 0x83d
 8014f0e:	490e      	ldr	r1, [pc, #56]	; (8014f48 <tcp_poll+0x54>)
 8014f10:	480e      	ldr	r0, [pc, #56]	; (8014f4c <tcp_poll+0x58>)
 8014f12:	f007 fddb 	bl	801cacc <iprintf>
 8014f16:	e011      	b.n	8014f3c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	7d1b      	ldrb	r3, [r3, #20]
 8014f1c:	2b01      	cmp	r3, #1
 8014f1e:	d106      	bne.n	8014f2e <tcp_poll+0x3a>
 8014f20:	4b08      	ldr	r3, [pc, #32]	; (8014f44 <tcp_poll+0x50>)
 8014f22:	f640 023e 	movw	r2, #2110	; 0x83e
 8014f26:	490a      	ldr	r1, [pc, #40]	; (8014f50 <tcp_poll+0x5c>)
 8014f28:	4808      	ldr	r0, [pc, #32]	; (8014f4c <tcp_poll+0x58>)
 8014f2a:	f007 fdcf 	bl	801cacc <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	68ba      	ldr	r2, [r7, #8]
 8014f32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	79fa      	ldrb	r2, [r7, #7]
 8014f3a:	775a      	strb	r2, [r3, #29]
}
 8014f3c:	3710      	adds	r7, #16
 8014f3e:	46bd      	mov	sp, r7
 8014f40:	bd80      	pop	{r7, pc}
 8014f42:	bf00      	nop
 8014f44:	0801edc8 	.word	0x0801edc8
 8014f48:	0801f3dc 	.word	0x0801f3dc
 8014f4c:	0801ee0c 	.word	0x0801ee0c
 8014f50:	0801f3f4 	.word	0x0801f3f4

08014f54 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8014f54:	b580      	push	{r7, lr}
 8014f56:	b082      	sub	sp, #8
 8014f58:	af00      	add	r7, sp, #0
 8014f5a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d107      	bne.n	8014f72 <tcp_pcb_purge+0x1e>
 8014f62:	4b21      	ldr	r3, [pc, #132]	; (8014fe8 <tcp_pcb_purge+0x94>)
 8014f64:	f640 0251 	movw	r2, #2129	; 0x851
 8014f68:	4920      	ldr	r1, [pc, #128]	; (8014fec <tcp_pcb_purge+0x98>)
 8014f6a:	4821      	ldr	r0, [pc, #132]	; (8014ff0 <tcp_pcb_purge+0x9c>)
 8014f6c:	f007 fdae 	bl	801cacc <iprintf>
 8014f70:	e037      	b.n	8014fe2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	7d1b      	ldrb	r3, [r3, #20]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d033      	beq.n	8014fe2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8014f7e:	2b0a      	cmp	r3, #10
 8014f80:	d02f      	beq.n	8014fe2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8014f86:	2b01      	cmp	r3, #1
 8014f88:	d02b      	beq.n	8014fe2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d007      	beq.n	8014fa2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f96:	4618      	mov	r0, r3
 8014f98:	f7fe f8d8 	bl	801314c <pbuf_free>
      pcb->refused_data = NULL;
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	2200      	movs	r2, #0
 8014fa0:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d002      	beq.n	8014fb0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8014faa:	6878      	ldr	r0, [r7, #4]
 8014fac:	f000 f986 	bl	80152bc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014fb6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014fbc:	4618      	mov	r0, r3
 8014fbe:	f7ff fd17 	bl	80149f0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	f7ff fd12 	bl	80149f0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	2200      	movs	r2, #0
 8014fd0:	66da      	str	r2, [r3, #108]	; 0x6c
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	2200      	movs	r2, #0
 8014fde:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8014fe2:	3708      	adds	r7, #8
 8014fe4:	46bd      	mov	sp, r7
 8014fe6:	bd80      	pop	{r7, pc}
 8014fe8:	0801edc8 	.word	0x0801edc8
 8014fec:	0801f414 	.word	0x0801f414
 8014ff0:	0801ee0c 	.word	0x0801ee0c

08014ff4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8014ff4:	b580      	push	{r7, lr}
 8014ff6:	b084      	sub	sp, #16
 8014ff8:	af00      	add	r7, sp, #0
 8014ffa:	6078      	str	r0, [r7, #4]
 8014ffc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8014ffe:	683b      	ldr	r3, [r7, #0]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d106      	bne.n	8015012 <tcp_pcb_remove+0x1e>
 8015004:	4b3e      	ldr	r3, [pc, #248]	; (8015100 <tcp_pcb_remove+0x10c>)
 8015006:	f640 0283 	movw	r2, #2179	; 0x883
 801500a:	493e      	ldr	r1, [pc, #248]	; (8015104 <tcp_pcb_remove+0x110>)
 801500c:	483e      	ldr	r0, [pc, #248]	; (8015108 <tcp_pcb_remove+0x114>)
 801500e:	f007 fd5d 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	2b00      	cmp	r3, #0
 8015016:	d106      	bne.n	8015026 <tcp_pcb_remove+0x32>
 8015018:	4b39      	ldr	r3, [pc, #228]	; (8015100 <tcp_pcb_remove+0x10c>)
 801501a:	f640 0284 	movw	r2, #2180	; 0x884
 801501e:	493b      	ldr	r1, [pc, #236]	; (801510c <tcp_pcb_remove+0x118>)
 8015020:	4839      	ldr	r0, [pc, #228]	; (8015108 <tcp_pcb_remove+0x114>)
 8015022:	f007 fd53 	bl	801cacc <iprintf>

  TCP_RMV(pcblist, pcb);
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	683a      	ldr	r2, [r7, #0]
 801502c:	429a      	cmp	r2, r3
 801502e:	d105      	bne.n	801503c <tcp_pcb_remove+0x48>
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	68da      	ldr	r2, [r3, #12]
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	601a      	str	r2, [r3, #0]
 801503a:	e013      	b.n	8015064 <tcp_pcb_remove+0x70>
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	60fb      	str	r3, [r7, #12]
 8015042:	e00c      	b.n	801505e <tcp_pcb_remove+0x6a>
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	68db      	ldr	r3, [r3, #12]
 8015048:	683a      	ldr	r2, [r7, #0]
 801504a:	429a      	cmp	r2, r3
 801504c:	d104      	bne.n	8015058 <tcp_pcb_remove+0x64>
 801504e:	683b      	ldr	r3, [r7, #0]
 8015050:	68da      	ldr	r2, [r3, #12]
 8015052:	68fb      	ldr	r3, [r7, #12]
 8015054:	60da      	str	r2, [r3, #12]
 8015056:	e005      	b.n	8015064 <tcp_pcb_remove+0x70>
 8015058:	68fb      	ldr	r3, [r7, #12]
 801505a:	68db      	ldr	r3, [r3, #12]
 801505c:	60fb      	str	r3, [r7, #12]
 801505e:	68fb      	ldr	r3, [r7, #12]
 8015060:	2b00      	cmp	r3, #0
 8015062:	d1ef      	bne.n	8015044 <tcp_pcb_remove+0x50>
 8015064:	683b      	ldr	r3, [r7, #0]
 8015066:	2200      	movs	r2, #0
 8015068:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801506a:	6838      	ldr	r0, [r7, #0]
 801506c:	f7ff ff72 	bl	8014f54 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015070:	683b      	ldr	r3, [r7, #0]
 8015072:	7d1b      	ldrb	r3, [r3, #20]
 8015074:	2b0a      	cmp	r3, #10
 8015076:	d013      	beq.n	80150a0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8015078:	683b      	ldr	r3, [r7, #0]
 801507a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 801507c:	2b01      	cmp	r3, #1
 801507e:	d00f      	beq.n	80150a0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015080:	683b      	ldr	r3, [r7, #0]
 8015082:	8b5b      	ldrh	r3, [r3, #26]
 8015084:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8015088:	2b00      	cmp	r3, #0
 801508a:	d009      	beq.n	80150a0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 801508c:	683b      	ldr	r3, [r7, #0]
 801508e:	8b5b      	ldrh	r3, [r3, #26]
 8015090:	f043 0302 	orr.w	r3, r3, #2
 8015094:	b29a      	uxth	r2, r3
 8015096:	683b      	ldr	r3, [r7, #0]
 8015098:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801509a:	6838      	ldr	r0, [r7, #0]
 801509c:	f003 fbc8 	bl	8018830 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80150a0:	683b      	ldr	r3, [r7, #0]
 80150a2:	7d1b      	ldrb	r3, [r3, #20]
 80150a4:	2b01      	cmp	r3, #1
 80150a6:	d020      	beq.n	80150ea <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80150a8:	683b      	ldr	r3, [r7, #0]
 80150aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d006      	beq.n	80150be <tcp_pcb_remove+0xca>
 80150b0:	4b13      	ldr	r3, [pc, #76]	; (8015100 <tcp_pcb_remove+0x10c>)
 80150b2:	f640 0293 	movw	r2, #2195	; 0x893
 80150b6:	4916      	ldr	r1, [pc, #88]	; (8015110 <tcp_pcb_remove+0x11c>)
 80150b8:	4813      	ldr	r0, [pc, #76]	; (8015108 <tcp_pcb_remove+0x114>)
 80150ba:	f007 fd07 	bl	801cacc <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80150be:	683b      	ldr	r3, [r7, #0]
 80150c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d006      	beq.n	80150d4 <tcp_pcb_remove+0xe0>
 80150c6:	4b0e      	ldr	r3, [pc, #56]	; (8015100 <tcp_pcb_remove+0x10c>)
 80150c8:	f640 0294 	movw	r2, #2196	; 0x894
 80150cc:	4911      	ldr	r1, [pc, #68]	; (8015114 <tcp_pcb_remove+0x120>)
 80150ce:	480e      	ldr	r0, [pc, #56]	; (8015108 <tcp_pcb_remove+0x114>)
 80150d0:	f007 fcfc 	bl	801cacc <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80150d4:	683b      	ldr	r3, [r7, #0]
 80150d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d006      	beq.n	80150ea <tcp_pcb_remove+0xf6>
 80150dc:	4b08      	ldr	r3, [pc, #32]	; (8015100 <tcp_pcb_remove+0x10c>)
 80150de:	f640 0296 	movw	r2, #2198	; 0x896
 80150e2:	490d      	ldr	r1, [pc, #52]	; (8015118 <tcp_pcb_remove+0x124>)
 80150e4:	4808      	ldr	r0, [pc, #32]	; (8015108 <tcp_pcb_remove+0x114>)
 80150e6:	f007 fcf1 	bl	801cacc <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80150ea:	683b      	ldr	r3, [r7, #0]
 80150ec:	2200      	movs	r2, #0
 80150ee:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80150f0:	683b      	ldr	r3, [r7, #0]
 80150f2:	2200      	movs	r2, #0
 80150f4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80150f6:	bf00      	nop
 80150f8:	3710      	adds	r7, #16
 80150fa:	46bd      	mov	sp, r7
 80150fc:	bd80      	pop	{r7, pc}
 80150fe:	bf00      	nop
 8015100:	0801edc8 	.word	0x0801edc8
 8015104:	0801f430 	.word	0x0801f430
 8015108:	0801ee0c 	.word	0x0801ee0c
 801510c:	0801f44c 	.word	0x0801f44c
 8015110:	0801f46c 	.word	0x0801f46c
 8015114:	0801f484 	.word	0x0801f484
 8015118:	0801f4a0 	.word	0x0801f4a0

0801511c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801511c:	b580      	push	{r7, lr}
 801511e:	b082      	sub	sp, #8
 8015120:	af00      	add	r7, sp, #0
 8015122:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	2b00      	cmp	r3, #0
 8015128:	d106      	bne.n	8015138 <tcp_next_iss+0x1c>
 801512a:	4b0a      	ldr	r3, [pc, #40]	; (8015154 <tcp_next_iss+0x38>)
 801512c:	f640 02af 	movw	r2, #2223	; 0x8af
 8015130:	4909      	ldr	r1, [pc, #36]	; (8015158 <tcp_next_iss+0x3c>)
 8015132:	480a      	ldr	r0, [pc, #40]	; (801515c <tcp_next_iss+0x40>)
 8015134:	f007 fcca 	bl	801cacc <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015138:	4b09      	ldr	r3, [pc, #36]	; (8015160 <tcp_next_iss+0x44>)
 801513a:	681a      	ldr	r2, [r3, #0]
 801513c:	4b09      	ldr	r3, [pc, #36]	; (8015164 <tcp_next_iss+0x48>)
 801513e:	681b      	ldr	r3, [r3, #0]
 8015140:	4413      	add	r3, r2
 8015142:	4a07      	ldr	r2, [pc, #28]	; (8015160 <tcp_next_iss+0x44>)
 8015144:	6013      	str	r3, [r2, #0]
  return iss;
 8015146:	4b06      	ldr	r3, [pc, #24]	; (8015160 <tcp_next_iss+0x44>)
 8015148:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801514a:	4618      	mov	r0, r3
 801514c:	3708      	adds	r7, #8
 801514e:	46bd      	mov	sp, r7
 8015150:	bd80      	pop	{r7, pc}
 8015152:	bf00      	nop
 8015154:	0801edc8 	.word	0x0801edc8
 8015158:	0801f4b8 	.word	0x0801f4b8
 801515c:	0801ee0c 	.word	0x0801ee0c
 8015160:	200000c0 	.word	0x200000c0
 8015164:	2001d56c 	.word	0x2001d56c

08015168 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8015168:	b580      	push	{r7, lr}
 801516a:	b086      	sub	sp, #24
 801516c:	af00      	add	r7, sp, #0
 801516e:	4603      	mov	r3, r0
 8015170:	60b9      	str	r1, [r7, #8]
 8015172:	607a      	str	r2, [r7, #4]
 8015174:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d106      	bne.n	801518a <tcp_eff_send_mss_netif+0x22>
 801517c:	4b14      	ldr	r3, [pc, #80]	; (80151d0 <tcp_eff_send_mss_netif+0x68>)
 801517e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8015182:	4914      	ldr	r1, [pc, #80]	; (80151d4 <tcp_eff_send_mss_netif+0x6c>)
 8015184:	4814      	ldr	r0, [pc, #80]	; (80151d8 <tcp_eff_send_mss_netif+0x70>)
 8015186:	f007 fca1 	bl	801cacc <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	2b00      	cmp	r3, #0
 801518e:	d101      	bne.n	8015194 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8015190:	89fb      	ldrh	r3, [r7, #14]
 8015192:	e019      	b.n	80151c8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8015194:	68bb      	ldr	r3, [r7, #8]
 8015196:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8015198:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801519a:	8afb      	ldrh	r3, [r7, #22]
 801519c:	2b00      	cmp	r3, #0
 801519e:	d012      	beq.n	80151c6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80151a0:	2328      	movs	r3, #40	; 0x28
 80151a2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80151a4:	8afa      	ldrh	r2, [r7, #22]
 80151a6:	8abb      	ldrh	r3, [r7, #20]
 80151a8:	429a      	cmp	r2, r3
 80151aa:	d904      	bls.n	80151b6 <tcp_eff_send_mss_netif+0x4e>
 80151ac:	8afa      	ldrh	r2, [r7, #22]
 80151ae:	8abb      	ldrh	r3, [r7, #20]
 80151b0:	1ad3      	subs	r3, r2, r3
 80151b2:	b29b      	uxth	r3, r3
 80151b4:	e000      	b.n	80151b8 <tcp_eff_send_mss_netif+0x50>
 80151b6:	2300      	movs	r3, #0
 80151b8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80151ba:	8a7a      	ldrh	r2, [r7, #18]
 80151bc:	89fb      	ldrh	r3, [r7, #14]
 80151be:	4293      	cmp	r3, r2
 80151c0:	bf28      	it	cs
 80151c2:	4613      	movcs	r3, r2
 80151c4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80151c6:	89fb      	ldrh	r3, [r7, #14]
}
 80151c8:	4618      	mov	r0, r3
 80151ca:	3718      	adds	r7, #24
 80151cc:	46bd      	mov	sp, r7
 80151ce:	bd80      	pop	{r7, pc}
 80151d0:	0801edc8 	.word	0x0801edc8
 80151d4:	0801f4d4 	.word	0x0801f4d4
 80151d8:	0801ee0c 	.word	0x0801ee0c

080151dc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80151dc:	b580      	push	{r7, lr}
 80151de:	b084      	sub	sp, #16
 80151e0:	af00      	add	r7, sp, #0
 80151e2:	6078      	str	r0, [r7, #4]
 80151e4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80151e6:	683b      	ldr	r3, [r7, #0]
 80151e8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d119      	bne.n	8015224 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80151f0:	4b10      	ldr	r3, [pc, #64]	; (8015234 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80151f2:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80151f6:	4910      	ldr	r1, [pc, #64]	; (8015238 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80151f8:	4810      	ldr	r0, [pc, #64]	; (801523c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80151fa:	f007 fc67 	bl	801cacc <iprintf>

  while (pcb != NULL) {
 80151fe:	e011      	b.n	8015224 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	681a      	ldr	r2, [r3, #0]
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	681b      	ldr	r3, [r3, #0]
 8015208:	429a      	cmp	r2, r3
 801520a:	d108      	bne.n	801521e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801520c:	68fb      	ldr	r3, [r7, #12]
 801520e:	68db      	ldr	r3, [r3, #12]
 8015210:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8015212:	68f8      	ldr	r0, [r7, #12]
 8015214:	f7fe fdb4 	bl	8013d80 <tcp_abort>
      pcb = next;
 8015218:	68bb      	ldr	r3, [r7, #8]
 801521a:	60fb      	str	r3, [r7, #12]
 801521c:	e002      	b.n	8015224 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	68db      	ldr	r3, [r3, #12]
 8015222:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d1ea      	bne.n	8015200 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801522a:	bf00      	nop
 801522c:	bf00      	nop
 801522e:	3710      	adds	r7, #16
 8015230:	46bd      	mov	sp, r7
 8015232:	bd80      	pop	{r7, pc}
 8015234:	0801edc8 	.word	0x0801edc8
 8015238:	0801f4fc 	.word	0x0801f4fc
 801523c:	0801ee0c 	.word	0x0801ee0c

08015240 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015240:	b580      	push	{r7, lr}
 8015242:	b084      	sub	sp, #16
 8015244:	af00      	add	r7, sp, #0
 8015246:	6078      	str	r0, [r7, #4]
 8015248:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d02a      	beq.n	80152a6 <tcp_netif_ip_addr_changed+0x66>
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	681b      	ldr	r3, [r3, #0]
 8015254:	2b00      	cmp	r3, #0
 8015256:	d026      	beq.n	80152a6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8015258:	4b15      	ldr	r3, [pc, #84]	; (80152b0 <tcp_netif_ip_addr_changed+0x70>)
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	4619      	mov	r1, r3
 801525e:	6878      	ldr	r0, [r7, #4]
 8015260:	f7ff ffbc 	bl	80151dc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015264:	4b13      	ldr	r3, [pc, #76]	; (80152b4 <tcp_netif_ip_addr_changed+0x74>)
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	4619      	mov	r1, r3
 801526a:	6878      	ldr	r0, [r7, #4]
 801526c:	f7ff ffb6 	bl	80151dc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015270:	683b      	ldr	r3, [r7, #0]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d017      	beq.n	80152a6 <tcp_netif_ip_addr_changed+0x66>
 8015276:	683b      	ldr	r3, [r7, #0]
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	2b00      	cmp	r3, #0
 801527c:	d013      	beq.n	80152a6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801527e:	4b0e      	ldr	r3, [pc, #56]	; (80152b8 <tcp_netif_ip_addr_changed+0x78>)
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	60fb      	str	r3, [r7, #12]
 8015284:	e00c      	b.n	80152a0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8015286:	68fb      	ldr	r3, [r7, #12]
 8015288:	681a      	ldr	r2, [r3, #0]
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	429a      	cmp	r2, r3
 8015290:	d103      	bne.n	801529a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8015292:	683b      	ldr	r3, [r7, #0]
 8015294:	681a      	ldr	r2, [r3, #0]
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	68db      	ldr	r3, [r3, #12]
 801529e:	60fb      	str	r3, [r7, #12]
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d1ef      	bne.n	8015286 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80152a6:	bf00      	nop
 80152a8:	3710      	adds	r7, #16
 80152aa:	46bd      	mov	sp, r7
 80152ac:	bd80      	pop	{r7, pc}
 80152ae:	bf00      	nop
 80152b0:	2001d568 	.word	0x2001d568
 80152b4:	2001d574 	.word	0x2001d574
 80152b8:	2001d570 	.word	0x2001d570

080152bc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80152bc:	b580      	push	{r7, lr}
 80152be:	b082      	sub	sp, #8
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d007      	beq.n	80152dc <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80152d0:	4618      	mov	r0, r3
 80152d2:	f7ff fb8d 	bl	80149f0 <tcp_segs_free>
    pcb->ooseq = NULL;
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	2200      	movs	r2, #0
 80152da:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80152dc:	bf00      	nop
 80152de:	3708      	adds	r7, #8
 80152e0:	46bd      	mov	sp, r7
 80152e2:	bd80      	pop	{r7, pc}

080152e4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80152e4:	b590      	push	{r4, r7, lr}
 80152e6:	b08d      	sub	sp, #52	; 0x34
 80152e8:	af04      	add	r7, sp, #16
 80152ea:	6078      	str	r0, [r7, #4]
 80152ec:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d105      	bne.n	8015300 <tcp_input+0x1c>
 80152f4:	4b9b      	ldr	r3, [pc, #620]	; (8015564 <tcp_input+0x280>)
 80152f6:	2283      	movs	r2, #131	; 0x83
 80152f8:	499b      	ldr	r1, [pc, #620]	; (8015568 <tcp_input+0x284>)
 80152fa:	489c      	ldr	r0, [pc, #624]	; (801556c <tcp_input+0x288>)
 80152fc:	f007 fbe6 	bl	801cacc <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	685b      	ldr	r3, [r3, #4]
 8015304:	4a9a      	ldr	r2, [pc, #616]	; (8015570 <tcp_input+0x28c>)
 8015306:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	895b      	ldrh	r3, [r3, #10]
 801530c:	2b13      	cmp	r3, #19
 801530e:	f240 83c5 	bls.w	8015a9c <tcp_input+0x7b8>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015312:	4b98      	ldr	r3, [pc, #608]	; (8015574 <tcp_input+0x290>)
 8015314:	695b      	ldr	r3, [r3, #20]
 8015316:	4a97      	ldr	r2, [pc, #604]	; (8015574 <tcp_input+0x290>)
 8015318:	6812      	ldr	r2, [r2, #0]
 801531a:	4611      	mov	r1, r2
 801531c:	4618      	mov	r0, r3
 801531e:	f006 f871 	bl	801b404 <ip4_addr_isbroadcast_u32>
 8015322:	4603      	mov	r3, r0
 8015324:	2b00      	cmp	r3, #0
 8015326:	f040 83bb 	bne.w	8015aa0 <tcp_input+0x7bc>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801532a:	4b92      	ldr	r3, [pc, #584]	; (8015574 <tcp_input+0x290>)
 801532c:	695b      	ldr	r3, [r3, #20]
 801532e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015332:	2be0      	cmp	r3, #224	; 0xe0
 8015334:	f000 83b4 	beq.w	8015aa0 <tcp_input+0x7bc>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015338:	4b8d      	ldr	r3, [pc, #564]	; (8015570 <tcp_input+0x28c>)
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	899b      	ldrh	r3, [r3, #12]
 801533e:	b29b      	uxth	r3, r3
 8015340:	4618      	mov	r0, r3
 8015342:	f7fc fc40 	bl	8011bc6 <lwip_htons>
 8015346:	4603      	mov	r3, r0
 8015348:	0b1b      	lsrs	r3, r3, #12
 801534a:	b29b      	uxth	r3, r3
 801534c:	b2db      	uxtb	r3, r3
 801534e:	009b      	lsls	r3, r3, #2
 8015350:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8015352:	7cbb      	ldrb	r3, [r7, #18]
 8015354:	2b13      	cmp	r3, #19
 8015356:	f240 83a5 	bls.w	8015aa4 <tcp_input+0x7c0>
 801535a:	7cbb      	ldrb	r3, [r7, #18]
 801535c:	b29a      	uxth	r2, r3
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	891b      	ldrh	r3, [r3, #8]
 8015362:	429a      	cmp	r2, r3
 8015364:	f200 839e 	bhi.w	8015aa4 <tcp_input+0x7c0>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8015368:	7cbb      	ldrb	r3, [r7, #18]
 801536a:	b29b      	uxth	r3, r3
 801536c:	3b14      	subs	r3, #20
 801536e:	b29a      	uxth	r2, r3
 8015370:	4b81      	ldr	r3, [pc, #516]	; (8015578 <tcp_input+0x294>)
 8015372:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015374:	4b81      	ldr	r3, [pc, #516]	; (801557c <tcp_input+0x298>)
 8015376:	2200      	movs	r2, #0
 8015378:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	895a      	ldrh	r2, [r3, #10]
 801537e:	7cbb      	ldrb	r3, [r7, #18]
 8015380:	b29b      	uxth	r3, r3
 8015382:	429a      	cmp	r2, r3
 8015384:	d309      	bcc.n	801539a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8015386:	4b7c      	ldr	r3, [pc, #496]	; (8015578 <tcp_input+0x294>)
 8015388:	881a      	ldrh	r2, [r3, #0]
 801538a:	4b7d      	ldr	r3, [pc, #500]	; (8015580 <tcp_input+0x29c>)
 801538c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801538e:	7cbb      	ldrb	r3, [r7, #18]
 8015390:	4619      	mov	r1, r3
 8015392:	6878      	ldr	r0, [r7, #4]
 8015394:	f7fd fe54 	bl	8013040 <pbuf_remove_header>
 8015398:	e04e      	b.n	8015438 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d105      	bne.n	80153ae <tcp_input+0xca>
 80153a2:	4b70      	ldr	r3, [pc, #448]	; (8015564 <tcp_input+0x280>)
 80153a4:	22c2      	movs	r2, #194	; 0xc2
 80153a6:	4977      	ldr	r1, [pc, #476]	; (8015584 <tcp_input+0x2a0>)
 80153a8:	4870      	ldr	r0, [pc, #448]	; (801556c <tcp_input+0x288>)
 80153aa:	f007 fb8f 	bl	801cacc <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80153ae:	2114      	movs	r1, #20
 80153b0:	6878      	ldr	r0, [r7, #4]
 80153b2:	f7fd fe45 	bl	8013040 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	895a      	ldrh	r2, [r3, #10]
 80153ba:	4b71      	ldr	r3, [pc, #452]	; (8015580 <tcp_input+0x29c>)
 80153bc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80153be:	4b6e      	ldr	r3, [pc, #440]	; (8015578 <tcp_input+0x294>)
 80153c0:	881a      	ldrh	r2, [r3, #0]
 80153c2:	4b6f      	ldr	r3, [pc, #444]	; (8015580 <tcp_input+0x29c>)
 80153c4:	881b      	ldrh	r3, [r3, #0]
 80153c6:	1ad3      	subs	r3, r2, r3
 80153c8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80153ca:	4b6d      	ldr	r3, [pc, #436]	; (8015580 <tcp_input+0x29c>)
 80153cc:	881b      	ldrh	r3, [r3, #0]
 80153ce:	4619      	mov	r1, r3
 80153d0:	6878      	ldr	r0, [r7, #4]
 80153d2:	f7fd fe35 	bl	8013040 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	895b      	ldrh	r3, [r3, #10]
 80153dc:	8a3a      	ldrh	r2, [r7, #16]
 80153de:	429a      	cmp	r2, r3
 80153e0:	f200 8362 	bhi.w	8015aa8 <tcp_input+0x7c4>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	681b      	ldr	r3, [r3, #0]
 80153e8:	685b      	ldr	r3, [r3, #4]
 80153ea:	4a64      	ldr	r2, [pc, #400]	; (801557c <tcp_input+0x298>)
 80153ec:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	8a3a      	ldrh	r2, [r7, #16]
 80153f4:	4611      	mov	r1, r2
 80153f6:	4618      	mov	r0, r3
 80153f8:	f7fd fe22 	bl	8013040 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	891a      	ldrh	r2, [r3, #8]
 8015400:	8a3b      	ldrh	r3, [r7, #16]
 8015402:	1ad3      	subs	r3, r2, r3
 8015404:	b29a      	uxth	r2, r3
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	895b      	ldrh	r3, [r3, #10]
 801540e:	2b00      	cmp	r3, #0
 8015410:	d005      	beq.n	801541e <tcp_input+0x13a>
 8015412:	4b54      	ldr	r3, [pc, #336]	; (8015564 <tcp_input+0x280>)
 8015414:	22df      	movs	r2, #223	; 0xdf
 8015416:	495c      	ldr	r1, [pc, #368]	; (8015588 <tcp_input+0x2a4>)
 8015418:	4854      	ldr	r0, [pc, #336]	; (801556c <tcp_input+0x288>)
 801541a:	f007 fb57 	bl	801cacc <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	891a      	ldrh	r2, [r3, #8]
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	681b      	ldr	r3, [r3, #0]
 8015426:	891b      	ldrh	r3, [r3, #8]
 8015428:	429a      	cmp	r2, r3
 801542a:	d005      	beq.n	8015438 <tcp_input+0x154>
 801542c:	4b4d      	ldr	r3, [pc, #308]	; (8015564 <tcp_input+0x280>)
 801542e:	22e0      	movs	r2, #224	; 0xe0
 8015430:	4956      	ldr	r1, [pc, #344]	; (801558c <tcp_input+0x2a8>)
 8015432:	484e      	ldr	r0, [pc, #312]	; (801556c <tcp_input+0x288>)
 8015434:	f007 fb4a 	bl	801cacc <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015438:	4b4d      	ldr	r3, [pc, #308]	; (8015570 <tcp_input+0x28c>)
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	881b      	ldrh	r3, [r3, #0]
 801543e:	b29b      	uxth	r3, r3
 8015440:	4a4b      	ldr	r2, [pc, #300]	; (8015570 <tcp_input+0x28c>)
 8015442:	6814      	ldr	r4, [r2, #0]
 8015444:	4618      	mov	r0, r3
 8015446:	f7fc fbbe 	bl	8011bc6 <lwip_htons>
 801544a:	4603      	mov	r3, r0
 801544c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801544e:	4b48      	ldr	r3, [pc, #288]	; (8015570 <tcp_input+0x28c>)
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	885b      	ldrh	r3, [r3, #2]
 8015454:	b29b      	uxth	r3, r3
 8015456:	4a46      	ldr	r2, [pc, #280]	; (8015570 <tcp_input+0x28c>)
 8015458:	6814      	ldr	r4, [r2, #0]
 801545a:	4618      	mov	r0, r3
 801545c:	f7fc fbb3 	bl	8011bc6 <lwip_htons>
 8015460:	4603      	mov	r3, r0
 8015462:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015464:	4b42      	ldr	r3, [pc, #264]	; (8015570 <tcp_input+0x28c>)
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	685b      	ldr	r3, [r3, #4]
 801546a:	4a41      	ldr	r2, [pc, #260]	; (8015570 <tcp_input+0x28c>)
 801546c:	6814      	ldr	r4, [r2, #0]
 801546e:	4618      	mov	r0, r3
 8015470:	f7fc fbbe 	bl	8011bf0 <lwip_htonl>
 8015474:	4603      	mov	r3, r0
 8015476:	6063      	str	r3, [r4, #4]
 8015478:	6863      	ldr	r3, [r4, #4]
 801547a:	4a45      	ldr	r2, [pc, #276]	; (8015590 <tcp_input+0x2ac>)
 801547c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801547e:	4b3c      	ldr	r3, [pc, #240]	; (8015570 <tcp_input+0x28c>)
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	689b      	ldr	r3, [r3, #8]
 8015484:	4a3a      	ldr	r2, [pc, #232]	; (8015570 <tcp_input+0x28c>)
 8015486:	6814      	ldr	r4, [r2, #0]
 8015488:	4618      	mov	r0, r3
 801548a:	f7fc fbb1 	bl	8011bf0 <lwip_htonl>
 801548e:	4603      	mov	r3, r0
 8015490:	60a3      	str	r3, [r4, #8]
 8015492:	68a3      	ldr	r3, [r4, #8]
 8015494:	4a3f      	ldr	r2, [pc, #252]	; (8015594 <tcp_input+0x2b0>)
 8015496:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8015498:	4b35      	ldr	r3, [pc, #212]	; (8015570 <tcp_input+0x28c>)
 801549a:	681b      	ldr	r3, [r3, #0]
 801549c:	89db      	ldrh	r3, [r3, #14]
 801549e:	b29b      	uxth	r3, r3
 80154a0:	4a33      	ldr	r2, [pc, #204]	; (8015570 <tcp_input+0x28c>)
 80154a2:	6814      	ldr	r4, [r2, #0]
 80154a4:	4618      	mov	r0, r3
 80154a6:	f7fc fb8e 	bl	8011bc6 <lwip_htons>
 80154aa:	4603      	mov	r3, r0
 80154ac:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80154ae:	4b30      	ldr	r3, [pc, #192]	; (8015570 <tcp_input+0x28c>)
 80154b0:	681b      	ldr	r3, [r3, #0]
 80154b2:	899b      	ldrh	r3, [r3, #12]
 80154b4:	b29b      	uxth	r3, r3
 80154b6:	4618      	mov	r0, r3
 80154b8:	f7fc fb85 	bl	8011bc6 <lwip_htons>
 80154bc:	4603      	mov	r3, r0
 80154be:	b2db      	uxtb	r3, r3
 80154c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80154c4:	b2da      	uxtb	r2, r3
 80154c6:	4b34      	ldr	r3, [pc, #208]	; (8015598 <tcp_input+0x2b4>)
 80154c8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	891a      	ldrh	r2, [r3, #8]
 80154ce:	4b33      	ldr	r3, [pc, #204]	; (801559c <tcp_input+0x2b8>)
 80154d0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80154d2:	4b31      	ldr	r3, [pc, #196]	; (8015598 <tcp_input+0x2b4>)
 80154d4:	781b      	ldrb	r3, [r3, #0]
 80154d6:	f003 0303 	and.w	r3, r3, #3
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d00c      	beq.n	80154f8 <tcp_input+0x214>
    tcplen++;
 80154de:	4b2f      	ldr	r3, [pc, #188]	; (801559c <tcp_input+0x2b8>)
 80154e0:	881b      	ldrh	r3, [r3, #0]
 80154e2:	3301      	adds	r3, #1
 80154e4:	b29a      	uxth	r2, r3
 80154e6:	4b2d      	ldr	r3, [pc, #180]	; (801559c <tcp_input+0x2b8>)
 80154e8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	891a      	ldrh	r2, [r3, #8]
 80154ee:	4b2b      	ldr	r3, [pc, #172]	; (801559c <tcp_input+0x2b8>)
 80154f0:	881b      	ldrh	r3, [r3, #0]
 80154f2:	429a      	cmp	r2, r3
 80154f4:	f200 82da 	bhi.w	8015aac <tcp_input+0x7c8>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80154f8:	2300      	movs	r3, #0
 80154fa:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80154fc:	4b28      	ldr	r3, [pc, #160]	; (80155a0 <tcp_input+0x2bc>)
 80154fe:	681b      	ldr	r3, [r3, #0]
 8015500:	61fb      	str	r3, [r7, #28]
 8015502:	e09d      	b.n	8015640 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015504:	69fb      	ldr	r3, [r7, #28]
 8015506:	7d1b      	ldrb	r3, [r3, #20]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d105      	bne.n	8015518 <tcp_input+0x234>
 801550c:	4b15      	ldr	r3, [pc, #84]	; (8015564 <tcp_input+0x280>)
 801550e:	22fb      	movs	r2, #251	; 0xfb
 8015510:	4924      	ldr	r1, [pc, #144]	; (80155a4 <tcp_input+0x2c0>)
 8015512:	4816      	ldr	r0, [pc, #88]	; (801556c <tcp_input+0x288>)
 8015514:	f007 fada 	bl	801cacc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015518:	69fb      	ldr	r3, [r7, #28]
 801551a:	7d1b      	ldrb	r3, [r3, #20]
 801551c:	2b0a      	cmp	r3, #10
 801551e:	d105      	bne.n	801552c <tcp_input+0x248>
 8015520:	4b10      	ldr	r3, [pc, #64]	; (8015564 <tcp_input+0x280>)
 8015522:	22fc      	movs	r2, #252	; 0xfc
 8015524:	4920      	ldr	r1, [pc, #128]	; (80155a8 <tcp_input+0x2c4>)
 8015526:	4811      	ldr	r0, [pc, #68]	; (801556c <tcp_input+0x288>)
 8015528:	f007 fad0 	bl	801cacc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801552c:	69fb      	ldr	r3, [r7, #28]
 801552e:	7d1b      	ldrb	r3, [r3, #20]
 8015530:	2b01      	cmp	r3, #1
 8015532:	d105      	bne.n	8015540 <tcp_input+0x25c>
 8015534:	4b0b      	ldr	r3, [pc, #44]	; (8015564 <tcp_input+0x280>)
 8015536:	22fd      	movs	r2, #253	; 0xfd
 8015538:	491c      	ldr	r1, [pc, #112]	; (80155ac <tcp_input+0x2c8>)
 801553a:	480c      	ldr	r0, [pc, #48]	; (801556c <tcp_input+0x288>)
 801553c:	f007 fac6 	bl	801cacc <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015540:	69fb      	ldr	r3, [r7, #28]
 8015542:	7a1b      	ldrb	r3, [r3, #8]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d033      	beq.n	80155b0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015548:	69fb      	ldr	r3, [r7, #28]
 801554a:	7a1a      	ldrb	r2, [r3, #8]
 801554c:	4b09      	ldr	r3, [pc, #36]	; (8015574 <tcp_input+0x290>)
 801554e:	685b      	ldr	r3, [r3, #4]
 8015550:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015554:	3301      	adds	r3, #1
 8015556:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015558:	429a      	cmp	r2, r3
 801555a:	d029      	beq.n	80155b0 <tcp_input+0x2cc>
      prev = pcb;
 801555c:	69fb      	ldr	r3, [r7, #28]
 801555e:	61bb      	str	r3, [r7, #24]
      continue;
 8015560:	e06b      	b.n	801563a <tcp_input+0x356>
 8015562:	bf00      	nop
 8015564:	0801f530 	.word	0x0801f530
 8015568:	0801f564 	.word	0x0801f564
 801556c:	0801f57c 	.word	0x0801f57c
 8015570:	2000222c 	.word	0x2000222c
 8015574:	2001055c 	.word	0x2001055c
 8015578:	20002230 	.word	0x20002230
 801557c:	20002234 	.word	0x20002234
 8015580:	20002232 	.word	0x20002232
 8015584:	0801f5a4 	.word	0x0801f5a4
 8015588:	0801f5b4 	.word	0x0801f5b4
 801558c:	0801f5c0 	.word	0x0801f5c0
 8015590:	2000223c 	.word	0x2000223c
 8015594:	20002240 	.word	0x20002240
 8015598:	20002248 	.word	0x20002248
 801559c:	20002246 	.word	0x20002246
 80155a0:	2001d568 	.word	0x2001d568
 80155a4:	0801f5e0 	.word	0x0801f5e0
 80155a8:	0801f608 	.word	0x0801f608
 80155ac:	0801f634 	.word	0x0801f634
    }

    if (pcb->remote_port == tcphdr->src &&
 80155b0:	69fb      	ldr	r3, [r7, #28]
 80155b2:	8b1a      	ldrh	r2, [r3, #24]
 80155b4:	4b94      	ldr	r3, [pc, #592]	; (8015808 <tcp_input+0x524>)
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	881b      	ldrh	r3, [r3, #0]
 80155ba:	b29b      	uxth	r3, r3
 80155bc:	429a      	cmp	r2, r3
 80155be:	d13a      	bne.n	8015636 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80155c0:	69fb      	ldr	r3, [r7, #28]
 80155c2:	8ada      	ldrh	r2, [r3, #22]
 80155c4:	4b90      	ldr	r3, [pc, #576]	; (8015808 <tcp_input+0x524>)
 80155c6:	681b      	ldr	r3, [r3, #0]
 80155c8:	885b      	ldrh	r3, [r3, #2]
 80155ca:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80155cc:	429a      	cmp	r2, r3
 80155ce:	d132      	bne.n	8015636 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80155d0:	69fb      	ldr	r3, [r7, #28]
 80155d2:	685a      	ldr	r2, [r3, #4]
 80155d4:	4b8d      	ldr	r3, [pc, #564]	; (801580c <tcp_input+0x528>)
 80155d6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80155d8:	429a      	cmp	r2, r3
 80155da:	d12c      	bne.n	8015636 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80155dc:	69fb      	ldr	r3, [r7, #28]
 80155de:	681a      	ldr	r2, [r3, #0]
 80155e0:	4b8a      	ldr	r3, [pc, #552]	; (801580c <tcp_input+0x528>)
 80155e2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80155e4:	429a      	cmp	r2, r3
 80155e6:	d126      	bne.n	8015636 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80155e8:	69fb      	ldr	r3, [r7, #28]
 80155ea:	68db      	ldr	r3, [r3, #12]
 80155ec:	69fa      	ldr	r2, [r7, #28]
 80155ee:	429a      	cmp	r2, r3
 80155f0:	d106      	bne.n	8015600 <tcp_input+0x31c>
 80155f2:	4b87      	ldr	r3, [pc, #540]	; (8015810 <tcp_input+0x52c>)
 80155f4:	f240 120d 	movw	r2, #269	; 0x10d
 80155f8:	4986      	ldr	r1, [pc, #536]	; (8015814 <tcp_input+0x530>)
 80155fa:	4887      	ldr	r0, [pc, #540]	; (8015818 <tcp_input+0x534>)
 80155fc:	f007 fa66 	bl	801cacc <iprintf>
      if (prev != NULL) {
 8015600:	69bb      	ldr	r3, [r7, #24]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d00a      	beq.n	801561c <tcp_input+0x338>
        prev->next = pcb->next;
 8015606:	69fb      	ldr	r3, [r7, #28]
 8015608:	68da      	ldr	r2, [r3, #12]
 801560a:	69bb      	ldr	r3, [r7, #24]
 801560c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801560e:	4b83      	ldr	r3, [pc, #524]	; (801581c <tcp_input+0x538>)
 8015610:	681a      	ldr	r2, [r3, #0]
 8015612:	69fb      	ldr	r3, [r7, #28]
 8015614:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015616:	4a81      	ldr	r2, [pc, #516]	; (801581c <tcp_input+0x538>)
 8015618:	69fb      	ldr	r3, [r7, #28]
 801561a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801561c:	69fb      	ldr	r3, [r7, #28]
 801561e:	68db      	ldr	r3, [r3, #12]
 8015620:	69fa      	ldr	r2, [r7, #28]
 8015622:	429a      	cmp	r2, r3
 8015624:	d111      	bne.n	801564a <tcp_input+0x366>
 8015626:	4b7a      	ldr	r3, [pc, #488]	; (8015810 <tcp_input+0x52c>)
 8015628:	f240 1215 	movw	r2, #277	; 0x115
 801562c:	497c      	ldr	r1, [pc, #496]	; (8015820 <tcp_input+0x53c>)
 801562e:	487a      	ldr	r0, [pc, #488]	; (8015818 <tcp_input+0x534>)
 8015630:	f007 fa4c 	bl	801cacc <iprintf>
      break;
 8015634:	e009      	b.n	801564a <tcp_input+0x366>
    }
    prev = pcb;
 8015636:	69fb      	ldr	r3, [r7, #28]
 8015638:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801563a:	69fb      	ldr	r3, [r7, #28]
 801563c:	68db      	ldr	r3, [r3, #12]
 801563e:	61fb      	str	r3, [r7, #28]
 8015640:	69fb      	ldr	r3, [r7, #28]
 8015642:	2b00      	cmp	r3, #0
 8015644:	f47f af5e 	bne.w	8015504 <tcp_input+0x220>
 8015648:	e000      	b.n	801564c <tcp_input+0x368>
      break;
 801564a:	bf00      	nop
  }

  if (pcb == NULL) {
 801564c:	69fb      	ldr	r3, [r7, #28]
 801564e:	2b00      	cmp	r3, #0
 8015650:	f040 8095 	bne.w	801577e <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015654:	4b73      	ldr	r3, [pc, #460]	; (8015824 <tcp_input+0x540>)
 8015656:	681b      	ldr	r3, [r3, #0]
 8015658:	61fb      	str	r3, [r7, #28]
 801565a:	e03f      	b.n	80156dc <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801565c:	69fb      	ldr	r3, [r7, #28]
 801565e:	7d1b      	ldrb	r3, [r3, #20]
 8015660:	2b0a      	cmp	r3, #10
 8015662:	d006      	beq.n	8015672 <tcp_input+0x38e>
 8015664:	4b6a      	ldr	r3, [pc, #424]	; (8015810 <tcp_input+0x52c>)
 8015666:	f240 121f 	movw	r2, #287	; 0x11f
 801566a:	496f      	ldr	r1, [pc, #444]	; (8015828 <tcp_input+0x544>)
 801566c:	486a      	ldr	r0, [pc, #424]	; (8015818 <tcp_input+0x534>)
 801566e:	f007 fa2d 	bl	801cacc <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015672:	69fb      	ldr	r3, [r7, #28]
 8015674:	7a1b      	ldrb	r3, [r3, #8]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d009      	beq.n	801568e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801567a:	69fb      	ldr	r3, [r7, #28]
 801567c:	7a1a      	ldrb	r2, [r3, #8]
 801567e:	4b63      	ldr	r3, [pc, #396]	; (801580c <tcp_input+0x528>)
 8015680:	685b      	ldr	r3, [r3, #4]
 8015682:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015686:	3301      	adds	r3, #1
 8015688:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801568a:	429a      	cmp	r2, r3
 801568c:	d122      	bne.n	80156d4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801568e:	69fb      	ldr	r3, [r7, #28]
 8015690:	8b1a      	ldrh	r2, [r3, #24]
 8015692:	4b5d      	ldr	r3, [pc, #372]	; (8015808 <tcp_input+0x524>)
 8015694:	681b      	ldr	r3, [r3, #0]
 8015696:	881b      	ldrh	r3, [r3, #0]
 8015698:	b29b      	uxth	r3, r3
 801569a:	429a      	cmp	r2, r3
 801569c:	d11b      	bne.n	80156d6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801569e:	69fb      	ldr	r3, [r7, #28]
 80156a0:	8ada      	ldrh	r2, [r3, #22]
 80156a2:	4b59      	ldr	r3, [pc, #356]	; (8015808 <tcp_input+0x524>)
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	885b      	ldrh	r3, [r3, #2]
 80156a8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80156aa:	429a      	cmp	r2, r3
 80156ac:	d113      	bne.n	80156d6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80156ae:	69fb      	ldr	r3, [r7, #28]
 80156b0:	685a      	ldr	r2, [r3, #4]
 80156b2:	4b56      	ldr	r3, [pc, #344]	; (801580c <tcp_input+0x528>)
 80156b4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80156b6:	429a      	cmp	r2, r3
 80156b8:	d10d      	bne.n	80156d6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80156ba:	69fb      	ldr	r3, [r7, #28]
 80156bc:	681a      	ldr	r2, [r3, #0]
 80156be:	4b53      	ldr	r3, [pc, #332]	; (801580c <tcp_input+0x528>)
 80156c0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80156c2:	429a      	cmp	r2, r3
 80156c4:	d107      	bne.n	80156d6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80156c6:	69f8      	ldr	r0, [r7, #28]
 80156c8:	f000 fb56 	bl	8015d78 <tcp_timewait_input>
        }
        pbuf_free(p);
 80156cc:	6878      	ldr	r0, [r7, #4]
 80156ce:	f7fd fd3d 	bl	801314c <pbuf_free>
        return;
 80156d2:	e1f1      	b.n	8015ab8 <tcp_input+0x7d4>
        continue;
 80156d4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80156d6:	69fb      	ldr	r3, [r7, #28]
 80156d8:	68db      	ldr	r3, [r3, #12]
 80156da:	61fb      	str	r3, [r7, #28]
 80156dc:	69fb      	ldr	r3, [r7, #28]
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d1bc      	bne.n	801565c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80156e2:	2300      	movs	r3, #0
 80156e4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80156e6:	4b51      	ldr	r3, [pc, #324]	; (801582c <tcp_input+0x548>)
 80156e8:	681b      	ldr	r3, [r3, #0]
 80156ea:	617b      	str	r3, [r7, #20]
 80156ec:	e02a      	b.n	8015744 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80156ee:	697b      	ldr	r3, [r7, #20]
 80156f0:	7a1b      	ldrb	r3, [r3, #8]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d00c      	beq.n	8015710 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80156f6:	697b      	ldr	r3, [r7, #20]
 80156f8:	7a1a      	ldrb	r2, [r3, #8]
 80156fa:	4b44      	ldr	r3, [pc, #272]	; (801580c <tcp_input+0x528>)
 80156fc:	685b      	ldr	r3, [r3, #4]
 80156fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015702:	3301      	adds	r3, #1
 8015704:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015706:	429a      	cmp	r2, r3
 8015708:	d002      	beq.n	8015710 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801570a:	697b      	ldr	r3, [r7, #20]
 801570c:	61bb      	str	r3, [r7, #24]
        continue;
 801570e:	e016      	b.n	801573e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8015710:	697b      	ldr	r3, [r7, #20]
 8015712:	8ada      	ldrh	r2, [r3, #22]
 8015714:	4b3c      	ldr	r3, [pc, #240]	; (8015808 <tcp_input+0x524>)
 8015716:	681b      	ldr	r3, [r3, #0]
 8015718:	885b      	ldrh	r3, [r3, #2]
 801571a:	b29b      	uxth	r3, r3
 801571c:	429a      	cmp	r2, r3
 801571e:	d10c      	bne.n	801573a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8015720:	697b      	ldr	r3, [r7, #20]
 8015722:	681a      	ldr	r2, [r3, #0]
 8015724:	4b39      	ldr	r3, [pc, #228]	; (801580c <tcp_input+0x528>)
 8015726:	695b      	ldr	r3, [r3, #20]
 8015728:	429a      	cmp	r2, r3
 801572a:	d00f      	beq.n	801574c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801572c:	697b      	ldr	r3, [r7, #20]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d00d      	beq.n	801574e <tcp_input+0x46a>
 8015732:	697b      	ldr	r3, [r7, #20]
 8015734:	681b      	ldr	r3, [r3, #0]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d009      	beq.n	801574e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801573a:	697b      	ldr	r3, [r7, #20]
 801573c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801573e:	697b      	ldr	r3, [r7, #20]
 8015740:	68db      	ldr	r3, [r3, #12]
 8015742:	617b      	str	r3, [r7, #20]
 8015744:	697b      	ldr	r3, [r7, #20]
 8015746:	2b00      	cmp	r3, #0
 8015748:	d1d1      	bne.n	80156ee <tcp_input+0x40a>
 801574a:	e000      	b.n	801574e <tcp_input+0x46a>
            break;
 801574c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801574e:	697b      	ldr	r3, [r7, #20]
 8015750:	2b00      	cmp	r3, #0
 8015752:	d014      	beq.n	801577e <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015754:	69bb      	ldr	r3, [r7, #24]
 8015756:	2b00      	cmp	r3, #0
 8015758:	d00a      	beq.n	8015770 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801575a:	697b      	ldr	r3, [r7, #20]
 801575c:	68da      	ldr	r2, [r3, #12]
 801575e:	69bb      	ldr	r3, [r7, #24]
 8015760:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015762:	4b32      	ldr	r3, [pc, #200]	; (801582c <tcp_input+0x548>)
 8015764:	681a      	ldr	r2, [r3, #0]
 8015766:	697b      	ldr	r3, [r7, #20]
 8015768:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801576a:	4a30      	ldr	r2, [pc, #192]	; (801582c <tcp_input+0x548>)
 801576c:	697b      	ldr	r3, [r7, #20]
 801576e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015770:	6978      	ldr	r0, [r7, #20]
 8015772:	f000 fa03 	bl	8015b7c <tcp_listen_input>
      }
      pbuf_free(p);
 8015776:	6878      	ldr	r0, [r7, #4]
 8015778:	f7fd fce8 	bl	801314c <pbuf_free>
      return;
 801577c:	e19c      	b.n	8015ab8 <tcp_input+0x7d4>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801577e:	69fb      	ldr	r3, [r7, #28]
 8015780:	2b00      	cmp	r3, #0
 8015782:	f000 8161 	beq.w	8015a48 <tcp_input+0x764>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015786:	4b2a      	ldr	r3, [pc, #168]	; (8015830 <tcp_input+0x54c>)
 8015788:	2200      	movs	r2, #0
 801578a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	891a      	ldrh	r2, [r3, #8]
 8015790:	4b27      	ldr	r3, [pc, #156]	; (8015830 <tcp_input+0x54c>)
 8015792:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8015794:	4a26      	ldr	r2, [pc, #152]	; (8015830 <tcp_input+0x54c>)
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801579a:	4b1b      	ldr	r3, [pc, #108]	; (8015808 <tcp_input+0x524>)
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	4a24      	ldr	r2, [pc, #144]	; (8015830 <tcp_input+0x54c>)
 80157a0:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80157a2:	4b24      	ldr	r3, [pc, #144]	; (8015834 <tcp_input+0x550>)
 80157a4:	2200      	movs	r2, #0
 80157a6:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80157a8:	4b23      	ldr	r3, [pc, #140]	; (8015838 <tcp_input+0x554>)
 80157aa:	2200      	movs	r2, #0
 80157ac:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80157ae:	4b23      	ldr	r3, [pc, #140]	; (801583c <tcp_input+0x558>)
 80157b0:	2200      	movs	r2, #0
 80157b2:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80157b4:	4b22      	ldr	r3, [pc, #136]	; (8015840 <tcp_input+0x55c>)
 80157b6:	781b      	ldrb	r3, [r3, #0]
 80157b8:	f003 0308 	and.w	r3, r3, #8
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d006      	beq.n	80157ce <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	7b5b      	ldrb	r3, [r3, #13]
 80157c4:	f043 0301 	orr.w	r3, r3, #1
 80157c8:	b2da      	uxtb	r2, r3
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80157ce:	69fb      	ldr	r3, [r7, #28]
 80157d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d038      	beq.n	8015848 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80157d6:	69f8      	ldr	r0, [r7, #28]
 80157d8:	f7ff f88c 	bl	80148f4 <tcp_process_refused_data>
 80157dc:	4603      	mov	r3, r0
 80157de:	f113 0f0d 	cmn.w	r3, #13
 80157e2:	d007      	beq.n	80157f4 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80157e4:	69fb      	ldr	r3, [r7, #28]
 80157e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d02d      	beq.n	8015848 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80157ec:	4b15      	ldr	r3, [pc, #84]	; (8015844 <tcp_input+0x560>)
 80157ee:	881b      	ldrh	r3, [r3, #0]
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d029      	beq.n	8015848 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80157f4:	69fb      	ldr	r3, [r7, #28]
 80157f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	f040 8105 	bne.w	8015a08 <tcp_input+0x724>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80157fe:	69f8      	ldr	r0, [r7, #28]
 8015800:	f003 fe1c 	bl	801943c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015804:	e100      	b.n	8015a08 <tcp_input+0x724>
 8015806:	bf00      	nop
 8015808:	2000222c 	.word	0x2000222c
 801580c:	2001055c 	.word	0x2001055c
 8015810:	0801f530 	.word	0x0801f530
 8015814:	0801f65c 	.word	0x0801f65c
 8015818:	0801f57c 	.word	0x0801f57c
 801581c:	2001d568 	.word	0x2001d568
 8015820:	0801f688 	.word	0x0801f688
 8015824:	2001d578 	.word	0x2001d578
 8015828:	0801f6b4 	.word	0x0801f6b4
 801582c:	2001d570 	.word	0x2001d570
 8015830:	2000221c 	.word	0x2000221c
 8015834:	2000224c 	.word	0x2000224c
 8015838:	20002249 	.word	0x20002249
 801583c:	20002244 	.word	0x20002244
 8015840:	20002248 	.word	0x20002248
 8015844:	20002246 	.word	0x20002246
      }
    }
    tcp_input_pcb = pcb;
 8015848:	4a9d      	ldr	r2, [pc, #628]	; (8015ac0 <tcp_input+0x7dc>)
 801584a:	69fb      	ldr	r3, [r7, #28]
 801584c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801584e:	69f8      	ldr	r0, [r7, #28]
 8015850:	f000 fb0c 	bl	8015e6c <tcp_process>
 8015854:	4603      	mov	r3, r0
 8015856:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015858:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801585c:	f113 0f0d 	cmn.w	r3, #13
 8015860:	f000 80d4 	beq.w	8015a0c <tcp_input+0x728>
      if (recv_flags & TF_RESET) {
 8015864:	4b97      	ldr	r3, [pc, #604]	; (8015ac4 <tcp_input+0x7e0>)
 8015866:	781b      	ldrb	r3, [r3, #0]
 8015868:	f003 0308 	and.w	r3, r3, #8
 801586c:	2b00      	cmp	r3, #0
 801586e:	d015      	beq.n	801589c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015870:	69fb      	ldr	r3, [r7, #28]
 8015872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015876:	2b00      	cmp	r3, #0
 8015878:	d008      	beq.n	801588c <tcp_input+0x5a8>
 801587a:	69fb      	ldr	r3, [r7, #28]
 801587c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015880:	69fa      	ldr	r2, [r7, #28]
 8015882:	6912      	ldr	r2, [r2, #16]
 8015884:	f06f 010d 	mvn.w	r1, #13
 8015888:	4610      	mov	r0, r2
 801588a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801588c:	69f9      	ldr	r1, [r7, #28]
 801588e:	488e      	ldr	r0, [pc, #568]	; (8015ac8 <tcp_input+0x7e4>)
 8015890:	f7ff fbb0 	bl	8014ff4 <tcp_pcb_remove>
        tcp_free(pcb);
 8015894:	69f8      	ldr	r0, [r7, #28]
 8015896:	f7fd ff8b 	bl	80137b0 <tcp_free>
 801589a:	e0c2      	b.n	8015a22 <tcp_input+0x73e>
      } else {
        err = ERR_OK;
 801589c:	2300      	movs	r3, #0
 801589e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80158a0:	4b8a      	ldr	r3, [pc, #552]	; (8015acc <tcp_input+0x7e8>)
 80158a2:	881b      	ldrh	r3, [r3, #0]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d01d      	beq.n	80158e4 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80158a8:	4b88      	ldr	r3, [pc, #544]	; (8015acc <tcp_input+0x7e8>)
 80158aa:	881b      	ldrh	r3, [r3, #0]
 80158ac:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80158ae:	69fb      	ldr	r3, [r7, #28]
 80158b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d00a      	beq.n	80158ce <tcp_input+0x5ea>
 80158b8:	69fb      	ldr	r3, [r7, #28]
 80158ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80158be:	69fa      	ldr	r2, [r7, #28]
 80158c0:	6910      	ldr	r0, [r2, #16]
 80158c2:	89fa      	ldrh	r2, [r7, #14]
 80158c4:	69f9      	ldr	r1, [r7, #28]
 80158c6:	4798      	blx	r3
 80158c8:	4603      	mov	r3, r0
 80158ca:	74fb      	strb	r3, [r7, #19]
 80158cc:	e001      	b.n	80158d2 <tcp_input+0x5ee>
 80158ce:	2300      	movs	r3, #0
 80158d0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80158d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80158d6:	f113 0f0d 	cmn.w	r3, #13
 80158da:	f000 8099 	beq.w	8015a10 <tcp_input+0x72c>
              goto aborted;
            }
          }
          recv_acked = 0;
 80158de:	4b7b      	ldr	r3, [pc, #492]	; (8015acc <tcp_input+0x7e8>)
 80158e0:	2200      	movs	r2, #0
 80158e2:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80158e4:	69f8      	ldr	r0, [r7, #28]
 80158e6:	f000 f909 	bl	8015afc <tcp_input_delayed_close>
 80158ea:	4603      	mov	r3, r0
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	f040 8091 	bne.w	8015a14 <tcp_input+0x730>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80158f2:	4b77      	ldr	r3, [pc, #476]	; (8015ad0 <tcp_input+0x7ec>)
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d041      	beq.n	801597e <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80158fa:	69fb      	ldr	r3, [r7, #28]
 80158fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d006      	beq.n	8015910 <tcp_input+0x62c>
 8015902:	4b74      	ldr	r3, [pc, #464]	; (8015ad4 <tcp_input+0x7f0>)
 8015904:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8015908:	4973      	ldr	r1, [pc, #460]	; (8015ad8 <tcp_input+0x7f4>)
 801590a:	4874      	ldr	r0, [pc, #464]	; (8015adc <tcp_input+0x7f8>)
 801590c:	f007 f8de 	bl	801cacc <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015910:	69fb      	ldr	r3, [r7, #28]
 8015912:	8b5b      	ldrh	r3, [r3, #26]
 8015914:	f003 0310 	and.w	r3, r3, #16
 8015918:	2b00      	cmp	r3, #0
 801591a:	d008      	beq.n	801592e <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801591c:	4b6c      	ldr	r3, [pc, #432]	; (8015ad0 <tcp_input+0x7ec>)
 801591e:	681b      	ldr	r3, [r3, #0]
 8015920:	4618      	mov	r0, r3
 8015922:	f7fd fc13 	bl	801314c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015926:	69f8      	ldr	r0, [r7, #28]
 8015928:	f7fe fa2a 	bl	8013d80 <tcp_abort>
            goto aborted;
 801592c:	e079      	b.n	8015a22 <tcp_input+0x73e>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801592e:	69fb      	ldr	r3, [r7, #28]
 8015930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015934:	2b00      	cmp	r3, #0
 8015936:	d00c      	beq.n	8015952 <tcp_input+0x66e>
 8015938:	69fb      	ldr	r3, [r7, #28]
 801593a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801593e:	69fb      	ldr	r3, [r7, #28]
 8015940:	6918      	ldr	r0, [r3, #16]
 8015942:	4b63      	ldr	r3, [pc, #396]	; (8015ad0 <tcp_input+0x7ec>)
 8015944:	681a      	ldr	r2, [r3, #0]
 8015946:	2300      	movs	r3, #0
 8015948:	69f9      	ldr	r1, [r7, #28]
 801594a:	47a0      	blx	r4
 801594c:	4603      	mov	r3, r0
 801594e:	74fb      	strb	r3, [r7, #19]
 8015950:	e008      	b.n	8015964 <tcp_input+0x680>
 8015952:	4b5f      	ldr	r3, [pc, #380]	; (8015ad0 <tcp_input+0x7ec>)
 8015954:	681a      	ldr	r2, [r3, #0]
 8015956:	2300      	movs	r3, #0
 8015958:	69f9      	ldr	r1, [r7, #28]
 801595a:	2000      	movs	r0, #0
 801595c:	f7ff f8a2 	bl	8014aa4 <tcp_recv_null>
 8015960:	4603      	mov	r3, r0
 8015962:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015964:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015968:	f113 0f0d 	cmn.w	r3, #13
 801596c:	d054      	beq.n	8015a18 <tcp_input+0x734>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801596e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015972:	2b00      	cmp	r3, #0
 8015974:	d003      	beq.n	801597e <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015976:	4b56      	ldr	r3, [pc, #344]	; (8015ad0 <tcp_input+0x7ec>)
 8015978:	681a      	ldr	r2, [r3, #0]
 801597a:	69fb      	ldr	r3, [r7, #28]
 801597c:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801597e:	4b51      	ldr	r3, [pc, #324]	; (8015ac4 <tcp_input+0x7e0>)
 8015980:	781b      	ldrb	r3, [r3, #0]
 8015982:	f003 0320 	and.w	r3, r3, #32
 8015986:	2b00      	cmp	r3, #0
 8015988:	d031      	beq.n	80159ee <tcp_input+0x70a>
          if (pcb->refused_data != NULL) {
 801598a:	69fb      	ldr	r3, [r7, #28]
 801598c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801598e:	2b00      	cmp	r3, #0
 8015990:	d009      	beq.n	80159a6 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015992:	69fb      	ldr	r3, [r7, #28]
 8015994:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015996:	7b5a      	ldrb	r2, [r3, #13]
 8015998:	69fb      	ldr	r3, [r7, #28]
 801599a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801599c:	f042 0220 	orr.w	r2, r2, #32
 80159a0:	b2d2      	uxtb	r2, r2
 80159a2:	735a      	strb	r2, [r3, #13]
 80159a4:	e023      	b.n	80159ee <tcp_input+0x70a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80159a6:	69fb      	ldr	r3, [r7, #28]
 80159a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80159aa:	f640 7228 	movw	r2, #3880	; 0xf28
 80159ae:	4293      	cmp	r3, r2
 80159b0:	d005      	beq.n	80159be <tcp_input+0x6da>
              pcb->rcv_wnd++;
 80159b2:	69fb      	ldr	r3, [r7, #28]
 80159b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80159b6:	3301      	adds	r3, #1
 80159b8:	b29a      	uxth	r2, r3
 80159ba:	69fb      	ldr	r3, [r7, #28]
 80159bc:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80159be:	69fb      	ldr	r3, [r7, #28]
 80159c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d00b      	beq.n	80159e0 <tcp_input+0x6fc>
 80159c8:	69fb      	ldr	r3, [r7, #28]
 80159ca:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80159ce:	69fb      	ldr	r3, [r7, #28]
 80159d0:	6918      	ldr	r0, [r3, #16]
 80159d2:	2300      	movs	r3, #0
 80159d4:	2200      	movs	r2, #0
 80159d6:	69f9      	ldr	r1, [r7, #28]
 80159d8:	47a0      	blx	r4
 80159da:	4603      	mov	r3, r0
 80159dc:	74fb      	strb	r3, [r7, #19]
 80159de:	e001      	b.n	80159e4 <tcp_input+0x700>
 80159e0:	2300      	movs	r3, #0
 80159e2:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80159e4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80159e8:	f113 0f0d 	cmn.w	r3, #13
 80159ec:	d016      	beq.n	8015a1c <tcp_input+0x738>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80159ee:	4b34      	ldr	r3, [pc, #208]	; (8015ac0 <tcp_input+0x7dc>)
 80159f0:	2200      	movs	r2, #0
 80159f2:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80159f4:	69f8      	ldr	r0, [r7, #28]
 80159f6:	f000 f881 	bl	8015afc <tcp_input_delayed_close>
 80159fa:	4603      	mov	r3, r0
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	d10f      	bne.n	8015a20 <tcp_input+0x73c>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015a00:	69f8      	ldr	r0, [r7, #28]
 8015a02:	f002 ff15 	bl	8018830 <tcp_output>
 8015a06:	e00c      	b.n	8015a22 <tcp_input+0x73e>
        goto aborted;
 8015a08:	bf00      	nop
 8015a0a:	e00a      	b.n	8015a22 <tcp_input+0x73e>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8015a0c:	bf00      	nop
 8015a0e:	e008      	b.n	8015a22 <tcp_input+0x73e>
              goto aborted;
 8015a10:	bf00      	nop
 8015a12:	e006      	b.n	8015a22 <tcp_input+0x73e>
          goto aborted;
 8015a14:	bf00      	nop
 8015a16:	e004      	b.n	8015a22 <tcp_input+0x73e>
            goto aborted;
 8015a18:	bf00      	nop
 8015a1a:	e002      	b.n	8015a22 <tcp_input+0x73e>
              goto aborted;
 8015a1c:	bf00      	nop
 8015a1e:	e000      	b.n	8015a22 <tcp_input+0x73e>
          goto aborted;
 8015a20:	bf00      	nop
    tcp_input_pcb = NULL;
 8015a22:	4b27      	ldr	r3, [pc, #156]	; (8015ac0 <tcp_input+0x7dc>)
 8015a24:	2200      	movs	r2, #0
 8015a26:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8015a28:	4b29      	ldr	r3, [pc, #164]	; (8015ad0 <tcp_input+0x7ec>)
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8015a2e:	4b2c      	ldr	r3, [pc, #176]	; (8015ae0 <tcp_input+0x7fc>)
 8015a30:	685b      	ldr	r3, [r3, #4]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d03f      	beq.n	8015ab6 <tcp_input+0x7d2>
      pbuf_free(inseg.p);
 8015a36:	4b2a      	ldr	r3, [pc, #168]	; (8015ae0 <tcp_input+0x7fc>)
 8015a38:	685b      	ldr	r3, [r3, #4]
 8015a3a:	4618      	mov	r0, r3
 8015a3c:	f7fd fb86 	bl	801314c <pbuf_free>
      inseg.p = NULL;
 8015a40:	4b27      	ldr	r3, [pc, #156]	; (8015ae0 <tcp_input+0x7fc>)
 8015a42:	2200      	movs	r2, #0
 8015a44:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8015a46:	e036      	b.n	8015ab6 <tcp_input+0x7d2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8015a48:	4b26      	ldr	r3, [pc, #152]	; (8015ae4 <tcp_input+0x800>)
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	899b      	ldrh	r3, [r3, #12]
 8015a4e:	b29b      	uxth	r3, r3
 8015a50:	4618      	mov	r0, r3
 8015a52:	f7fc f8b8 	bl	8011bc6 <lwip_htons>
 8015a56:	4603      	mov	r3, r0
 8015a58:	b2db      	uxtb	r3, r3
 8015a5a:	f003 0304 	and.w	r3, r3, #4
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d118      	bne.n	8015a94 <tcp_input+0x7b0>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015a62:	4b21      	ldr	r3, [pc, #132]	; (8015ae8 <tcp_input+0x804>)
 8015a64:	6819      	ldr	r1, [r3, #0]
 8015a66:	4b21      	ldr	r3, [pc, #132]	; (8015aec <tcp_input+0x808>)
 8015a68:	881b      	ldrh	r3, [r3, #0]
 8015a6a:	461a      	mov	r2, r3
 8015a6c:	4b20      	ldr	r3, [pc, #128]	; (8015af0 <tcp_input+0x80c>)
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015a72:	4b1c      	ldr	r3, [pc, #112]	; (8015ae4 <tcp_input+0x800>)
 8015a74:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015a76:	885b      	ldrh	r3, [r3, #2]
 8015a78:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015a7a:	4a1a      	ldr	r2, [pc, #104]	; (8015ae4 <tcp_input+0x800>)
 8015a7c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015a7e:	8812      	ldrh	r2, [r2, #0]
 8015a80:	b292      	uxth	r2, r2
 8015a82:	9202      	str	r2, [sp, #8]
 8015a84:	9301      	str	r3, [sp, #4]
 8015a86:	4b1b      	ldr	r3, [pc, #108]	; (8015af4 <tcp_input+0x810>)
 8015a88:	9300      	str	r3, [sp, #0]
 8015a8a:	4b1b      	ldr	r3, [pc, #108]	; (8015af8 <tcp_input+0x814>)
 8015a8c:	4602      	mov	r2, r0
 8015a8e:	2000      	movs	r0, #0
 8015a90:	f003 fc82 	bl	8019398 <tcp_rst>
    pbuf_free(p);
 8015a94:	6878      	ldr	r0, [r7, #4]
 8015a96:	f7fd fb59 	bl	801314c <pbuf_free>
  return;
 8015a9a:	e00c      	b.n	8015ab6 <tcp_input+0x7d2>
    goto dropped;
 8015a9c:	bf00      	nop
 8015a9e:	e006      	b.n	8015aae <tcp_input+0x7ca>
    goto dropped;
 8015aa0:	bf00      	nop
 8015aa2:	e004      	b.n	8015aae <tcp_input+0x7ca>
    goto dropped;
 8015aa4:	bf00      	nop
 8015aa6:	e002      	b.n	8015aae <tcp_input+0x7ca>
      goto dropped;
 8015aa8:	bf00      	nop
 8015aaa:	e000      	b.n	8015aae <tcp_input+0x7ca>
      goto dropped;
 8015aac:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8015aae:	6878      	ldr	r0, [r7, #4]
 8015ab0:	f7fd fb4c 	bl	801314c <pbuf_free>
 8015ab4:	e000      	b.n	8015ab8 <tcp_input+0x7d4>
  return;
 8015ab6:	bf00      	nop
}
 8015ab8:	3724      	adds	r7, #36	; 0x24
 8015aba:	46bd      	mov	sp, r7
 8015abc:	bd90      	pop	{r4, r7, pc}
 8015abe:	bf00      	nop
 8015ac0:	2001d57c 	.word	0x2001d57c
 8015ac4:	20002249 	.word	0x20002249
 8015ac8:	2001d568 	.word	0x2001d568
 8015acc:	20002244 	.word	0x20002244
 8015ad0:	2000224c 	.word	0x2000224c
 8015ad4:	0801f530 	.word	0x0801f530
 8015ad8:	0801f6e4 	.word	0x0801f6e4
 8015adc:	0801f57c 	.word	0x0801f57c
 8015ae0:	2000221c 	.word	0x2000221c
 8015ae4:	2000222c 	.word	0x2000222c
 8015ae8:	20002240 	.word	0x20002240
 8015aec:	20002246 	.word	0x20002246
 8015af0:	2000223c 	.word	0x2000223c
 8015af4:	2001056c 	.word	0x2001056c
 8015af8:	20010570 	.word	0x20010570

08015afc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015afc:	b580      	push	{r7, lr}
 8015afe:	b082      	sub	sp, #8
 8015b00:	af00      	add	r7, sp, #0
 8015b02:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d106      	bne.n	8015b18 <tcp_input_delayed_close+0x1c>
 8015b0a:	4b17      	ldr	r3, [pc, #92]	; (8015b68 <tcp_input_delayed_close+0x6c>)
 8015b0c:	f240 225a 	movw	r2, #602	; 0x25a
 8015b10:	4916      	ldr	r1, [pc, #88]	; (8015b6c <tcp_input_delayed_close+0x70>)
 8015b12:	4817      	ldr	r0, [pc, #92]	; (8015b70 <tcp_input_delayed_close+0x74>)
 8015b14:	f006 ffda 	bl	801cacc <iprintf>

  if (recv_flags & TF_CLOSED) {
 8015b18:	4b16      	ldr	r3, [pc, #88]	; (8015b74 <tcp_input_delayed_close+0x78>)
 8015b1a:	781b      	ldrb	r3, [r3, #0]
 8015b1c:	f003 0310 	and.w	r3, r3, #16
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d01c      	beq.n	8015b5e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	8b5b      	ldrh	r3, [r3, #26]
 8015b28:	f003 0310 	and.w	r3, r3, #16
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d10d      	bne.n	8015b4c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d008      	beq.n	8015b4c <tcp_input_delayed_close+0x50>
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015b40:	687a      	ldr	r2, [r7, #4]
 8015b42:	6912      	ldr	r2, [r2, #16]
 8015b44:	f06f 010e 	mvn.w	r1, #14
 8015b48:	4610      	mov	r0, r2
 8015b4a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015b4c:	6879      	ldr	r1, [r7, #4]
 8015b4e:	480a      	ldr	r0, [pc, #40]	; (8015b78 <tcp_input_delayed_close+0x7c>)
 8015b50:	f7ff fa50 	bl	8014ff4 <tcp_pcb_remove>
    tcp_free(pcb);
 8015b54:	6878      	ldr	r0, [r7, #4]
 8015b56:	f7fd fe2b 	bl	80137b0 <tcp_free>
    return 1;
 8015b5a:	2301      	movs	r3, #1
 8015b5c:	e000      	b.n	8015b60 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8015b5e:	2300      	movs	r3, #0
}
 8015b60:	4618      	mov	r0, r3
 8015b62:	3708      	adds	r7, #8
 8015b64:	46bd      	mov	sp, r7
 8015b66:	bd80      	pop	{r7, pc}
 8015b68:	0801f530 	.word	0x0801f530
 8015b6c:	0801f700 	.word	0x0801f700
 8015b70:	0801f57c 	.word	0x0801f57c
 8015b74:	20002249 	.word	0x20002249
 8015b78:	2001d568 	.word	0x2001d568

08015b7c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8015b7c:	b590      	push	{r4, r7, lr}
 8015b7e:	b08b      	sub	sp, #44	; 0x2c
 8015b80:	af04      	add	r7, sp, #16
 8015b82:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8015b84:	4b6f      	ldr	r3, [pc, #444]	; (8015d44 <tcp_listen_input+0x1c8>)
 8015b86:	781b      	ldrb	r3, [r3, #0]
 8015b88:	f003 0304 	and.w	r3, r3, #4
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	f040 80d2 	bne.w	8015d36 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d106      	bne.n	8015ba6 <tcp_listen_input+0x2a>
 8015b98:	4b6b      	ldr	r3, [pc, #428]	; (8015d48 <tcp_listen_input+0x1cc>)
 8015b9a:	f240 2281 	movw	r2, #641	; 0x281
 8015b9e:	496b      	ldr	r1, [pc, #428]	; (8015d4c <tcp_listen_input+0x1d0>)
 8015ba0:	486b      	ldr	r0, [pc, #428]	; (8015d50 <tcp_listen_input+0x1d4>)
 8015ba2:	f006 ff93 	bl	801cacc <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8015ba6:	4b67      	ldr	r3, [pc, #412]	; (8015d44 <tcp_listen_input+0x1c8>)
 8015ba8:	781b      	ldrb	r3, [r3, #0]
 8015baa:	f003 0310 	and.w	r3, r3, #16
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d019      	beq.n	8015be6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015bb2:	4b68      	ldr	r3, [pc, #416]	; (8015d54 <tcp_listen_input+0x1d8>)
 8015bb4:	6819      	ldr	r1, [r3, #0]
 8015bb6:	4b68      	ldr	r3, [pc, #416]	; (8015d58 <tcp_listen_input+0x1dc>)
 8015bb8:	881b      	ldrh	r3, [r3, #0]
 8015bba:	461a      	mov	r2, r3
 8015bbc:	4b67      	ldr	r3, [pc, #412]	; (8015d5c <tcp_listen_input+0x1e0>)
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015bc2:	4b67      	ldr	r3, [pc, #412]	; (8015d60 <tcp_listen_input+0x1e4>)
 8015bc4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015bc6:	885b      	ldrh	r3, [r3, #2]
 8015bc8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015bca:	4a65      	ldr	r2, [pc, #404]	; (8015d60 <tcp_listen_input+0x1e4>)
 8015bcc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015bce:	8812      	ldrh	r2, [r2, #0]
 8015bd0:	b292      	uxth	r2, r2
 8015bd2:	9202      	str	r2, [sp, #8]
 8015bd4:	9301      	str	r3, [sp, #4]
 8015bd6:	4b63      	ldr	r3, [pc, #396]	; (8015d64 <tcp_listen_input+0x1e8>)
 8015bd8:	9300      	str	r3, [sp, #0]
 8015bda:	4b63      	ldr	r3, [pc, #396]	; (8015d68 <tcp_listen_input+0x1ec>)
 8015bdc:	4602      	mov	r2, r0
 8015bde:	6878      	ldr	r0, [r7, #4]
 8015be0:	f003 fbda 	bl	8019398 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015be4:	e0a9      	b.n	8015d3a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8015be6:	4b57      	ldr	r3, [pc, #348]	; (8015d44 <tcp_listen_input+0x1c8>)
 8015be8:	781b      	ldrb	r3, [r3, #0]
 8015bea:	f003 0302 	and.w	r3, r3, #2
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	f000 80a3 	beq.w	8015d3a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	7d5b      	ldrb	r3, [r3, #21]
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	f7ff f877 	bl	8014cec <tcp_alloc>
 8015bfe:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8015c00:	697b      	ldr	r3, [r7, #20]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d111      	bne.n	8015c2a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	699b      	ldr	r3, [r3, #24]
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d00a      	beq.n	8015c24 <tcp_listen_input+0xa8>
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	699b      	ldr	r3, [r3, #24]
 8015c12:	687a      	ldr	r2, [r7, #4]
 8015c14:	6910      	ldr	r0, [r2, #16]
 8015c16:	f04f 32ff 	mov.w	r2, #4294967295
 8015c1a:	2100      	movs	r1, #0
 8015c1c:	4798      	blx	r3
 8015c1e:	4603      	mov	r3, r0
 8015c20:	73bb      	strb	r3, [r7, #14]
      return;
 8015c22:	e08b      	b.n	8015d3c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015c24:	23f0      	movs	r3, #240	; 0xf0
 8015c26:	73bb      	strb	r3, [r7, #14]
      return;
 8015c28:	e088      	b.n	8015d3c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015c2a:	4b50      	ldr	r3, [pc, #320]	; (8015d6c <tcp_listen_input+0x1f0>)
 8015c2c:	695a      	ldr	r2, [r3, #20]
 8015c2e:	697b      	ldr	r3, [r7, #20]
 8015c30:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8015c32:	4b4e      	ldr	r3, [pc, #312]	; (8015d6c <tcp_listen_input+0x1f0>)
 8015c34:	691a      	ldr	r2, [r3, #16]
 8015c36:	697b      	ldr	r3, [r7, #20]
 8015c38:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	8ada      	ldrh	r2, [r3, #22]
 8015c3e:	697b      	ldr	r3, [r7, #20]
 8015c40:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8015c42:	4b47      	ldr	r3, [pc, #284]	; (8015d60 <tcp_listen_input+0x1e4>)
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	881b      	ldrh	r3, [r3, #0]
 8015c48:	b29a      	uxth	r2, r3
 8015c4a:	697b      	ldr	r3, [r7, #20]
 8015c4c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8015c4e:	697b      	ldr	r3, [r7, #20]
 8015c50:	2203      	movs	r2, #3
 8015c52:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015c54:	4b41      	ldr	r3, [pc, #260]	; (8015d5c <tcp_listen_input+0x1e0>)
 8015c56:	681b      	ldr	r3, [r3, #0]
 8015c58:	1c5a      	adds	r2, r3, #1
 8015c5a:	697b      	ldr	r3, [r7, #20]
 8015c5c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8015c5e:	697b      	ldr	r3, [r7, #20]
 8015c60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015c62:	697b      	ldr	r3, [r7, #20]
 8015c64:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8015c66:	6978      	ldr	r0, [r7, #20]
 8015c68:	f7ff fa58 	bl	801511c <tcp_next_iss>
 8015c6c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8015c6e:	697b      	ldr	r3, [r7, #20]
 8015c70:	693a      	ldr	r2, [r7, #16]
 8015c72:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8015c74:	697b      	ldr	r3, [r7, #20]
 8015c76:	693a      	ldr	r2, [r7, #16]
 8015c78:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8015c7a:	697b      	ldr	r3, [r7, #20]
 8015c7c:	693a      	ldr	r2, [r7, #16]
 8015c7e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8015c80:	697b      	ldr	r3, [r7, #20]
 8015c82:	693a      	ldr	r2, [r7, #16]
 8015c84:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8015c86:	4b35      	ldr	r3, [pc, #212]	; (8015d5c <tcp_listen_input+0x1e0>)
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	1e5a      	subs	r2, r3, #1
 8015c8c:	697b      	ldr	r3, [r7, #20]
 8015c8e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	691a      	ldr	r2, [r3, #16]
 8015c94:	697b      	ldr	r3, [r7, #20]
 8015c96:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8015c98:	697b      	ldr	r3, [r7, #20]
 8015c9a:	687a      	ldr	r2, [r7, #4]
 8015c9c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	7a5b      	ldrb	r3, [r3, #9]
 8015ca2:	f003 030c 	and.w	r3, r3, #12
 8015ca6:	b2da      	uxtb	r2, r3
 8015ca8:	697b      	ldr	r3, [r7, #20]
 8015caa:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	7a1a      	ldrb	r2, [r3, #8]
 8015cb0:	697b      	ldr	r3, [r7, #20]
 8015cb2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8015cb4:	4b2e      	ldr	r3, [pc, #184]	; (8015d70 <tcp_listen_input+0x1f4>)
 8015cb6:	681a      	ldr	r2, [r3, #0]
 8015cb8:	697b      	ldr	r3, [r7, #20]
 8015cba:	60da      	str	r2, [r3, #12]
 8015cbc:	4a2c      	ldr	r2, [pc, #176]	; (8015d70 <tcp_listen_input+0x1f4>)
 8015cbe:	697b      	ldr	r3, [r7, #20]
 8015cc0:	6013      	str	r3, [r2, #0]
 8015cc2:	f003 fd2b 	bl	801971c <tcp_timer_needed>
 8015cc6:	4b2b      	ldr	r3, [pc, #172]	; (8015d74 <tcp_listen_input+0x1f8>)
 8015cc8:	2201      	movs	r2, #1
 8015cca:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8015ccc:	6978      	ldr	r0, [r7, #20]
 8015cce:	f001 fd8d 	bl	80177ec <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8015cd2:	4b23      	ldr	r3, [pc, #140]	; (8015d60 <tcp_listen_input+0x1e4>)
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	89db      	ldrh	r3, [r3, #14]
 8015cd8:	b29a      	uxth	r2, r3
 8015cda:	697b      	ldr	r3, [r7, #20]
 8015cdc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8015ce0:	697b      	ldr	r3, [r7, #20]
 8015ce2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015ce6:	697b      	ldr	r3, [r7, #20]
 8015ce8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015cec:	697b      	ldr	r3, [r7, #20]
 8015cee:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8015cf0:	697b      	ldr	r3, [r7, #20]
 8015cf2:	3304      	adds	r3, #4
 8015cf4:	4618      	mov	r0, r3
 8015cf6:	f005 f8ef 	bl	801aed8 <ip4_route>
 8015cfa:	4601      	mov	r1, r0
 8015cfc:	697b      	ldr	r3, [r7, #20]
 8015cfe:	3304      	adds	r3, #4
 8015d00:	461a      	mov	r2, r3
 8015d02:	4620      	mov	r0, r4
 8015d04:	f7ff fa30 	bl	8015168 <tcp_eff_send_mss_netif>
 8015d08:	4603      	mov	r3, r0
 8015d0a:	461a      	mov	r2, r3
 8015d0c:	697b      	ldr	r3, [r7, #20]
 8015d0e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8015d10:	2112      	movs	r1, #18
 8015d12:	6978      	ldr	r0, [r7, #20]
 8015d14:	f002 fc9e 	bl	8018654 <tcp_enqueue_flags>
 8015d18:	4603      	mov	r3, r0
 8015d1a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8015d1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015d20:	2b00      	cmp	r3, #0
 8015d22:	d004      	beq.n	8015d2e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8015d24:	2100      	movs	r1, #0
 8015d26:	6978      	ldr	r0, [r7, #20]
 8015d28:	f7fd ff6c 	bl	8013c04 <tcp_abandon>
      return;
 8015d2c:	e006      	b.n	8015d3c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8015d2e:	6978      	ldr	r0, [r7, #20]
 8015d30:	f002 fd7e 	bl	8018830 <tcp_output>
  return;
 8015d34:	e001      	b.n	8015d3a <tcp_listen_input+0x1be>
    return;
 8015d36:	bf00      	nop
 8015d38:	e000      	b.n	8015d3c <tcp_listen_input+0x1c0>
  return;
 8015d3a:	bf00      	nop
}
 8015d3c:	371c      	adds	r7, #28
 8015d3e:	46bd      	mov	sp, r7
 8015d40:	bd90      	pop	{r4, r7, pc}
 8015d42:	bf00      	nop
 8015d44:	20002248 	.word	0x20002248
 8015d48:	0801f530 	.word	0x0801f530
 8015d4c:	0801f728 	.word	0x0801f728
 8015d50:	0801f57c 	.word	0x0801f57c
 8015d54:	20002240 	.word	0x20002240
 8015d58:	20002246 	.word	0x20002246
 8015d5c:	2000223c 	.word	0x2000223c
 8015d60:	2000222c 	.word	0x2000222c
 8015d64:	2001056c 	.word	0x2001056c
 8015d68:	20010570 	.word	0x20010570
 8015d6c:	2001055c 	.word	0x2001055c
 8015d70:	2001d568 	.word	0x2001d568
 8015d74:	2001d564 	.word	0x2001d564

08015d78 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8015d78:	b580      	push	{r7, lr}
 8015d7a:	b086      	sub	sp, #24
 8015d7c:	af04      	add	r7, sp, #16
 8015d7e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8015d80:	4b2f      	ldr	r3, [pc, #188]	; (8015e40 <tcp_timewait_input+0xc8>)
 8015d82:	781b      	ldrb	r3, [r3, #0]
 8015d84:	f003 0304 	and.w	r3, r3, #4
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d153      	bne.n	8015e34 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	d106      	bne.n	8015da0 <tcp_timewait_input+0x28>
 8015d92:	4b2c      	ldr	r3, [pc, #176]	; (8015e44 <tcp_timewait_input+0xcc>)
 8015d94:	f240 22ee 	movw	r2, #750	; 0x2ee
 8015d98:	492b      	ldr	r1, [pc, #172]	; (8015e48 <tcp_timewait_input+0xd0>)
 8015d9a:	482c      	ldr	r0, [pc, #176]	; (8015e4c <tcp_timewait_input+0xd4>)
 8015d9c:	f006 fe96 	bl	801cacc <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8015da0:	4b27      	ldr	r3, [pc, #156]	; (8015e40 <tcp_timewait_input+0xc8>)
 8015da2:	781b      	ldrb	r3, [r3, #0]
 8015da4:	f003 0302 	and.w	r3, r3, #2
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d02a      	beq.n	8015e02 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8015dac:	4b28      	ldr	r3, [pc, #160]	; (8015e50 <tcp_timewait_input+0xd8>)
 8015dae:	681a      	ldr	r2, [r3, #0]
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015db4:	1ad3      	subs	r3, r2, r3
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	db2d      	blt.n	8015e16 <tcp_timewait_input+0x9e>
 8015dba:	4b25      	ldr	r3, [pc, #148]	; (8015e50 <tcp_timewait_input+0xd8>)
 8015dbc:	681a      	ldr	r2, [r3, #0]
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015dc2:	6879      	ldr	r1, [r7, #4]
 8015dc4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015dc6:	440b      	add	r3, r1
 8015dc8:	1ad3      	subs	r3, r2, r3
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	dc23      	bgt.n	8015e16 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015dce:	4b21      	ldr	r3, [pc, #132]	; (8015e54 <tcp_timewait_input+0xdc>)
 8015dd0:	6819      	ldr	r1, [r3, #0]
 8015dd2:	4b21      	ldr	r3, [pc, #132]	; (8015e58 <tcp_timewait_input+0xe0>)
 8015dd4:	881b      	ldrh	r3, [r3, #0]
 8015dd6:	461a      	mov	r2, r3
 8015dd8:	4b1d      	ldr	r3, [pc, #116]	; (8015e50 <tcp_timewait_input+0xd8>)
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015dde:	4b1f      	ldr	r3, [pc, #124]	; (8015e5c <tcp_timewait_input+0xe4>)
 8015de0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015de2:	885b      	ldrh	r3, [r3, #2]
 8015de4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015de6:	4a1d      	ldr	r2, [pc, #116]	; (8015e5c <tcp_timewait_input+0xe4>)
 8015de8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015dea:	8812      	ldrh	r2, [r2, #0]
 8015dec:	b292      	uxth	r2, r2
 8015dee:	9202      	str	r2, [sp, #8]
 8015df0:	9301      	str	r3, [sp, #4]
 8015df2:	4b1b      	ldr	r3, [pc, #108]	; (8015e60 <tcp_timewait_input+0xe8>)
 8015df4:	9300      	str	r3, [sp, #0]
 8015df6:	4b1b      	ldr	r3, [pc, #108]	; (8015e64 <tcp_timewait_input+0xec>)
 8015df8:	4602      	mov	r2, r0
 8015dfa:	6878      	ldr	r0, [r7, #4]
 8015dfc:	f003 facc 	bl	8019398 <tcp_rst>
      return;
 8015e00:	e01b      	b.n	8015e3a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8015e02:	4b0f      	ldr	r3, [pc, #60]	; (8015e40 <tcp_timewait_input+0xc8>)
 8015e04:	781b      	ldrb	r3, [r3, #0]
 8015e06:	f003 0301 	and.w	r3, r3, #1
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d003      	beq.n	8015e16 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8015e0e:	4b16      	ldr	r3, [pc, #88]	; (8015e68 <tcp_timewait_input+0xf0>)
 8015e10:	681a      	ldr	r2, [r3, #0]
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8015e16:	4b10      	ldr	r3, [pc, #64]	; (8015e58 <tcp_timewait_input+0xe0>)
 8015e18:	881b      	ldrh	r3, [r3, #0]
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	d00c      	beq.n	8015e38 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	8b5b      	ldrh	r3, [r3, #26]
 8015e22:	f043 0302 	orr.w	r3, r3, #2
 8015e26:	b29a      	uxth	r2, r3
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015e2c:	6878      	ldr	r0, [r7, #4]
 8015e2e:	f002 fcff 	bl	8018830 <tcp_output>
  }
  return;
 8015e32:	e001      	b.n	8015e38 <tcp_timewait_input+0xc0>
    return;
 8015e34:	bf00      	nop
 8015e36:	e000      	b.n	8015e3a <tcp_timewait_input+0xc2>
  return;
 8015e38:	bf00      	nop
}
 8015e3a:	3708      	adds	r7, #8
 8015e3c:	46bd      	mov	sp, r7
 8015e3e:	bd80      	pop	{r7, pc}
 8015e40:	20002248 	.word	0x20002248
 8015e44:	0801f530 	.word	0x0801f530
 8015e48:	0801f748 	.word	0x0801f748
 8015e4c:	0801f57c 	.word	0x0801f57c
 8015e50:	2000223c 	.word	0x2000223c
 8015e54:	20002240 	.word	0x20002240
 8015e58:	20002246 	.word	0x20002246
 8015e5c:	2000222c 	.word	0x2000222c
 8015e60:	2001056c 	.word	0x2001056c
 8015e64:	20010570 	.word	0x20010570
 8015e68:	2001d56c 	.word	0x2001d56c

08015e6c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8015e6c:	b590      	push	{r4, r7, lr}
 8015e6e:	b08d      	sub	sp, #52	; 0x34
 8015e70:	af04      	add	r7, sp, #16
 8015e72:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8015e74:	2300      	movs	r3, #0
 8015e76:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8015e78:	2300      	movs	r3, #0
 8015e7a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d106      	bne.n	8015e90 <tcp_process+0x24>
 8015e82:	4ba5      	ldr	r3, [pc, #660]	; (8016118 <tcp_process+0x2ac>)
 8015e84:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8015e88:	49a4      	ldr	r1, [pc, #656]	; (801611c <tcp_process+0x2b0>)
 8015e8a:	48a5      	ldr	r0, [pc, #660]	; (8016120 <tcp_process+0x2b4>)
 8015e8c:	f006 fe1e 	bl	801cacc <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8015e90:	4ba4      	ldr	r3, [pc, #656]	; (8016124 <tcp_process+0x2b8>)
 8015e92:	781b      	ldrb	r3, [r3, #0]
 8015e94:	f003 0304 	and.w	r3, r3, #4
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d04e      	beq.n	8015f3a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	7d1b      	ldrb	r3, [r3, #20]
 8015ea0:	2b02      	cmp	r3, #2
 8015ea2:	d108      	bne.n	8015eb6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015ea8:	4b9f      	ldr	r3, [pc, #636]	; (8016128 <tcp_process+0x2bc>)
 8015eaa:	681b      	ldr	r3, [r3, #0]
 8015eac:	429a      	cmp	r2, r3
 8015eae:	d123      	bne.n	8015ef8 <tcp_process+0x8c>
        acceptable = 1;
 8015eb0:	2301      	movs	r3, #1
 8015eb2:	76fb      	strb	r3, [r7, #27]
 8015eb4:	e020      	b.n	8015ef8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015eba:	4b9c      	ldr	r3, [pc, #624]	; (801612c <tcp_process+0x2c0>)
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	429a      	cmp	r2, r3
 8015ec0:	d102      	bne.n	8015ec8 <tcp_process+0x5c>
        acceptable = 1;
 8015ec2:	2301      	movs	r3, #1
 8015ec4:	76fb      	strb	r3, [r7, #27]
 8015ec6:	e017      	b.n	8015ef8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015ec8:	4b98      	ldr	r3, [pc, #608]	; (801612c <tcp_process+0x2c0>)
 8015eca:	681a      	ldr	r2, [r3, #0]
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ed0:	1ad3      	subs	r3, r2, r3
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	db10      	blt.n	8015ef8 <tcp_process+0x8c>
 8015ed6:	4b95      	ldr	r3, [pc, #596]	; (801612c <tcp_process+0x2c0>)
 8015ed8:	681a      	ldr	r2, [r3, #0]
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ede:	6879      	ldr	r1, [r7, #4]
 8015ee0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015ee2:	440b      	add	r3, r1
 8015ee4:	1ad3      	subs	r3, r2, r3
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	dc06      	bgt.n	8015ef8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	8b5b      	ldrh	r3, [r3, #26]
 8015eee:	f043 0302 	orr.w	r3, r3, #2
 8015ef2:	b29a      	uxth	r2, r3
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8015ef8:	7efb      	ldrb	r3, [r7, #27]
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d01b      	beq.n	8015f36 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	7d1b      	ldrb	r3, [r3, #20]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d106      	bne.n	8015f14 <tcp_process+0xa8>
 8015f06:	4b84      	ldr	r3, [pc, #528]	; (8016118 <tcp_process+0x2ac>)
 8015f08:	f44f 724e 	mov.w	r2, #824	; 0x338
 8015f0c:	4988      	ldr	r1, [pc, #544]	; (8016130 <tcp_process+0x2c4>)
 8015f0e:	4884      	ldr	r0, [pc, #528]	; (8016120 <tcp_process+0x2b4>)
 8015f10:	f006 fddc 	bl	801cacc <iprintf>
      recv_flags |= TF_RESET;
 8015f14:	4b87      	ldr	r3, [pc, #540]	; (8016134 <tcp_process+0x2c8>)
 8015f16:	781b      	ldrb	r3, [r3, #0]
 8015f18:	f043 0308 	orr.w	r3, r3, #8
 8015f1c:	b2da      	uxtb	r2, r3
 8015f1e:	4b85      	ldr	r3, [pc, #532]	; (8016134 <tcp_process+0x2c8>)
 8015f20:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	8b5b      	ldrh	r3, [r3, #26]
 8015f26:	f023 0301 	bic.w	r3, r3, #1
 8015f2a:	b29a      	uxth	r2, r3
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8015f30:	f06f 030d 	mvn.w	r3, #13
 8015f34:	e37a      	b.n	801662c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8015f36:	2300      	movs	r3, #0
 8015f38:	e378      	b.n	801662c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8015f3a:	4b7a      	ldr	r3, [pc, #488]	; (8016124 <tcp_process+0x2b8>)
 8015f3c:	781b      	ldrb	r3, [r3, #0]
 8015f3e:	f003 0302 	and.w	r3, r3, #2
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d010      	beq.n	8015f68 <tcp_process+0xfc>
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	7d1b      	ldrb	r3, [r3, #20]
 8015f4a:	2b02      	cmp	r3, #2
 8015f4c:	d00c      	beq.n	8015f68 <tcp_process+0xfc>
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	7d1b      	ldrb	r3, [r3, #20]
 8015f52:	2b03      	cmp	r3, #3
 8015f54:	d008      	beq.n	8015f68 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	8b5b      	ldrh	r3, [r3, #26]
 8015f5a:	f043 0302 	orr.w	r3, r3, #2
 8015f5e:	b29a      	uxth	r2, r3
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8015f64:	2300      	movs	r3, #0
 8015f66:	e361      	b.n	801662c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	8b5b      	ldrh	r3, [r3, #26]
 8015f6c:	f003 0310 	and.w	r3, r3, #16
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d103      	bne.n	8015f7c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8015f74:	4b70      	ldr	r3, [pc, #448]	; (8016138 <tcp_process+0x2cc>)
 8015f76:	681a      	ldr	r2, [r3, #0]
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	2200      	movs	r2, #0
 8015f80:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	2200      	movs	r2, #0
 8015f88:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8015f8c:	6878      	ldr	r0, [r7, #4]
 8015f8e:	f001 fc2d 	bl	80177ec <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	7d1b      	ldrb	r3, [r3, #20]
 8015f96:	3b02      	subs	r3, #2
 8015f98:	2b07      	cmp	r3, #7
 8015f9a:	f200 8337 	bhi.w	801660c <tcp_process+0x7a0>
 8015f9e:	a201      	add	r2, pc, #4	; (adr r2, 8015fa4 <tcp_process+0x138>)
 8015fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015fa4:	08015fc5 	.word	0x08015fc5
 8015fa8:	080161f5 	.word	0x080161f5
 8015fac:	0801636d 	.word	0x0801636d
 8015fb0:	08016397 	.word	0x08016397
 8015fb4:	080164bb 	.word	0x080164bb
 8015fb8:	0801636d 	.word	0x0801636d
 8015fbc:	08016547 	.word	0x08016547
 8015fc0:	080165d7 	.word	0x080165d7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8015fc4:	4b57      	ldr	r3, [pc, #348]	; (8016124 <tcp_process+0x2b8>)
 8015fc6:	781b      	ldrb	r3, [r3, #0]
 8015fc8:	f003 0310 	and.w	r3, r3, #16
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	f000 80e4 	beq.w	801619a <tcp_process+0x32e>
 8015fd2:	4b54      	ldr	r3, [pc, #336]	; (8016124 <tcp_process+0x2b8>)
 8015fd4:	781b      	ldrb	r3, [r3, #0]
 8015fd6:	f003 0302 	and.w	r3, r3, #2
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	f000 80dd 	beq.w	801619a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015fe4:	1c5a      	adds	r2, r3, #1
 8015fe6:	4b50      	ldr	r3, [pc, #320]	; (8016128 <tcp_process+0x2bc>)
 8015fe8:	681b      	ldr	r3, [r3, #0]
 8015fea:	429a      	cmp	r2, r3
 8015fec:	f040 80d5 	bne.w	801619a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8015ff0:	4b4e      	ldr	r3, [pc, #312]	; (801612c <tcp_process+0x2c0>)
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	1c5a      	adds	r2, r3, #1
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8016002:	4b49      	ldr	r3, [pc, #292]	; (8016128 <tcp_process+0x2bc>)
 8016004:	681a      	ldr	r2, [r3, #0]
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801600a:	4b4c      	ldr	r3, [pc, #304]	; (801613c <tcp_process+0x2d0>)
 801600c:	681b      	ldr	r3, [r3, #0]
 801600e:	89db      	ldrh	r3, [r3, #14]
 8016010:	b29a      	uxth	r2, r3
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016024:	4b41      	ldr	r3, [pc, #260]	; (801612c <tcp_process+0x2c0>)
 8016026:	681b      	ldr	r3, [r3, #0]
 8016028:	1e5a      	subs	r2, r3, #1
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	2204      	movs	r2, #4
 8016032:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	3304      	adds	r3, #4
 801603c:	4618      	mov	r0, r3
 801603e:	f004 ff4b 	bl	801aed8 <ip4_route>
 8016042:	4601      	mov	r1, r0
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	3304      	adds	r3, #4
 8016048:	461a      	mov	r2, r3
 801604a:	4620      	mov	r0, r4
 801604c:	f7ff f88c 	bl	8015168 <tcp_eff_send_mss_netif>
 8016050:	4603      	mov	r3, r0
 8016052:	461a      	mov	r2, r3
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801605c:	009a      	lsls	r2, r3, #2
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016062:	005b      	lsls	r3, r3, #1
 8016064:	f241 111c 	movw	r1, #4380	; 0x111c
 8016068:	428b      	cmp	r3, r1
 801606a:	bf38      	it	cc
 801606c:	460b      	movcc	r3, r1
 801606e:	429a      	cmp	r2, r3
 8016070:	d204      	bcs.n	801607c <tcp_process+0x210>
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016076:	009b      	lsls	r3, r3, #2
 8016078:	b29b      	uxth	r3, r3
 801607a:	e00d      	b.n	8016098 <tcp_process+0x22c>
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016080:	005b      	lsls	r3, r3, #1
 8016082:	f241 121c 	movw	r2, #4380	; 0x111c
 8016086:	4293      	cmp	r3, r2
 8016088:	d904      	bls.n	8016094 <tcp_process+0x228>
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801608e:	005b      	lsls	r3, r3, #1
 8016090:	b29b      	uxth	r3, r3
 8016092:	e001      	b.n	8016098 <tcp_process+0x22c>
 8016094:	f241 131c 	movw	r3, #4380	; 0x111c
 8016098:	687a      	ldr	r2, [r7, #4]
 801609a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d106      	bne.n	80160b6 <tcp_process+0x24a>
 80160a8:	4b1b      	ldr	r3, [pc, #108]	; (8016118 <tcp_process+0x2ac>)
 80160aa:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80160ae:	4924      	ldr	r1, [pc, #144]	; (8016140 <tcp_process+0x2d4>)
 80160b0:	481b      	ldr	r0, [pc, #108]	; (8016120 <tcp_process+0x2b4>)
 80160b2:	f006 fd0b 	bl	801cacc <iprintf>
        --pcb->snd_queuelen;
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80160bc:	3b01      	subs	r3, #1
 80160be:	b29a      	uxth	r2, r3
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80160ca:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80160cc:	69fb      	ldr	r3, [r7, #28]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d111      	bne.n	80160f6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80160d6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80160d8:	69fb      	ldr	r3, [r7, #28]
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d106      	bne.n	80160ec <tcp_process+0x280>
 80160de:	4b0e      	ldr	r3, [pc, #56]	; (8016118 <tcp_process+0x2ac>)
 80160e0:	f44f 725d 	mov.w	r2, #884	; 0x374
 80160e4:	4917      	ldr	r1, [pc, #92]	; (8016144 <tcp_process+0x2d8>)
 80160e6:	480e      	ldr	r0, [pc, #56]	; (8016120 <tcp_process+0x2b4>)
 80160e8:	f006 fcf0 	bl	801cacc <iprintf>
          pcb->unsent = rseg->next;
 80160ec:	69fb      	ldr	r3, [r7, #28]
 80160ee:	681a      	ldr	r2, [r3, #0]
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	66da      	str	r2, [r3, #108]	; 0x6c
 80160f4:	e003      	b.n	80160fe <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80160f6:	69fb      	ldr	r3, [r7, #28]
 80160f8:	681a      	ldr	r2, [r3, #0]
 80160fa:	687b      	ldr	r3, [r7, #4]
 80160fc:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80160fe:	69f8      	ldr	r0, [r7, #28]
 8016100:	f7fe fc8b 	bl	8014a1a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016108:	2b00      	cmp	r3, #0
 801610a:	d11d      	bne.n	8016148 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016112:	861a      	strh	r2, [r3, #48]	; 0x30
 8016114:	e01f      	b.n	8016156 <tcp_process+0x2ea>
 8016116:	bf00      	nop
 8016118:	0801f530 	.word	0x0801f530
 801611c:	0801f768 	.word	0x0801f768
 8016120:	0801f57c 	.word	0x0801f57c
 8016124:	20002248 	.word	0x20002248
 8016128:	20002240 	.word	0x20002240
 801612c:	2000223c 	.word	0x2000223c
 8016130:	0801f784 	.word	0x0801f784
 8016134:	20002249 	.word	0x20002249
 8016138:	2001d56c 	.word	0x2001d56c
 801613c:	2000222c 	.word	0x2000222c
 8016140:	0801f7a4 	.word	0x0801f7a4
 8016144:	0801f7bc 	.word	0x0801f7bc
        } else {
          pcb->rtime = 0;
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	2200      	movs	r2, #0
 801614c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	2200      	movs	r2, #0
 8016152:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801615c:	2b00      	cmp	r3, #0
 801615e:	d00a      	beq.n	8016176 <tcp_process+0x30a>
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016166:	687a      	ldr	r2, [r7, #4]
 8016168:	6910      	ldr	r0, [r2, #16]
 801616a:	2200      	movs	r2, #0
 801616c:	6879      	ldr	r1, [r7, #4]
 801616e:	4798      	blx	r3
 8016170:	4603      	mov	r3, r0
 8016172:	76bb      	strb	r3, [r7, #26]
 8016174:	e001      	b.n	801617a <tcp_process+0x30e>
 8016176:	2300      	movs	r3, #0
 8016178:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801617a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801617e:	f113 0f0d 	cmn.w	r3, #13
 8016182:	d102      	bne.n	801618a <tcp_process+0x31e>
          return ERR_ABRT;
 8016184:	f06f 030c 	mvn.w	r3, #12
 8016188:	e250      	b.n	801662c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	8b5b      	ldrh	r3, [r3, #26]
 801618e:	f043 0302 	orr.w	r3, r3, #2
 8016192:	b29a      	uxth	r2, r3
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8016198:	e23a      	b.n	8016610 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801619a:	4b9d      	ldr	r3, [pc, #628]	; (8016410 <tcp_process+0x5a4>)
 801619c:	781b      	ldrb	r3, [r3, #0]
 801619e:	f003 0310 	and.w	r3, r3, #16
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	f000 8234 	beq.w	8016610 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161a8:	4b9a      	ldr	r3, [pc, #616]	; (8016414 <tcp_process+0x5a8>)
 80161aa:	6819      	ldr	r1, [r3, #0]
 80161ac:	4b9a      	ldr	r3, [pc, #616]	; (8016418 <tcp_process+0x5ac>)
 80161ae:	881b      	ldrh	r3, [r3, #0]
 80161b0:	461a      	mov	r2, r3
 80161b2:	4b9a      	ldr	r3, [pc, #616]	; (801641c <tcp_process+0x5b0>)
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80161b8:	4b99      	ldr	r3, [pc, #612]	; (8016420 <tcp_process+0x5b4>)
 80161ba:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161bc:	885b      	ldrh	r3, [r3, #2]
 80161be:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80161c0:	4a97      	ldr	r2, [pc, #604]	; (8016420 <tcp_process+0x5b4>)
 80161c2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161c4:	8812      	ldrh	r2, [r2, #0]
 80161c6:	b292      	uxth	r2, r2
 80161c8:	9202      	str	r2, [sp, #8]
 80161ca:	9301      	str	r3, [sp, #4]
 80161cc:	4b95      	ldr	r3, [pc, #596]	; (8016424 <tcp_process+0x5b8>)
 80161ce:	9300      	str	r3, [sp, #0]
 80161d0:	4b95      	ldr	r3, [pc, #596]	; (8016428 <tcp_process+0x5bc>)
 80161d2:	4602      	mov	r2, r0
 80161d4:	6878      	ldr	r0, [r7, #4]
 80161d6:	f003 f8df 	bl	8019398 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80161e0:	2b05      	cmp	r3, #5
 80161e2:	f200 8215 	bhi.w	8016610 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	2200      	movs	r2, #0
 80161ea:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80161ec:	6878      	ldr	r0, [r7, #4]
 80161ee:	f002 fea9 	bl	8018f44 <tcp_rexmit_rto>
      break;
 80161f2:	e20d      	b.n	8016610 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80161f4:	4b86      	ldr	r3, [pc, #536]	; (8016410 <tcp_process+0x5a4>)
 80161f6:	781b      	ldrb	r3, [r3, #0]
 80161f8:	f003 0310 	and.w	r3, r3, #16
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	f000 80a1 	beq.w	8016344 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016202:	4b84      	ldr	r3, [pc, #528]	; (8016414 <tcp_process+0x5a8>)
 8016204:	681a      	ldr	r2, [r3, #0]
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801620a:	1ad3      	subs	r3, r2, r3
 801620c:	3b01      	subs	r3, #1
 801620e:	2b00      	cmp	r3, #0
 8016210:	db7e      	blt.n	8016310 <tcp_process+0x4a4>
 8016212:	4b80      	ldr	r3, [pc, #512]	; (8016414 <tcp_process+0x5a8>)
 8016214:	681a      	ldr	r2, [r3, #0]
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801621a:	1ad3      	subs	r3, r2, r3
 801621c:	2b00      	cmp	r3, #0
 801621e:	dc77      	bgt.n	8016310 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	2204      	movs	r2, #4
 8016224:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801622a:	2b00      	cmp	r3, #0
 801622c:	d102      	bne.n	8016234 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801622e:	23fa      	movs	r3, #250	; 0xfa
 8016230:	76bb      	strb	r3, [r7, #26]
 8016232:	e01d      	b.n	8016270 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016238:	699b      	ldr	r3, [r3, #24]
 801623a:	2b00      	cmp	r3, #0
 801623c:	d106      	bne.n	801624c <tcp_process+0x3e0>
 801623e:	4b7b      	ldr	r3, [pc, #492]	; (801642c <tcp_process+0x5c0>)
 8016240:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8016244:	497a      	ldr	r1, [pc, #488]	; (8016430 <tcp_process+0x5c4>)
 8016246:	487b      	ldr	r0, [pc, #492]	; (8016434 <tcp_process+0x5c8>)
 8016248:	f006 fc40 	bl	801cacc <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016250:	699b      	ldr	r3, [r3, #24]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d00a      	beq.n	801626c <tcp_process+0x400>
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801625a:	699b      	ldr	r3, [r3, #24]
 801625c:	687a      	ldr	r2, [r7, #4]
 801625e:	6910      	ldr	r0, [r2, #16]
 8016260:	2200      	movs	r2, #0
 8016262:	6879      	ldr	r1, [r7, #4]
 8016264:	4798      	blx	r3
 8016266:	4603      	mov	r3, r0
 8016268:	76bb      	strb	r3, [r7, #26]
 801626a:	e001      	b.n	8016270 <tcp_process+0x404>
 801626c:	23f0      	movs	r3, #240	; 0xf0
 801626e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016270:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016274:	2b00      	cmp	r3, #0
 8016276:	d00a      	beq.n	801628e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016278:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801627c:	f113 0f0d 	cmn.w	r3, #13
 8016280:	d002      	beq.n	8016288 <tcp_process+0x41c>
              tcp_abort(pcb);
 8016282:	6878      	ldr	r0, [r7, #4]
 8016284:	f7fd fd7c 	bl	8013d80 <tcp_abort>
            }
            return ERR_ABRT;
 8016288:	f06f 030c 	mvn.w	r3, #12
 801628c:	e1ce      	b.n	801662c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801628e:	6878      	ldr	r0, [r7, #4]
 8016290:	f000 fae0 	bl	8016854 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8016294:	4b68      	ldr	r3, [pc, #416]	; (8016438 <tcp_process+0x5cc>)
 8016296:	881b      	ldrh	r3, [r3, #0]
 8016298:	2b00      	cmp	r3, #0
 801629a:	d005      	beq.n	80162a8 <tcp_process+0x43c>
            recv_acked--;
 801629c:	4b66      	ldr	r3, [pc, #408]	; (8016438 <tcp_process+0x5cc>)
 801629e:	881b      	ldrh	r3, [r3, #0]
 80162a0:	3b01      	subs	r3, #1
 80162a2:	b29a      	uxth	r2, r3
 80162a4:	4b64      	ldr	r3, [pc, #400]	; (8016438 <tcp_process+0x5cc>)
 80162a6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80162a8:	687b      	ldr	r3, [r7, #4]
 80162aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162ac:	009a      	lsls	r2, r3, #2
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162b2:	005b      	lsls	r3, r3, #1
 80162b4:	f241 111c 	movw	r1, #4380	; 0x111c
 80162b8:	428b      	cmp	r3, r1
 80162ba:	bf38      	it	cc
 80162bc:	460b      	movcc	r3, r1
 80162be:	429a      	cmp	r2, r3
 80162c0:	d204      	bcs.n	80162cc <tcp_process+0x460>
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162c6:	009b      	lsls	r3, r3, #2
 80162c8:	b29b      	uxth	r3, r3
 80162ca:	e00d      	b.n	80162e8 <tcp_process+0x47c>
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162d0:	005b      	lsls	r3, r3, #1
 80162d2:	f241 121c 	movw	r2, #4380	; 0x111c
 80162d6:	4293      	cmp	r3, r2
 80162d8:	d904      	bls.n	80162e4 <tcp_process+0x478>
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80162de:	005b      	lsls	r3, r3, #1
 80162e0:	b29b      	uxth	r3, r3
 80162e2:	e001      	b.n	80162e8 <tcp_process+0x47c>
 80162e4:	f241 131c 	movw	r3, #4380	; 0x111c
 80162e8:	687a      	ldr	r2, [r7, #4]
 80162ea:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80162ee:	4b53      	ldr	r3, [pc, #332]	; (801643c <tcp_process+0x5d0>)
 80162f0:	781b      	ldrb	r3, [r3, #0]
 80162f2:	f003 0320 	and.w	r3, r3, #32
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d037      	beq.n	801636a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	8b5b      	ldrh	r3, [r3, #26]
 80162fe:	f043 0302 	orr.w	r3, r3, #2
 8016302:	b29a      	uxth	r2, r3
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	2207      	movs	r2, #7
 801630c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801630e:	e02c      	b.n	801636a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016310:	4b40      	ldr	r3, [pc, #256]	; (8016414 <tcp_process+0x5a8>)
 8016312:	6819      	ldr	r1, [r3, #0]
 8016314:	4b40      	ldr	r3, [pc, #256]	; (8016418 <tcp_process+0x5ac>)
 8016316:	881b      	ldrh	r3, [r3, #0]
 8016318:	461a      	mov	r2, r3
 801631a:	4b40      	ldr	r3, [pc, #256]	; (801641c <tcp_process+0x5b0>)
 801631c:	681b      	ldr	r3, [r3, #0]
 801631e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016320:	4b3f      	ldr	r3, [pc, #252]	; (8016420 <tcp_process+0x5b4>)
 8016322:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016324:	885b      	ldrh	r3, [r3, #2]
 8016326:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016328:	4a3d      	ldr	r2, [pc, #244]	; (8016420 <tcp_process+0x5b4>)
 801632a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801632c:	8812      	ldrh	r2, [r2, #0]
 801632e:	b292      	uxth	r2, r2
 8016330:	9202      	str	r2, [sp, #8]
 8016332:	9301      	str	r3, [sp, #4]
 8016334:	4b3b      	ldr	r3, [pc, #236]	; (8016424 <tcp_process+0x5b8>)
 8016336:	9300      	str	r3, [sp, #0]
 8016338:	4b3b      	ldr	r3, [pc, #236]	; (8016428 <tcp_process+0x5bc>)
 801633a:	4602      	mov	r2, r0
 801633c:	6878      	ldr	r0, [r7, #4]
 801633e:	f003 f82b 	bl	8019398 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8016342:	e167      	b.n	8016614 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8016344:	4b32      	ldr	r3, [pc, #200]	; (8016410 <tcp_process+0x5a4>)
 8016346:	781b      	ldrb	r3, [r3, #0]
 8016348:	f003 0302 	and.w	r3, r3, #2
 801634c:	2b00      	cmp	r3, #0
 801634e:	f000 8161 	beq.w	8016614 <tcp_process+0x7a8>
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016356:	1e5a      	subs	r2, r3, #1
 8016358:	4b30      	ldr	r3, [pc, #192]	; (801641c <tcp_process+0x5b0>)
 801635a:	681b      	ldr	r3, [r3, #0]
 801635c:	429a      	cmp	r2, r3
 801635e:	f040 8159 	bne.w	8016614 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8016362:	6878      	ldr	r0, [r7, #4]
 8016364:	f002 fe10 	bl	8018f88 <tcp_rexmit>
      break;
 8016368:	e154      	b.n	8016614 <tcp_process+0x7a8>
 801636a:	e153      	b.n	8016614 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801636c:	6878      	ldr	r0, [r7, #4]
 801636e:	f000 fa71 	bl	8016854 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8016372:	4b32      	ldr	r3, [pc, #200]	; (801643c <tcp_process+0x5d0>)
 8016374:	781b      	ldrb	r3, [r3, #0]
 8016376:	f003 0320 	and.w	r3, r3, #32
 801637a:	2b00      	cmp	r3, #0
 801637c:	f000 814c 	beq.w	8016618 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	8b5b      	ldrh	r3, [r3, #26]
 8016384:	f043 0302 	orr.w	r3, r3, #2
 8016388:	b29a      	uxth	r2, r3
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	2207      	movs	r2, #7
 8016392:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016394:	e140      	b.n	8016618 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8016396:	6878      	ldr	r0, [r7, #4]
 8016398:	f000 fa5c 	bl	8016854 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801639c:	4b27      	ldr	r3, [pc, #156]	; (801643c <tcp_process+0x5d0>)
 801639e:	781b      	ldrb	r3, [r3, #0]
 80163a0:	f003 0320 	and.w	r3, r3, #32
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d071      	beq.n	801648c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80163a8:	4b19      	ldr	r3, [pc, #100]	; (8016410 <tcp_process+0x5a4>)
 80163aa:	781b      	ldrb	r3, [r3, #0]
 80163ac:	f003 0310 	and.w	r3, r3, #16
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d060      	beq.n	8016476 <tcp_process+0x60a>
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80163b8:	4b16      	ldr	r3, [pc, #88]	; (8016414 <tcp_process+0x5a8>)
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	429a      	cmp	r2, r3
 80163be:	d15a      	bne.n	8016476 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d156      	bne.n	8016476 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	8b5b      	ldrh	r3, [r3, #26]
 80163cc:	f043 0302 	orr.w	r3, r3, #2
 80163d0:	b29a      	uxth	r2, r3
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80163d6:	6878      	ldr	r0, [r7, #4]
 80163d8:	f7fe fdbc 	bl	8014f54 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80163dc:	4b18      	ldr	r3, [pc, #96]	; (8016440 <tcp_process+0x5d4>)
 80163de:	681b      	ldr	r3, [r3, #0]
 80163e0:	687a      	ldr	r2, [r7, #4]
 80163e2:	429a      	cmp	r2, r3
 80163e4:	d105      	bne.n	80163f2 <tcp_process+0x586>
 80163e6:	4b16      	ldr	r3, [pc, #88]	; (8016440 <tcp_process+0x5d4>)
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	68db      	ldr	r3, [r3, #12]
 80163ec:	4a14      	ldr	r2, [pc, #80]	; (8016440 <tcp_process+0x5d4>)
 80163ee:	6013      	str	r3, [r2, #0]
 80163f0:	e02e      	b.n	8016450 <tcp_process+0x5e4>
 80163f2:	4b13      	ldr	r3, [pc, #76]	; (8016440 <tcp_process+0x5d4>)
 80163f4:	681b      	ldr	r3, [r3, #0]
 80163f6:	617b      	str	r3, [r7, #20]
 80163f8:	e027      	b.n	801644a <tcp_process+0x5de>
 80163fa:	697b      	ldr	r3, [r7, #20]
 80163fc:	68db      	ldr	r3, [r3, #12]
 80163fe:	687a      	ldr	r2, [r7, #4]
 8016400:	429a      	cmp	r2, r3
 8016402:	d11f      	bne.n	8016444 <tcp_process+0x5d8>
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	68da      	ldr	r2, [r3, #12]
 8016408:	697b      	ldr	r3, [r7, #20]
 801640a:	60da      	str	r2, [r3, #12]
 801640c:	e020      	b.n	8016450 <tcp_process+0x5e4>
 801640e:	bf00      	nop
 8016410:	20002248 	.word	0x20002248
 8016414:	20002240 	.word	0x20002240
 8016418:	20002246 	.word	0x20002246
 801641c:	2000223c 	.word	0x2000223c
 8016420:	2000222c 	.word	0x2000222c
 8016424:	2001056c 	.word	0x2001056c
 8016428:	20010570 	.word	0x20010570
 801642c:	0801f530 	.word	0x0801f530
 8016430:	0801f7d0 	.word	0x0801f7d0
 8016434:	0801f57c 	.word	0x0801f57c
 8016438:	20002244 	.word	0x20002244
 801643c:	20002249 	.word	0x20002249
 8016440:	2001d568 	.word	0x2001d568
 8016444:	697b      	ldr	r3, [r7, #20]
 8016446:	68db      	ldr	r3, [r3, #12]
 8016448:	617b      	str	r3, [r7, #20]
 801644a:	697b      	ldr	r3, [r7, #20]
 801644c:	2b00      	cmp	r3, #0
 801644e:	d1d4      	bne.n	80163fa <tcp_process+0x58e>
 8016450:	687b      	ldr	r3, [r7, #4]
 8016452:	2200      	movs	r2, #0
 8016454:	60da      	str	r2, [r3, #12]
 8016456:	4b77      	ldr	r3, [pc, #476]	; (8016634 <tcp_process+0x7c8>)
 8016458:	2201      	movs	r2, #1
 801645a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	220a      	movs	r2, #10
 8016460:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016462:	4b75      	ldr	r3, [pc, #468]	; (8016638 <tcp_process+0x7cc>)
 8016464:	681a      	ldr	r2, [r3, #0]
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	60da      	str	r2, [r3, #12]
 801646a:	4a73      	ldr	r2, [pc, #460]	; (8016638 <tcp_process+0x7cc>)
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	6013      	str	r3, [r2, #0]
 8016470:	f003 f954 	bl	801971c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016474:	e0d2      	b.n	801661c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016476:	687b      	ldr	r3, [r7, #4]
 8016478:	8b5b      	ldrh	r3, [r3, #26]
 801647a:	f043 0302 	orr.w	r3, r3, #2
 801647e:	b29a      	uxth	r2, r3
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	2208      	movs	r2, #8
 8016488:	751a      	strb	r2, [r3, #20]
      break;
 801648a:	e0c7      	b.n	801661c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801648c:	4b6b      	ldr	r3, [pc, #428]	; (801663c <tcp_process+0x7d0>)
 801648e:	781b      	ldrb	r3, [r3, #0]
 8016490:	f003 0310 	and.w	r3, r3, #16
 8016494:	2b00      	cmp	r3, #0
 8016496:	f000 80c1 	beq.w	801661c <tcp_process+0x7b0>
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801649e:	4b68      	ldr	r3, [pc, #416]	; (8016640 <tcp_process+0x7d4>)
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	429a      	cmp	r2, r3
 80164a4:	f040 80ba 	bne.w	801661c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	f040 80b5 	bne.w	801661c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	2206      	movs	r2, #6
 80164b6:	751a      	strb	r2, [r3, #20]
      break;
 80164b8:	e0b0      	b.n	801661c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80164ba:	6878      	ldr	r0, [r7, #4]
 80164bc:	f000 f9ca 	bl	8016854 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80164c0:	4b60      	ldr	r3, [pc, #384]	; (8016644 <tcp_process+0x7d8>)
 80164c2:	781b      	ldrb	r3, [r3, #0]
 80164c4:	f003 0320 	and.w	r3, r3, #32
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	f000 80a9 	beq.w	8016620 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	8b5b      	ldrh	r3, [r3, #26]
 80164d2:	f043 0302 	orr.w	r3, r3, #2
 80164d6:	b29a      	uxth	r2, r3
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80164dc:	6878      	ldr	r0, [r7, #4]
 80164de:	f7fe fd39 	bl	8014f54 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80164e2:	4b59      	ldr	r3, [pc, #356]	; (8016648 <tcp_process+0x7dc>)
 80164e4:	681b      	ldr	r3, [r3, #0]
 80164e6:	687a      	ldr	r2, [r7, #4]
 80164e8:	429a      	cmp	r2, r3
 80164ea:	d105      	bne.n	80164f8 <tcp_process+0x68c>
 80164ec:	4b56      	ldr	r3, [pc, #344]	; (8016648 <tcp_process+0x7dc>)
 80164ee:	681b      	ldr	r3, [r3, #0]
 80164f0:	68db      	ldr	r3, [r3, #12]
 80164f2:	4a55      	ldr	r2, [pc, #340]	; (8016648 <tcp_process+0x7dc>)
 80164f4:	6013      	str	r3, [r2, #0]
 80164f6:	e013      	b.n	8016520 <tcp_process+0x6b4>
 80164f8:	4b53      	ldr	r3, [pc, #332]	; (8016648 <tcp_process+0x7dc>)
 80164fa:	681b      	ldr	r3, [r3, #0]
 80164fc:	613b      	str	r3, [r7, #16]
 80164fe:	e00c      	b.n	801651a <tcp_process+0x6ae>
 8016500:	693b      	ldr	r3, [r7, #16]
 8016502:	68db      	ldr	r3, [r3, #12]
 8016504:	687a      	ldr	r2, [r7, #4]
 8016506:	429a      	cmp	r2, r3
 8016508:	d104      	bne.n	8016514 <tcp_process+0x6a8>
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	68da      	ldr	r2, [r3, #12]
 801650e:	693b      	ldr	r3, [r7, #16]
 8016510:	60da      	str	r2, [r3, #12]
 8016512:	e005      	b.n	8016520 <tcp_process+0x6b4>
 8016514:	693b      	ldr	r3, [r7, #16]
 8016516:	68db      	ldr	r3, [r3, #12]
 8016518:	613b      	str	r3, [r7, #16]
 801651a:	693b      	ldr	r3, [r7, #16]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d1ef      	bne.n	8016500 <tcp_process+0x694>
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	2200      	movs	r2, #0
 8016524:	60da      	str	r2, [r3, #12]
 8016526:	4b43      	ldr	r3, [pc, #268]	; (8016634 <tcp_process+0x7c8>)
 8016528:	2201      	movs	r2, #1
 801652a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	220a      	movs	r2, #10
 8016530:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016532:	4b41      	ldr	r3, [pc, #260]	; (8016638 <tcp_process+0x7cc>)
 8016534:	681a      	ldr	r2, [r3, #0]
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	60da      	str	r2, [r3, #12]
 801653a:	4a3f      	ldr	r2, [pc, #252]	; (8016638 <tcp_process+0x7cc>)
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	6013      	str	r3, [r2, #0]
 8016540:	f003 f8ec 	bl	801971c <tcp_timer_needed>
      }
      break;
 8016544:	e06c      	b.n	8016620 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016546:	6878      	ldr	r0, [r7, #4]
 8016548:	f000 f984 	bl	8016854 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801654c:	4b3b      	ldr	r3, [pc, #236]	; (801663c <tcp_process+0x7d0>)
 801654e:	781b      	ldrb	r3, [r3, #0]
 8016550:	f003 0310 	and.w	r3, r3, #16
 8016554:	2b00      	cmp	r3, #0
 8016556:	d065      	beq.n	8016624 <tcp_process+0x7b8>
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801655c:	4b38      	ldr	r3, [pc, #224]	; (8016640 <tcp_process+0x7d4>)
 801655e:	681b      	ldr	r3, [r3, #0]
 8016560:	429a      	cmp	r2, r3
 8016562:	d15f      	bne.n	8016624 <tcp_process+0x7b8>
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016568:	2b00      	cmp	r3, #0
 801656a:	d15b      	bne.n	8016624 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801656c:	6878      	ldr	r0, [r7, #4]
 801656e:	f7fe fcf1 	bl	8014f54 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016572:	4b35      	ldr	r3, [pc, #212]	; (8016648 <tcp_process+0x7dc>)
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	687a      	ldr	r2, [r7, #4]
 8016578:	429a      	cmp	r2, r3
 801657a:	d105      	bne.n	8016588 <tcp_process+0x71c>
 801657c:	4b32      	ldr	r3, [pc, #200]	; (8016648 <tcp_process+0x7dc>)
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	68db      	ldr	r3, [r3, #12]
 8016582:	4a31      	ldr	r2, [pc, #196]	; (8016648 <tcp_process+0x7dc>)
 8016584:	6013      	str	r3, [r2, #0]
 8016586:	e013      	b.n	80165b0 <tcp_process+0x744>
 8016588:	4b2f      	ldr	r3, [pc, #188]	; (8016648 <tcp_process+0x7dc>)
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	60fb      	str	r3, [r7, #12]
 801658e:	e00c      	b.n	80165aa <tcp_process+0x73e>
 8016590:	68fb      	ldr	r3, [r7, #12]
 8016592:	68db      	ldr	r3, [r3, #12]
 8016594:	687a      	ldr	r2, [r7, #4]
 8016596:	429a      	cmp	r2, r3
 8016598:	d104      	bne.n	80165a4 <tcp_process+0x738>
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	68da      	ldr	r2, [r3, #12]
 801659e:	68fb      	ldr	r3, [r7, #12]
 80165a0:	60da      	str	r2, [r3, #12]
 80165a2:	e005      	b.n	80165b0 <tcp_process+0x744>
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	68db      	ldr	r3, [r3, #12]
 80165a8:	60fb      	str	r3, [r7, #12]
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d1ef      	bne.n	8016590 <tcp_process+0x724>
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	2200      	movs	r2, #0
 80165b4:	60da      	str	r2, [r3, #12]
 80165b6:	4b1f      	ldr	r3, [pc, #124]	; (8016634 <tcp_process+0x7c8>)
 80165b8:	2201      	movs	r2, #1
 80165ba:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	220a      	movs	r2, #10
 80165c0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80165c2:	4b1d      	ldr	r3, [pc, #116]	; (8016638 <tcp_process+0x7cc>)
 80165c4:	681a      	ldr	r2, [r3, #0]
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	60da      	str	r2, [r3, #12]
 80165ca:	4a1b      	ldr	r2, [pc, #108]	; (8016638 <tcp_process+0x7cc>)
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	6013      	str	r3, [r2, #0]
 80165d0:	f003 f8a4 	bl	801971c <tcp_timer_needed>
      }
      break;
 80165d4:	e026      	b.n	8016624 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80165d6:	6878      	ldr	r0, [r7, #4]
 80165d8:	f000 f93c 	bl	8016854 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80165dc:	4b17      	ldr	r3, [pc, #92]	; (801663c <tcp_process+0x7d0>)
 80165de:	781b      	ldrb	r3, [r3, #0]
 80165e0:	f003 0310 	and.w	r3, r3, #16
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d01f      	beq.n	8016628 <tcp_process+0x7bc>
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80165ec:	4b14      	ldr	r3, [pc, #80]	; (8016640 <tcp_process+0x7d4>)
 80165ee:	681b      	ldr	r3, [r3, #0]
 80165f0:	429a      	cmp	r2, r3
 80165f2:	d119      	bne.n	8016628 <tcp_process+0x7bc>
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d115      	bne.n	8016628 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80165fc:	4b11      	ldr	r3, [pc, #68]	; (8016644 <tcp_process+0x7d8>)
 80165fe:	781b      	ldrb	r3, [r3, #0]
 8016600:	f043 0310 	orr.w	r3, r3, #16
 8016604:	b2da      	uxtb	r2, r3
 8016606:	4b0f      	ldr	r3, [pc, #60]	; (8016644 <tcp_process+0x7d8>)
 8016608:	701a      	strb	r2, [r3, #0]
      }
      break;
 801660a:	e00d      	b.n	8016628 <tcp_process+0x7bc>
    default:
      break;
 801660c:	bf00      	nop
 801660e:	e00c      	b.n	801662a <tcp_process+0x7be>
      break;
 8016610:	bf00      	nop
 8016612:	e00a      	b.n	801662a <tcp_process+0x7be>
      break;
 8016614:	bf00      	nop
 8016616:	e008      	b.n	801662a <tcp_process+0x7be>
      break;
 8016618:	bf00      	nop
 801661a:	e006      	b.n	801662a <tcp_process+0x7be>
      break;
 801661c:	bf00      	nop
 801661e:	e004      	b.n	801662a <tcp_process+0x7be>
      break;
 8016620:	bf00      	nop
 8016622:	e002      	b.n	801662a <tcp_process+0x7be>
      break;
 8016624:	bf00      	nop
 8016626:	e000      	b.n	801662a <tcp_process+0x7be>
      break;
 8016628:	bf00      	nop
  }
  return ERR_OK;
 801662a:	2300      	movs	r3, #0
}
 801662c:	4618      	mov	r0, r3
 801662e:	3724      	adds	r7, #36	; 0x24
 8016630:	46bd      	mov	sp, r7
 8016632:	bd90      	pop	{r4, r7, pc}
 8016634:	2001d564 	.word	0x2001d564
 8016638:	2001d578 	.word	0x2001d578
 801663c:	20002248 	.word	0x20002248
 8016640:	20002240 	.word	0x20002240
 8016644:	20002249 	.word	0x20002249
 8016648:	2001d568 	.word	0x2001d568

0801664c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801664c:	b590      	push	{r4, r7, lr}
 801664e:	b085      	sub	sp, #20
 8016650:	af00      	add	r7, sp, #0
 8016652:	6078      	str	r0, [r7, #4]
 8016654:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	2b00      	cmp	r3, #0
 801665a:	d106      	bne.n	801666a <tcp_oos_insert_segment+0x1e>
 801665c:	4b3b      	ldr	r3, [pc, #236]	; (801674c <tcp_oos_insert_segment+0x100>)
 801665e:	f240 421f 	movw	r2, #1055	; 0x41f
 8016662:	493b      	ldr	r1, [pc, #236]	; (8016750 <tcp_oos_insert_segment+0x104>)
 8016664:	483b      	ldr	r0, [pc, #236]	; (8016754 <tcp_oos_insert_segment+0x108>)
 8016666:	f006 fa31 	bl	801cacc <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801666a:	687b      	ldr	r3, [r7, #4]
 801666c:	68db      	ldr	r3, [r3, #12]
 801666e:	899b      	ldrh	r3, [r3, #12]
 8016670:	b29b      	uxth	r3, r3
 8016672:	4618      	mov	r0, r3
 8016674:	f7fb faa7 	bl	8011bc6 <lwip_htons>
 8016678:	4603      	mov	r3, r0
 801667a:	b2db      	uxtb	r3, r3
 801667c:	f003 0301 	and.w	r3, r3, #1
 8016680:	2b00      	cmp	r3, #0
 8016682:	d028      	beq.n	80166d6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016684:	6838      	ldr	r0, [r7, #0]
 8016686:	f7fe f9b3 	bl	80149f0 <tcp_segs_free>
    next = NULL;
 801668a:	2300      	movs	r3, #0
 801668c:	603b      	str	r3, [r7, #0]
 801668e:	e056      	b.n	801673e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016690:	683b      	ldr	r3, [r7, #0]
 8016692:	68db      	ldr	r3, [r3, #12]
 8016694:	899b      	ldrh	r3, [r3, #12]
 8016696:	b29b      	uxth	r3, r3
 8016698:	4618      	mov	r0, r3
 801669a:	f7fb fa94 	bl	8011bc6 <lwip_htons>
 801669e:	4603      	mov	r3, r0
 80166a0:	b2db      	uxtb	r3, r3
 80166a2:	f003 0301 	and.w	r3, r3, #1
 80166a6:	2b00      	cmp	r3, #0
 80166a8:	d00d      	beq.n	80166c6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	68db      	ldr	r3, [r3, #12]
 80166ae:	899b      	ldrh	r3, [r3, #12]
 80166b0:	b29c      	uxth	r4, r3
 80166b2:	2001      	movs	r0, #1
 80166b4:	f7fb fa87 	bl	8011bc6 <lwip_htons>
 80166b8:	4603      	mov	r3, r0
 80166ba:	461a      	mov	r2, r3
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	68db      	ldr	r3, [r3, #12]
 80166c0:	4322      	orrs	r2, r4
 80166c2:	b292      	uxth	r2, r2
 80166c4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80166c6:	683b      	ldr	r3, [r7, #0]
 80166c8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80166ca:	683b      	ldr	r3, [r7, #0]
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80166d0:	68f8      	ldr	r0, [r7, #12]
 80166d2:	f7fe f9a2 	bl	8014a1a <tcp_seg_free>
    while (next &&
 80166d6:	683b      	ldr	r3, [r7, #0]
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d00e      	beq.n	80166fa <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80166dc:	687b      	ldr	r3, [r7, #4]
 80166de:	891b      	ldrh	r3, [r3, #8]
 80166e0:	461a      	mov	r2, r3
 80166e2:	4b1d      	ldr	r3, [pc, #116]	; (8016758 <tcp_oos_insert_segment+0x10c>)
 80166e4:	681b      	ldr	r3, [r3, #0]
 80166e6:	441a      	add	r2, r3
 80166e8:	683b      	ldr	r3, [r7, #0]
 80166ea:	68db      	ldr	r3, [r3, #12]
 80166ec:	685b      	ldr	r3, [r3, #4]
 80166ee:	6839      	ldr	r1, [r7, #0]
 80166f0:	8909      	ldrh	r1, [r1, #8]
 80166f2:	440b      	add	r3, r1
 80166f4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	daca      	bge.n	8016690 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d01e      	beq.n	801673e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	891b      	ldrh	r3, [r3, #8]
 8016704:	461a      	mov	r2, r3
 8016706:	4b14      	ldr	r3, [pc, #80]	; (8016758 <tcp_oos_insert_segment+0x10c>)
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	441a      	add	r2, r3
 801670c:	683b      	ldr	r3, [r7, #0]
 801670e:	68db      	ldr	r3, [r3, #12]
 8016710:	685b      	ldr	r3, [r3, #4]
 8016712:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016714:	2b00      	cmp	r3, #0
 8016716:	dd12      	ble.n	801673e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016718:	683b      	ldr	r3, [r7, #0]
 801671a:	68db      	ldr	r3, [r3, #12]
 801671c:	685b      	ldr	r3, [r3, #4]
 801671e:	b29a      	uxth	r2, r3
 8016720:	4b0d      	ldr	r3, [pc, #52]	; (8016758 <tcp_oos_insert_segment+0x10c>)
 8016722:	681b      	ldr	r3, [r3, #0]
 8016724:	b29b      	uxth	r3, r3
 8016726:	1ad3      	subs	r3, r2, r3
 8016728:	b29a      	uxth	r2, r3
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	685a      	ldr	r2, [r3, #4]
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	891b      	ldrh	r3, [r3, #8]
 8016736:	4619      	mov	r1, r3
 8016738:	4610      	mov	r0, r2
 801673a:	f7fc fb81 	bl	8012e40 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	683a      	ldr	r2, [r7, #0]
 8016742:	601a      	str	r2, [r3, #0]
}
 8016744:	bf00      	nop
 8016746:	3714      	adds	r7, #20
 8016748:	46bd      	mov	sp, r7
 801674a:	bd90      	pop	{r4, r7, pc}
 801674c:	0801f530 	.word	0x0801f530
 8016750:	0801f7f0 	.word	0x0801f7f0
 8016754:	0801f57c 	.word	0x0801f57c
 8016758:	2000223c 	.word	0x2000223c

0801675c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801675c:	b5b0      	push	{r4, r5, r7, lr}
 801675e:	b086      	sub	sp, #24
 8016760:	af00      	add	r7, sp, #0
 8016762:	60f8      	str	r0, [r7, #12]
 8016764:	60b9      	str	r1, [r7, #8]
 8016766:	607a      	str	r2, [r7, #4]
 8016768:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801676a:	e03e      	b.n	80167ea <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801676c:	68bb      	ldr	r3, [r7, #8]
 801676e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016770:	68bb      	ldr	r3, [r7, #8]
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016776:	697b      	ldr	r3, [r7, #20]
 8016778:	685b      	ldr	r3, [r3, #4]
 801677a:	4618      	mov	r0, r3
 801677c:	f7fc fd6e 	bl	801325c <pbuf_clen>
 8016780:	4603      	mov	r3, r0
 8016782:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8016784:	68fb      	ldr	r3, [r7, #12]
 8016786:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801678a:	8a7a      	ldrh	r2, [r7, #18]
 801678c:	429a      	cmp	r2, r3
 801678e:	d906      	bls.n	801679e <tcp_free_acked_segments+0x42>
 8016790:	4b2a      	ldr	r3, [pc, #168]	; (801683c <tcp_free_acked_segments+0xe0>)
 8016792:	f240 4257 	movw	r2, #1111	; 0x457
 8016796:	492a      	ldr	r1, [pc, #168]	; (8016840 <tcp_free_acked_segments+0xe4>)
 8016798:	482a      	ldr	r0, [pc, #168]	; (8016844 <tcp_free_acked_segments+0xe8>)
 801679a:	f006 f997 	bl	801cacc <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801679e:	68fb      	ldr	r3, [r7, #12]
 80167a0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80167a4:	8a7b      	ldrh	r3, [r7, #18]
 80167a6:	1ad3      	subs	r3, r2, r3
 80167a8:	b29a      	uxth	r2, r3
 80167aa:	68fb      	ldr	r3, [r7, #12]
 80167ac:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80167b0:	697b      	ldr	r3, [r7, #20]
 80167b2:	891a      	ldrh	r2, [r3, #8]
 80167b4:	4b24      	ldr	r3, [pc, #144]	; (8016848 <tcp_free_acked_segments+0xec>)
 80167b6:	881b      	ldrh	r3, [r3, #0]
 80167b8:	4413      	add	r3, r2
 80167ba:	b29a      	uxth	r2, r3
 80167bc:	4b22      	ldr	r3, [pc, #136]	; (8016848 <tcp_free_acked_segments+0xec>)
 80167be:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80167c0:	6978      	ldr	r0, [r7, #20]
 80167c2:	f7fe f92a 	bl	8014a1a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d00c      	beq.n	80167ea <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80167d0:	68bb      	ldr	r3, [r7, #8]
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d109      	bne.n	80167ea <tcp_free_acked_segments+0x8e>
 80167d6:	683b      	ldr	r3, [r7, #0]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d106      	bne.n	80167ea <tcp_free_acked_segments+0x8e>
 80167dc:	4b17      	ldr	r3, [pc, #92]	; (801683c <tcp_free_acked_segments+0xe0>)
 80167de:	f240 4261 	movw	r2, #1121	; 0x461
 80167e2:	491a      	ldr	r1, [pc, #104]	; (801684c <tcp_free_acked_segments+0xf0>)
 80167e4:	4817      	ldr	r0, [pc, #92]	; (8016844 <tcp_free_acked_segments+0xe8>)
 80167e6:	f006 f971 	bl	801cacc <iprintf>
  while (seg_list != NULL &&
 80167ea:	68bb      	ldr	r3, [r7, #8]
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d020      	beq.n	8016832 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80167f0:	68bb      	ldr	r3, [r7, #8]
 80167f2:	68db      	ldr	r3, [r3, #12]
 80167f4:	685b      	ldr	r3, [r3, #4]
 80167f6:	4618      	mov	r0, r3
 80167f8:	f7fb f9fa 	bl	8011bf0 <lwip_htonl>
 80167fc:	4604      	mov	r4, r0
 80167fe:	68bb      	ldr	r3, [r7, #8]
 8016800:	891b      	ldrh	r3, [r3, #8]
 8016802:	461d      	mov	r5, r3
 8016804:	68bb      	ldr	r3, [r7, #8]
 8016806:	68db      	ldr	r3, [r3, #12]
 8016808:	899b      	ldrh	r3, [r3, #12]
 801680a:	b29b      	uxth	r3, r3
 801680c:	4618      	mov	r0, r3
 801680e:	f7fb f9da 	bl	8011bc6 <lwip_htons>
 8016812:	4603      	mov	r3, r0
 8016814:	b2db      	uxtb	r3, r3
 8016816:	f003 0303 	and.w	r3, r3, #3
 801681a:	2b00      	cmp	r3, #0
 801681c:	d001      	beq.n	8016822 <tcp_free_acked_segments+0xc6>
 801681e:	2301      	movs	r3, #1
 8016820:	e000      	b.n	8016824 <tcp_free_acked_segments+0xc8>
 8016822:	2300      	movs	r3, #0
 8016824:	442b      	add	r3, r5
 8016826:	18e2      	adds	r2, r4, r3
 8016828:	4b09      	ldr	r3, [pc, #36]	; (8016850 <tcp_free_acked_segments+0xf4>)
 801682a:	681b      	ldr	r3, [r3, #0]
 801682c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801682e:	2b00      	cmp	r3, #0
 8016830:	dd9c      	ble.n	801676c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8016832:	68bb      	ldr	r3, [r7, #8]
}
 8016834:	4618      	mov	r0, r3
 8016836:	3718      	adds	r7, #24
 8016838:	46bd      	mov	sp, r7
 801683a:	bdb0      	pop	{r4, r5, r7, pc}
 801683c:	0801f530 	.word	0x0801f530
 8016840:	0801f818 	.word	0x0801f818
 8016844:	0801f57c 	.word	0x0801f57c
 8016848:	20002244 	.word	0x20002244
 801684c:	0801f840 	.word	0x0801f840
 8016850:	20002240 	.word	0x20002240

08016854 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016854:	b5b0      	push	{r4, r5, r7, lr}
 8016856:	b094      	sub	sp, #80	; 0x50
 8016858:	af00      	add	r7, sp, #0
 801685a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801685c:	2300      	movs	r3, #0
 801685e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	2b00      	cmp	r3, #0
 8016864:	d106      	bne.n	8016874 <tcp_receive+0x20>
 8016866:	4ba6      	ldr	r3, [pc, #664]	; (8016b00 <tcp_receive+0x2ac>)
 8016868:	f240 427b 	movw	r2, #1147	; 0x47b
 801686c:	49a5      	ldr	r1, [pc, #660]	; (8016b04 <tcp_receive+0x2b0>)
 801686e:	48a6      	ldr	r0, [pc, #664]	; (8016b08 <tcp_receive+0x2b4>)
 8016870:	f006 f92c 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	7d1b      	ldrb	r3, [r3, #20]
 8016878:	2b03      	cmp	r3, #3
 801687a:	d806      	bhi.n	801688a <tcp_receive+0x36>
 801687c:	4ba0      	ldr	r3, [pc, #640]	; (8016b00 <tcp_receive+0x2ac>)
 801687e:	f240 427c 	movw	r2, #1148	; 0x47c
 8016882:	49a2      	ldr	r1, [pc, #648]	; (8016b0c <tcp_receive+0x2b8>)
 8016884:	48a0      	ldr	r0, [pc, #640]	; (8016b08 <tcp_receive+0x2b4>)
 8016886:	f006 f921 	bl	801cacc <iprintf>

  if (flags & TCP_ACK) {
 801688a:	4ba1      	ldr	r3, [pc, #644]	; (8016b10 <tcp_receive+0x2bc>)
 801688c:	781b      	ldrb	r3, [r3, #0]
 801688e:	f003 0310 	and.w	r3, r3, #16
 8016892:	2b00      	cmp	r3, #0
 8016894:	f000 8263 	beq.w	8016d5e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801689e:	461a      	mov	r2, r3
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80168a4:	4413      	add	r3, r2
 80168a6:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80168ac:	4b99      	ldr	r3, [pc, #612]	; (8016b14 <tcp_receive+0x2c0>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	1ad3      	subs	r3, r2, r3
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	db1b      	blt.n	80168ee <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80168ba:	4b96      	ldr	r3, [pc, #600]	; (8016b14 <tcp_receive+0x2c0>)
 80168bc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80168be:	429a      	cmp	r2, r3
 80168c0:	d106      	bne.n	80168d0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80168c6:	4b94      	ldr	r3, [pc, #592]	; (8016b18 <tcp_receive+0x2c4>)
 80168c8:	681b      	ldr	r3, [r3, #0]
 80168ca:	1ad3      	subs	r3, r2, r3
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	db0e      	blt.n	80168ee <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80168d4:	4b90      	ldr	r3, [pc, #576]	; (8016b18 <tcp_receive+0x2c4>)
 80168d6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80168d8:	429a      	cmp	r2, r3
 80168da:	d125      	bne.n	8016928 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80168dc:	4b8f      	ldr	r3, [pc, #572]	; (8016b1c <tcp_receive+0x2c8>)
 80168de:	681b      	ldr	r3, [r3, #0]
 80168e0:	89db      	ldrh	r3, [r3, #14]
 80168e2:	b29a      	uxth	r2, r3
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80168ea:	429a      	cmp	r2, r3
 80168ec:	d91c      	bls.n	8016928 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80168ee:	4b8b      	ldr	r3, [pc, #556]	; (8016b1c <tcp_receive+0x2c8>)
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	89db      	ldrh	r3, [r3, #14]
 80168f4:	b29a      	uxth	r2, r3
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016908:	429a      	cmp	r2, r3
 801690a:	d205      	bcs.n	8016918 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8016918:	4b7e      	ldr	r3, [pc, #504]	; (8016b14 <tcp_receive+0x2c0>)
 801691a:	681a      	ldr	r2, [r3, #0]
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8016920:	4b7d      	ldr	r3, [pc, #500]	; (8016b18 <tcp_receive+0x2c4>)
 8016922:	681a      	ldr	r2, [r3, #0]
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016928:	4b7b      	ldr	r3, [pc, #492]	; (8016b18 <tcp_receive+0x2c4>)
 801692a:	681a      	ldr	r2, [r3, #0]
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016930:	1ad3      	subs	r3, r2, r3
 8016932:	2b00      	cmp	r3, #0
 8016934:	dc58      	bgt.n	80169e8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016936:	4b7a      	ldr	r3, [pc, #488]	; (8016b20 <tcp_receive+0x2cc>)
 8016938:	881b      	ldrh	r3, [r3, #0]
 801693a:	2b00      	cmp	r3, #0
 801693c:	d14b      	bne.n	80169d6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016942:	687a      	ldr	r2, [r7, #4]
 8016944:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8016948:	4413      	add	r3, r2
 801694a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801694c:	429a      	cmp	r2, r3
 801694e:	d142      	bne.n	80169d6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016956:	2b00      	cmp	r3, #0
 8016958:	db3d      	blt.n	80169d6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801695a:	687b      	ldr	r3, [r7, #4]
 801695c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801695e:	4b6e      	ldr	r3, [pc, #440]	; (8016b18 <tcp_receive+0x2c4>)
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	429a      	cmp	r2, r3
 8016964:	d137      	bne.n	80169d6 <tcp_receive+0x182>
              found_dupack = 1;
 8016966:	2301      	movs	r3, #1
 8016968:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016970:	2bff      	cmp	r3, #255	; 0xff
 8016972:	d007      	beq.n	8016984 <tcp_receive+0x130>
                ++pcb->dupacks;
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801697a:	3301      	adds	r3, #1
 801697c:	b2da      	uxtb	r2, r3
 801697e:	687b      	ldr	r3, [r7, #4]
 8016980:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801698a:	2b03      	cmp	r3, #3
 801698c:	d91b      	bls.n	80169c6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801698e:	687b      	ldr	r3, [r7, #4]
 8016990:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016998:	4413      	add	r3, r2
 801699a:	b29a      	uxth	r2, r3
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80169a2:	429a      	cmp	r2, r3
 80169a4:	d30a      	bcc.n	80169bc <tcp_receive+0x168>
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80169b0:	4413      	add	r3, r2
 80169b2:	b29a      	uxth	r2, r3
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80169ba:	e004      	b.n	80169c6 <tcp_receive+0x172>
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80169c2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80169cc:	2b02      	cmp	r3, #2
 80169ce:	d902      	bls.n	80169d6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f002 fb45 	bl	8019060 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80169d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80169d8:	2b00      	cmp	r3, #0
 80169da:	f040 8160 	bne.w	8016c9e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	2200      	movs	r2, #0
 80169e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80169e6:	e15a      	b.n	8016c9e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80169e8:	4b4b      	ldr	r3, [pc, #300]	; (8016b18 <tcp_receive+0x2c4>)
 80169ea:	681a      	ldr	r2, [r3, #0]
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80169f0:	1ad3      	subs	r3, r2, r3
 80169f2:	3b01      	subs	r3, #1
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	f2c0 814d 	blt.w	8016c94 <tcp_receive+0x440>
 80169fa:	4b47      	ldr	r3, [pc, #284]	; (8016b18 <tcp_receive+0x2c4>)
 80169fc:	681a      	ldr	r2, [r3, #0]
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016a02:	1ad3      	subs	r3, r2, r3
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	f300 8145 	bgt.w	8016c94 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	8b5b      	ldrh	r3, [r3, #26]
 8016a0e:	f003 0304 	and.w	r3, r3, #4
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d010      	beq.n	8016a38 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	8b5b      	ldrh	r3, [r3, #26]
 8016a1a:	f023 0304 	bic.w	r3, r3, #4
 8016a1e:	b29a      	uxth	r2, r3
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8016a30:	687b      	ldr	r3, [r7, #4]
 8016a32:	2200      	movs	r2, #0
 8016a34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016a46:	10db      	asrs	r3, r3, #3
 8016a48:	b21b      	sxth	r3, r3
 8016a4a:	b29a      	uxth	r2, r3
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016a52:	b29b      	uxth	r3, r3
 8016a54:	4413      	add	r3, r2
 8016a56:	b29b      	uxth	r3, r3
 8016a58:	b21a      	sxth	r2, r3
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8016a60:	4b2d      	ldr	r3, [pc, #180]	; (8016b18 <tcp_receive+0x2c4>)
 8016a62:	681b      	ldr	r3, [r3, #0]
 8016a64:	b29a      	uxth	r2, r3
 8016a66:	687b      	ldr	r3, [r7, #4]
 8016a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016a6a:	b29b      	uxth	r3, r3
 8016a6c:	1ad3      	subs	r3, r2, r3
 8016a6e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	2200      	movs	r2, #0
 8016a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8016a78:	4b27      	ldr	r3, [pc, #156]	; (8016b18 <tcp_receive+0x2c4>)
 8016a7a:	681a      	ldr	r2, [r3, #0]
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	7d1b      	ldrb	r3, [r3, #20]
 8016a84:	2b03      	cmp	r3, #3
 8016a86:	f240 8096 	bls.w	8016bb6 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016a96:	429a      	cmp	r2, r3
 8016a98:	d244      	bcs.n	8016b24 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	8b5b      	ldrh	r3, [r3, #26]
 8016a9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d001      	beq.n	8016aaa <tcp_receive+0x256>
 8016aa6:	2301      	movs	r3, #1
 8016aa8:	e000      	b.n	8016aac <tcp_receive+0x258>
 8016aaa:	2302      	movs	r3, #2
 8016aac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8016ab0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8016ab4:	b29a      	uxth	r2, r3
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016aba:	fb12 f303 	smulbb	r3, r2, r3
 8016abe:	b29b      	uxth	r3, r3
 8016ac0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016ac2:	4293      	cmp	r3, r2
 8016ac4:	bf28      	it	cs
 8016ac6:	4613      	movcs	r3, r2
 8016ac8:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016ad0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016ad2:	4413      	add	r3, r2
 8016ad4:	b29a      	uxth	r2, r3
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016adc:	429a      	cmp	r2, r3
 8016ade:	d309      	bcc.n	8016af4 <tcp_receive+0x2a0>
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016ae6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016ae8:	4413      	add	r3, r2
 8016aea:	b29a      	uxth	r2, r3
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016af2:	e060      	b.n	8016bb6 <tcp_receive+0x362>
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016afa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016afe:	e05a      	b.n	8016bb6 <tcp_receive+0x362>
 8016b00:	0801f530 	.word	0x0801f530
 8016b04:	0801f860 	.word	0x0801f860
 8016b08:	0801f57c 	.word	0x0801f57c
 8016b0c:	0801f87c 	.word	0x0801f87c
 8016b10:	20002248 	.word	0x20002248
 8016b14:	2000223c 	.word	0x2000223c
 8016b18:	20002240 	.word	0x20002240
 8016b1c:	2000222c 	.word	0x2000222c
 8016b20:	20002246 	.word	0x20002246
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016b2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016b2c:	4413      	add	r3, r2
 8016b2e:	b29a      	uxth	r2, r3
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016b36:	429a      	cmp	r2, r3
 8016b38:	d309      	bcc.n	8016b4e <tcp_receive+0x2fa>
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016b40:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016b42:	4413      	add	r3, r2
 8016b44:	b29a      	uxth	r2, r3
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8016b4c:	e004      	b.n	8016b58 <tcp_receive+0x304>
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016b54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016b64:	429a      	cmp	r2, r3
 8016b66:	d326      	bcc.n	8016bb6 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016b74:	1ad3      	subs	r3, r2, r3
 8016b76:	b29a      	uxth	r2, r3
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016b88:	4413      	add	r3, r2
 8016b8a:	b29a      	uxth	r2, r3
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016b92:	429a      	cmp	r2, r3
 8016b94:	d30a      	bcc.n	8016bac <tcp_receive+0x358>
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ba0:	4413      	add	r3, r2
 8016ba2:	b29a      	uxth	r2, r3
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016baa:	e004      	b.n	8016bb6 <tcp_receive+0x362>
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016bb2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016bbe:	4a98      	ldr	r2, [pc, #608]	; (8016e20 <tcp_receive+0x5cc>)
 8016bc0:	6878      	ldr	r0, [r7, #4]
 8016bc2:	f7ff fdcb 	bl	801675c <tcp_free_acked_segments>
 8016bc6:	4602      	mov	r2, r0
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016bd4:	4a93      	ldr	r2, [pc, #588]	; (8016e24 <tcp_receive+0x5d0>)
 8016bd6:	6878      	ldr	r0, [r7, #4]
 8016bd8:	f7ff fdc0 	bl	801675c <tcp_free_acked_segments>
 8016bdc:	4602      	mov	r2, r0
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d104      	bne.n	8016bf4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016bf0:	861a      	strh	r2, [r3, #48]	; 0x30
 8016bf2:	e002      	b.n	8016bfa <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	2200      	movs	r2, #0
 8016bf8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	2200      	movs	r2, #0
 8016bfe:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8016c00:	687b      	ldr	r3, [r7, #4]
 8016c02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d103      	bne.n	8016c10 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016c16:	4b84      	ldr	r3, [pc, #528]	; (8016e28 <tcp_receive+0x5d4>)
 8016c18:	881b      	ldrh	r3, [r3, #0]
 8016c1a:	4413      	add	r3, r2
 8016c1c:	b29a      	uxth	r2, r3
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	8b5b      	ldrh	r3, [r3, #26]
 8016c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d035      	beq.n	8016c9c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d118      	bne.n	8016c6a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d00c      	beq.n	8016c5a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c48:	68db      	ldr	r3, [r3, #12]
 8016c4a:	685b      	ldr	r3, [r3, #4]
 8016c4c:	4618      	mov	r0, r3
 8016c4e:	f7fa ffcf 	bl	8011bf0 <lwip_htonl>
 8016c52:	4603      	mov	r3, r0
 8016c54:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	dc20      	bgt.n	8016c9c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	8b5b      	ldrh	r3, [r3, #26]
 8016c5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016c62:	b29a      	uxth	r2, r3
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016c68:	e018      	b.n	8016c9c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016c72:	68db      	ldr	r3, [r3, #12]
 8016c74:	685b      	ldr	r3, [r3, #4]
 8016c76:	4618      	mov	r0, r3
 8016c78:	f7fa ffba 	bl	8011bf0 <lwip_htonl>
 8016c7c:	4603      	mov	r3, r0
 8016c7e:	1ae3      	subs	r3, r4, r3
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	dc0b      	bgt.n	8016c9c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	8b5b      	ldrh	r3, [r3, #26]
 8016c88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016c8c:	b29a      	uxth	r2, r3
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016c92:	e003      	b.n	8016c9c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8016c94:	6878      	ldr	r0, [r7, #4]
 8016c96:	f002 fbd1 	bl	801943c <tcp_send_empty_ack>
 8016c9a:	e000      	b.n	8016c9e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016c9c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d05b      	beq.n	8016d5e <tcp_receive+0x50a>
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016caa:	4b60      	ldr	r3, [pc, #384]	; (8016e2c <tcp_receive+0x5d8>)
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	1ad3      	subs	r3, r2, r3
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	da54      	bge.n	8016d5e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8016cb4:	4b5e      	ldr	r3, [pc, #376]	; (8016e30 <tcp_receive+0x5dc>)
 8016cb6:	681b      	ldr	r3, [r3, #0]
 8016cb8:	b29a      	uxth	r2, r3
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016cbe:	b29b      	uxth	r3, r3
 8016cc0:	1ad3      	subs	r3, r2, r3
 8016cc2:	b29b      	uxth	r3, r3
 8016cc4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8016cc8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016cd2:	10db      	asrs	r3, r3, #3
 8016cd4:	b21b      	sxth	r3, r3
 8016cd6:	b29b      	uxth	r3, r3
 8016cd8:	1ad3      	subs	r3, r2, r3
 8016cda:	b29b      	uxth	r3, r3
 8016cdc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8016ce0:	687b      	ldr	r3, [r7, #4]
 8016ce2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016ce6:	b29a      	uxth	r2, r3
 8016ce8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016cec:	4413      	add	r3, r2
 8016cee:	b29b      	uxth	r3, r3
 8016cf0:	b21a      	sxth	r2, r3
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8016cf6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	da05      	bge.n	8016d0a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8016cfe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016d02:	425b      	negs	r3, r3
 8016d04:	b29b      	uxth	r3, r3
 8016d06:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8016d0a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016d14:	109b      	asrs	r3, r3, #2
 8016d16:	b21b      	sxth	r3, r3
 8016d18:	b29b      	uxth	r3, r3
 8016d1a:	1ad3      	subs	r3, r2, r3
 8016d1c:	b29b      	uxth	r3, r3
 8016d1e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016d28:	b29a      	uxth	r2, r3
 8016d2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016d2e:	4413      	add	r3, r2
 8016d30:	b29b      	uxth	r3, r3
 8016d32:	b21a      	sxth	r2, r3
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016d3e:	10db      	asrs	r3, r3, #3
 8016d40:	b21b      	sxth	r3, r3
 8016d42:	b29a      	uxth	r2, r3
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016d4a:	b29b      	uxth	r3, r3
 8016d4c:	4413      	add	r3, r2
 8016d4e:	b29b      	uxth	r3, r3
 8016d50:	b21a      	sxth	r2, r3
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	2200      	movs	r2, #0
 8016d5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8016d5e:	4b35      	ldr	r3, [pc, #212]	; (8016e34 <tcp_receive+0x5e0>)
 8016d60:	881b      	ldrh	r3, [r3, #0]
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	f000 84e1 	beq.w	801772a <tcp_receive+0xed6>
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	7d1b      	ldrb	r3, [r3, #20]
 8016d6c:	2b06      	cmp	r3, #6
 8016d6e:	f200 84dc 	bhi.w	801772a <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016d76:	4b30      	ldr	r3, [pc, #192]	; (8016e38 <tcp_receive+0x5e4>)
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	1ad3      	subs	r3, r2, r3
 8016d7c:	3b01      	subs	r3, #1
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	f2c0 808e 	blt.w	8016ea0 <tcp_receive+0x64c>
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016d88:	4b2a      	ldr	r3, [pc, #168]	; (8016e34 <tcp_receive+0x5e0>)
 8016d8a:	881b      	ldrh	r3, [r3, #0]
 8016d8c:	4619      	mov	r1, r3
 8016d8e:	4b2a      	ldr	r3, [pc, #168]	; (8016e38 <tcp_receive+0x5e4>)
 8016d90:	681b      	ldr	r3, [r3, #0]
 8016d92:	440b      	add	r3, r1
 8016d94:	1ad3      	subs	r3, r2, r3
 8016d96:	3301      	adds	r3, #1
 8016d98:	2b00      	cmp	r3, #0
 8016d9a:	f300 8081 	bgt.w	8016ea0 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8016d9e:	4b27      	ldr	r3, [pc, #156]	; (8016e3c <tcp_receive+0x5e8>)
 8016da0:	685b      	ldr	r3, [r3, #4]
 8016da2:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016da8:	4b23      	ldr	r3, [pc, #140]	; (8016e38 <tcp_receive+0x5e4>)
 8016daa:	681b      	ldr	r3, [r3, #0]
 8016dac:	1ad3      	subs	r3, r2, r3
 8016dae:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8016db0:	4b22      	ldr	r3, [pc, #136]	; (8016e3c <tcp_receive+0x5e8>)
 8016db2:	685b      	ldr	r3, [r3, #4]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d106      	bne.n	8016dc6 <tcp_receive+0x572>
 8016db8:	4b21      	ldr	r3, [pc, #132]	; (8016e40 <tcp_receive+0x5ec>)
 8016dba:	f240 5294 	movw	r2, #1428	; 0x594
 8016dbe:	4921      	ldr	r1, [pc, #132]	; (8016e44 <tcp_receive+0x5f0>)
 8016dc0:	4821      	ldr	r0, [pc, #132]	; (8016e48 <tcp_receive+0x5f4>)
 8016dc2:	f005 fe83 	bl	801cacc <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8016dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016dc8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8016dcc:	4293      	cmp	r3, r2
 8016dce:	d906      	bls.n	8016dde <tcp_receive+0x58a>
 8016dd0:	4b1b      	ldr	r3, [pc, #108]	; (8016e40 <tcp_receive+0x5ec>)
 8016dd2:	f240 5295 	movw	r2, #1429	; 0x595
 8016dd6:	491d      	ldr	r1, [pc, #116]	; (8016e4c <tcp_receive+0x5f8>)
 8016dd8:	481b      	ldr	r0, [pc, #108]	; (8016e48 <tcp_receive+0x5f4>)
 8016dda:	f005 fe77 	bl	801cacc <iprintf>
      off = (u16_t)off32;
 8016dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016de0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8016de4:	4b15      	ldr	r3, [pc, #84]	; (8016e3c <tcp_receive+0x5e8>)
 8016de6:	685b      	ldr	r3, [r3, #4]
 8016de8:	891b      	ldrh	r3, [r3, #8]
 8016dea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016dee:	429a      	cmp	r2, r3
 8016df0:	d906      	bls.n	8016e00 <tcp_receive+0x5ac>
 8016df2:	4b13      	ldr	r3, [pc, #76]	; (8016e40 <tcp_receive+0x5ec>)
 8016df4:	f240 5297 	movw	r2, #1431	; 0x597
 8016df8:	4915      	ldr	r1, [pc, #84]	; (8016e50 <tcp_receive+0x5fc>)
 8016dfa:	4813      	ldr	r0, [pc, #76]	; (8016e48 <tcp_receive+0x5f4>)
 8016dfc:	f005 fe66 	bl	801cacc <iprintf>
      inseg.len -= off;
 8016e00:	4b0e      	ldr	r3, [pc, #56]	; (8016e3c <tcp_receive+0x5e8>)
 8016e02:	891a      	ldrh	r2, [r3, #8]
 8016e04:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016e08:	1ad3      	subs	r3, r2, r3
 8016e0a:	b29a      	uxth	r2, r3
 8016e0c:	4b0b      	ldr	r3, [pc, #44]	; (8016e3c <tcp_receive+0x5e8>)
 8016e0e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8016e10:	4b0a      	ldr	r3, [pc, #40]	; (8016e3c <tcp_receive+0x5e8>)
 8016e12:	685b      	ldr	r3, [r3, #4]
 8016e14:	891a      	ldrh	r2, [r3, #8]
 8016e16:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016e1a:	1ad3      	subs	r3, r2, r3
 8016e1c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8016e1e:	e029      	b.n	8016e74 <tcp_receive+0x620>
 8016e20:	0801f898 	.word	0x0801f898
 8016e24:	0801f8a0 	.word	0x0801f8a0
 8016e28:	20002244 	.word	0x20002244
 8016e2c:	20002240 	.word	0x20002240
 8016e30:	2001d56c 	.word	0x2001d56c
 8016e34:	20002246 	.word	0x20002246
 8016e38:	2000223c 	.word	0x2000223c
 8016e3c:	2000221c 	.word	0x2000221c
 8016e40:	0801f530 	.word	0x0801f530
 8016e44:	0801f8a8 	.word	0x0801f8a8
 8016e48:	0801f57c 	.word	0x0801f57c
 8016e4c:	0801f8b8 	.word	0x0801f8b8
 8016e50:	0801f8c8 	.word	0x0801f8c8
        off -= p->len;
 8016e54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016e56:	895b      	ldrh	r3, [r3, #10]
 8016e58:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016e5c:	1ad3      	subs	r3, r2, r3
 8016e5e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8016e62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016e64:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016e66:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8016e68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016e6a:	2200      	movs	r2, #0
 8016e6c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8016e6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016e70:	681b      	ldr	r3, [r3, #0]
 8016e72:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8016e74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016e76:	895b      	ldrh	r3, [r3, #10]
 8016e78:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016e7c:	429a      	cmp	r2, r3
 8016e7e:	d8e9      	bhi.n	8016e54 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8016e80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016e84:	4619      	mov	r1, r3
 8016e86:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8016e88:	f7fc f8da 	bl	8013040 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e90:	4a91      	ldr	r2, [pc, #580]	; (80170d8 <tcp_receive+0x884>)
 8016e92:	6013      	str	r3, [r2, #0]
 8016e94:	4b91      	ldr	r3, [pc, #580]	; (80170dc <tcp_receive+0x888>)
 8016e96:	68db      	ldr	r3, [r3, #12]
 8016e98:	4a8f      	ldr	r2, [pc, #572]	; (80170d8 <tcp_receive+0x884>)
 8016e9a:	6812      	ldr	r2, [r2, #0]
 8016e9c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016e9e:	e00d      	b.n	8016ebc <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8016ea0:	4b8d      	ldr	r3, [pc, #564]	; (80170d8 <tcp_receive+0x884>)
 8016ea2:	681a      	ldr	r2, [r3, #0]
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ea8:	1ad3      	subs	r3, r2, r3
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	da06      	bge.n	8016ebc <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	8b5b      	ldrh	r3, [r3, #26]
 8016eb2:	f043 0302 	orr.w	r3, r3, #2
 8016eb6:	b29a      	uxth	r2, r3
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016ebc:	4b86      	ldr	r3, [pc, #536]	; (80170d8 <tcp_receive+0x884>)
 8016ebe:	681a      	ldr	r2, [r3, #0]
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ec4:	1ad3      	subs	r3, r2, r3
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	f2c0 842a 	blt.w	8017720 <tcp_receive+0xecc>
 8016ecc:	4b82      	ldr	r3, [pc, #520]	; (80170d8 <tcp_receive+0x884>)
 8016ece:	681a      	ldr	r2, [r3, #0]
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ed4:	6879      	ldr	r1, [r7, #4]
 8016ed6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016ed8:	440b      	add	r3, r1
 8016eda:	1ad3      	subs	r3, r2, r3
 8016edc:	3301      	adds	r3, #1
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	f300 841e 	bgt.w	8017720 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016ee8:	4b7b      	ldr	r3, [pc, #492]	; (80170d8 <tcp_receive+0x884>)
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	429a      	cmp	r2, r3
 8016eee:	f040 829a 	bne.w	8017426 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8016ef2:	4b7a      	ldr	r3, [pc, #488]	; (80170dc <tcp_receive+0x888>)
 8016ef4:	891c      	ldrh	r4, [r3, #8]
 8016ef6:	4b79      	ldr	r3, [pc, #484]	; (80170dc <tcp_receive+0x888>)
 8016ef8:	68db      	ldr	r3, [r3, #12]
 8016efa:	899b      	ldrh	r3, [r3, #12]
 8016efc:	b29b      	uxth	r3, r3
 8016efe:	4618      	mov	r0, r3
 8016f00:	f7fa fe61 	bl	8011bc6 <lwip_htons>
 8016f04:	4603      	mov	r3, r0
 8016f06:	b2db      	uxtb	r3, r3
 8016f08:	f003 0303 	and.w	r3, r3, #3
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d001      	beq.n	8016f14 <tcp_receive+0x6c0>
 8016f10:	2301      	movs	r3, #1
 8016f12:	e000      	b.n	8016f16 <tcp_receive+0x6c2>
 8016f14:	2300      	movs	r3, #0
 8016f16:	4423      	add	r3, r4
 8016f18:	b29a      	uxth	r2, r3
 8016f1a:	4b71      	ldr	r3, [pc, #452]	; (80170e0 <tcp_receive+0x88c>)
 8016f1c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016f22:	4b6f      	ldr	r3, [pc, #444]	; (80170e0 <tcp_receive+0x88c>)
 8016f24:	881b      	ldrh	r3, [r3, #0]
 8016f26:	429a      	cmp	r2, r3
 8016f28:	d275      	bcs.n	8017016 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016f2a:	4b6c      	ldr	r3, [pc, #432]	; (80170dc <tcp_receive+0x888>)
 8016f2c:	68db      	ldr	r3, [r3, #12]
 8016f2e:	899b      	ldrh	r3, [r3, #12]
 8016f30:	b29b      	uxth	r3, r3
 8016f32:	4618      	mov	r0, r3
 8016f34:	f7fa fe47 	bl	8011bc6 <lwip_htons>
 8016f38:	4603      	mov	r3, r0
 8016f3a:	b2db      	uxtb	r3, r3
 8016f3c:	f003 0301 	and.w	r3, r3, #1
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d01f      	beq.n	8016f84 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8016f44:	4b65      	ldr	r3, [pc, #404]	; (80170dc <tcp_receive+0x888>)
 8016f46:	68db      	ldr	r3, [r3, #12]
 8016f48:	899b      	ldrh	r3, [r3, #12]
 8016f4a:	b29b      	uxth	r3, r3
 8016f4c:	b21b      	sxth	r3, r3
 8016f4e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016f52:	b21c      	sxth	r4, r3
 8016f54:	4b61      	ldr	r3, [pc, #388]	; (80170dc <tcp_receive+0x888>)
 8016f56:	68db      	ldr	r3, [r3, #12]
 8016f58:	899b      	ldrh	r3, [r3, #12]
 8016f5a:	b29b      	uxth	r3, r3
 8016f5c:	4618      	mov	r0, r3
 8016f5e:	f7fa fe32 	bl	8011bc6 <lwip_htons>
 8016f62:	4603      	mov	r3, r0
 8016f64:	b2db      	uxtb	r3, r3
 8016f66:	b29b      	uxth	r3, r3
 8016f68:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8016f6c:	b29b      	uxth	r3, r3
 8016f6e:	4618      	mov	r0, r3
 8016f70:	f7fa fe29 	bl	8011bc6 <lwip_htons>
 8016f74:	4603      	mov	r3, r0
 8016f76:	b21b      	sxth	r3, r3
 8016f78:	4323      	orrs	r3, r4
 8016f7a:	b21a      	sxth	r2, r3
 8016f7c:	4b57      	ldr	r3, [pc, #348]	; (80170dc <tcp_receive+0x888>)
 8016f7e:	68db      	ldr	r3, [r3, #12]
 8016f80:	b292      	uxth	r2, r2
 8016f82:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016f88:	4b54      	ldr	r3, [pc, #336]	; (80170dc <tcp_receive+0x888>)
 8016f8a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8016f8c:	4b53      	ldr	r3, [pc, #332]	; (80170dc <tcp_receive+0x888>)
 8016f8e:	68db      	ldr	r3, [r3, #12]
 8016f90:	899b      	ldrh	r3, [r3, #12]
 8016f92:	b29b      	uxth	r3, r3
 8016f94:	4618      	mov	r0, r3
 8016f96:	f7fa fe16 	bl	8011bc6 <lwip_htons>
 8016f9a:	4603      	mov	r3, r0
 8016f9c:	b2db      	uxtb	r3, r3
 8016f9e:	f003 0302 	and.w	r3, r3, #2
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d005      	beq.n	8016fb2 <tcp_receive+0x75e>
            inseg.len -= 1;
 8016fa6:	4b4d      	ldr	r3, [pc, #308]	; (80170dc <tcp_receive+0x888>)
 8016fa8:	891b      	ldrh	r3, [r3, #8]
 8016faa:	3b01      	subs	r3, #1
 8016fac:	b29a      	uxth	r2, r3
 8016fae:	4b4b      	ldr	r3, [pc, #300]	; (80170dc <tcp_receive+0x888>)
 8016fb0:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8016fb2:	4b4a      	ldr	r3, [pc, #296]	; (80170dc <tcp_receive+0x888>)
 8016fb4:	685b      	ldr	r3, [r3, #4]
 8016fb6:	4a49      	ldr	r2, [pc, #292]	; (80170dc <tcp_receive+0x888>)
 8016fb8:	8912      	ldrh	r2, [r2, #8]
 8016fba:	4611      	mov	r1, r2
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	f7fb ff3f 	bl	8012e40 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8016fc2:	4b46      	ldr	r3, [pc, #280]	; (80170dc <tcp_receive+0x888>)
 8016fc4:	891c      	ldrh	r4, [r3, #8]
 8016fc6:	4b45      	ldr	r3, [pc, #276]	; (80170dc <tcp_receive+0x888>)
 8016fc8:	68db      	ldr	r3, [r3, #12]
 8016fca:	899b      	ldrh	r3, [r3, #12]
 8016fcc:	b29b      	uxth	r3, r3
 8016fce:	4618      	mov	r0, r3
 8016fd0:	f7fa fdf9 	bl	8011bc6 <lwip_htons>
 8016fd4:	4603      	mov	r3, r0
 8016fd6:	b2db      	uxtb	r3, r3
 8016fd8:	f003 0303 	and.w	r3, r3, #3
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	d001      	beq.n	8016fe4 <tcp_receive+0x790>
 8016fe0:	2301      	movs	r3, #1
 8016fe2:	e000      	b.n	8016fe6 <tcp_receive+0x792>
 8016fe4:	2300      	movs	r3, #0
 8016fe6:	4423      	add	r3, r4
 8016fe8:	b29a      	uxth	r2, r3
 8016fea:	4b3d      	ldr	r3, [pc, #244]	; (80170e0 <tcp_receive+0x88c>)
 8016fec:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8016fee:	4b3c      	ldr	r3, [pc, #240]	; (80170e0 <tcp_receive+0x88c>)
 8016ff0:	881b      	ldrh	r3, [r3, #0]
 8016ff2:	461a      	mov	r2, r3
 8016ff4:	4b38      	ldr	r3, [pc, #224]	; (80170d8 <tcp_receive+0x884>)
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	441a      	add	r2, r3
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ffe:	6879      	ldr	r1, [r7, #4]
 8017000:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017002:	440b      	add	r3, r1
 8017004:	429a      	cmp	r2, r3
 8017006:	d006      	beq.n	8017016 <tcp_receive+0x7c2>
 8017008:	4b36      	ldr	r3, [pc, #216]	; (80170e4 <tcp_receive+0x890>)
 801700a:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801700e:	4936      	ldr	r1, [pc, #216]	; (80170e8 <tcp_receive+0x894>)
 8017010:	4836      	ldr	r0, [pc, #216]	; (80170ec <tcp_receive+0x898>)
 8017012:	f005 fd5b 	bl	801cacc <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801701a:	2b00      	cmp	r3, #0
 801701c:	f000 80e7 	beq.w	80171ee <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017020:	4b2e      	ldr	r3, [pc, #184]	; (80170dc <tcp_receive+0x888>)
 8017022:	68db      	ldr	r3, [r3, #12]
 8017024:	899b      	ldrh	r3, [r3, #12]
 8017026:	b29b      	uxth	r3, r3
 8017028:	4618      	mov	r0, r3
 801702a:	f7fa fdcc 	bl	8011bc6 <lwip_htons>
 801702e:	4603      	mov	r3, r0
 8017030:	b2db      	uxtb	r3, r3
 8017032:	f003 0301 	and.w	r3, r3, #1
 8017036:	2b00      	cmp	r3, #0
 8017038:	d010      	beq.n	801705c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801703a:	e00a      	b.n	8017052 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017040:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017046:	681a      	ldr	r2, [r3, #0]
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801704c:	68f8      	ldr	r0, [r7, #12]
 801704e:	f7fd fce4 	bl	8014a1a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017056:	2b00      	cmp	r3, #0
 8017058:	d1f0      	bne.n	801703c <tcp_receive+0x7e8>
 801705a:	e0c8      	b.n	80171ee <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801705c:	687b      	ldr	r3, [r7, #4]
 801705e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017060:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8017062:	e052      	b.n	801710a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017066:	68db      	ldr	r3, [r3, #12]
 8017068:	899b      	ldrh	r3, [r3, #12]
 801706a:	b29b      	uxth	r3, r3
 801706c:	4618      	mov	r0, r3
 801706e:	f7fa fdaa 	bl	8011bc6 <lwip_htons>
 8017072:	4603      	mov	r3, r0
 8017074:	b2db      	uxtb	r3, r3
 8017076:	f003 0301 	and.w	r3, r3, #1
 801707a:	2b00      	cmp	r3, #0
 801707c:	d03d      	beq.n	80170fa <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801707e:	4b17      	ldr	r3, [pc, #92]	; (80170dc <tcp_receive+0x888>)
 8017080:	68db      	ldr	r3, [r3, #12]
 8017082:	899b      	ldrh	r3, [r3, #12]
 8017084:	b29b      	uxth	r3, r3
 8017086:	4618      	mov	r0, r3
 8017088:	f7fa fd9d 	bl	8011bc6 <lwip_htons>
 801708c:	4603      	mov	r3, r0
 801708e:	b2db      	uxtb	r3, r3
 8017090:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017094:	2b00      	cmp	r3, #0
 8017096:	d130      	bne.n	80170fa <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017098:	4b10      	ldr	r3, [pc, #64]	; (80170dc <tcp_receive+0x888>)
 801709a:	68db      	ldr	r3, [r3, #12]
 801709c:	899b      	ldrh	r3, [r3, #12]
 801709e:	b29c      	uxth	r4, r3
 80170a0:	2001      	movs	r0, #1
 80170a2:	f7fa fd90 	bl	8011bc6 <lwip_htons>
 80170a6:	4603      	mov	r3, r0
 80170a8:	461a      	mov	r2, r3
 80170aa:	4b0c      	ldr	r3, [pc, #48]	; (80170dc <tcp_receive+0x888>)
 80170ac:	68db      	ldr	r3, [r3, #12]
 80170ae:	4322      	orrs	r2, r4
 80170b0:	b292      	uxth	r2, r2
 80170b2:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80170b4:	4b09      	ldr	r3, [pc, #36]	; (80170dc <tcp_receive+0x888>)
 80170b6:	891c      	ldrh	r4, [r3, #8]
 80170b8:	4b08      	ldr	r3, [pc, #32]	; (80170dc <tcp_receive+0x888>)
 80170ba:	68db      	ldr	r3, [r3, #12]
 80170bc:	899b      	ldrh	r3, [r3, #12]
 80170be:	b29b      	uxth	r3, r3
 80170c0:	4618      	mov	r0, r3
 80170c2:	f7fa fd80 	bl	8011bc6 <lwip_htons>
 80170c6:	4603      	mov	r3, r0
 80170c8:	b2db      	uxtb	r3, r3
 80170ca:	f003 0303 	and.w	r3, r3, #3
 80170ce:	2b00      	cmp	r3, #0
 80170d0:	d00e      	beq.n	80170f0 <tcp_receive+0x89c>
 80170d2:	2301      	movs	r3, #1
 80170d4:	e00d      	b.n	80170f2 <tcp_receive+0x89e>
 80170d6:	bf00      	nop
 80170d8:	2000223c 	.word	0x2000223c
 80170dc:	2000221c 	.word	0x2000221c
 80170e0:	20002246 	.word	0x20002246
 80170e4:	0801f530 	.word	0x0801f530
 80170e8:	0801f8d8 	.word	0x0801f8d8
 80170ec:	0801f57c 	.word	0x0801f57c
 80170f0:	2300      	movs	r3, #0
 80170f2:	4423      	add	r3, r4
 80170f4:	b29a      	uxth	r2, r3
 80170f6:	4b98      	ldr	r3, [pc, #608]	; (8017358 <tcp_receive+0xb04>)
 80170f8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80170fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80170fc:	613b      	str	r3, [r7, #16]
              next = next->next;
 80170fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017100:	681b      	ldr	r3, [r3, #0]
 8017102:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8017104:	6938      	ldr	r0, [r7, #16]
 8017106:	f7fd fc88 	bl	8014a1a <tcp_seg_free>
            while (next &&
 801710a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801710c:	2b00      	cmp	r3, #0
 801710e:	d00e      	beq.n	801712e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017110:	4b91      	ldr	r3, [pc, #580]	; (8017358 <tcp_receive+0xb04>)
 8017112:	881b      	ldrh	r3, [r3, #0]
 8017114:	461a      	mov	r2, r3
 8017116:	4b91      	ldr	r3, [pc, #580]	; (801735c <tcp_receive+0xb08>)
 8017118:	681b      	ldr	r3, [r3, #0]
 801711a:	441a      	add	r2, r3
 801711c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801711e:	68db      	ldr	r3, [r3, #12]
 8017120:	685b      	ldr	r3, [r3, #4]
 8017122:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017124:	8909      	ldrh	r1, [r1, #8]
 8017126:	440b      	add	r3, r1
 8017128:	1ad3      	subs	r3, r2, r3
            while (next &&
 801712a:	2b00      	cmp	r3, #0
 801712c:	da9a      	bge.n	8017064 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801712e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017130:	2b00      	cmp	r3, #0
 8017132:	d059      	beq.n	80171e8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017134:	4b88      	ldr	r3, [pc, #544]	; (8017358 <tcp_receive+0xb04>)
 8017136:	881b      	ldrh	r3, [r3, #0]
 8017138:	461a      	mov	r2, r3
 801713a:	4b88      	ldr	r3, [pc, #544]	; (801735c <tcp_receive+0xb08>)
 801713c:	681b      	ldr	r3, [r3, #0]
 801713e:	441a      	add	r2, r3
 8017140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017142:	68db      	ldr	r3, [r3, #12]
 8017144:	685b      	ldr	r3, [r3, #4]
 8017146:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017148:	2b00      	cmp	r3, #0
 801714a:	dd4d      	ble.n	80171e8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801714c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801714e:	68db      	ldr	r3, [r3, #12]
 8017150:	685b      	ldr	r3, [r3, #4]
 8017152:	b29a      	uxth	r2, r3
 8017154:	4b81      	ldr	r3, [pc, #516]	; (801735c <tcp_receive+0xb08>)
 8017156:	681b      	ldr	r3, [r3, #0]
 8017158:	b29b      	uxth	r3, r3
 801715a:	1ad3      	subs	r3, r2, r3
 801715c:	b29a      	uxth	r2, r3
 801715e:	4b80      	ldr	r3, [pc, #512]	; (8017360 <tcp_receive+0xb0c>)
 8017160:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017162:	4b7f      	ldr	r3, [pc, #508]	; (8017360 <tcp_receive+0xb0c>)
 8017164:	68db      	ldr	r3, [r3, #12]
 8017166:	899b      	ldrh	r3, [r3, #12]
 8017168:	b29b      	uxth	r3, r3
 801716a:	4618      	mov	r0, r3
 801716c:	f7fa fd2b 	bl	8011bc6 <lwip_htons>
 8017170:	4603      	mov	r3, r0
 8017172:	b2db      	uxtb	r3, r3
 8017174:	f003 0302 	and.w	r3, r3, #2
 8017178:	2b00      	cmp	r3, #0
 801717a:	d005      	beq.n	8017188 <tcp_receive+0x934>
                inseg.len -= 1;
 801717c:	4b78      	ldr	r3, [pc, #480]	; (8017360 <tcp_receive+0xb0c>)
 801717e:	891b      	ldrh	r3, [r3, #8]
 8017180:	3b01      	subs	r3, #1
 8017182:	b29a      	uxth	r2, r3
 8017184:	4b76      	ldr	r3, [pc, #472]	; (8017360 <tcp_receive+0xb0c>)
 8017186:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017188:	4b75      	ldr	r3, [pc, #468]	; (8017360 <tcp_receive+0xb0c>)
 801718a:	685b      	ldr	r3, [r3, #4]
 801718c:	4a74      	ldr	r2, [pc, #464]	; (8017360 <tcp_receive+0xb0c>)
 801718e:	8912      	ldrh	r2, [r2, #8]
 8017190:	4611      	mov	r1, r2
 8017192:	4618      	mov	r0, r3
 8017194:	f7fb fe54 	bl	8012e40 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8017198:	4b71      	ldr	r3, [pc, #452]	; (8017360 <tcp_receive+0xb0c>)
 801719a:	891c      	ldrh	r4, [r3, #8]
 801719c:	4b70      	ldr	r3, [pc, #448]	; (8017360 <tcp_receive+0xb0c>)
 801719e:	68db      	ldr	r3, [r3, #12]
 80171a0:	899b      	ldrh	r3, [r3, #12]
 80171a2:	b29b      	uxth	r3, r3
 80171a4:	4618      	mov	r0, r3
 80171a6:	f7fa fd0e 	bl	8011bc6 <lwip_htons>
 80171aa:	4603      	mov	r3, r0
 80171ac:	b2db      	uxtb	r3, r3
 80171ae:	f003 0303 	and.w	r3, r3, #3
 80171b2:	2b00      	cmp	r3, #0
 80171b4:	d001      	beq.n	80171ba <tcp_receive+0x966>
 80171b6:	2301      	movs	r3, #1
 80171b8:	e000      	b.n	80171bc <tcp_receive+0x968>
 80171ba:	2300      	movs	r3, #0
 80171bc:	4423      	add	r3, r4
 80171be:	b29a      	uxth	r2, r3
 80171c0:	4b65      	ldr	r3, [pc, #404]	; (8017358 <tcp_receive+0xb04>)
 80171c2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80171c4:	4b64      	ldr	r3, [pc, #400]	; (8017358 <tcp_receive+0xb04>)
 80171c6:	881b      	ldrh	r3, [r3, #0]
 80171c8:	461a      	mov	r2, r3
 80171ca:	4b64      	ldr	r3, [pc, #400]	; (801735c <tcp_receive+0xb08>)
 80171cc:	681b      	ldr	r3, [r3, #0]
 80171ce:	441a      	add	r2, r3
 80171d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80171d2:	68db      	ldr	r3, [r3, #12]
 80171d4:	685b      	ldr	r3, [r3, #4]
 80171d6:	429a      	cmp	r2, r3
 80171d8:	d006      	beq.n	80171e8 <tcp_receive+0x994>
 80171da:	4b62      	ldr	r3, [pc, #392]	; (8017364 <tcp_receive+0xb10>)
 80171dc:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80171e0:	4961      	ldr	r1, [pc, #388]	; (8017368 <tcp_receive+0xb14>)
 80171e2:	4862      	ldr	r0, [pc, #392]	; (801736c <tcp_receive+0xb18>)
 80171e4:	f005 fc72 	bl	801cacc <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80171ec:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80171ee:	4b5a      	ldr	r3, [pc, #360]	; (8017358 <tcp_receive+0xb04>)
 80171f0:	881b      	ldrh	r3, [r3, #0]
 80171f2:	461a      	mov	r2, r3
 80171f4:	4b59      	ldr	r3, [pc, #356]	; (801735c <tcp_receive+0xb08>)
 80171f6:	681b      	ldr	r3, [r3, #0]
 80171f8:	441a      	add	r2, r3
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017202:	4b55      	ldr	r3, [pc, #340]	; (8017358 <tcp_receive+0xb04>)
 8017204:	881b      	ldrh	r3, [r3, #0]
 8017206:	429a      	cmp	r2, r3
 8017208:	d206      	bcs.n	8017218 <tcp_receive+0x9c4>
 801720a:	4b56      	ldr	r3, [pc, #344]	; (8017364 <tcp_receive+0xb10>)
 801720c:	f240 6207 	movw	r2, #1543	; 0x607
 8017210:	4957      	ldr	r1, [pc, #348]	; (8017370 <tcp_receive+0xb1c>)
 8017212:	4856      	ldr	r0, [pc, #344]	; (801736c <tcp_receive+0xb18>)
 8017214:	f005 fc5a 	bl	801cacc <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801721c:	4b4e      	ldr	r3, [pc, #312]	; (8017358 <tcp_receive+0xb04>)
 801721e:	881b      	ldrh	r3, [r3, #0]
 8017220:	1ad3      	subs	r3, r2, r3
 8017222:	b29a      	uxth	r2, r3
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017228:	6878      	ldr	r0, [r7, #4]
 801722a:	f7fc fdb5 	bl	8013d98 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801722e:	4b4c      	ldr	r3, [pc, #304]	; (8017360 <tcp_receive+0xb0c>)
 8017230:	685b      	ldr	r3, [r3, #4]
 8017232:	891b      	ldrh	r3, [r3, #8]
 8017234:	2b00      	cmp	r3, #0
 8017236:	d006      	beq.n	8017246 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017238:	4b49      	ldr	r3, [pc, #292]	; (8017360 <tcp_receive+0xb0c>)
 801723a:	685b      	ldr	r3, [r3, #4]
 801723c:	4a4d      	ldr	r2, [pc, #308]	; (8017374 <tcp_receive+0xb20>)
 801723e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017240:	4b47      	ldr	r3, [pc, #284]	; (8017360 <tcp_receive+0xb0c>)
 8017242:	2200      	movs	r2, #0
 8017244:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017246:	4b46      	ldr	r3, [pc, #280]	; (8017360 <tcp_receive+0xb0c>)
 8017248:	68db      	ldr	r3, [r3, #12]
 801724a:	899b      	ldrh	r3, [r3, #12]
 801724c:	b29b      	uxth	r3, r3
 801724e:	4618      	mov	r0, r3
 8017250:	f7fa fcb9 	bl	8011bc6 <lwip_htons>
 8017254:	4603      	mov	r3, r0
 8017256:	b2db      	uxtb	r3, r3
 8017258:	f003 0301 	and.w	r3, r3, #1
 801725c:	2b00      	cmp	r3, #0
 801725e:	f000 80b8 	beq.w	80173d2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8017262:	4b45      	ldr	r3, [pc, #276]	; (8017378 <tcp_receive+0xb24>)
 8017264:	781b      	ldrb	r3, [r3, #0]
 8017266:	f043 0320 	orr.w	r3, r3, #32
 801726a:	b2da      	uxtb	r2, r3
 801726c:	4b42      	ldr	r3, [pc, #264]	; (8017378 <tcp_receive+0xb24>)
 801726e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017270:	e0af      	b.n	80173d2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8017272:	687b      	ldr	r3, [r7, #4]
 8017274:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017276:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801727c:	68db      	ldr	r3, [r3, #12]
 801727e:	685b      	ldr	r3, [r3, #4]
 8017280:	4a36      	ldr	r2, [pc, #216]	; (801735c <tcp_receive+0xb08>)
 8017282:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8017284:	68bb      	ldr	r3, [r7, #8]
 8017286:	891b      	ldrh	r3, [r3, #8]
 8017288:	461c      	mov	r4, r3
 801728a:	68bb      	ldr	r3, [r7, #8]
 801728c:	68db      	ldr	r3, [r3, #12]
 801728e:	899b      	ldrh	r3, [r3, #12]
 8017290:	b29b      	uxth	r3, r3
 8017292:	4618      	mov	r0, r3
 8017294:	f7fa fc97 	bl	8011bc6 <lwip_htons>
 8017298:	4603      	mov	r3, r0
 801729a:	b2db      	uxtb	r3, r3
 801729c:	f003 0303 	and.w	r3, r3, #3
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d001      	beq.n	80172a8 <tcp_receive+0xa54>
 80172a4:	2301      	movs	r3, #1
 80172a6:	e000      	b.n	80172aa <tcp_receive+0xa56>
 80172a8:	2300      	movs	r3, #0
 80172aa:	191a      	adds	r2, r3, r4
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172b0:	441a      	add	r2, r3
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80172ba:	461c      	mov	r4, r3
 80172bc:	68bb      	ldr	r3, [r7, #8]
 80172be:	891b      	ldrh	r3, [r3, #8]
 80172c0:	461d      	mov	r5, r3
 80172c2:	68bb      	ldr	r3, [r7, #8]
 80172c4:	68db      	ldr	r3, [r3, #12]
 80172c6:	899b      	ldrh	r3, [r3, #12]
 80172c8:	b29b      	uxth	r3, r3
 80172ca:	4618      	mov	r0, r3
 80172cc:	f7fa fc7b 	bl	8011bc6 <lwip_htons>
 80172d0:	4603      	mov	r3, r0
 80172d2:	b2db      	uxtb	r3, r3
 80172d4:	f003 0303 	and.w	r3, r3, #3
 80172d8:	2b00      	cmp	r3, #0
 80172da:	d001      	beq.n	80172e0 <tcp_receive+0xa8c>
 80172dc:	2301      	movs	r3, #1
 80172de:	e000      	b.n	80172e2 <tcp_receive+0xa8e>
 80172e0:	2300      	movs	r3, #0
 80172e2:	442b      	add	r3, r5
 80172e4:	429c      	cmp	r4, r3
 80172e6:	d206      	bcs.n	80172f6 <tcp_receive+0xaa2>
 80172e8:	4b1e      	ldr	r3, [pc, #120]	; (8017364 <tcp_receive+0xb10>)
 80172ea:	f240 622b 	movw	r2, #1579	; 0x62b
 80172ee:	4923      	ldr	r1, [pc, #140]	; (801737c <tcp_receive+0xb28>)
 80172f0:	481e      	ldr	r0, [pc, #120]	; (801736c <tcp_receive+0xb18>)
 80172f2:	f005 fbeb 	bl	801cacc <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80172f6:	68bb      	ldr	r3, [r7, #8]
 80172f8:	891b      	ldrh	r3, [r3, #8]
 80172fa:	461c      	mov	r4, r3
 80172fc:	68bb      	ldr	r3, [r7, #8]
 80172fe:	68db      	ldr	r3, [r3, #12]
 8017300:	899b      	ldrh	r3, [r3, #12]
 8017302:	b29b      	uxth	r3, r3
 8017304:	4618      	mov	r0, r3
 8017306:	f7fa fc5e 	bl	8011bc6 <lwip_htons>
 801730a:	4603      	mov	r3, r0
 801730c:	b2db      	uxtb	r3, r3
 801730e:	f003 0303 	and.w	r3, r3, #3
 8017312:	2b00      	cmp	r3, #0
 8017314:	d001      	beq.n	801731a <tcp_receive+0xac6>
 8017316:	2301      	movs	r3, #1
 8017318:	e000      	b.n	801731c <tcp_receive+0xac8>
 801731a:	2300      	movs	r3, #0
 801731c:	1919      	adds	r1, r3, r4
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017322:	b28b      	uxth	r3, r1
 8017324:	1ad3      	subs	r3, r2, r3
 8017326:	b29a      	uxth	r2, r3
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801732c:	6878      	ldr	r0, [r7, #4]
 801732e:	f7fc fd33 	bl	8013d98 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8017332:	68bb      	ldr	r3, [r7, #8]
 8017334:	685b      	ldr	r3, [r3, #4]
 8017336:	891b      	ldrh	r3, [r3, #8]
 8017338:	2b00      	cmp	r3, #0
 801733a:	d028      	beq.n	801738e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801733c:	4b0d      	ldr	r3, [pc, #52]	; (8017374 <tcp_receive+0xb20>)
 801733e:	681b      	ldr	r3, [r3, #0]
 8017340:	2b00      	cmp	r3, #0
 8017342:	d01d      	beq.n	8017380 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8017344:	4b0b      	ldr	r3, [pc, #44]	; (8017374 <tcp_receive+0xb20>)
 8017346:	681a      	ldr	r2, [r3, #0]
 8017348:	68bb      	ldr	r3, [r7, #8]
 801734a:	685b      	ldr	r3, [r3, #4]
 801734c:	4619      	mov	r1, r3
 801734e:	4610      	mov	r0, r2
 8017350:	f7fb ffbe 	bl	80132d0 <pbuf_cat>
 8017354:	e018      	b.n	8017388 <tcp_receive+0xb34>
 8017356:	bf00      	nop
 8017358:	20002246 	.word	0x20002246
 801735c:	2000223c 	.word	0x2000223c
 8017360:	2000221c 	.word	0x2000221c
 8017364:	0801f530 	.word	0x0801f530
 8017368:	0801f910 	.word	0x0801f910
 801736c:	0801f57c 	.word	0x0801f57c
 8017370:	0801f94c 	.word	0x0801f94c
 8017374:	2000224c 	.word	0x2000224c
 8017378:	20002249 	.word	0x20002249
 801737c:	0801f96c 	.word	0x0801f96c
            } else {
              recv_data = cseg->p;
 8017380:	68bb      	ldr	r3, [r7, #8]
 8017382:	685b      	ldr	r3, [r3, #4]
 8017384:	4a70      	ldr	r2, [pc, #448]	; (8017548 <tcp_receive+0xcf4>)
 8017386:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017388:	68bb      	ldr	r3, [r7, #8]
 801738a:	2200      	movs	r2, #0
 801738c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801738e:	68bb      	ldr	r3, [r7, #8]
 8017390:	68db      	ldr	r3, [r3, #12]
 8017392:	899b      	ldrh	r3, [r3, #12]
 8017394:	b29b      	uxth	r3, r3
 8017396:	4618      	mov	r0, r3
 8017398:	f7fa fc15 	bl	8011bc6 <lwip_htons>
 801739c:	4603      	mov	r3, r0
 801739e:	b2db      	uxtb	r3, r3
 80173a0:	f003 0301 	and.w	r3, r3, #1
 80173a4:	2b00      	cmp	r3, #0
 80173a6:	d00d      	beq.n	80173c4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80173a8:	4b68      	ldr	r3, [pc, #416]	; (801754c <tcp_receive+0xcf8>)
 80173aa:	781b      	ldrb	r3, [r3, #0]
 80173ac:	f043 0320 	orr.w	r3, r3, #32
 80173b0:	b2da      	uxtb	r2, r3
 80173b2:	4b66      	ldr	r3, [pc, #408]	; (801754c <tcp_receive+0xcf8>)
 80173b4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	7d1b      	ldrb	r3, [r3, #20]
 80173ba:	2b04      	cmp	r3, #4
 80173bc:	d102      	bne.n	80173c4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	2207      	movs	r2, #7
 80173c2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80173c4:	68bb      	ldr	r3, [r7, #8]
 80173c6:	681a      	ldr	r2, [r3, #0]
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80173cc:	68b8      	ldr	r0, [r7, #8]
 80173ce:	f7fd fb24 	bl	8014a1a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	d008      	beq.n	80173ec <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80173de:	68db      	ldr	r3, [r3, #12]
 80173e0:	685a      	ldr	r2, [r3, #4]
 80173e2:	687b      	ldr	r3, [r7, #4]
 80173e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80173e6:	429a      	cmp	r2, r3
 80173e8:	f43f af43 	beq.w	8017272 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80173ec:	687b      	ldr	r3, [r7, #4]
 80173ee:	8b5b      	ldrh	r3, [r3, #26]
 80173f0:	f003 0301 	and.w	r3, r3, #1
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d00e      	beq.n	8017416 <tcp_receive+0xbc2>
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	8b5b      	ldrh	r3, [r3, #26]
 80173fc:	f023 0301 	bic.w	r3, r3, #1
 8017400:	b29a      	uxth	r2, r3
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	835a      	strh	r2, [r3, #26]
 8017406:	687b      	ldr	r3, [r7, #4]
 8017408:	8b5b      	ldrh	r3, [r3, #26]
 801740a:	f043 0302 	orr.w	r3, r3, #2
 801740e:	b29a      	uxth	r2, r3
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017414:	e188      	b.n	8017728 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	8b5b      	ldrh	r3, [r3, #26]
 801741a:	f043 0301 	orr.w	r3, r3, #1
 801741e:	b29a      	uxth	r2, r3
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017424:	e180      	b.n	8017728 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801742a:	2b00      	cmp	r3, #0
 801742c:	d106      	bne.n	801743c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801742e:	4848      	ldr	r0, [pc, #288]	; (8017550 <tcp_receive+0xcfc>)
 8017430:	f7fd fb0c 	bl	8014a4c <tcp_seg_copy>
 8017434:	4602      	mov	r2, r0
 8017436:	687b      	ldr	r3, [r7, #4]
 8017438:	675a      	str	r2, [r3, #116]	; 0x74
 801743a:	e16d      	b.n	8017718 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801743c:	2300      	movs	r3, #0
 801743e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017440:	687b      	ldr	r3, [r7, #4]
 8017442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017444:	63bb      	str	r3, [r7, #56]	; 0x38
 8017446:	e157      	b.n	80176f8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8017448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801744a:	68db      	ldr	r3, [r3, #12]
 801744c:	685a      	ldr	r2, [r3, #4]
 801744e:	4b41      	ldr	r3, [pc, #260]	; (8017554 <tcp_receive+0xd00>)
 8017450:	681b      	ldr	r3, [r3, #0]
 8017452:	429a      	cmp	r2, r3
 8017454:	d11d      	bne.n	8017492 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8017456:	4b3e      	ldr	r3, [pc, #248]	; (8017550 <tcp_receive+0xcfc>)
 8017458:	891a      	ldrh	r2, [r3, #8]
 801745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801745c:	891b      	ldrh	r3, [r3, #8]
 801745e:	429a      	cmp	r2, r3
 8017460:	f240 814f 	bls.w	8017702 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017464:	483a      	ldr	r0, [pc, #232]	; (8017550 <tcp_receive+0xcfc>)
 8017466:	f7fd faf1 	bl	8014a4c <tcp_seg_copy>
 801746a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801746c:	697b      	ldr	r3, [r7, #20]
 801746e:	2b00      	cmp	r3, #0
 8017470:	f000 8149 	beq.w	8017706 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8017474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017476:	2b00      	cmp	r3, #0
 8017478:	d003      	beq.n	8017482 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801747a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801747c:	697a      	ldr	r2, [r7, #20]
 801747e:	601a      	str	r2, [r3, #0]
 8017480:	e002      	b.n	8017488 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	697a      	ldr	r2, [r7, #20]
 8017486:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017488:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801748a:	6978      	ldr	r0, [r7, #20]
 801748c:	f7ff f8de 	bl	801664c <tcp_oos_insert_segment>
                }
                break;
 8017490:	e139      	b.n	8017706 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8017492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017494:	2b00      	cmp	r3, #0
 8017496:	d117      	bne.n	80174c8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017498:	4b2e      	ldr	r3, [pc, #184]	; (8017554 <tcp_receive+0xd00>)
 801749a:	681a      	ldr	r2, [r3, #0]
 801749c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801749e:	68db      	ldr	r3, [r3, #12]
 80174a0:	685b      	ldr	r3, [r3, #4]
 80174a2:	1ad3      	subs	r3, r2, r3
 80174a4:	2b00      	cmp	r3, #0
 80174a6:	da57      	bge.n	8017558 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80174a8:	4829      	ldr	r0, [pc, #164]	; (8017550 <tcp_receive+0xcfc>)
 80174aa:	f7fd facf 	bl	8014a4c <tcp_seg_copy>
 80174ae:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80174b0:	69bb      	ldr	r3, [r7, #24]
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	f000 8129 	beq.w	801770a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	69ba      	ldr	r2, [r7, #24]
 80174bc:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80174be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80174c0:	69b8      	ldr	r0, [r7, #24]
 80174c2:	f7ff f8c3 	bl	801664c <tcp_oos_insert_segment>
                  }
                  break;
 80174c6:	e120      	b.n	801770a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80174c8:	4b22      	ldr	r3, [pc, #136]	; (8017554 <tcp_receive+0xd00>)
 80174ca:	681a      	ldr	r2, [r3, #0]
 80174cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174ce:	68db      	ldr	r3, [r3, #12]
 80174d0:	685b      	ldr	r3, [r3, #4]
 80174d2:	1ad3      	subs	r3, r2, r3
 80174d4:	3b01      	subs	r3, #1
 80174d6:	2b00      	cmp	r3, #0
 80174d8:	db3e      	blt.n	8017558 <tcp_receive+0xd04>
 80174da:	4b1e      	ldr	r3, [pc, #120]	; (8017554 <tcp_receive+0xd00>)
 80174dc:	681a      	ldr	r2, [r3, #0]
 80174de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80174e0:	68db      	ldr	r3, [r3, #12]
 80174e2:	685b      	ldr	r3, [r3, #4]
 80174e4:	1ad3      	subs	r3, r2, r3
 80174e6:	3301      	adds	r3, #1
 80174e8:	2b00      	cmp	r3, #0
 80174ea:	dc35      	bgt.n	8017558 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80174ec:	4818      	ldr	r0, [pc, #96]	; (8017550 <tcp_receive+0xcfc>)
 80174ee:	f7fd faad 	bl	8014a4c <tcp_seg_copy>
 80174f2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80174f4:	69fb      	ldr	r3, [r7, #28]
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	f000 8109 	beq.w	801770e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80174fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80174fe:	68db      	ldr	r3, [r3, #12]
 8017500:	685b      	ldr	r3, [r3, #4]
 8017502:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017504:	8912      	ldrh	r2, [r2, #8]
 8017506:	441a      	add	r2, r3
 8017508:	4b12      	ldr	r3, [pc, #72]	; (8017554 <tcp_receive+0xd00>)
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	1ad3      	subs	r3, r2, r3
 801750e:	2b00      	cmp	r3, #0
 8017510:	dd12      	ble.n	8017538 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017512:	4b10      	ldr	r3, [pc, #64]	; (8017554 <tcp_receive+0xd00>)
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	b29a      	uxth	r2, r3
 8017518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801751a:	68db      	ldr	r3, [r3, #12]
 801751c:	685b      	ldr	r3, [r3, #4]
 801751e:	b29b      	uxth	r3, r3
 8017520:	1ad3      	subs	r3, r2, r3
 8017522:	b29a      	uxth	r2, r3
 8017524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017526:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801752a:	685a      	ldr	r2, [r3, #4]
 801752c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801752e:	891b      	ldrh	r3, [r3, #8]
 8017530:	4619      	mov	r1, r3
 8017532:	4610      	mov	r0, r2
 8017534:	f7fb fc84 	bl	8012e40 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801753a:	69fa      	ldr	r2, [r7, #28]
 801753c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801753e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017540:	69f8      	ldr	r0, [r7, #28]
 8017542:	f7ff f883 	bl	801664c <tcp_oos_insert_segment>
                  }
                  break;
 8017546:	e0e2      	b.n	801770e <tcp_receive+0xeba>
 8017548:	2000224c 	.word	0x2000224c
 801754c:	20002249 	.word	0x20002249
 8017550:	2000221c 	.word	0x2000221c
 8017554:	2000223c 	.word	0x2000223c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801755a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801755c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801755e:	681b      	ldr	r3, [r3, #0]
 8017560:	2b00      	cmp	r3, #0
 8017562:	f040 80c6 	bne.w	80176f2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017566:	4b80      	ldr	r3, [pc, #512]	; (8017768 <tcp_receive+0xf14>)
 8017568:	681a      	ldr	r2, [r3, #0]
 801756a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801756c:	68db      	ldr	r3, [r3, #12]
 801756e:	685b      	ldr	r3, [r3, #4]
 8017570:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017572:	2b00      	cmp	r3, #0
 8017574:	f340 80bd 	ble.w	80176f2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801757a:	68db      	ldr	r3, [r3, #12]
 801757c:	899b      	ldrh	r3, [r3, #12]
 801757e:	b29b      	uxth	r3, r3
 8017580:	4618      	mov	r0, r3
 8017582:	f7fa fb20 	bl	8011bc6 <lwip_htons>
 8017586:	4603      	mov	r3, r0
 8017588:	b2db      	uxtb	r3, r3
 801758a:	f003 0301 	and.w	r3, r3, #1
 801758e:	2b00      	cmp	r3, #0
 8017590:	f040 80bf 	bne.w	8017712 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017594:	4875      	ldr	r0, [pc, #468]	; (801776c <tcp_receive+0xf18>)
 8017596:	f7fd fa59 	bl	8014a4c <tcp_seg_copy>
 801759a:	4602      	mov	r2, r0
 801759c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801759e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80175a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175a2:	681b      	ldr	r3, [r3, #0]
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	f000 80b6 	beq.w	8017716 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80175aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175ac:	68db      	ldr	r3, [r3, #12]
 80175ae:	685b      	ldr	r3, [r3, #4]
 80175b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80175b2:	8912      	ldrh	r2, [r2, #8]
 80175b4:	441a      	add	r2, r3
 80175b6:	4b6c      	ldr	r3, [pc, #432]	; (8017768 <tcp_receive+0xf14>)
 80175b8:	681b      	ldr	r3, [r3, #0]
 80175ba:	1ad3      	subs	r3, r2, r3
 80175bc:	2b00      	cmp	r3, #0
 80175be:	dd12      	ble.n	80175e6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80175c0:	4b69      	ldr	r3, [pc, #420]	; (8017768 <tcp_receive+0xf14>)
 80175c2:	681b      	ldr	r3, [r3, #0]
 80175c4:	b29a      	uxth	r2, r3
 80175c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175c8:	68db      	ldr	r3, [r3, #12]
 80175ca:	685b      	ldr	r3, [r3, #4]
 80175cc:	b29b      	uxth	r3, r3
 80175ce:	1ad3      	subs	r3, r2, r3
 80175d0:	b29a      	uxth	r2, r3
 80175d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175d4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80175d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175d8:	685a      	ldr	r2, [r3, #4]
 80175da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80175dc:	891b      	ldrh	r3, [r3, #8]
 80175de:	4619      	mov	r1, r3
 80175e0:	4610      	mov	r0, r2
 80175e2:	f7fb fc2d 	bl	8012e40 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80175e6:	4b62      	ldr	r3, [pc, #392]	; (8017770 <tcp_receive+0xf1c>)
 80175e8:	881b      	ldrh	r3, [r3, #0]
 80175ea:	461a      	mov	r2, r3
 80175ec:	4b5e      	ldr	r3, [pc, #376]	; (8017768 <tcp_receive+0xf14>)
 80175ee:	681b      	ldr	r3, [r3, #0]
 80175f0:	441a      	add	r2, r3
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175f6:	6879      	ldr	r1, [r7, #4]
 80175f8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80175fa:	440b      	add	r3, r1
 80175fc:	1ad3      	subs	r3, r2, r3
 80175fe:	2b00      	cmp	r3, #0
 8017600:	f340 8089 	ble.w	8017716 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017606:	681b      	ldr	r3, [r3, #0]
 8017608:	68db      	ldr	r3, [r3, #12]
 801760a:	899b      	ldrh	r3, [r3, #12]
 801760c:	b29b      	uxth	r3, r3
 801760e:	4618      	mov	r0, r3
 8017610:	f7fa fad9 	bl	8011bc6 <lwip_htons>
 8017614:	4603      	mov	r3, r0
 8017616:	b2db      	uxtb	r3, r3
 8017618:	f003 0301 	and.w	r3, r3, #1
 801761c:	2b00      	cmp	r3, #0
 801761e:	d022      	beq.n	8017666 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017622:	681b      	ldr	r3, [r3, #0]
 8017624:	68db      	ldr	r3, [r3, #12]
 8017626:	899b      	ldrh	r3, [r3, #12]
 8017628:	b29b      	uxth	r3, r3
 801762a:	b21b      	sxth	r3, r3
 801762c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017630:	b21c      	sxth	r4, r3
 8017632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	68db      	ldr	r3, [r3, #12]
 8017638:	899b      	ldrh	r3, [r3, #12]
 801763a:	b29b      	uxth	r3, r3
 801763c:	4618      	mov	r0, r3
 801763e:	f7fa fac2 	bl	8011bc6 <lwip_htons>
 8017642:	4603      	mov	r3, r0
 8017644:	b2db      	uxtb	r3, r3
 8017646:	b29b      	uxth	r3, r3
 8017648:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801764c:	b29b      	uxth	r3, r3
 801764e:	4618      	mov	r0, r3
 8017650:	f7fa fab9 	bl	8011bc6 <lwip_htons>
 8017654:	4603      	mov	r3, r0
 8017656:	b21b      	sxth	r3, r3
 8017658:	4323      	orrs	r3, r4
 801765a:	b21a      	sxth	r2, r3
 801765c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801765e:	681b      	ldr	r3, [r3, #0]
 8017660:	68db      	ldr	r3, [r3, #12]
 8017662:	b292      	uxth	r2, r2
 8017664:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801766a:	b29a      	uxth	r2, r3
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017670:	4413      	add	r3, r2
 8017672:	b299      	uxth	r1, r3
 8017674:	4b3c      	ldr	r3, [pc, #240]	; (8017768 <tcp_receive+0xf14>)
 8017676:	681b      	ldr	r3, [r3, #0]
 8017678:	b29a      	uxth	r2, r3
 801767a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801767c:	681b      	ldr	r3, [r3, #0]
 801767e:	1a8a      	subs	r2, r1, r2
 8017680:	b292      	uxth	r2, r2
 8017682:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017686:	681b      	ldr	r3, [r3, #0]
 8017688:	685a      	ldr	r2, [r3, #4]
 801768a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801768c:	681b      	ldr	r3, [r3, #0]
 801768e:	891b      	ldrh	r3, [r3, #8]
 8017690:	4619      	mov	r1, r3
 8017692:	4610      	mov	r0, r2
 8017694:	f7fb fbd4 	bl	8012e40 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801769a:	681b      	ldr	r3, [r3, #0]
 801769c:	891c      	ldrh	r4, [r3, #8]
 801769e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	68db      	ldr	r3, [r3, #12]
 80176a4:	899b      	ldrh	r3, [r3, #12]
 80176a6:	b29b      	uxth	r3, r3
 80176a8:	4618      	mov	r0, r3
 80176aa:	f7fa fa8c 	bl	8011bc6 <lwip_htons>
 80176ae:	4603      	mov	r3, r0
 80176b0:	b2db      	uxtb	r3, r3
 80176b2:	f003 0303 	and.w	r3, r3, #3
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	d001      	beq.n	80176be <tcp_receive+0xe6a>
 80176ba:	2301      	movs	r3, #1
 80176bc:	e000      	b.n	80176c0 <tcp_receive+0xe6c>
 80176be:	2300      	movs	r3, #0
 80176c0:	4423      	add	r3, r4
 80176c2:	b29a      	uxth	r2, r3
 80176c4:	4b2a      	ldr	r3, [pc, #168]	; (8017770 <tcp_receive+0xf1c>)
 80176c6:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80176c8:	4b29      	ldr	r3, [pc, #164]	; (8017770 <tcp_receive+0xf1c>)
 80176ca:	881b      	ldrh	r3, [r3, #0]
 80176cc:	461a      	mov	r2, r3
 80176ce:	4b26      	ldr	r3, [pc, #152]	; (8017768 <tcp_receive+0xf14>)
 80176d0:	681b      	ldr	r3, [r3, #0]
 80176d2:	441a      	add	r2, r3
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80176d8:	6879      	ldr	r1, [r7, #4]
 80176da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80176dc:	440b      	add	r3, r1
 80176de:	429a      	cmp	r2, r3
 80176e0:	d019      	beq.n	8017716 <tcp_receive+0xec2>
 80176e2:	4b24      	ldr	r3, [pc, #144]	; (8017774 <tcp_receive+0xf20>)
 80176e4:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80176e8:	4923      	ldr	r1, [pc, #140]	; (8017778 <tcp_receive+0xf24>)
 80176ea:	4824      	ldr	r0, [pc, #144]	; (801777c <tcp_receive+0xf28>)
 80176ec:	f005 f9ee 	bl	801cacc <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80176f0:	e011      	b.n	8017716 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80176f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80176f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	f47f aea4 	bne.w	8017448 <tcp_receive+0xbf4>
 8017700:	e00a      	b.n	8017718 <tcp_receive+0xec4>
                break;
 8017702:	bf00      	nop
 8017704:	e008      	b.n	8017718 <tcp_receive+0xec4>
                break;
 8017706:	bf00      	nop
 8017708:	e006      	b.n	8017718 <tcp_receive+0xec4>
                  break;
 801770a:	bf00      	nop
 801770c:	e004      	b.n	8017718 <tcp_receive+0xec4>
                  break;
 801770e:	bf00      	nop
 8017710:	e002      	b.n	8017718 <tcp_receive+0xec4>
                  break;
 8017712:	bf00      	nop
 8017714:	e000      	b.n	8017718 <tcp_receive+0xec4>
                break;
 8017716:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017718:	6878      	ldr	r0, [r7, #4]
 801771a:	f001 fe8f 	bl	801943c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801771e:	e003      	b.n	8017728 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017720:	6878      	ldr	r0, [r7, #4]
 8017722:	f001 fe8b 	bl	801943c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017726:	e01a      	b.n	801775e <tcp_receive+0xf0a>
 8017728:	e019      	b.n	801775e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801772a:	4b0f      	ldr	r3, [pc, #60]	; (8017768 <tcp_receive+0xf14>)
 801772c:	681a      	ldr	r2, [r3, #0]
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017732:	1ad3      	subs	r3, r2, r3
 8017734:	2b00      	cmp	r3, #0
 8017736:	db0a      	blt.n	801774e <tcp_receive+0xefa>
 8017738:	4b0b      	ldr	r3, [pc, #44]	; (8017768 <tcp_receive+0xf14>)
 801773a:	681a      	ldr	r2, [r3, #0]
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017740:	6879      	ldr	r1, [r7, #4]
 8017742:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017744:	440b      	add	r3, r1
 8017746:	1ad3      	subs	r3, r2, r3
 8017748:	3301      	adds	r3, #1
 801774a:	2b00      	cmp	r3, #0
 801774c:	dd07      	ble.n	801775e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	8b5b      	ldrh	r3, [r3, #26]
 8017752:	f043 0302 	orr.w	r3, r3, #2
 8017756:	b29a      	uxth	r2, r3
 8017758:	687b      	ldr	r3, [r7, #4]
 801775a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801775c:	e7ff      	b.n	801775e <tcp_receive+0xf0a>
 801775e:	bf00      	nop
 8017760:	3750      	adds	r7, #80	; 0x50
 8017762:	46bd      	mov	sp, r7
 8017764:	bdb0      	pop	{r4, r5, r7, pc}
 8017766:	bf00      	nop
 8017768:	2000223c 	.word	0x2000223c
 801776c:	2000221c 	.word	0x2000221c
 8017770:	20002246 	.word	0x20002246
 8017774:	0801f530 	.word	0x0801f530
 8017778:	0801f8d8 	.word	0x0801f8d8
 801777c:	0801f57c 	.word	0x0801f57c

08017780 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017780:	b480      	push	{r7}
 8017782:	b083      	sub	sp, #12
 8017784:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8017786:	4b15      	ldr	r3, [pc, #84]	; (80177dc <tcp_get_next_optbyte+0x5c>)
 8017788:	881b      	ldrh	r3, [r3, #0]
 801778a:	1c5a      	adds	r2, r3, #1
 801778c:	b291      	uxth	r1, r2
 801778e:	4a13      	ldr	r2, [pc, #76]	; (80177dc <tcp_get_next_optbyte+0x5c>)
 8017790:	8011      	strh	r1, [r2, #0]
 8017792:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017794:	4b12      	ldr	r3, [pc, #72]	; (80177e0 <tcp_get_next_optbyte+0x60>)
 8017796:	681b      	ldr	r3, [r3, #0]
 8017798:	2b00      	cmp	r3, #0
 801779a:	d004      	beq.n	80177a6 <tcp_get_next_optbyte+0x26>
 801779c:	4b11      	ldr	r3, [pc, #68]	; (80177e4 <tcp_get_next_optbyte+0x64>)
 801779e:	881b      	ldrh	r3, [r3, #0]
 80177a0:	88fa      	ldrh	r2, [r7, #6]
 80177a2:	429a      	cmp	r2, r3
 80177a4:	d208      	bcs.n	80177b8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80177a6:	4b10      	ldr	r3, [pc, #64]	; (80177e8 <tcp_get_next_optbyte+0x68>)
 80177a8:	681b      	ldr	r3, [r3, #0]
 80177aa:	3314      	adds	r3, #20
 80177ac:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80177ae:	88fb      	ldrh	r3, [r7, #6]
 80177b0:	683a      	ldr	r2, [r7, #0]
 80177b2:	4413      	add	r3, r2
 80177b4:	781b      	ldrb	r3, [r3, #0]
 80177b6:	e00b      	b.n	80177d0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80177b8:	88fb      	ldrh	r3, [r7, #6]
 80177ba:	b2da      	uxtb	r2, r3
 80177bc:	4b09      	ldr	r3, [pc, #36]	; (80177e4 <tcp_get_next_optbyte+0x64>)
 80177be:	881b      	ldrh	r3, [r3, #0]
 80177c0:	b2db      	uxtb	r3, r3
 80177c2:	1ad3      	subs	r3, r2, r3
 80177c4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80177c6:	4b06      	ldr	r3, [pc, #24]	; (80177e0 <tcp_get_next_optbyte+0x60>)
 80177c8:	681a      	ldr	r2, [r3, #0]
 80177ca:	797b      	ldrb	r3, [r7, #5]
 80177cc:	4413      	add	r3, r2
 80177ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 80177d0:	4618      	mov	r0, r3
 80177d2:	370c      	adds	r7, #12
 80177d4:	46bd      	mov	sp, r7
 80177d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177da:	4770      	bx	lr
 80177dc:	20002238 	.word	0x20002238
 80177e0:	20002234 	.word	0x20002234
 80177e4:	20002232 	.word	0x20002232
 80177e8:	2000222c 	.word	0x2000222c

080177ec <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80177ec:	b580      	push	{r7, lr}
 80177ee:	b084      	sub	sp, #16
 80177f0:	af00      	add	r7, sp, #0
 80177f2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80177f4:	687b      	ldr	r3, [r7, #4]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d106      	bne.n	8017808 <tcp_parseopt+0x1c>
 80177fa:	4b32      	ldr	r3, [pc, #200]	; (80178c4 <tcp_parseopt+0xd8>)
 80177fc:	f240 727d 	movw	r2, #1917	; 0x77d
 8017800:	4931      	ldr	r1, [pc, #196]	; (80178c8 <tcp_parseopt+0xdc>)
 8017802:	4832      	ldr	r0, [pc, #200]	; (80178cc <tcp_parseopt+0xe0>)
 8017804:	f005 f962 	bl	801cacc <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017808:	4b31      	ldr	r3, [pc, #196]	; (80178d0 <tcp_parseopt+0xe4>)
 801780a:	881b      	ldrh	r3, [r3, #0]
 801780c:	2b00      	cmp	r3, #0
 801780e:	d056      	beq.n	80178be <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017810:	4b30      	ldr	r3, [pc, #192]	; (80178d4 <tcp_parseopt+0xe8>)
 8017812:	2200      	movs	r2, #0
 8017814:	801a      	strh	r2, [r3, #0]
 8017816:	e046      	b.n	80178a6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8017818:	f7ff ffb2 	bl	8017780 <tcp_get_next_optbyte>
 801781c:	4603      	mov	r3, r0
 801781e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017820:	7bfb      	ldrb	r3, [r7, #15]
 8017822:	2b02      	cmp	r3, #2
 8017824:	d006      	beq.n	8017834 <tcp_parseopt+0x48>
 8017826:	2b02      	cmp	r3, #2
 8017828:	dc2c      	bgt.n	8017884 <tcp_parseopt+0x98>
 801782a:	2b00      	cmp	r3, #0
 801782c:	d042      	beq.n	80178b4 <tcp_parseopt+0xc8>
 801782e:	2b01      	cmp	r3, #1
 8017830:	d128      	bne.n	8017884 <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8017832:	e038      	b.n	80178a6 <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8017834:	f7ff ffa4 	bl	8017780 <tcp_get_next_optbyte>
 8017838:	4603      	mov	r3, r0
 801783a:	2b04      	cmp	r3, #4
 801783c:	d13c      	bne.n	80178b8 <tcp_parseopt+0xcc>
 801783e:	4b25      	ldr	r3, [pc, #148]	; (80178d4 <tcp_parseopt+0xe8>)
 8017840:	881b      	ldrh	r3, [r3, #0]
 8017842:	3301      	adds	r3, #1
 8017844:	4a22      	ldr	r2, [pc, #136]	; (80178d0 <tcp_parseopt+0xe4>)
 8017846:	8812      	ldrh	r2, [r2, #0]
 8017848:	4293      	cmp	r3, r2
 801784a:	da35      	bge.n	80178b8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801784c:	f7ff ff98 	bl	8017780 <tcp_get_next_optbyte>
 8017850:	4603      	mov	r3, r0
 8017852:	b29b      	uxth	r3, r3
 8017854:	021b      	lsls	r3, r3, #8
 8017856:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017858:	f7ff ff92 	bl	8017780 <tcp_get_next_optbyte>
 801785c:	4603      	mov	r3, r0
 801785e:	b29a      	uxth	r2, r3
 8017860:	89bb      	ldrh	r3, [r7, #12]
 8017862:	4313      	orrs	r3, r2
 8017864:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8017866:	89bb      	ldrh	r3, [r7, #12]
 8017868:	f240 32ca 	movw	r2, #970	; 0x3ca
 801786c:	4293      	cmp	r3, r2
 801786e:	d804      	bhi.n	801787a <tcp_parseopt+0x8e>
 8017870:	89bb      	ldrh	r3, [r7, #12]
 8017872:	2b00      	cmp	r3, #0
 8017874:	d001      	beq.n	801787a <tcp_parseopt+0x8e>
 8017876:	89ba      	ldrh	r2, [r7, #12]
 8017878:	e001      	b.n	801787e <tcp_parseopt+0x92>
 801787a:	f240 32ca 	movw	r2, #970	; 0x3ca
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8017882:	e010      	b.n	80178a6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8017884:	f7ff ff7c 	bl	8017780 <tcp_get_next_optbyte>
 8017888:	4603      	mov	r3, r0
 801788a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801788c:	7afb      	ldrb	r3, [r7, #11]
 801788e:	2b01      	cmp	r3, #1
 8017890:	d914      	bls.n	80178bc <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017892:	7afb      	ldrb	r3, [r7, #11]
 8017894:	b29a      	uxth	r2, r3
 8017896:	4b0f      	ldr	r3, [pc, #60]	; (80178d4 <tcp_parseopt+0xe8>)
 8017898:	881b      	ldrh	r3, [r3, #0]
 801789a:	4413      	add	r3, r2
 801789c:	b29b      	uxth	r3, r3
 801789e:	3b02      	subs	r3, #2
 80178a0:	b29a      	uxth	r2, r3
 80178a2:	4b0c      	ldr	r3, [pc, #48]	; (80178d4 <tcp_parseopt+0xe8>)
 80178a4:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80178a6:	4b0b      	ldr	r3, [pc, #44]	; (80178d4 <tcp_parseopt+0xe8>)
 80178a8:	881a      	ldrh	r2, [r3, #0]
 80178aa:	4b09      	ldr	r3, [pc, #36]	; (80178d0 <tcp_parseopt+0xe4>)
 80178ac:	881b      	ldrh	r3, [r3, #0]
 80178ae:	429a      	cmp	r2, r3
 80178b0:	d3b2      	bcc.n	8017818 <tcp_parseopt+0x2c>
 80178b2:	e004      	b.n	80178be <tcp_parseopt+0xd2>
          return;
 80178b4:	bf00      	nop
 80178b6:	e002      	b.n	80178be <tcp_parseopt+0xd2>
            return;
 80178b8:	bf00      	nop
 80178ba:	e000      	b.n	80178be <tcp_parseopt+0xd2>
            return;
 80178bc:	bf00      	nop
      }
    }
  }
}
 80178be:	3710      	adds	r7, #16
 80178c0:	46bd      	mov	sp, r7
 80178c2:	bd80      	pop	{r7, pc}
 80178c4:	0801f530 	.word	0x0801f530
 80178c8:	0801f994 	.word	0x0801f994
 80178cc:	0801f57c 	.word	0x0801f57c
 80178d0:	20002230 	.word	0x20002230
 80178d4:	20002238 	.word	0x20002238

080178d8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80178d8:	b480      	push	{r7}
 80178da:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80178dc:	4b05      	ldr	r3, [pc, #20]	; (80178f4 <tcp_trigger_input_pcb_close+0x1c>)
 80178de:	781b      	ldrb	r3, [r3, #0]
 80178e0:	f043 0310 	orr.w	r3, r3, #16
 80178e4:	b2da      	uxtb	r2, r3
 80178e6:	4b03      	ldr	r3, [pc, #12]	; (80178f4 <tcp_trigger_input_pcb_close+0x1c>)
 80178e8:	701a      	strb	r2, [r3, #0]
}
 80178ea:	bf00      	nop
 80178ec:	46bd      	mov	sp, r7
 80178ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f2:	4770      	bx	lr
 80178f4:	20002249 	.word	0x20002249

080178f8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80178f8:	b580      	push	{r7, lr}
 80178fa:	b084      	sub	sp, #16
 80178fc:	af00      	add	r7, sp, #0
 80178fe:	60f8      	str	r0, [r7, #12]
 8017900:	60b9      	str	r1, [r7, #8]
 8017902:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017904:	68fb      	ldr	r3, [r7, #12]
 8017906:	2b00      	cmp	r3, #0
 8017908:	d00a      	beq.n	8017920 <tcp_route+0x28>
 801790a:	68fb      	ldr	r3, [r7, #12]
 801790c:	7a1b      	ldrb	r3, [r3, #8]
 801790e:	2b00      	cmp	r3, #0
 8017910:	d006      	beq.n	8017920 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017912:	68fb      	ldr	r3, [r7, #12]
 8017914:	7a1b      	ldrb	r3, [r3, #8]
 8017916:	4618      	mov	r0, r3
 8017918:	f7fb f8b8 	bl	8012a8c <netif_get_by_index>
 801791c:	4603      	mov	r3, r0
 801791e:	e003      	b.n	8017928 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017920:	6878      	ldr	r0, [r7, #4]
 8017922:	f003 fad9 	bl	801aed8 <ip4_route>
 8017926:	4603      	mov	r3, r0
  }
}
 8017928:	4618      	mov	r0, r3
 801792a:	3710      	adds	r7, #16
 801792c:	46bd      	mov	sp, r7
 801792e:	bd80      	pop	{r7, pc}

08017930 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017930:	b590      	push	{r4, r7, lr}
 8017932:	b087      	sub	sp, #28
 8017934:	af00      	add	r7, sp, #0
 8017936:	60f8      	str	r0, [r7, #12]
 8017938:	60b9      	str	r1, [r7, #8]
 801793a:	603b      	str	r3, [r7, #0]
 801793c:	4613      	mov	r3, r2
 801793e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017940:	68fb      	ldr	r3, [r7, #12]
 8017942:	2b00      	cmp	r3, #0
 8017944:	d105      	bne.n	8017952 <tcp_create_segment+0x22>
 8017946:	4b44      	ldr	r3, [pc, #272]	; (8017a58 <tcp_create_segment+0x128>)
 8017948:	22a3      	movs	r2, #163	; 0xa3
 801794a:	4944      	ldr	r1, [pc, #272]	; (8017a5c <tcp_create_segment+0x12c>)
 801794c:	4844      	ldr	r0, [pc, #272]	; (8017a60 <tcp_create_segment+0x130>)
 801794e:	f005 f8bd 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017952:	68bb      	ldr	r3, [r7, #8]
 8017954:	2b00      	cmp	r3, #0
 8017956:	d105      	bne.n	8017964 <tcp_create_segment+0x34>
 8017958:	4b3f      	ldr	r3, [pc, #252]	; (8017a58 <tcp_create_segment+0x128>)
 801795a:	22a4      	movs	r2, #164	; 0xa4
 801795c:	4941      	ldr	r1, [pc, #260]	; (8017a64 <tcp_create_segment+0x134>)
 801795e:	4840      	ldr	r0, [pc, #256]	; (8017a60 <tcp_create_segment+0x130>)
 8017960:	f005 f8b4 	bl	801cacc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017964:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017968:	009b      	lsls	r3, r3, #2
 801796a:	b2db      	uxtb	r3, r3
 801796c:	f003 0304 	and.w	r3, r3, #4
 8017970:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017972:	2003      	movs	r0, #3
 8017974:	f7fa fd8c 	bl	8012490 <memp_malloc>
 8017978:	6138      	str	r0, [r7, #16]
 801797a:	693b      	ldr	r3, [r7, #16]
 801797c:	2b00      	cmp	r3, #0
 801797e:	d104      	bne.n	801798a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017980:	68b8      	ldr	r0, [r7, #8]
 8017982:	f7fb fbe3 	bl	801314c <pbuf_free>
    return NULL;
 8017986:	2300      	movs	r3, #0
 8017988:	e061      	b.n	8017a4e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801798a:	693b      	ldr	r3, [r7, #16]
 801798c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017990:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8017992:	693b      	ldr	r3, [r7, #16]
 8017994:	2200      	movs	r2, #0
 8017996:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017998:	693b      	ldr	r3, [r7, #16]
 801799a:	68ba      	ldr	r2, [r7, #8]
 801799c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801799e:	68bb      	ldr	r3, [r7, #8]
 80179a0:	891a      	ldrh	r2, [r3, #8]
 80179a2:	7dfb      	ldrb	r3, [r7, #23]
 80179a4:	b29b      	uxth	r3, r3
 80179a6:	429a      	cmp	r2, r3
 80179a8:	d205      	bcs.n	80179b6 <tcp_create_segment+0x86>
 80179aa:	4b2b      	ldr	r3, [pc, #172]	; (8017a58 <tcp_create_segment+0x128>)
 80179ac:	22b0      	movs	r2, #176	; 0xb0
 80179ae:	492e      	ldr	r1, [pc, #184]	; (8017a68 <tcp_create_segment+0x138>)
 80179b0:	482b      	ldr	r0, [pc, #172]	; (8017a60 <tcp_create_segment+0x130>)
 80179b2:	f005 f88b 	bl	801cacc <iprintf>
  seg->len = p->tot_len - optlen;
 80179b6:	68bb      	ldr	r3, [r7, #8]
 80179b8:	891a      	ldrh	r2, [r3, #8]
 80179ba:	7dfb      	ldrb	r3, [r7, #23]
 80179bc:	b29b      	uxth	r3, r3
 80179be:	1ad3      	subs	r3, r2, r3
 80179c0:	b29a      	uxth	r2, r3
 80179c2:	693b      	ldr	r3, [r7, #16]
 80179c4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80179c6:	2114      	movs	r1, #20
 80179c8:	68b8      	ldr	r0, [r7, #8]
 80179ca:	f7fb fb29 	bl	8013020 <pbuf_add_header>
 80179ce:	4603      	mov	r3, r0
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d004      	beq.n	80179de <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80179d4:	6938      	ldr	r0, [r7, #16]
 80179d6:	f7fd f820 	bl	8014a1a <tcp_seg_free>
    return NULL;
 80179da:	2300      	movs	r3, #0
 80179dc:	e037      	b.n	8017a4e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80179de:	693b      	ldr	r3, [r7, #16]
 80179e0:	685b      	ldr	r3, [r3, #4]
 80179e2:	685a      	ldr	r2, [r3, #4]
 80179e4:	693b      	ldr	r3, [r7, #16]
 80179e6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80179e8:	68fb      	ldr	r3, [r7, #12]
 80179ea:	8ada      	ldrh	r2, [r3, #22]
 80179ec:	693b      	ldr	r3, [r7, #16]
 80179ee:	68dc      	ldr	r4, [r3, #12]
 80179f0:	4610      	mov	r0, r2
 80179f2:	f7fa f8e8 	bl	8011bc6 <lwip_htons>
 80179f6:	4603      	mov	r3, r0
 80179f8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80179fa:	68fb      	ldr	r3, [r7, #12]
 80179fc:	8b1a      	ldrh	r2, [r3, #24]
 80179fe:	693b      	ldr	r3, [r7, #16]
 8017a00:	68dc      	ldr	r4, [r3, #12]
 8017a02:	4610      	mov	r0, r2
 8017a04:	f7fa f8df 	bl	8011bc6 <lwip_htons>
 8017a08:	4603      	mov	r3, r0
 8017a0a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017a0c:	693b      	ldr	r3, [r7, #16]
 8017a0e:	68dc      	ldr	r4, [r3, #12]
 8017a10:	6838      	ldr	r0, [r7, #0]
 8017a12:	f7fa f8ed 	bl	8011bf0 <lwip_htonl>
 8017a16:	4603      	mov	r3, r0
 8017a18:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017a1a:	7dfb      	ldrb	r3, [r7, #23]
 8017a1c:	089b      	lsrs	r3, r3, #2
 8017a1e:	b2db      	uxtb	r3, r3
 8017a20:	b29b      	uxth	r3, r3
 8017a22:	3305      	adds	r3, #5
 8017a24:	b29b      	uxth	r3, r3
 8017a26:	031b      	lsls	r3, r3, #12
 8017a28:	b29a      	uxth	r2, r3
 8017a2a:	79fb      	ldrb	r3, [r7, #7]
 8017a2c:	b29b      	uxth	r3, r3
 8017a2e:	4313      	orrs	r3, r2
 8017a30:	b29a      	uxth	r2, r3
 8017a32:	693b      	ldr	r3, [r7, #16]
 8017a34:	68dc      	ldr	r4, [r3, #12]
 8017a36:	4610      	mov	r0, r2
 8017a38:	f7fa f8c5 	bl	8011bc6 <lwip_htons>
 8017a3c:	4603      	mov	r3, r0
 8017a3e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8017a40:	693b      	ldr	r3, [r7, #16]
 8017a42:	68db      	ldr	r3, [r3, #12]
 8017a44:	2200      	movs	r2, #0
 8017a46:	749a      	strb	r2, [r3, #18]
 8017a48:	2200      	movs	r2, #0
 8017a4a:	74da      	strb	r2, [r3, #19]
  return seg;
 8017a4c:	693b      	ldr	r3, [r7, #16]
}
 8017a4e:	4618      	mov	r0, r3
 8017a50:	371c      	adds	r7, #28
 8017a52:	46bd      	mov	sp, r7
 8017a54:	bd90      	pop	{r4, r7, pc}
 8017a56:	bf00      	nop
 8017a58:	0801f9b0 	.word	0x0801f9b0
 8017a5c:	0801f9e4 	.word	0x0801f9e4
 8017a60:	0801fa04 	.word	0x0801fa04
 8017a64:	0801fa2c 	.word	0x0801fa2c
 8017a68:	0801fa50 	.word	0x0801fa50

08017a6c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8017a6c:	b580      	push	{r7, lr}
 8017a6e:	b086      	sub	sp, #24
 8017a70:	af00      	add	r7, sp, #0
 8017a72:	607b      	str	r3, [r7, #4]
 8017a74:	4603      	mov	r3, r0
 8017a76:	73fb      	strb	r3, [r7, #15]
 8017a78:	460b      	mov	r3, r1
 8017a7a:	81bb      	strh	r3, [r7, #12]
 8017a7c:	4613      	mov	r3, r2
 8017a7e:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8017a80:	89bb      	ldrh	r3, [r7, #12]
 8017a82:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	d105      	bne.n	8017a96 <tcp_pbuf_prealloc+0x2a>
 8017a8a:	4b30      	ldr	r3, [pc, #192]	; (8017b4c <tcp_pbuf_prealloc+0xe0>)
 8017a8c:	22e8      	movs	r2, #232	; 0xe8
 8017a8e:	4930      	ldr	r1, [pc, #192]	; (8017b50 <tcp_pbuf_prealloc+0xe4>)
 8017a90:	4830      	ldr	r0, [pc, #192]	; (8017b54 <tcp_pbuf_prealloc+0xe8>)
 8017a92:	f005 f81b 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8017a96:	6a3b      	ldr	r3, [r7, #32]
 8017a98:	2b00      	cmp	r3, #0
 8017a9a:	d105      	bne.n	8017aa8 <tcp_pbuf_prealloc+0x3c>
 8017a9c:	4b2b      	ldr	r3, [pc, #172]	; (8017b4c <tcp_pbuf_prealloc+0xe0>)
 8017a9e:	22e9      	movs	r2, #233	; 0xe9
 8017aa0:	492d      	ldr	r1, [pc, #180]	; (8017b58 <tcp_pbuf_prealloc+0xec>)
 8017aa2:	482c      	ldr	r0, [pc, #176]	; (8017b54 <tcp_pbuf_prealloc+0xe8>)
 8017aa4:	f005 f812 	bl	801cacc <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8017aa8:	89ba      	ldrh	r2, [r7, #12]
 8017aaa:	897b      	ldrh	r3, [r7, #10]
 8017aac:	429a      	cmp	r2, r3
 8017aae:	d221      	bcs.n	8017af4 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8017ab0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017ab4:	f003 0302 	and.w	r3, r3, #2
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	d111      	bne.n	8017ae0 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8017abc:	6a3b      	ldr	r3, [r7, #32]
 8017abe:	8b5b      	ldrh	r3, [r3, #26]
 8017ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d115      	bne.n	8017af4 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8017ac8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	d007      	beq.n	8017ae0 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8017ad0:	6a3b      	ldr	r3, [r7, #32]
 8017ad2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8017ad4:	2b00      	cmp	r3, #0
 8017ad6:	d103      	bne.n	8017ae0 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8017ad8:	6a3b      	ldr	r3, [r7, #32]
 8017ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d009      	beq.n	8017af4 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8017ae0:	89bb      	ldrh	r3, [r7, #12]
 8017ae2:	f203 33cd 	addw	r3, r3, #973	; 0x3cd
 8017ae6:	f023 0203 	bic.w	r2, r3, #3
 8017aea:	897b      	ldrh	r3, [r7, #10]
 8017aec:	4293      	cmp	r3, r2
 8017aee:	bf28      	it	cs
 8017af0:	4613      	movcs	r3, r2
 8017af2:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8017af4:	8af9      	ldrh	r1, [r7, #22]
 8017af6:	7bfb      	ldrb	r3, [r7, #15]
 8017af8:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017afc:	4618      	mov	r0, r3
 8017afe:	f7fb f841 	bl	8012b84 <pbuf_alloc>
 8017b02:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017b04:	693b      	ldr	r3, [r7, #16]
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	d101      	bne.n	8017b0e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8017b0a:	2300      	movs	r3, #0
 8017b0c:	e019      	b.n	8017b42 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8017b0e:	693b      	ldr	r3, [r7, #16]
 8017b10:	681b      	ldr	r3, [r3, #0]
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d006      	beq.n	8017b24 <tcp_pbuf_prealloc+0xb8>
 8017b16:	4b0d      	ldr	r3, [pc, #52]	; (8017b4c <tcp_pbuf_prealloc+0xe0>)
 8017b18:	f240 120b 	movw	r2, #267	; 0x10b
 8017b1c:	490f      	ldr	r1, [pc, #60]	; (8017b5c <tcp_pbuf_prealloc+0xf0>)
 8017b1e:	480d      	ldr	r0, [pc, #52]	; (8017b54 <tcp_pbuf_prealloc+0xe8>)
 8017b20:	f004 ffd4 	bl	801cacc <iprintf>
  *oversize = p->len - length;
 8017b24:	693b      	ldr	r3, [r7, #16]
 8017b26:	895a      	ldrh	r2, [r3, #10]
 8017b28:	89bb      	ldrh	r3, [r7, #12]
 8017b2a:	1ad3      	subs	r3, r2, r3
 8017b2c:	b29a      	uxth	r2, r3
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8017b32:	693b      	ldr	r3, [r7, #16]
 8017b34:	89ba      	ldrh	r2, [r7, #12]
 8017b36:	811a      	strh	r2, [r3, #8]
 8017b38:	693b      	ldr	r3, [r7, #16]
 8017b3a:	891a      	ldrh	r2, [r3, #8]
 8017b3c:	693b      	ldr	r3, [r7, #16]
 8017b3e:	815a      	strh	r2, [r3, #10]
  return p;
 8017b40:	693b      	ldr	r3, [r7, #16]
}
 8017b42:	4618      	mov	r0, r3
 8017b44:	3718      	adds	r7, #24
 8017b46:	46bd      	mov	sp, r7
 8017b48:	bd80      	pop	{r7, pc}
 8017b4a:	bf00      	nop
 8017b4c:	0801f9b0 	.word	0x0801f9b0
 8017b50:	0801fa68 	.word	0x0801fa68
 8017b54:	0801fa04 	.word	0x0801fa04
 8017b58:	0801fa8c 	.word	0x0801fa8c
 8017b5c:	0801faac 	.word	0x0801faac

08017b60 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	b082      	sub	sp, #8
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	6078      	str	r0, [r7, #4]
 8017b68:	460b      	mov	r3, r1
 8017b6a:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	2b00      	cmp	r3, #0
 8017b70:	d106      	bne.n	8017b80 <tcp_write_checks+0x20>
 8017b72:	4b34      	ldr	r3, [pc, #208]	; (8017c44 <tcp_write_checks+0xe4>)
 8017b74:	f240 1233 	movw	r2, #307	; 0x133
 8017b78:	4933      	ldr	r1, [pc, #204]	; (8017c48 <tcp_write_checks+0xe8>)
 8017b7a:	4834      	ldr	r0, [pc, #208]	; (8017c4c <tcp_write_checks+0xec>)
 8017b7c:	f004 ffa6 	bl	801cacc <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8017b80:	687b      	ldr	r3, [r7, #4]
 8017b82:	7d1b      	ldrb	r3, [r3, #20]
 8017b84:	2b04      	cmp	r3, #4
 8017b86:	d00e      	beq.n	8017ba6 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8017b8c:	2b07      	cmp	r3, #7
 8017b8e:	d00a      	beq.n	8017ba6 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8017b94:	2b02      	cmp	r3, #2
 8017b96:	d006      	beq.n	8017ba6 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8017b9c:	2b03      	cmp	r3, #3
 8017b9e:	d002      	beq.n	8017ba6 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8017ba0:	f06f 030a 	mvn.w	r3, #10
 8017ba4:	e049      	b.n	8017c3a <tcp_write_checks+0xda>
  } else if (len == 0) {
 8017ba6:	887b      	ldrh	r3, [r7, #2]
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	d101      	bne.n	8017bb0 <tcp_write_checks+0x50>
    return ERR_OK;
 8017bac:	2300      	movs	r3, #0
 8017bae:	e044      	b.n	8017c3a <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8017bb6:	887a      	ldrh	r2, [r7, #2]
 8017bb8:	429a      	cmp	r2, r3
 8017bba:	d909      	bls.n	8017bd0 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	8b5b      	ldrh	r3, [r3, #26]
 8017bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017bc4:	b29a      	uxth	r2, r3
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8017bca:	f04f 33ff 	mov.w	r3, #4294967295
 8017bce:	e034      	b.n	8017c3a <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8017bd0:	687b      	ldr	r3, [r7, #4]
 8017bd2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017bd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017bda:	d309      	bcc.n	8017bf0 <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	8b5b      	ldrh	r3, [r3, #26]
 8017be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017be4:	b29a      	uxth	r2, r3
 8017be6:	687b      	ldr	r3, [r7, #4]
 8017be8:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8017bea:	f04f 33ff 	mov.w	r3, #4294967295
 8017bee:	e024      	b.n	8017c3a <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 8017bf0:	687b      	ldr	r3, [r7, #4]
 8017bf2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017bf6:	2b00      	cmp	r3, #0
 8017bf8:	d00f      	beq.n	8017c1a <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8017bfa:	687b      	ldr	r3, [r7, #4]
 8017bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d11a      	bne.n	8017c38 <tcp_write_checks+0xd8>
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d116      	bne.n	8017c38 <tcp_write_checks+0xd8>
 8017c0a:	4b0e      	ldr	r3, [pc, #56]	; (8017c44 <tcp_write_checks+0xe4>)
 8017c0c:	f240 1255 	movw	r2, #341	; 0x155
 8017c10:	490f      	ldr	r1, [pc, #60]	; (8017c50 <tcp_write_checks+0xf0>)
 8017c12:	480e      	ldr	r0, [pc, #56]	; (8017c4c <tcp_write_checks+0xec>)
 8017c14:	f004 ff5a 	bl	801cacc <iprintf>
 8017c18:	e00e      	b.n	8017c38 <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017c1e:	2b00      	cmp	r3, #0
 8017c20:	d103      	bne.n	8017c2a <tcp_write_checks+0xca>
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017c26:	2b00      	cmp	r3, #0
 8017c28:	d006      	beq.n	8017c38 <tcp_write_checks+0xd8>
 8017c2a:	4b06      	ldr	r3, [pc, #24]	; (8017c44 <tcp_write_checks+0xe4>)
 8017c2c:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8017c30:	4908      	ldr	r1, [pc, #32]	; (8017c54 <tcp_write_checks+0xf4>)
 8017c32:	4806      	ldr	r0, [pc, #24]	; (8017c4c <tcp_write_checks+0xec>)
 8017c34:	f004 ff4a 	bl	801cacc <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8017c38:	2300      	movs	r3, #0
}
 8017c3a:	4618      	mov	r0, r3
 8017c3c:	3708      	adds	r7, #8
 8017c3e:	46bd      	mov	sp, r7
 8017c40:	bd80      	pop	{r7, pc}
 8017c42:	bf00      	nop
 8017c44:	0801f9b0 	.word	0x0801f9b0
 8017c48:	0801fac0 	.word	0x0801fac0
 8017c4c:	0801fa04 	.word	0x0801fa04
 8017c50:	0801fae0 	.word	0x0801fae0
 8017c54:	0801fb1c 	.word	0x0801fb1c

08017c58 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8017c58:	b590      	push	{r4, r7, lr}
 8017c5a:	b09b      	sub	sp, #108	; 0x6c
 8017c5c:	af04      	add	r7, sp, #16
 8017c5e:	60f8      	str	r0, [r7, #12]
 8017c60:	60b9      	str	r1, [r7, #8]
 8017c62:	4611      	mov	r1, r2
 8017c64:	461a      	mov	r2, r3
 8017c66:	460b      	mov	r3, r1
 8017c68:	80fb      	strh	r3, [r7, #6]
 8017c6a:	4613      	mov	r3, r2
 8017c6c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8017c6e:	2300      	movs	r3, #0
 8017c70:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8017c72:	2300      	movs	r3, #0
 8017c74:	653b      	str	r3, [r7, #80]	; 0x50
 8017c76:	2300      	movs	r3, #0
 8017c78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017c7a:	2300      	movs	r3, #0
 8017c7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8017c7e:	2300      	movs	r3, #0
 8017c80:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8017c82:	2300      	movs	r3, #0
 8017c84:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8017c88:	2300      	movs	r3, #0
 8017c8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8017c8e:	2300      	movs	r3, #0
 8017c90:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8017c92:	2300      	movs	r3, #0
 8017c94:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8017c96:	2300      	movs	r3, #0
 8017c98:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8017c9a:	68fb      	ldr	r3, [r7, #12]
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d109      	bne.n	8017cb4 <tcp_write+0x5c>
 8017ca0:	4ba4      	ldr	r3, [pc, #656]	; (8017f34 <tcp_write+0x2dc>)
 8017ca2:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8017ca6:	49a4      	ldr	r1, [pc, #656]	; (8017f38 <tcp_write+0x2e0>)
 8017ca8:	48a4      	ldr	r0, [pc, #656]	; (8017f3c <tcp_write+0x2e4>)
 8017caa:	f004 ff0f 	bl	801cacc <iprintf>
 8017cae:	f06f 030f 	mvn.w	r3, #15
 8017cb2:	e32c      	b.n	801830e <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8017cb4:	68fb      	ldr	r3, [r7, #12]
 8017cb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8017cba:	085b      	lsrs	r3, r3, #1
 8017cbc:	b29a      	uxth	r2, r3
 8017cbe:	68fb      	ldr	r3, [r7, #12]
 8017cc0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017cc2:	4293      	cmp	r3, r2
 8017cc4:	bf28      	it	cs
 8017cc6:	4613      	movcs	r3, r2
 8017cc8:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8017cca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	d102      	bne.n	8017cd6 <tcp_write+0x7e>
 8017cd0:	68fb      	ldr	r3, [r7, #12]
 8017cd2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017cd4:	e000      	b.n	8017cd8 <tcp_write+0x80>
 8017cd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017cd8:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8017cda:	68bb      	ldr	r3, [r7, #8]
 8017cdc:	2b00      	cmp	r3, #0
 8017cde:	d109      	bne.n	8017cf4 <tcp_write+0x9c>
 8017ce0:	4b94      	ldr	r3, [pc, #592]	; (8017f34 <tcp_write+0x2dc>)
 8017ce2:	f240 12ad 	movw	r2, #429	; 0x1ad
 8017ce6:	4996      	ldr	r1, [pc, #600]	; (8017f40 <tcp_write+0x2e8>)
 8017ce8:	4894      	ldr	r0, [pc, #592]	; (8017f3c <tcp_write+0x2e4>)
 8017cea:	f004 feef 	bl	801cacc <iprintf>
 8017cee:	f06f 030f 	mvn.w	r3, #15
 8017cf2:	e30c      	b.n	801830e <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8017cf4:	88fb      	ldrh	r3, [r7, #6]
 8017cf6:	4619      	mov	r1, r3
 8017cf8:	68f8      	ldr	r0, [r7, #12]
 8017cfa:	f7ff ff31 	bl	8017b60 <tcp_write_checks>
 8017cfe:	4603      	mov	r3, r0
 8017d00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8017d04:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	d002      	beq.n	8017d12 <tcp_write+0xba>
    return err;
 8017d0c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8017d10:	e2fd      	b.n	801830e <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8017d12:	68fb      	ldr	r3, [r7, #12]
 8017d14:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017d18:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017d1c:	2300      	movs	r3, #0
 8017d1e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8017d22:	68fb      	ldr	r3, [r7, #12]
 8017d24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	f000 80f6 	beq.w	8017f18 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017d2c:	68fb      	ldr	r3, [r7, #12]
 8017d2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d30:	653b      	str	r3, [r7, #80]	; 0x50
 8017d32:	e002      	b.n	8017d3a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8017d34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d36:	681b      	ldr	r3, [r3, #0]
 8017d38:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017d3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d3c:	681b      	ldr	r3, [r3, #0]
 8017d3e:	2b00      	cmp	r3, #0
 8017d40:	d1f8      	bne.n	8017d34 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8017d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d44:	7a9b      	ldrb	r3, [r3, #10]
 8017d46:	009b      	lsls	r3, r3, #2
 8017d48:	b29b      	uxth	r3, r3
 8017d4a:	f003 0304 	and.w	r3, r3, #4
 8017d4e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8017d50:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d54:	891b      	ldrh	r3, [r3, #8]
 8017d56:	4619      	mov	r1, r3
 8017d58:	8c3b      	ldrh	r3, [r7, #32]
 8017d5a:	440b      	add	r3, r1
 8017d5c:	429a      	cmp	r2, r3
 8017d5e:	da06      	bge.n	8017d6e <tcp_write+0x116>
 8017d60:	4b74      	ldr	r3, [pc, #464]	; (8017f34 <tcp_write+0x2dc>)
 8017d62:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8017d66:	4977      	ldr	r1, [pc, #476]	; (8017f44 <tcp_write+0x2ec>)
 8017d68:	4874      	ldr	r0, [pc, #464]	; (8017f3c <tcp_write+0x2e4>)
 8017d6a:	f004 feaf 	bl	801cacc <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8017d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d70:	891a      	ldrh	r2, [r3, #8]
 8017d72:	8c3b      	ldrh	r3, [r7, #32]
 8017d74:	4413      	add	r3, r2
 8017d76:	b29b      	uxth	r3, r3
 8017d78:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017d7a:	1ad3      	subs	r3, r2, r3
 8017d7c:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8017d7e:	68fb      	ldr	r3, [r7, #12]
 8017d80:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8017d84:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8017d86:	8a7b      	ldrh	r3, [r7, #18]
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d026      	beq.n	8017dda <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8017d8c:	8a7b      	ldrh	r3, [r7, #18]
 8017d8e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017d90:	429a      	cmp	r2, r3
 8017d92:	d206      	bcs.n	8017da2 <tcp_write+0x14a>
 8017d94:	4b67      	ldr	r3, [pc, #412]	; (8017f34 <tcp_write+0x2dc>)
 8017d96:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8017d9a:	496b      	ldr	r1, [pc, #428]	; (8017f48 <tcp_write+0x2f0>)
 8017d9c:	4867      	ldr	r0, [pc, #412]	; (8017f3c <tcp_write+0x2e4>)
 8017d9e:	f004 fe95 	bl	801cacc <iprintf>
      seg = last_unsent;
 8017da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017da4:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8017da6:	8a7b      	ldrh	r3, [r7, #18]
 8017da8:	88fa      	ldrh	r2, [r7, #6]
 8017daa:	4293      	cmp	r3, r2
 8017dac:	bf28      	it	cs
 8017dae:	4613      	movcs	r3, r2
 8017db0:	b29b      	uxth	r3, r3
 8017db2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017db4:	4293      	cmp	r3, r2
 8017db6:	bf28      	it	cs
 8017db8:	4613      	movcs	r3, r2
 8017dba:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8017dbc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017dc0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017dc2:	4413      	add	r3, r2
 8017dc4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8017dc8:	8a7a      	ldrh	r2, [r7, #18]
 8017dca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017dcc:	1ad3      	subs	r3, r2, r3
 8017dce:	b29b      	uxth	r3, r3
 8017dd0:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8017dd2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017dd4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017dd6:	1ad3      	subs	r3, r2, r3
 8017dd8:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8017dda:	8a7b      	ldrh	r3, [r7, #18]
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d00b      	beq.n	8017df8 <tcp_write+0x1a0>
 8017de0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017de4:	88fb      	ldrh	r3, [r7, #6]
 8017de6:	429a      	cmp	r2, r3
 8017de8:	d006      	beq.n	8017df8 <tcp_write+0x1a0>
 8017dea:	4b52      	ldr	r3, [pc, #328]	; (8017f34 <tcp_write+0x2dc>)
 8017dec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017df0:	4956      	ldr	r1, [pc, #344]	; (8017f4c <tcp_write+0x2f4>)
 8017df2:	4852      	ldr	r0, [pc, #328]	; (8017f3c <tcp_write+0x2e4>)
 8017df4:	f004 fe6a 	bl	801cacc <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8017df8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017dfc:	88fb      	ldrh	r3, [r7, #6]
 8017dfe:	429a      	cmp	r2, r3
 8017e00:	f080 8168 	bcs.w	80180d4 <tcp_write+0x47c>
 8017e04:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017e06:	2b00      	cmp	r3, #0
 8017e08:	f000 8164 	beq.w	80180d4 <tcp_write+0x47c>
 8017e0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e0e:	891b      	ldrh	r3, [r3, #8]
 8017e10:	2b00      	cmp	r3, #0
 8017e12:	f000 815f 	beq.w	80180d4 <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8017e16:	88fa      	ldrh	r2, [r7, #6]
 8017e18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017e1c:	1ad2      	subs	r2, r2, r3
 8017e1e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017e20:	4293      	cmp	r3, r2
 8017e22:	bfa8      	it	ge
 8017e24:	4613      	movge	r3, r2
 8017e26:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8017e28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e2a:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8017e2c:	797b      	ldrb	r3, [r7, #5]
 8017e2e:	f003 0301 	and.w	r3, r3, #1
 8017e32:	2b00      	cmp	r3, #0
 8017e34:	d027      	beq.n	8017e86 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8017e36:	f107 0012 	add.w	r0, r7, #18
 8017e3a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017e3c:	8bf9      	ldrh	r1, [r7, #30]
 8017e3e:	2301      	movs	r3, #1
 8017e40:	9302      	str	r3, [sp, #8]
 8017e42:	797b      	ldrb	r3, [r7, #5]
 8017e44:	9301      	str	r3, [sp, #4]
 8017e46:	68fb      	ldr	r3, [r7, #12]
 8017e48:	9300      	str	r3, [sp, #0]
 8017e4a:	4603      	mov	r3, r0
 8017e4c:	2000      	movs	r0, #0
 8017e4e:	f7ff fe0d 	bl	8017a6c <tcp_pbuf_prealloc>
 8017e52:	6578      	str	r0, [r7, #84]	; 0x54
 8017e54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017e56:	2b00      	cmp	r3, #0
 8017e58:	f000 8227 	beq.w	80182aa <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8017e5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017e5e:	6858      	ldr	r0, [r3, #4]
 8017e60:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017e64:	68ba      	ldr	r2, [r7, #8]
 8017e66:	4413      	add	r3, r2
 8017e68:	8bfa      	ldrh	r2, [r7, #30]
 8017e6a:	4619      	mov	r1, r3
 8017e6c:	f004 fd6e 	bl	801c94c <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8017e70:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8017e72:	f7fb f9f3 	bl	801325c <pbuf_clen>
 8017e76:	4603      	mov	r3, r0
 8017e78:	461a      	mov	r2, r3
 8017e7a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017e7e:	4413      	add	r3, r2
 8017e80:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8017e84:	e041      	b.n	8017f0a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8017e86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017e88:	685b      	ldr	r3, [r3, #4]
 8017e8a:	637b      	str	r3, [r7, #52]	; 0x34
 8017e8c:	e002      	b.n	8017e94 <tcp_write+0x23c>
 8017e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017e90:	681b      	ldr	r3, [r3, #0]
 8017e92:	637b      	str	r3, [r7, #52]	; 0x34
 8017e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017e96:	681b      	ldr	r3, [r3, #0]
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d1f8      	bne.n	8017e8e <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8017e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017e9e:	7b1b      	ldrb	r3, [r3, #12]
 8017ea0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8017ea4:	2b00      	cmp	r3, #0
 8017ea6:	d115      	bne.n	8017ed4 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8017ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017eaa:	685b      	ldr	r3, [r3, #4]
 8017eac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017eae:	8952      	ldrh	r2, [r2, #10]
 8017eb0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8017eb2:	68ba      	ldr	r2, [r7, #8]
 8017eb4:	429a      	cmp	r2, r3
 8017eb6:	d10d      	bne.n	8017ed4 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8017eb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	d006      	beq.n	8017ece <tcp_write+0x276>
 8017ec0:	4b1c      	ldr	r3, [pc, #112]	; (8017f34 <tcp_write+0x2dc>)
 8017ec2:	f240 2231 	movw	r2, #561	; 0x231
 8017ec6:	4922      	ldr	r1, [pc, #136]	; (8017f50 <tcp_write+0x2f8>)
 8017ec8:	481c      	ldr	r0, [pc, #112]	; (8017f3c <tcp_write+0x2e4>)
 8017eca:	f004 fdff 	bl	801cacc <iprintf>
          extendlen = seglen;
 8017ece:	8bfb      	ldrh	r3, [r7, #30]
 8017ed0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8017ed2:	e01a      	b.n	8017f0a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8017ed4:	8bfb      	ldrh	r3, [r7, #30]
 8017ed6:	2201      	movs	r2, #1
 8017ed8:	4619      	mov	r1, r3
 8017eda:	2000      	movs	r0, #0
 8017edc:	f7fa fe52 	bl	8012b84 <pbuf_alloc>
 8017ee0:	6578      	str	r0, [r7, #84]	; 0x54
 8017ee2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017ee4:	2b00      	cmp	r3, #0
 8017ee6:	f000 81e2 	beq.w	80182ae <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8017eea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017eee:	68ba      	ldr	r2, [r7, #8]
 8017ef0:	441a      	add	r2, r3
 8017ef2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017ef4:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8017ef6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8017ef8:	f7fb f9b0 	bl	801325c <pbuf_clen>
 8017efc:	4603      	mov	r3, r0
 8017efe:	461a      	mov	r2, r3
 8017f00:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017f04:	4413      	add	r3, r2
 8017f06:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8017f0a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017f0e:	8bfb      	ldrh	r3, [r7, #30]
 8017f10:	4413      	add	r3, r2
 8017f12:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8017f16:	e0dd      	b.n	80180d4 <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8017f18:	68fb      	ldr	r3, [r7, #12]
 8017f1a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	f000 80d8 	beq.w	80180d4 <tcp_write+0x47c>
 8017f24:	4b03      	ldr	r3, [pc, #12]	; (8017f34 <tcp_write+0x2dc>)
 8017f26:	f240 224a 	movw	r2, #586	; 0x24a
 8017f2a:	490a      	ldr	r1, [pc, #40]	; (8017f54 <tcp_write+0x2fc>)
 8017f2c:	4803      	ldr	r0, [pc, #12]	; (8017f3c <tcp_write+0x2e4>)
 8017f2e:	f004 fdcd 	bl	801cacc <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8017f32:	e0cf      	b.n	80180d4 <tcp_write+0x47c>
 8017f34:	0801f9b0 	.word	0x0801f9b0
 8017f38:	0801fb50 	.word	0x0801fb50
 8017f3c:	0801fa04 	.word	0x0801fa04
 8017f40:	0801fb68 	.word	0x0801fb68
 8017f44:	0801fb9c 	.word	0x0801fb9c
 8017f48:	0801fbb4 	.word	0x0801fbb4
 8017f4c:	0801fbd4 	.word	0x0801fbd4
 8017f50:	0801fbf4 	.word	0x0801fbf4
 8017f54:	0801fc20 	.word	0x0801fc20
    struct pbuf *p;
    u16_t left = len - pos;
 8017f58:	88fa      	ldrh	r2, [r7, #6]
 8017f5a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017f5e:	1ad3      	subs	r3, r2, r3
 8017f60:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8017f62:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8017f66:	b29b      	uxth	r3, r3
 8017f68:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017f6a:	1ad3      	subs	r3, r2, r3
 8017f6c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8017f6e:	8b7a      	ldrh	r2, [r7, #26]
 8017f70:	8bbb      	ldrh	r3, [r7, #28]
 8017f72:	4293      	cmp	r3, r2
 8017f74:	bf28      	it	cs
 8017f76:	4613      	movcs	r3, r2
 8017f78:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8017f7a:	797b      	ldrb	r3, [r7, #5]
 8017f7c:	f003 0301 	and.w	r3, r3, #1
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d036      	beq.n	8017ff2 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8017f84:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8017f88:	b29a      	uxth	r2, r3
 8017f8a:	8b3b      	ldrh	r3, [r7, #24]
 8017f8c:	4413      	add	r3, r2
 8017f8e:	b299      	uxth	r1, r3
 8017f90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	bf0c      	ite	eq
 8017f96:	2301      	moveq	r3, #1
 8017f98:	2300      	movne	r3, #0
 8017f9a:	b2db      	uxtb	r3, r3
 8017f9c:	f107 0012 	add.w	r0, r7, #18
 8017fa0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017fa2:	9302      	str	r3, [sp, #8]
 8017fa4:	797b      	ldrb	r3, [r7, #5]
 8017fa6:	9301      	str	r3, [sp, #4]
 8017fa8:	68fb      	ldr	r3, [r7, #12]
 8017faa:	9300      	str	r3, [sp, #0]
 8017fac:	4603      	mov	r3, r0
 8017fae:	2036      	movs	r0, #54	; 0x36
 8017fb0:	f7ff fd5c 	bl	8017a6c <tcp_pbuf_prealloc>
 8017fb4:	6338      	str	r0, [r7, #48]	; 0x30
 8017fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	f000 817a 	beq.w	80182b2 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8017fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017fc0:	895b      	ldrh	r3, [r3, #10]
 8017fc2:	8b3a      	ldrh	r2, [r7, #24]
 8017fc4:	429a      	cmp	r2, r3
 8017fc6:	d906      	bls.n	8017fd6 <tcp_write+0x37e>
 8017fc8:	4b8d      	ldr	r3, [pc, #564]	; (8018200 <tcp_write+0x5a8>)
 8017fca:	f240 2266 	movw	r2, #614	; 0x266
 8017fce:	498d      	ldr	r1, [pc, #564]	; (8018204 <tcp_write+0x5ac>)
 8017fd0:	488d      	ldr	r0, [pc, #564]	; (8018208 <tcp_write+0x5b0>)
 8017fd2:	f004 fd7b 	bl	801cacc <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8017fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017fd8:	685a      	ldr	r2, [r3, #4]
 8017fda:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8017fde:	18d0      	adds	r0, r2, r3
 8017fe0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017fe4:	68ba      	ldr	r2, [r7, #8]
 8017fe6:	4413      	add	r3, r2
 8017fe8:	8b3a      	ldrh	r2, [r7, #24]
 8017fea:	4619      	mov	r1, r3
 8017fec:	f004 fcae 	bl	801c94c <memcpy>
 8017ff0:	e02f      	b.n	8018052 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8017ff2:	8a7b      	ldrh	r3, [r7, #18]
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	d006      	beq.n	8018006 <tcp_write+0x3ae>
 8017ff8:	4b81      	ldr	r3, [pc, #516]	; (8018200 <tcp_write+0x5a8>)
 8017ffa:	f240 2271 	movw	r2, #625	; 0x271
 8017ffe:	4983      	ldr	r1, [pc, #524]	; (801820c <tcp_write+0x5b4>)
 8018000:	4881      	ldr	r0, [pc, #516]	; (8018208 <tcp_write+0x5b0>)
 8018002:	f004 fd63 	bl	801cacc <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8018006:	8b3b      	ldrh	r3, [r7, #24]
 8018008:	2201      	movs	r2, #1
 801800a:	4619      	mov	r1, r3
 801800c:	2036      	movs	r0, #54	; 0x36
 801800e:	f7fa fdb9 	bl	8012b84 <pbuf_alloc>
 8018012:	6178      	str	r0, [r7, #20]
 8018014:	697b      	ldr	r3, [r7, #20]
 8018016:	2b00      	cmp	r3, #0
 8018018:	f000 814d 	beq.w	80182b6 <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801801c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018020:	68ba      	ldr	r2, [r7, #8]
 8018022:	441a      	add	r2, r3
 8018024:	697b      	ldr	r3, [r7, #20]
 8018026:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018028:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801802c:	b29b      	uxth	r3, r3
 801802e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018032:	4619      	mov	r1, r3
 8018034:	2036      	movs	r0, #54	; 0x36
 8018036:	f7fa fda5 	bl	8012b84 <pbuf_alloc>
 801803a:	6338      	str	r0, [r7, #48]	; 0x30
 801803c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801803e:	2b00      	cmp	r3, #0
 8018040:	d103      	bne.n	801804a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8018042:	6978      	ldr	r0, [r7, #20]
 8018044:	f7fb f882 	bl	801314c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018048:	e138      	b.n	80182bc <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801804a:	6979      	ldr	r1, [r7, #20]
 801804c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801804e:	f7fb f93f 	bl	80132d0 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8018052:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018054:	f7fb f902 	bl	801325c <pbuf_clen>
 8018058:	4603      	mov	r3, r0
 801805a:	461a      	mov	r2, r3
 801805c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018060:	4413      	add	r3, r2
 8018062:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8018066:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801806a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801806e:	d903      	bls.n	8018078 <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8018070:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018072:	f7fb f86b 	bl	801314c <pbuf_free>
      goto memerr;
 8018076:	e121      	b.n	80182bc <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8018078:	68fb      	ldr	r3, [r7, #12]
 801807a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801807c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018080:	441a      	add	r2, r3
 8018082:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018086:	9300      	str	r3, [sp, #0]
 8018088:	4613      	mov	r3, r2
 801808a:	2200      	movs	r2, #0
 801808c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801808e:	68f8      	ldr	r0, [r7, #12]
 8018090:	f7ff fc4e 	bl	8017930 <tcp_create_segment>
 8018094:	64f8      	str	r0, [r7, #76]	; 0x4c
 8018096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018098:	2b00      	cmp	r3, #0
 801809a:	f000 810e 	beq.w	80182ba <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801809e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80180a0:	2b00      	cmp	r3, #0
 80180a2:	d102      	bne.n	80180aa <tcp_write+0x452>
      queue = seg;
 80180a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80180a6:	647b      	str	r3, [r7, #68]	; 0x44
 80180a8:	e00c      	b.n	80180c4 <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80180aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d106      	bne.n	80180be <tcp_write+0x466>
 80180b0:	4b53      	ldr	r3, [pc, #332]	; (8018200 <tcp_write+0x5a8>)
 80180b2:	f240 22ab 	movw	r2, #683	; 0x2ab
 80180b6:	4956      	ldr	r1, [pc, #344]	; (8018210 <tcp_write+0x5b8>)
 80180b8:	4853      	ldr	r0, [pc, #332]	; (8018208 <tcp_write+0x5b0>)
 80180ba:	f004 fd07 	bl	801cacc <iprintf>
      prev_seg->next = seg;
 80180be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80180c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80180c2:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80180c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80180c6:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80180c8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80180cc:	8b3b      	ldrh	r3, [r7, #24]
 80180ce:	4413      	add	r3, r2
 80180d0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80180d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80180d8:	88fb      	ldrh	r3, [r7, #6]
 80180da:	429a      	cmp	r2, r3
 80180dc:	f4ff af3c 	bcc.w	8017f58 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80180e0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80180e2:	2b00      	cmp	r3, #0
 80180e4:	d02c      	beq.n	8018140 <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80180e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80180e8:	685b      	ldr	r3, [r3, #4]
 80180ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80180ec:	e01e      	b.n	801812c <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 80180ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180f0:	891a      	ldrh	r2, [r3, #8]
 80180f2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80180f4:	4413      	add	r3, r2
 80180f6:	b29a      	uxth	r2, r3
 80180f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180fa:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80180fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180fe:	681b      	ldr	r3, [r3, #0]
 8018100:	2b00      	cmp	r3, #0
 8018102:	d110      	bne.n	8018126 <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8018104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018106:	685b      	ldr	r3, [r3, #4]
 8018108:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801810a:	8952      	ldrh	r2, [r2, #10]
 801810c:	4413      	add	r3, r2
 801810e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018110:	68b9      	ldr	r1, [r7, #8]
 8018112:	4618      	mov	r0, r3
 8018114:	f004 fc1a 	bl	801c94c <memcpy>
        p->len += oversize_used;
 8018118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801811a:	895a      	ldrh	r2, [r3, #10]
 801811c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801811e:	4413      	add	r3, r2
 8018120:	b29a      	uxth	r2, r3
 8018122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018124:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018128:	681b      	ldr	r3, [r3, #0]
 801812a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801812c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801812e:	2b00      	cmp	r3, #0
 8018130:	d1dd      	bne.n	80180ee <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 8018132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018134:	891a      	ldrh	r2, [r3, #8]
 8018136:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018138:	4413      	add	r3, r2
 801813a:	b29a      	uxth	r2, r3
 801813c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801813e:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018140:	8a7a      	ldrh	r2, [r7, #18]
 8018142:	68fb      	ldr	r3, [r7, #12]
 8018144:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018148:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801814a:	2b00      	cmp	r3, #0
 801814c:	d018      	beq.n	8018180 <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801814e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018150:	2b00      	cmp	r3, #0
 8018152:	d106      	bne.n	8018162 <tcp_write+0x50a>
 8018154:	4b2a      	ldr	r3, [pc, #168]	; (8018200 <tcp_write+0x5a8>)
 8018156:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801815a:	492e      	ldr	r1, [pc, #184]	; (8018214 <tcp_write+0x5bc>)
 801815c:	482a      	ldr	r0, [pc, #168]	; (8018208 <tcp_write+0x5b0>)
 801815e:	f004 fcb5 	bl	801cacc <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018162:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018164:	685b      	ldr	r3, [r3, #4]
 8018166:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8018168:	4618      	mov	r0, r3
 801816a:	f7fb f8b1 	bl	80132d0 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801816e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018170:	891a      	ldrh	r2, [r3, #8]
 8018172:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018174:	891b      	ldrh	r3, [r3, #8]
 8018176:	4413      	add	r3, r2
 8018178:	b29a      	uxth	r2, r3
 801817a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801817c:	811a      	strh	r2, [r3, #8]
 801817e:	e037      	b.n	80181f0 <tcp_write+0x598>
  } else if (extendlen > 0) {
 8018180:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018182:	2b00      	cmp	r3, #0
 8018184:	d034      	beq.n	80181f0 <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8018186:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018188:	2b00      	cmp	r3, #0
 801818a:	d003      	beq.n	8018194 <tcp_write+0x53c>
 801818c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801818e:	685b      	ldr	r3, [r3, #4]
 8018190:	2b00      	cmp	r3, #0
 8018192:	d106      	bne.n	80181a2 <tcp_write+0x54a>
 8018194:	4b1a      	ldr	r3, [pc, #104]	; (8018200 <tcp_write+0x5a8>)
 8018196:	f240 22e6 	movw	r2, #742	; 0x2e6
 801819a:	491f      	ldr	r1, [pc, #124]	; (8018218 <tcp_write+0x5c0>)
 801819c:	481a      	ldr	r0, [pc, #104]	; (8018208 <tcp_write+0x5b0>)
 801819e:	f004 fc95 	bl	801cacc <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80181a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80181a4:	685b      	ldr	r3, [r3, #4]
 80181a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80181a8:	e009      	b.n	80181be <tcp_write+0x566>
      p->tot_len += extendlen;
 80181aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181ac:	891a      	ldrh	r2, [r3, #8]
 80181ae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80181b0:	4413      	add	r3, r2
 80181b2:	b29a      	uxth	r2, r3
 80181b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181b6:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80181b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181ba:	681b      	ldr	r3, [r3, #0]
 80181bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80181be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181c0:	681b      	ldr	r3, [r3, #0]
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d1f1      	bne.n	80181aa <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 80181c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181c8:	891a      	ldrh	r2, [r3, #8]
 80181ca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80181cc:	4413      	add	r3, r2
 80181ce:	b29a      	uxth	r2, r3
 80181d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181d2:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80181d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181d6:	895a      	ldrh	r2, [r3, #10]
 80181d8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80181da:	4413      	add	r3, r2
 80181dc:	b29a      	uxth	r2, r3
 80181de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181e0:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80181e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80181e4:	891a      	ldrh	r2, [r3, #8]
 80181e6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80181e8:	4413      	add	r3, r2
 80181ea:	b29a      	uxth	r2, r3
 80181ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80181ee:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80181f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80181f2:	2b00      	cmp	r3, #0
 80181f4:	d112      	bne.n	801821c <tcp_write+0x5c4>
    pcb->unsent = queue;
 80181f6:	68fb      	ldr	r3, [r7, #12]
 80181f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80181fa:	66da      	str	r2, [r3, #108]	; 0x6c
 80181fc:	e011      	b.n	8018222 <tcp_write+0x5ca>
 80181fe:	bf00      	nop
 8018200:	0801f9b0 	.word	0x0801f9b0
 8018204:	0801fc50 	.word	0x0801fc50
 8018208:	0801fa04 	.word	0x0801fa04
 801820c:	0801fc90 	.word	0x0801fc90
 8018210:	0801fca0 	.word	0x0801fca0
 8018214:	0801fcb4 	.word	0x0801fcb4
 8018218:	0801fcec 	.word	0x0801fcec
  } else {
    last_unsent->next = queue;
 801821c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801821e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018220:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8018222:	68fb      	ldr	r3, [r7, #12]
 8018224:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8018226:	88fb      	ldrh	r3, [r7, #6]
 8018228:	441a      	add	r2, r3
 801822a:	68fb      	ldr	r3, [r7, #12]
 801822c:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801822e:	68fb      	ldr	r3, [r7, #12]
 8018230:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8018234:	88fb      	ldrh	r3, [r7, #6]
 8018236:	1ad3      	subs	r3, r2, r3
 8018238:	b29a      	uxth	r2, r3
 801823a:	68fb      	ldr	r3, [r7, #12]
 801823c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8018240:	68fb      	ldr	r3, [r7, #12]
 8018242:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018246:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801824a:	68fb      	ldr	r3, [r7, #12]
 801824c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018250:	2b00      	cmp	r3, #0
 8018252:	d00e      	beq.n	8018272 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8018254:	68fb      	ldr	r3, [r7, #12]
 8018256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018258:	2b00      	cmp	r3, #0
 801825a:	d10a      	bne.n	8018272 <tcp_write+0x61a>
 801825c:	68fb      	ldr	r3, [r7, #12]
 801825e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018260:	2b00      	cmp	r3, #0
 8018262:	d106      	bne.n	8018272 <tcp_write+0x61a>
 8018264:	4b2c      	ldr	r3, [pc, #176]	; (8018318 <tcp_write+0x6c0>)
 8018266:	f240 3212 	movw	r2, #786	; 0x312
 801826a:	492c      	ldr	r1, [pc, #176]	; (801831c <tcp_write+0x6c4>)
 801826c:	482c      	ldr	r0, [pc, #176]	; (8018320 <tcp_write+0x6c8>)
 801826e:	f004 fc2d 	bl	801cacc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8018272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018274:	2b00      	cmp	r3, #0
 8018276:	d016      	beq.n	80182a6 <tcp_write+0x64e>
 8018278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801827a:	68db      	ldr	r3, [r3, #12]
 801827c:	2b00      	cmp	r3, #0
 801827e:	d012      	beq.n	80182a6 <tcp_write+0x64e>
 8018280:	797b      	ldrb	r3, [r7, #5]
 8018282:	f003 0302 	and.w	r3, r3, #2
 8018286:	2b00      	cmp	r3, #0
 8018288:	d10d      	bne.n	80182a6 <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801828a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801828c:	68db      	ldr	r3, [r3, #12]
 801828e:	899b      	ldrh	r3, [r3, #12]
 8018290:	b29c      	uxth	r4, r3
 8018292:	2008      	movs	r0, #8
 8018294:	f7f9 fc97 	bl	8011bc6 <lwip_htons>
 8018298:	4603      	mov	r3, r0
 801829a:	461a      	mov	r2, r3
 801829c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801829e:	68db      	ldr	r3, [r3, #12]
 80182a0:	4322      	orrs	r2, r4
 80182a2:	b292      	uxth	r2, r2
 80182a4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80182a6:	2300      	movs	r3, #0
 80182a8:	e031      	b.n	801830e <tcp_write+0x6b6>
          goto memerr;
 80182aa:	bf00      	nop
 80182ac:	e006      	b.n	80182bc <tcp_write+0x664>
            goto memerr;
 80182ae:	bf00      	nop
 80182b0:	e004      	b.n	80182bc <tcp_write+0x664>
        goto memerr;
 80182b2:	bf00      	nop
 80182b4:	e002      	b.n	80182bc <tcp_write+0x664>
        goto memerr;
 80182b6:	bf00      	nop
 80182b8:	e000      	b.n	80182bc <tcp_write+0x664>
      goto memerr;
 80182ba:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80182bc:	68fb      	ldr	r3, [r7, #12]
 80182be:	8b5b      	ldrh	r3, [r3, #26]
 80182c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80182c4:	b29a      	uxth	r2, r3
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80182ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	d002      	beq.n	80182d6 <tcp_write+0x67e>
    pbuf_free(concat_p);
 80182d0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80182d2:	f7fa ff3b 	bl	801314c <pbuf_free>
  }
  if (queue != NULL) {
 80182d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80182d8:	2b00      	cmp	r3, #0
 80182da:	d002      	beq.n	80182e2 <tcp_write+0x68a>
    tcp_segs_free(queue);
 80182dc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80182de:	f7fc fb87 	bl	80149f0 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80182e2:	68fb      	ldr	r3, [r7, #12]
 80182e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d00e      	beq.n	801830a <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80182ec:	68fb      	ldr	r3, [r7, #12]
 80182ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80182f0:	2b00      	cmp	r3, #0
 80182f2:	d10a      	bne.n	801830a <tcp_write+0x6b2>
 80182f4:	68fb      	ldr	r3, [r7, #12]
 80182f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d106      	bne.n	801830a <tcp_write+0x6b2>
 80182fc:	4b06      	ldr	r3, [pc, #24]	; (8018318 <tcp_write+0x6c0>)
 80182fe:	f240 3227 	movw	r2, #807	; 0x327
 8018302:	4906      	ldr	r1, [pc, #24]	; (801831c <tcp_write+0x6c4>)
 8018304:	4806      	ldr	r0, [pc, #24]	; (8018320 <tcp_write+0x6c8>)
 8018306:	f004 fbe1 	bl	801cacc <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801830a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801830e:	4618      	mov	r0, r3
 8018310:	375c      	adds	r7, #92	; 0x5c
 8018312:	46bd      	mov	sp, r7
 8018314:	bd90      	pop	{r4, r7, pc}
 8018316:	bf00      	nop
 8018318:	0801f9b0 	.word	0x0801f9b0
 801831c:	0801fd24 	.word	0x0801fd24
 8018320:	0801fa04 	.word	0x0801fa04

08018324 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018324:	b590      	push	{r4, r7, lr}
 8018326:	b08b      	sub	sp, #44	; 0x2c
 8018328:	af02      	add	r7, sp, #8
 801832a:	6078      	str	r0, [r7, #4]
 801832c:	460b      	mov	r3, r1
 801832e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018330:	2300      	movs	r3, #0
 8018332:	61fb      	str	r3, [r7, #28]
 8018334:	2300      	movs	r3, #0
 8018336:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018338:	2300      	movs	r3, #0
 801833a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	2b00      	cmp	r3, #0
 8018340:	d106      	bne.n	8018350 <tcp_split_unsent_seg+0x2c>
 8018342:	4b95      	ldr	r3, [pc, #596]	; (8018598 <tcp_split_unsent_seg+0x274>)
 8018344:	f240 324b 	movw	r2, #843	; 0x34b
 8018348:	4994      	ldr	r1, [pc, #592]	; (801859c <tcp_split_unsent_seg+0x278>)
 801834a:	4895      	ldr	r0, [pc, #596]	; (80185a0 <tcp_split_unsent_seg+0x27c>)
 801834c:	f004 fbbe 	bl	801cacc <iprintf>

  useg = pcb->unsent;
 8018350:	687b      	ldr	r3, [r7, #4]
 8018352:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018354:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018356:	697b      	ldr	r3, [r7, #20]
 8018358:	2b00      	cmp	r3, #0
 801835a:	d102      	bne.n	8018362 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801835c:	f04f 33ff 	mov.w	r3, #4294967295
 8018360:	e116      	b.n	8018590 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018362:	887b      	ldrh	r3, [r7, #2]
 8018364:	2b00      	cmp	r3, #0
 8018366:	d109      	bne.n	801837c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018368:	4b8b      	ldr	r3, [pc, #556]	; (8018598 <tcp_split_unsent_seg+0x274>)
 801836a:	f240 3253 	movw	r2, #851	; 0x353
 801836e:	498d      	ldr	r1, [pc, #564]	; (80185a4 <tcp_split_unsent_seg+0x280>)
 8018370:	488b      	ldr	r0, [pc, #556]	; (80185a0 <tcp_split_unsent_seg+0x27c>)
 8018372:	f004 fbab 	bl	801cacc <iprintf>
    return ERR_VAL;
 8018376:	f06f 0305 	mvn.w	r3, #5
 801837a:	e109      	b.n	8018590 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801837c:	697b      	ldr	r3, [r7, #20]
 801837e:	891b      	ldrh	r3, [r3, #8]
 8018380:	887a      	ldrh	r2, [r7, #2]
 8018382:	429a      	cmp	r2, r3
 8018384:	d301      	bcc.n	801838a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018386:	2300      	movs	r3, #0
 8018388:	e102      	b.n	8018590 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801838a:	687b      	ldr	r3, [r7, #4]
 801838c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801838e:	887a      	ldrh	r2, [r7, #2]
 8018390:	429a      	cmp	r2, r3
 8018392:	d906      	bls.n	80183a2 <tcp_split_unsent_seg+0x7e>
 8018394:	4b80      	ldr	r3, [pc, #512]	; (8018598 <tcp_split_unsent_seg+0x274>)
 8018396:	f240 325b 	movw	r2, #859	; 0x35b
 801839a:	4983      	ldr	r1, [pc, #524]	; (80185a8 <tcp_split_unsent_seg+0x284>)
 801839c:	4880      	ldr	r0, [pc, #512]	; (80185a0 <tcp_split_unsent_seg+0x27c>)
 801839e:	f004 fb95 	bl	801cacc <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80183a2:	697b      	ldr	r3, [r7, #20]
 80183a4:	891b      	ldrh	r3, [r3, #8]
 80183a6:	2b00      	cmp	r3, #0
 80183a8:	d106      	bne.n	80183b8 <tcp_split_unsent_seg+0x94>
 80183aa:	4b7b      	ldr	r3, [pc, #492]	; (8018598 <tcp_split_unsent_seg+0x274>)
 80183ac:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80183b0:	497e      	ldr	r1, [pc, #504]	; (80185ac <tcp_split_unsent_seg+0x288>)
 80183b2:	487b      	ldr	r0, [pc, #492]	; (80185a0 <tcp_split_unsent_seg+0x27c>)
 80183b4:	f004 fb8a 	bl	801cacc <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80183b8:	697b      	ldr	r3, [r7, #20]
 80183ba:	7a9b      	ldrb	r3, [r3, #10]
 80183bc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80183be:	7bfb      	ldrb	r3, [r7, #15]
 80183c0:	009b      	lsls	r3, r3, #2
 80183c2:	b2db      	uxtb	r3, r3
 80183c4:	f003 0304 	and.w	r3, r3, #4
 80183c8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80183ca:	697b      	ldr	r3, [r7, #20]
 80183cc:	891a      	ldrh	r2, [r3, #8]
 80183ce:	887b      	ldrh	r3, [r7, #2]
 80183d0:	1ad3      	subs	r3, r2, r3
 80183d2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80183d4:	7bbb      	ldrb	r3, [r7, #14]
 80183d6:	b29a      	uxth	r2, r3
 80183d8:	89bb      	ldrh	r3, [r7, #12]
 80183da:	4413      	add	r3, r2
 80183dc:	b29b      	uxth	r3, r3
 80183de:	f44f 7220 	mov.w	r2, #640	; 0x280
 80183e2:	4619      	mov	r1, r3
 80183e4:	2036      	movs	r0, #54	; 0x36
 80183e6:	f7fa fbcd 	bl	8012b84 <pbuf_alloc>
 80183ea:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80183ec:	693b      	ldr	r3, [r7, #16]
 80183ee:	2b00      	cmp	r3, #0
 80183f0:	f000 80b7 	beq.w	8018562 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80183f4:	697b      	ldr	r3, [r7, #20]
 80183f6:	685b      	ldr	r3, [r3, #4]
 80183f8:	891a      	ldrh	r2, [r3, #8]
 80183fa:	697b      	ldr	r3, [r7, #20]
 80183fc:	891b      	ldrh	r3, [r3, #8]
 80183fe:	1ad3      	subs	r3, r2, r3
 8018400:	b29a      	uxth	r2, r3
 8018402:	887b      	ldrh	r3, [r7, #2]
 8018404:	4413      	add	r3, r2
 8018406:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018408:	697b      	ldr	r3, [r7, #20]
 801840a:	6858      	ldr	r0, [r3, #4]
 801840c:	693b      	ldr	r3, [r7, #16]
 801840e:	685a      	ldr	r2, [r3, #4]
 8018410:	7bbb      	ldrb	r3, [r7, #14]
 8018412:	18d1      	adds	r1, r2, r3
 8018414:	897b      	ldrh	r3, [r7, #10]
 8018416:	89ba      	ldrh	r2, [r7, #12]
 8018418:	f7fb f882 	bl	8013520 <pbuf_copy_partial>
 801841c:	4603      	mov	r3, r0
 801841e:	461a      	mov	r2, r3
 8018420:	89bb      	ldrh	r3, [r7, #12]
 8018422:	4293      	cmp	r3, r2
 8018424:	f040 809f 	bne.w	8018566 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018428:	697b      	ldr	r3, [r7, #20]
 801842a:	68db      	ldr	r3, [r3, #12]
 801842c:	899b      	ldrh	r3, [r3, #12]
 801842e:	b29b      	uxth	r3, r3
 8018430:	4618      	mov	r0, r3
 8018432:	f7f9 fbc8 	bl	8011bc6 <lwip_htons>
 8018436:	4603      	mov	r3, r0
 8018438:	b2db      	uxtb	r3, r3
 801843a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801843e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018440:	2300      	movs	r3, #0
 8018442:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018444:	7efb      	ldrb	r3, [r7, #27]
 8018446:	f003 0308 	and.w	r3, r3, #8
 801844a:	2b00      	cmp	r3, #0
 801844c:	d007      	beq.n	801845e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801844e:	7efb      	ldrb	r3, [r7, #27]
 8018450:	f023 0308 	bic.w	r3, r3, #8
 8018454:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018456:	7ebb      	ldrb	r3, [r7, #26]
 8018458:	f043 0308 	orr.w	r3, r3, #8
 801845c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801845e:	7efb      	ldrb	r3, [r7, #27]
 8018460:	f003 0301 	and.w	r3, r3, #1
 8018464:	2b00      	cmp	r3, #0
 8018466:	d007      	beq.n	8018478 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018468:	7efb      	ldrb	r3, [r7, #27]
 801846a:	f023 0301 	bic.w	r3, r3, #1
 801846e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018470:	7ebb      	ldrb	r3, [r7, #26]
 8018472:	f043 0301 	orr.w	r3, r3, #1
 8018476:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018478:	697b      	ldr	r3, [r7, #20]
 801847a:	68db      	ldr	r3, [r3, #12]
 801847c:	685b      	ldr	r3, [r3, #4]
 801847e:	4618      	mov	r0, r3
 8018480:	f7f9 fbb6 	bl	8011bf0 <lwip_htonl>
 8018484:	4602      	mov	r2, r0
 8018486:	887b      	ldrh	r3, [r7, #2]
 8018488:	18d1      	adds	r1, r2, r3
 801848a:	7eba      	ldrb	r2, [r7, #26]
 801848c:	7bfb      	ldrb	r3, [r7, #15]
 801848e:	9300      	str	r3, [sp, #0]
 8018490:	460b      	mov	r3, r1
 8018492:	6939      	ldr	r1, [r7, #16]
 8018494:	6878      	ldr	r0, [r7, #4]
 8018496:	f7ff fa4b 	bl	8017930 <tcp_create_segment>
 801849a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801849c:	69fb      	ldr	r3, [r7, #28]
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d063      	beq.n	801856a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80184a2:	697b      	ldr	r3, [r7, #20]
 80184a4:	685b      	ldr	r3, [r3, #4]
 80184a6:	4618      	mov	r0, r3
 80184a8:	f7fa fed8 	bl	801325c <pbuf_clen>
 80184ac:	4603      	mov	r3, r0
 80184ae:	461a      	mov	r2, r3
 80184b0:	687b      	ldr	r3, [r7, #4]
 80184b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80184b6:	1a9b      	subs	r3, r3, r2
 80184b8:	b29a      	uxth	r2, r3
 80184ba:	687b      	ldr	r3, [r7, #4]
 80184bc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80184c0:	697b      	ldr	r3, [r7, #20]
 80184c2:	6858      	ldr	r0, [r3, #4]
 80184c4:	697b      	ldr	r3, [r7, #20]
 80184c6:	685b      	ldr	r3, [r3, #4]
 80184c8:	891a      	ldrh	r2, [r3, #8]
 80184ca:	89bb      	ldrh	r3, [r7, #12]
 80184cc:	1ad3      	subs	r3, r2, r3
 80184ce:	b29b      	uxth	r3, r3
 80184d0:	4619      	mov	r1, r3
 80184d2:	f7fa fcb5 	bl	8012e40 <pbuf_realloc>
  useg->len -= remainder;
 80184d6:	697b      	ldr	r3, [r7, #20]
 80184d8:	891a      	ldrh	r2, [r3, #8]
 80184da:	89bb      	ldrh	r3, [r7, #12]
 80184dc:	1ad3      	subs	r3, r2, r3
 80184de:	b29a      	uxth	r2, r3
 80184e0:	697b      	ldr	r3, [r7, #20]
 80184e2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80184e4:	697b      	ldr	r3, [r7, #20]
 80184e6:	68db      	ldr	r3, [r3, #12]
 80184e8:	899b      	ldrh	r3, [r3, #12]
 80184ea:	b29c      	uxth	r4, r3
 80184ec:	7efb      	ldrb	r3, [r7, #27]
 80184ee:	b29b      	uxth	r3, r3
 80184f0:	4618      	mov	r0, r3
 80184f2:	f7f9 fb68 	bl	8011bc6 <lwip_htons>
 80184f6:	4603      	mov	r3, r0
 80184f8:	461a      	mov	r2, r3
 80184fa:	697b      	ldr	r3, [r7, #20]
 80184fc:	68db      	ldr	r3, [r3, #12]
 80184fe:	4322      	orrs	r2, r4
 8018500:	b292      	uxth	r2, r2
 8018502:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018504:	697b      	ldr	r3, [r7, #20]
 8018506:	685b      	ldr	r3, [r3, #4]
 8018508:	4618      	mov	r0, r3
 801850a:	f7fa fea7 	bl	801325c <pbuf_clen>
 801850e:	4603      	mov	r3, r0
 8018510:	461a      	mov	r2, r3
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018518:	4413      	add	r3, r2
 801851a:	b29a      	uxth	r2, r3
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018522:	69fb      	ldr	r3, [r7, #28]
 8018524:	685b      	ldr	r3, [r3, #4]
 8018526:	4618      	mov	r0, r3
 8018528:	f7fa fe98 	bl	801325c <pbuf_clen>
 801852c:	4603      	mov	r3, r0
 801852e:	461a      	mov	r2, r3
 8018530:	687b      	ldr	r3, [r7, #4]
 8018532:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018536:	4413      	add	r3, r2
 8018538:	b29a      	uxth	r2, r3
 801853a:	687b      	ldr	r3, [r7, #4]
 801853c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018540:	697b      	ldr	r3, [r7, #20]
 8018542:	681a      	ldr	r2, [r3, #0]
 8018544:	69fb      	ldr	r3, [r7, #28]
 8018546:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018548:	697b      	ldr	r3, [r7, #20]
 801854a:	69fa      	ldr	r2, [r7, #28]
 801854c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801854e:	69fb      	ldr	r3, [r7, #28]
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	2b00      	cmp	r3, #0
 8018554:	d103      	bne.n	801855e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	2200      	movs	r2, #0
 801855a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801855e:	2300      	movs	r3, #0
 8018560:	e016      	b.n	8018590 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018562:	bf00      	nop
 8018564:	e002      	b.n	801856c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018566:	bf00      	nop
 8018568:	e000      	b.n	801856c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801856a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801856c:	69fb      	ldr	r3, [r7, #28]
 801856e:	2b00      	cmp	r3, #0
 8018570:	d006      	beq.n	8018580 <tcp_split_unsent_seg+0x25c>
 8018572:	4b09      	ldr	r3, [pc, #36]	; (8018598 <tcp_split_unsent_seg+0x274>)
 8018574:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8018578:	490d      	ldr	r1, [pc, #52]	; (80185b0 <tcp_split_unsent_seg+0x28c>)
 801857a:	4809      	ldr	r0, [pc, #36]	; (80185a0 <tcp_split_unsent_seg+0x27c>)
 801857c:	f004 faa6 	bl	801cacc <iprintf>
  if (p != NULL) {
 8018580:	693b      	ldr	r3, [r7, #16]
 8018582:	2b00      	cmp	r3, #0
 8018584:	d002      	beq.n	801858c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018586:	6938      	ldr	r0, [r7, #16]
 8018588:	f7fa fde0 	bl	801314c <pbuf_free>
  }

  return ERR_MEM;
 801858c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018590:	4618      	mov	r0, r3
 8018592:	3724      	adds	r7, #36	; 0x24
 8018594:	46bd      	mov	sp, r7
 8018596:	bd90      	pop	{r4, r7, pc}
 8018598:	0801f9b0 	.word	0x0801f9b0
 801859c:	0801fd44 	.word	0x0801fd44
 80185a0:	0801fa04 	.word	0x0801fa04
 80185a4:	0801fd68 	.word	0x0801fd68
 80185a8:	0801fd8c 	.word	0x0801fd8c
 80185ac:	0801fd9c 	.word	0x0801fd9c
 80185b0:	0801fdac 	.word	0x0801fdac

080185b4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80185b4:	b590      	push	{r4, r7, lr}
 80185b6:	b085      	sub	sp, #20
 80185b8:	af00      	add	r7, sp, #0
 80185ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80185bc:	687b      	ldr	r3, [r7, #4]
 80185be:	2b00      	cmp	r3, #0
 80185c0:	d106      	bne.n	80185d0 <tcp_send_fin+0x1c>
 80185c2:	4b21      	ldr	r3, [pc, #132]	; (8018648 <tcp_send_fin+0x94>)
 80185c4:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80185c8:	4920      	ldr	r1, [pc, #128]	; (801864c <tcp_send_fin+0x98>)
 80185ca:	4821      	ldr	r0, [pc, #132]	; (8018650 <tcp_send_fin+0x9c>)
 80185cc:	f004 fa7e 	bl	801cacc <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80185d0:	687b      	ldr	r3, [r7, #4]
 80185d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d02e      	beq.n	8018636 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80185d8:	687b      	ldr	r3, [r7, #4]
 80185da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80185dc:	60fb      	str	r3, [r7, #12]
 80185de:	e002      	b.n	80185e6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	681b      	ldr	r3, [r3, #0]
 80185e4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80185e6:	68fb      	ldr	r3, [r7, #12]
 80185e8:	681b      	ldr	r3, [r3, #0]
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	d1f8      	bne.n	80185e0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	68db      	ldr	r3, [r3, #12]
 80185f2:	899b      	ldrh	r3, [r3, #12]
 80185f4:	b29b      	uxth	r3, r3
 80185f6:	4618      	mov	r0, r3
 80185f8:	f7f9 fae5 	bl	8011bc6 <lwip_htons>
 80185fc:	4603      	mov	r3, r0
 80185fe:	b2db      	uxtb	r3, r3
 8018600:	f003 0307 	and.w	r3, r3, #7
 8018604:	2b00      	cmp	r3, #0
 8018606:	d116      	bne.n	8018636 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	68db      	ldr	r3, [r3, #12]
 801860c:	899b      	ldrh	r3, [r3, #12]
 801860e:	b29c      	uxth	r4, r3
 8018610:	2001      	movs	r0, #1
 8018612:	f7f9 fad8 	bl	8011bc6 <lwip_htons>
 8018616:	4603      	mov	r3, r0
 8018618:	461a      	mov	r2, r3
 801861a:	68fb      	ldr	r3, [r7, #12]
 801861c:	68db      	ldr	r3, [r3, #12]
 801861e:	4322      	orrs	r2, r4
 8018620:	b292      	uxth	r2, r2
 8018622:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018624:	687b      	ldr	r3, [r7, #4]
 8018626:	8b5b      	ldrh	r3, [r3, #26]
 8018628:	f043 0320 	orr.w	r3, r3, #32
 801862c:	b29a      	uxth	r2, r3
 801862e:	687b      	ldr	r3, [r7, #4]
 8018630:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018632:	2300      	movs	r3, #0
 8018634:	e004      	b.n	8018640 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018636:	2101      	movs	r1, #1
 8018638:	6878      	ldr	r0, [r7, #4]
 801863a:	f000 f80b 	bl	8018654 <tcp_enqueue_flags>
 801863e:	4603      	mov	r3, r0
}
 8018640:	4618      	mov	r0, r3
 8018642:	3714      	adds	r7, #20
 8018644:	46bd      	mov	sp, r7
 8018646:	bd90      	pop	{r4, r7, pc}
 8018648:	0801f9b0 	.word	0x0801f9b0
 801864c:	0801fdb8 	.word	0x0801fdb8
 8018650:	0801fa04 	.word	0x0801fa04

08018654 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018654:	b580      	push	{r7, lr}
 8018656:	b08a      	sub	sp, #40	; 0x28
 8018658:	af02      	add	r7, sp, #8
 801865a:	6078      	str	r0, [r7, #4]
 801865c:	460b      	mov	r3, r1
 801865e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018660:	2300      	movs	r3, #0
 8018662:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018664:	2300      	movs	r3, #0
 8018666:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018668:	78fb      	ldrb	r3, [r7, #3]
 801866a:	f003 0303 	and.w	r3, r3, #3
 801866e:	2b00      	cmp	r3, #0
 8018670:	d106      	bne.n	8018680 <tcp_enqueue_flags+0x2c>
 8018672:	4b67      	ldr	r3, [pc, #412]	; (8018810 <tcp_enqueue_flags+0x1bc>)
 8018674:	f240 4211 	movw	r2, #1041	; 0x411
 8018678:	4966      	ldr	r1, [pc, #408]	; (8018814 <tcp_enqueue_flags+0x1c0>)
 801867a:	4867      	ldr	r0, [pc, #412]	; (8018818 <tcp_enqueue_flags+0x1c4>)
 801867c:	f004 fa26 	bl	801cacc <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018680:	687b      	ldr	r3, [r7, #4]
 8018682:	2b00      	cmp	r3, #0
 8018684:	d106      	bne.n	8018694 <tcp_enqueue_flags+0x40>
 8018686:	4b62      	ldr	r3, [pc, #392]	; (8018810 <tcp_enqueue_flags+0x1bc>)
 8018688:	f240 4213 	movw	r2, #1043	; 0x413
 801868c:	4963      	ldr	r1, [pc, #396]	; (801881c <tcp_enqueue_flags+0x1c8>)
 801868e:	4862      	ldr	r0, [pc, #392]	; (8018818 <tcp_enqueue_flags+0x1c4>)
 8018690:	f004 fa1c 	bl	801cacc <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018694:	78fb      	ldrb	r3, [r7, #3]
 8018696:	f003 0302 	and.w	r3, r3, #2
 801869a:	2b00      	cmp	r3, #0
 801869c:	d001      	beq.n	80186a2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801869e:	2301      	movs	r3, #1
 80186a0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80186a2:	7ffb      	ldrb	r3, [r7, #31]
 80186a4:	009b      	lsls	r3, r3, #2
 80186a6:	b2db      	uxtb	r3, r3
 80186a8:	f003 0304 	and.w	r3, r3, #4
 80186ac:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80186ae:	7dfb      	ldrb	r3, [r7, #23]
 80186b0:	b29b      	uxth	r3, r3
 80186b2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80186b6:	4619      	mov	r1, r3
 80186b8:	2036      	movs	r0, #54	; 0x36
 80186ba:	f7fa fa63 	bl	8012b84 <pbuf_alloc>
 80186be:	6138      	str	r0, [r7, #16]
 80186c0:	693b      	ldr	r3, [r7, #16]
 80186c2:	2b00      	cmp	r3, #0
 80186c4:	d109      	bne.n	80186da <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80186c6:	687b      	ldr	r3, [r7, #4]
 80186c8:	8b5b      	ldrh	r3, [r3, #26]
 80186ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80186ce:	b29a      	uxth	r2, r3
 80186d0:	687b      	ldr	r3, [r7, #4]
 80186d2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80186d4:	f04f 33ff 	mov.w	r3, #4294967295
 80186d8:	e095      	b.n	8018806 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80186da:	693b      	ldr	r3, [r7, #16]
 80186dc:	895a      	ldrh	r2, [r3, #10]
 80186de:	7dfb      	ldrb	r3, [r7, #23]
 80186e0:	b29b      	uxth	r3, r3
 80186e2:	429a      	cmp	r2, r3
 80186e4:	d206      	bcs.n	80186f4 <tcp_enqueue_flags+0xa0>
 80186e6:	4b4a      	ldr	r3, [pc, #296]	; (8018810 <tcp_enqueue_flags+0x1bc>)
 80186e8:	f240 4239 	movw	r2, #1081	; 0x439
 80186ec:	494c      	ldr	r1, [pc, #304]	; (8018820 <tcp_enqueue_flags+0x1cc>)
 80186ee:	484a      	ldr	r0, [pc, #296]	; (8018818 <tcp_enqueue_flags+0x1c4>)
 80186f0:	f004 f9ec 	bl	801cacc <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80186f8:	78fa      	ldrb	r2, [r7, #3]
 80186fa:	7ffb      	ldrb	r3, [r7, #31]
 80186fc:	9300      	str	r3, [sp, #0]
 80186fe:	460b      	mov	r3, r1
 8018700:	6939      	ldr	r1, [r7, #16]
 8018702:	6878      	ldr	r0, [r7, #4]
 8018704:	f7ff f914 	bl	8017930 <tcp_create_segment>
 8018708:	60f8      	str	r0, [r7, #12]
 801870a:	68fb      	ldr	r3, [r7, #12]
 801870c:	2b00      	cmp	r3, #0
 801870e:	d109      	bne.n	8018724 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018710:	687b      	ldr	r3, [r7, #4]
 8018712:	8b5b      	ldrh	r3, [r3, #26]
 8018714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018718:	b29a      	uxth	r2, r3
 801871a:	687b      	ldr	r3, [r7, #4]
 801871c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801871e:	f04f 33ff 	mov.w	r3, #4294967295
 8018722:	e070      	b.n	8018806 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018724:	68fb      	ldr	r3, [r7, #12]
 8018726:	68db      	ldr	r3, [r3, #12]
 8018728:	f003 0303 	and.w	r3, r3, #3
 801872c:	2b00      	cmp	r3, #0
 801872e:	d006      	beq.n	801873e <tcp_enqueue_flags+0xea>
 8018730:	4b37      	ldr	r3, [pc, #220]	; (8018810 <tcp_enqueue_flags+0x1bc>)
 8018732:	f240 4242 	movw	r2, #1090	; 0x442
 8018736:	493b      	ldr	r1, [pc, #236]	; (8018824 <tcp_enqueue_flags+0x1d0>)
 8018738:	4837      	ldr	r0, [pc, #220]	; (8018818 <tcp_enqueue_flags+0x1c4>)
 801873a:	f004 f9c7 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801873e:	68fb      	ldr	r3, [r7, #12]
 8018740:	891b      	ldrh	r3, [r3, #8]
 8018742:	2b00      	cmp	r3, #0
 8018744:	d006      	beq.n	8018754 <tcp_enqueue_flags+0x100>
 8018746:	4b32      	ldr	r3, [pc, #200]	; (8018810 <tcp_enqueue_flags+0x1bc>)
 8018748:	f240 4243 	movw	r2, #1091	; 0x443
 801874c:	4936      	ldr	r1, [pc, #216]	; (8018828 <tcp_enqueue_flags+0x1d4>)
 801874e:	4832      	ldr	r0, [pc, #200]	; (8018818 <tcp_enqueue_flags+0x1c4>)
 8018750:	f004 f9bc 	bl	801cacc <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018754:	687b      	ldr	r3, [r7, #4]
 8018756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018758:	2b00      	cmp	r3, #0
 801875a:	d103      	bne.n	8018764 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	68fa      	ldr	r2, [r7, #12]
 8018760:	66da      	str	r2, [r3, #108]	; 0x6c
 8018762:	e00d      	b.n	8018780 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018768:	61bb      	str	r3, [r7, #24]
 801876a:	e002      	b.n	8018772 <tcp_enqueue_flags+0x11e>
 801876c:	69bb      	ldr	r3, [r7, #24]
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	61bb      	str	r3, [r7, #24]
 8018772:	69bb      	ldr	r3, [r7, #24]
 8018774:	681b      	ldr	r3, [r3, #0]
 8018776:	2b00      	cmp	r3, #0
 8018778:	d1f8      	bne.n	801876c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801877a:	69bb      	ldr	r3, [r7, #24]
 801877c:	68fa      	ldr	r2, [r7, #12]
 801877e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018780:	687b      	ldr	r3, [r7, #4]
 8018782:	2200      	movs	r2, #0
 8018784:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018788:	78fb      	ldrb	r3, [r7, #3]
 801878a:	f003 0302 	and.w	r3, r3, #2
 801878e:	2b00      	cmp	r3, #0
 8018790:	d104      	bne.n	801879c <tcp_enqueue_flags+0x148>
 8018792:	78fb      	ldrb	r3, [r7, #3]
 8018794:	f003 0301 	and.w	r3, r3, #1
 8018798:	2b00      	cmp	r3, #0
 801879a:	d004      	beq.n	80187a6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801879c:	687b      	ldr	r3, [r7, #4]
 801879e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80187a0:	1c5a      	adds	r2, r3, #1
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80187a6:	78fb      	ldrb	r3, [r7, #3]
 80187a8:	f003 0301 	and.w	r3, r3, #1
 80187ac:	2b00      	cmp	r3, #0
 80187ae:	d006      	beq.n	80187be <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	8b5b      	ldrh	r3, [r3, #26]
 80187b4:	f043 0320 	orr.w	r3, r3, #32
 80187b8:	b29a      	uxth	r2, r3
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80187be:	68fb      	ldr	r3, [r7, #12]
 80187c0:	685b      	ldr	r3, [r3, #4]
 80187c2:	4618      	mov	r0, r3
 80187c4:	f7fa fd4a 	bl	801325c <pbuf_clen>
 80187c8:	4603      	mov	r3, r0
 80187ca:	461a      	mov	r2, r3
 80187cc:	687b      	ldr	r3, [r7, #4]
 80187ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80187d2:	4413      	add	r3, r2
 80187d4:	b29a      	uxth	r2, r3
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80187dc:	687b      	ldr	r3, [r7, #4]
 80187de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	d00e      	beq.n	8018804 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80187e6:	687b      	ldr	r3, [r7, #4]
 80187e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d10a      	bne.n	8018804 <tcp_enqueue_flags+0x1b0>
 80187ee:	687b      	ldr	r3, [r7, #4]
 80187f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d106      	bne.n	8018804 <tcp_enqueue_flags+0x1b0>
 80187f6:	4b06      	ldr	r3, [pc, #24]	; (8018810 <tcp_enqueue_flags+0x1bc>)
 80187f8:	f240 4265 	movw	r2, #1125	; 0x465
 80187fc:	490b      	ldr	r1, [pc, #44]	; (801882c <tcp_enqueue_flags+0x1d8>)
 80187fe:	4806      	ldr	r0, [pc, #24]	; (8018818 <tcp_enqueue_flags+0x1c4>)
 8018800:	f004 f964 	bl	801cacc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018804:	2300      	movs	r3, #0
}
 8018806:	4618      	mov	r0, r3
 8018808:	3720      	adds	r7, #32
 801880a:	46bd      	mov	sp, r7
 801880c:	bd80      	pop	{r7, pc}
 801880e:	bf00      	nop
 8018810:	0801f9b0 	.word	0x0801f9b0
 8018814:	0801fdd4 	.word	0x0801fdd4
 8018818:	0801fa04 	.word	0x0801fa04
 801881c:	0801fe2c 	.word	0x0801fe2c
 8018820:	0801fe4c 	.word	0x0801fe4c
 8018824:	0801fe88 	.word	0x0801fe88
 8018828:	0801fea0 	.word	0x0801fea0
 801882c:	0801fecc 	.word	0x0801fecc

08018830 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018830:	b5b0      	push	{r4, r5, r7, lr}
 8018832:	b08a      	sub	sp, #40	; 0x28
 8018834:	af00      	add	r7, sp, #0
 8018836:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018838:	687b      	ldr	r3, [r7, #4]
 801883a:	2b00      	cmp	r3, #0
 801883c:	d106      	bne.n	801884c <tcp_output+0x1c>
 801883e:	4b9e      	ldr	r3, [pc, #632]	; (8018ab8 <tcp_output+0x288>)
 8018840:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8018844:	499d      	ldr	r1, [pc, #628]	; (8018abc <tcp_output+0x28c>)
 8018846:	489e      	ldr	r0, [pc, #632]	; (8018ac0 <tcp_output+0x290>)
 8018848:	f004 f940 	bl	801cacc <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801884c:	687b      	ldr	r3, [r7, #4]
 801884e:	7d1b      	ldrb	r3, [r3, #20]
 8018850:	2b01      	cmp	r3, #1
 8018852:	d106      	bne.n	8018862 <tcp_output+0x32>
 8018854:	4b98      	ldr	r3, [pc, #608]	; (8018ab8 <tcp_output+0x288>)
 8018856:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801885a:	499a      	ldr	r1, [pc, #616]	; (8018ac4 <tcp_output+0x294>)
 801885c:	4898      	ldr	r0, [pc, #608]	; (8018ac0 <tcp_output+0x290>)
 801885e:	f004 f935 	bl	801cacc <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018862:	4b99      	ldr	r3, [pc, #612]	; (8018ac8 <tcp_output+0x298>)
 8018864:	681b      	ldr	r3, [r3, #0]
 8018866:	687a      	ldr	r2, [r7, #4]
 8018868:	429a      	cmp	r2, r3
 801886a:	d101      	bne.n	8018870 <tcp_output+0x40>
    return ERR_OK;
 801886c:	2300      	movs	r3, #0
 801886e:	e1ce      	b.n	8018c0e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8018876:	687b      	ldr	r3, [r7, #4]
 8018878:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801887c:	4293      	cmp	r3, r2
 801887e:	bf28      	it	cs
 8018880:	4613      	movcs	r3, r2
 8018882:	b29b      	uxth	r3, r3
 8018884:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018886:	687b      	ldr	r3, [r7, #4]
 8018888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801888a:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801888c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801888e:	2b00      	cmp	r3, #0
 8018890:	d10b      	bne.n	80188aa <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8018892:	687b      	ldr	r3, [r7, #4]
 8018894:	8b5b      	ldrh	r3, [r3, #26]
 8018896:	f003 0302 	and.w	r3, r3, #2
 801889a:	2b00      	cmp	r3, #0
 801889c:	f000 81aa 	beq.w	8018bf4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80188a0:	6878      	ldr	r0, [r7, #4]
 80188a2:	f000 fdcb 	bl	801943c <tcp_send_empty_ack>
 80188a6:	4603      	mov	r3, r0
 80188a8:	e1b1      	b.n	8018c0e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80188aa:	6879      	ldr	r1, [r7, #4]
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	3304      	adds	r3, #4
 80188b0:	461a      	mov	r2, r3
 80188b2:	6878      	ldr	r0, [r7, #4]
 80188b4:	f7ff f820 	bl	80178f8 <tcp_route>
 80188b8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80188ba:	697b      	ldr	r3, [r7, #20]
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d102      	bne.n	80188c6 <tcp_output+0x96>
    return ERR_RTE;
 80188c0:	f06f 0303 	mvn.w	r3, #3
 80188c4:	e1a3      	b.n	8018c0e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80188c6:	687b      	ldr	r3, [r7, #4]
 80188c8:	2b00      	cmp	r3, #0
 80188ca:	d003      	beq.n	80188d4 <tcp_output+0xa4>
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	681b      	ldr	r3, [r3, #0]
 80188d0:	2b00      	cmp	r3, #0
 80188d2:	d111      	bne.n	80188f8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80188d4:	697b      	ldr	r3, [r7, #20]
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d002      	beq.n	80188e0 <tcp_output+0xb0>
 80188da:	697b      	ldr	r3, [r7, #20]
 80188dc:	3304      	adds	r3, #4
 80188de:	e000      	b.n	80188e2 <tcp_output+0xb2>
 80188e0:	2300      	movs	r3, #0
 80188e2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80188e4:	693b      	ldr	r3, [r7, #16]
 80188e6:	2b00      	cmp	r3, #0
 80188e8:	d102      	bne.n	80188f0 <tcp_output+0xc0>
      return ERR_RTE;
 80188ea:	f06f 0303 	mvn.w	r3, #3
 80188ee:	e18e      	b.n	8018c0e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80188f0:	693b      	ldr	r3, [r7, #16]
 80188f2:	681a      	ldr	r2, [r3, #0]
 80188f4:	687b      	ldr	r3, [r7, #4]
 80188f6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80188f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188fa:	68db      	ldr	r3, [r3, #12]
 80188fc:	685b      	ldr	r3, [r3, #4]
 80188fe:	4618      	mov	r0, r3
 8018900:	f7f9 f976 	bl	8011bf0 <lwip_htonl>
 8018904:	4602      	mov	r2, r0
 8018906:	687b      	ldr	r3, [r7, #4]
 8018908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801890a:	1ad3      	subs	r3, r2, r3
 801890c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801890e:	8912      	ldrh	r2, [r2, #8]
 8018910:	4413      	add	r3, r2
 8018912:	69ba      	ldr	r2, [r7, #24]
 8018914:	429a      	cmp	r2, r3
 8018916:	d227      	bcs.n	8018968 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018918:	687b      	ldr	r3, [r7, #4]
 801891a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801891e:	461a      	mov	r2, r3
 8018920:	69bb      	ldr	r3, [r7, #24]
 8018922:	4293      	cmp	r3, r2
 8018924:	d114      	bne.n	8018950 <tcp_output+0x120>
 8018926:	687b      	ldr	r3, [r7, #4]
 8018928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801892a:	2b00      	cmp	r3, #0
 801892c:	d110      	bne.n	8018950 <tcp_output+0x120>
 801892e:	687b      	ldr	r3, [r7, #4]
 8018930:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018934:	2b00      	cmp	r3, #0
 8018936:	d10b      	bne.n	8018950 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	2200      	movs	r2, #0
 801893c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8018940:	687b      	ldr	r3, [r7, #4]
 8018942:	2201      	movs	r2, #1
 8018944:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	2200      	movs	r2, #0
 801894c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018950:	687b      	ldr	r3, [r7, #4]
 8018952:	8b5b      	ldrh	r3, [r3, #26]
 8018954:	f003 0302 	and.w	r3, r3, #2
 8018958:	2b00      	cmp	r3, #0
 801895a:	f000 814d 	beq.w	8018bf8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801895e:	6878      	ldr	r0, [r7, #4]
 8018960:	f000 fd6c 	bl	801943c <tcp_send_empty_ack>
 8018964:	4603      	mov	r3, r0
 8018966:	e152      	b.n	8018c0e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018968:	687b      	ldr	r3, [r7, #4]
 801896a:	2200      	movs	r2, #0
 801896c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8018970:	687b      	ldr	r3, [r7, #4]
 8018972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018974:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8018976:	6a3b      	ldr	r3, [r7, #32]
 8018978:	2b00      	cmp	r3, #0
 801897a:	f000 811c 	beq.w	8018bb6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801897e:	e002      	b.n	8018986 <tcp_output+0x156>
 8018980:	6a3b      	ldr	r3, [r7, #32]
 8018982:	681b      	ldr	r3, [r3, #0]
 8018984:	623b      	str	r3, [r7, #32]
 8018986:	6a3b      	ldr	r3, [r7, #32]
 8018988:	681b      	ldr	r3, [r3, #0]
 801898a:	2b00      	cmp	r3, #0
 801898c:	d1f8      	bne.n	8018980 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801898e:	e112      	b.n	8018bb6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8018990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018992:	68db      	ldr	r3, [r3, #12]
 8018994:	899b      	ldrh	r3, [r3, #12]
 8018996:	b29b      	uxth	r3, r3
 8018998:	4618      	mov	r0, r3
 801899a:	f7f9 f914 	bl	8011bc6 <lwip_htons>
 801899e:	4603      	mov	r3, r0
 80189a0:	b2db      	uxtb	r3, r3
 80189a2:	f003 0304 	and.w	r3, r3, #4
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d006      	beq.n	80189b8 <tcp_output+0x188>
 80189aa:	4b43      	ldr	r3, [pc, #268]	; (8018ab8 <tcp_output+0x288>)
 80189ac:	f240 5236 	movw	r2, #1334	; 0x536
 80189b0:	4946      	ldr	r1, [pc, #280]	; (8018acc <tcp_output+0x29c>)
 80189b2:	4843      	ldr	r0, [pc, #268]	; (8018ac0 <tcp_output+0x290>)
 80189b4:	f004 f88a 	bl	801cacc <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d020      	beq.n	8018a02 <tcp_output+0x1d2>
 80189c0:	687b      	ldr	r3, [r7, #4]
 80189c2:	8b5b      	ldrh	r3, [r3, #26]
 80189c4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	d11a      	bne.n	8018a02 <tcp_output+0x1d2>
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80189d0:	2b00      	cmp	r3, #0
 80189d2:	d00b      	beq.n	80189ec <tcp_output+0x1bc>
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80189d8:	681b      	ldr	r3, [r3, #0]
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d111      	bne.n	8018a02 <tcp_output+0x1d2>
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80189e2:	891a      	ldrh	r2, [r3, #8]
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80189e8:	429a      	cmp	r2, r3
 80189ea:	d20a      	bcs.n	8018a02 <tcp_output+0x1d2>
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	d005      	beq.n	8018a02 <tcp_output+0x1d2>
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80189fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8018a00:	d301      	bcc.n	8018a06 <tcp_output+0x1d6>
 8018a02:	2301      	movs	r3, #1
 8018a04:	e000      	b.n	8018a08 <tcp_output+0x1d8>
 8018a06:	2300      	movs	r3, #0
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	d106      	bne.n	8018a1a <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	8b5b      	ldrh	r3, [r3, #26]
 8018a10:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018a14:	2b00      	cmp	r3, #0
 8018a16:	f000 80e3 	beq.w	8018be0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	7d1b      	ldrb	r3, [r3, #20]
 8018a1e:	2b02      	cmp	r3, #2
 8018a20:	d00d      	beq.n	8018a3e <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8018a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a24:	68db      	ldr	r3, [r3, #12]
 8018a26:	899b      	ldrh	r3, [r3, #12]
 8018a28:	b29c      	uxth	r4, r3
 8018a2a:	2010      	movs	r0, #16
 8018a2c:	f7f9 f8cb 	bl	8011bc6 <lwip_htons>
 8018a30:	4603      	mov	r3, r0
 8018a32:	461a      	mov	r2, r3
 8018a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a36:	68db      	ldr	r3, [r3, #12]
 8018a38:	4322      	orrs	r2, r4
 8018a3a:	b292      	uxth	r2, r2
 8018a3c:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018a3e:	697a      	ldr	r2, [r7, #20]
 8018a40:	6879      	ldr	r1, [r7, #4]
 8018a42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018a44:	f000 f908 	bl	8018c58 <tcp_output_segment>
 8018a48:	4603      	mov	r3, r0
 8018a4a:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018a4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d009      	beq.n	8018a68 <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	8b5b      	ldrh	r3, [r3, #26]
 8018a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018a5c:	b29a      	uxth	r2, r3
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	835a      	strh	r2, [r3, #26]
      return err;
 8018a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018a66:	e0d2      	b.n	8018c0e <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8018a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a6a:	681a      	ldr	r2, [r3, #0]
 8018a6c:	687b      	ldr	r3, [r7, #4]
 8018a6e:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	7d1b      	ldrb	r3, [r3, #20]
 8018a74:	2b02      	cmp	r3, #2
 8018a76:	d006      	beq.n	8018a86 <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	8b5b      	ldrh	r3, [r3, #26]
 8018a7c:	f023 0303 	bic.w	r3, r3, #3
 8018a80:	b29a      	uxth	r2, r3
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a88:	68db      	ldr	r3, [r3, #12]
 8018a8a:	685b      	ldr	r3, [r3, #4]
 8018a8c:	4618      	mov	r0, r3
 8018a8e:	f7f9 f8af 	bl	8011bf0 <lwip_htonl>
 8018a92:	4604      	mov	r4, r0
 8018a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a96:	891b      	ldrh	r3, [r3, #8]
 8018a98:	461d      	mov	r5, r3
 8018a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a9c:	68db      	ldr	r3, [r3, #12]
 8018a9e:	899b      	ldrh	r3, [r3, #12]
 8018aa0:	b29b      	uxth	r3, r3
 8018aa2:	4618      	mov	r0, r3
 8018aa4:	f7f9 f88f 	bl	8011bc6 <lwip_htons>
 8018aa8:	4603      	mov	r3, r0
 8018aaa:	b2db      	uxtb	r3, r3
 8018aac:	f003 0303 	and.w	r3, r3, #3
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	d00d      	beq.n	8018ad0 <tcp_output+0x2a0>
 8018ab4:	2301      	movs	r3, #1
 8018ab6:	e00c      	b.n	8018ad2 <tcp_output+0x2a2>
 8018ab8:	0801f9b0 	.word	0x0801f9b0
 8018abc:	0801fef4 	.word	0x0801fef4
 8018ac0:	0801fa04 	.word	0x0801fa04
 8018ac4:	0801ff0c 	.word	0x0801ff0c
 8018ac8:	2001d57c 	.word	0x2001d57c
 8018acc:	0801ff34 	.word	0x0801ff34
 8018ad0:	2300      	movs	r3, #0
 8018ad2:	442b      	add	r3, r5
 8018ad4:	4423      	add	r3, r4
 8018ad6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8018ad8:	687b      	ldr	r3, [r7, #4]
 8018ada:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018adc:	68bb      	ldr	r3, [r7, #8]
 8018ade:	1ad3      	subs	r3, r2, r3
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	da02      	bge.n	8018aea <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	68ba      	ldr	r2, [r7, #8]
 8018ae8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8018aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018aec:	891b      	ldrh	r3, [r3, #8]
 8018aee:	461c      	mov	r4, r3
 8018af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018af2:	68db      	ldr	r3, [r3, #12]
 8018af4:	899b      	ldrh	r3, [r3, #12]
 8018af6:	b29b      	uxth	r3, r3
 8018af8:	4618      	mov	r0, r3
 8018afa:	f7f9 f864 	bl	8011bc6 <lwip_htons>
 8018afe:	4603      	mov	r3, r0
 8018b00:	b2db      	uxtb	r3, r3
 8018b02:	f003 0303 	and.w	r3, r3, #3
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d001      	beq.n	8018b0e <tcp_output+0x2de>
 8018b0a:	2301      	movs	r3, #1
 8018b0c:	e000      	b.n	8018b10 <tcp_output+0x2e0>
 8018b0e:	2300      	movs	r3, #0
 8018b10:	4423      	add	r3, r4
 8018b12:	2b00      	cmp	r3, #0
 8018b14:	d049      	beq.n	8018baa <tcp_output+0x37a>
      seg->next = NULL;
 8018b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b18:	2200      	movs	r2, #0
 8018b1a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	d105      	bne.n	8018b30 <tcp_output+0x300>
        pcb->unacked = seg;
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018b28:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8018b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b2c:	623b      	str	r3, [r7, #32]
 8018b2e:	e03f      	b.n	8018bb0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8018b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b32:	68db      	ldr	r3, [r3, #12]
 8018b34:	685b      	ldr	r3, [r3, #4]
 8018b36:	4618      	mov	r0, r3
 8018b38:	f7f9 f85a 	bl	8011bf0 <lwip_htonl>
 8018b3c:	4604      	mov	r4, r0
 8018b3e:	6a3b      	ldr	r3, [r7, #32]
 8018b40:	68db      	ldr	r3, [r3, #12]
 8018b42:	685b      	ldr	r3, [r3, #4]
 8018b44:	4618      	mov	r0, r3
 8018b46:	f7f9 f853 	bl	8011bf0 <lwip_htonl>
 8018b4a:	4603      	mov	r3, r0
 8018b4c:	1ae3      	subs	r3, r4, r3
 8018b4e:	2b00      	cmp	r3, #0
 8018b50:	da24      	bge.n	8018b9c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8018b52:	687b      	ldr	r3, [r7, #4]
 8018b54:	3370      	adds	r3, #112	; 0x70
 8018b56:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018b58:	e002      	b.n	8018b60 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8018b5a:	69fb      	ldr	r3, [r7, #28]
 8018b5c:	681b      	ldr	r3, [r3, #0]
 8018b5e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018b60:	69fb      	ldr	r3, [r7, #28]
 8018b62:	681b      	ldr	r3, [r3, #0]
 8018b64:	2b00      	cmp	r3, #0
 8018b66:	d011      	beq.n	8018b8c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018b68:	69fb      	ldr	r3, [r7, #28]
 8018b6a:	681b      	ldr	r3, [r3, #0]
 8018b6c:	68db      	ldr	r3, [r3, #12]
 8018b6e:	685b      	ldr	r3, [r3, #4]
 8018b70:	4618      	mov	r0, r3
 8018b72:	f7f9 f83d 	bl	8011bf0 <lwip_htonl>
 8018b76:	4604      	mov	r4, r0
 8018b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b7a:	68db      	ldr	r3, [r3, #12]
 8018b7c:	685b      	ldr	r3, [r3, #4]
 8018b7e:	4618      	mov	r0, r3
 8018b80:	f7f9 f836 	bl	8011bf0 <lwip_htonl>
 8018b84:	4603      	mov	r3, r0
 8018b86:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	dbe6      	blt.n	8018b5a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8018b8c:	69fb      	ldr	r3, [r7, #28]
 8018b8e:	681a      	ldr	r2, [r3, #0]
 8018b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b92:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8018b94:	69fb      	ldr	r3, [r7, #28]
 8018b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018b98:	601a      	str	r2, [r3, #0]
 8018b9a:	e009      	b.n	8018bb0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8018b9c:	6a3b      	ldr	r3, [r7, #32]
 8018b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018ba0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8018ba2:	6a3b      	ldr	r3, [r7, #32]
 8018ba4:	681b      	ldr	r3, [r3, #0]
 8018ba6:	623b      	str	r3, [r7, #32]
 8018ba8:	e002      	b.n	8018bb0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8018baa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018bac:	f7fb ff35 	bl	8014a1a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018bb4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8018bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018bb8:	2b00      	cmp	r3, #0
 8018bba:	d012      	beq.n	8018be2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8018bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018bbe:	68db      	ldr	r3, [r3, #12]
 8018bc0:	685b      	ldr	r3, [r3, #4]
 8018bc2:	4618      	mov	r0, r3
 8018bc4:	f7f9 f814 	bl	8011bf0 <lwip_htonl>
 8018bc8:	4602      	mov	r2, r0
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018bce:	1ad3      	subs	r3, r2, r3
 8018bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018bd2:	8912      	ldrh	r2, [r2, #8]
 8018bd4:	4413      	add	r3, r2
  while (seg != NULL &&
 8018bd6:	69ba      	ldr	r2, [r7, #24]
 8018bd8:	429a      	cmp	r2, r3
 8018bda:	f4bf aed9 	bcs.w	8018990 <tcp_output+0x160>
 8018bde:	e000      	b.n	8018be2 <tcp_output+0x3b2>
      break;
 8018be0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018be6:	2b00      	cmp	r3, #0
 8018be8:	d108      	bne.n	8018bfc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	2200      	movs	r2, #0
 8018bee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8018bf2:	e004      	b.n	8018bfe <tcp_output+0x3ce>
    goto output_done;
 8018bf4:	bf00      	nop
 8018bf6:	e002      	b.n	8018bfe <tcp_output+0x3ce>
    goto output_done;
 8018bf8:	bf00      	nop
 8018bfa:	e000      	b.n	8018bfe <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8018bfc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8018bfe:	687b      	ldr	r3, [r7, #4]
 8018c00:	8b5b      	ldrh	r3, [r3, #26]
 8018c02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8018c06:	b29a      	uxth	r2, r3
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8018c0c:	2300      	movs	r3, #0
}
 8018c0e:	4618      	mov	r0, r3
 8018c10:	3728      	adds	r7, #40	; 0x28
 8018c12:	46bd      	mov	sp, r7
 8018c14:	bdb0      	pop	{r4, r5, r7, pc}
 8018c16:	bf00      	nop

08018c18 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018c18:	b580      	push	{r7, lr}
 8018c1a:	b082      	sub	sp, #8
 8018c1c:	af00      	add	r7, sp, #0
 8018c1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	2b00      	cmp	r3, #0
 8018c24:	d106      	bne.n	8018c34 <tcp_output_segment_busy+0x1c>
 8018c26:	4b09      	ldr	r3, [pc, #36]	; (8018c4c <tcp_output_segment_busy+0x34>)
 8018c28:	f240 529a 	movw	r2, #1434	; 0x59a
 8018c2c:	4908      	ldr	r1, [pc, #32]	; (8018c50 <tcp_output_segment_busy+0x38>)
 8018c2e:	4809      	ldr	r0, [pc, #36]	; (8018c54 <tcp_output_segment_busy+0x3c>)
 8018c30:	f003 ff4c 	bl	801cacc <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	685b      	ldr	r3, [r3, #4]
 8018c38:	7b9b      	ldrb	r3, [r3, #14]
 8018c3a:	2b01      	cmp	r3, #1
 8018c3c:	d001      	beq.n	8018c42 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8018c3e:	2301      	movs	r3, #1
 8018c40:	e000      	b.n	8018c44 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8018c42:	2300      	movs	r3, #0
}
 8018c44:	4618      	mov	r0, r3
 8018c46:	3708      	adds	r7, #8
 8018c48:	46bd      	mov	sp, r7
 8018c4a:	bd80      	pop	{r7, pc}
 8018c4c:	0801f9b0 	.word	0x0801f9b0
 8018c50:	0801ff4c 	.word	0x0801ff4c
 8018c54:	0801fa04 	.word	0x0801fa04

08018c58 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8018c58:	b5b0      	push	{r4, r5, r7, lr}
 8018c5a:	b08c      	sub	sp, #48	; 0x30
 8018c5c:	af04      	add	r7, sp, #16
 8018c5e:	60f8      	str	r0, [r7, #12]
 8018c60:	60b9      	str	r1, [r7, #8]
 8018c62:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8018c64:	68fb      	ldr	r3, [r7, #12]
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	d106      	bne.n	8018c78 <tcp_output_segment+0x20>
 8018c6a:	4b63      	ldr	r3, [pc, #396]	; (8018df8 <tcp_output_segment+0x1a0>)
 8018c6c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8018c70:	4962      	ldr	r1, [pc, #392]	; (8018dfc <tcp_output_segment+0x1a4>)
 8018c72:	4863      	ldr	r0, [pc, #396]	; (8018e00 <tcp_output_segment+0x1a8>)
 8018c74:	f003 ff2a 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8018c78:	68bb      	ldr	r3, [r7, #8]
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d106      	bne.n	8018c8c <tcp_output_segment+0x34>
 8018c7e:	4b5e      	ldr	r3, [pc, #376]	; (8018df8 <tcp_output_segment+0x1a0>)
 8018c80:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8018c84:	495f      	ldr	r1, [pc, #380]	; (8018e04 <tcp_output_segment+0x1ac>)
 8018c86:	485e      	ldr	r0, [pc, #376]	; (8018e00 <tcp_output_segment+0x1a8>)
 8018c88:	f003 ff20 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8018c8c:	687b      	ldr	r3, [r7, #4]
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d106      	bne.n	8018ca0 <tcp_output_segment+0x48>
 8018c92:	4b59      	ldr	r3, [pc, #356]	; (8018df8 <tcp_output_segment+0x1a0>)
 8018c94:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8018c98:	495b      	ldr	r1, [pc, #364]	; (8018e08 <tcp_output_segment+0x1b0>)
 8018c9a:	4859      	ldr	r0, [pc, #356]	; (8018e00 <tcp_output_segment+0x1a8>)
 8018c9c:	f003 ff16 	bl	801cacc <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8018ca0:	68f8      	ldr	r0, [r7, #12]
 8018ca2:	f7ff ffb9 	bl	8018c18 <tcp_output_segment_busy>
 8018ca6:	4603      	mov	r3, r0
 8018ca8:	2b00      	cmp	r3, #0
 8018caa:	d001      	beq.n	8018cb0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8018cac:	2300      	movs	r3, #0
 8018cae:	e09f      	b.n	8018df0 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8018cb0:	68bb      	ldr	r3, [r7, #8]
 8018cb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	68dc      	ldr	r4, [r3, #12]
 8018cb8:	4610      	mov	r0, r2
 8018cba:	f7f8 ff99 	bl	8011bf0 <lwip_htonl>
 8018cbe:	4603      	mov	r3, r0
 8018cc0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8018cc2:	68bb      	ldr	r3, [r7, #8]
 8018cc4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8018cc6:	68fb      	ldr	r3, [r7, #12]
 8018cc8:	68dc      	ldr	r4, [r3, #12]
 8018cca:	4610      	mov	r0, r2
 8018ccc:	f7f8 ff7b 	bl	8011bc6 <lwip_htons>
 8018cd0:	4603      	mov	r3, r0
 8018cd2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018cd4:	68bb      	ldr	r3, [r7, #8]
 8018cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018cd8:	68ba      	ldr	r2, [r7, #8]
 8018cda:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8018cdc:	441a      	add	r2, r3
 8018cde:	68bb      	ldr	r3, [r7, #8]
 8018ce0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8018ce2:	68fb      	ldr	r3, [r7, #12]
 8018ce4:	68db      	ldr	r3, [r3, #12]
 8018ce6:	3314      	adds	r3, #20
 8018ce8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8018cea:	68fb      	ldr	r3, [r7, #12]
 8018cec:	7a9b      	ldrb	r3, [r3, #10]
 8018cee:	f003 0301 	and.w	r3, r3, #1
 8018cf2:	2b00      	cmp	r3, #0
 8018cf4:	d015      	beq.n	8018d22 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8018cf6:	68bb      	ldr	r3, [r7, #8]
 8018cf8:	3304      	adds	r3, #4
 8018cfa:	461a      	mov	r2, r3
 8018cfc:	6879      	ldr	r1, [r7, #4]
 8018cfe:	f240 30ca 	movw	r0, #970	; 0x3ca
 8018d02:	f7fc fa31 	bl	8015168 <tcp_eff_send_mss_netif>
 8018d06:	4603      	mov	r3, r0
 8018d08:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8018d0a:	8b7b      	ldrh	r3, [r7, #26]
 8018d0c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8018d10:	4618      	mov	r0, r3
 8018d12:	f7f8 ff6d 	bl	8011bf0 <lwip_htonl>
 8018d16:	4602      	mov	r2, r0
 8018d18:	69fb      	ldr	r3, [r7, #28]
 8018d1a:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018d1c:	69fb      	ldr	r3, [r7, #28]
 8018d1e:	3304      	adds	r3, #4
 8018d20:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8018d22:	68bb      	ldr	r3, [r7, #8]
 8018d24:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	da02      	bge.n	8018d32 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018d2c:	68bb      	ldr	r3, [r7, #8]
 8018d2e:	2200      	movs	r2, #0
 8018d30:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8018d32:	68bb      	ldr	r3, [r7, #8]
 8018d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d10c      	bne.n	8018d54 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018d3a:	4b34      	ldr	r3, [pc, #208]	; (8018e0c <tcp_output_segment+0x1b4>)
 8018d3c:	681a      	ldr	r2, [r3, #0]
 8018d3e:	68bb      	ldr	r3, [r7, #8]
 8018d40:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8018d42:	68fb      	ldr	r3, [r7, #12]
 8018d44:	68db      	ldr	r3, [r3, #12]
 8018d46:	685b      	ldr	r3, [r3, #4]
 8018d48:	4618      	mov	r0, r3
 8018d4a:	f7f8 ff51 	bl	8011bf0 <lwip_htonl>
 8018d4e:	4602      	mov	r2, r0
 8018d50:	68bb      	ldr	r3, [r7, #8]
 8018d52:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8018d54:	68fb      	ldr	r3, [r7, #12]
 8018d56:	68da      	ldr	r2, [r3, #12]
 8018d58:	68fb      	ldr	r3, [r7, #12]
 8018d5a:	685b      	ldr	r3, [r3, #4]
 8018d5c:	685b      	ldr	r3, [r3, #4]
 8018d5e:	1ad3      	subs	r3, r2, r3
 8018d60:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8018d62:	68fb      	ldr	r3, [r7, #12]
 8018d64:	685b      	ldr	r3, [r3, #4]
 8018d66:	8959      	ldrh	r1, [r3, #10]
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	685b      	ldr	r3, [r3, #4]
 8018d6c:	8b3a      	ldrh	r2, [r7, #24]
 8018d6e:	1a8a      	subs	r2, r1, r2
 8018d70:	b292      	uxth	r2, r2
 8018d72:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8018d74:	68fb      	ldr	r3, [r7, #12]
 8018d76:	685b      	ldr	r3, [r3, #4]
 8018d78:	8919      	ldrh	r1, [r3, #8]
 8018d7a:	68fb      	ldr	r3, [r7, #12]
 8018d7c:	685b      	ldr	r3, [r3, #4]
 8018d7e:	8b3a      	ldrh	r2, [r7, #24]
 8018d80:	1a8a      	subs	r2, r1, r2
 8018d82:	b292      	uxth	r2, r2
 8018d84:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	685b      	ldr	r3, [r3, #4]
 8018d8a:	68fa      	ldr	r2, [r7, #12]
 8018d8c:	68d2      	ldr	r2, [r2, #12]
 8018d8e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8018d90:	68fb      	ldr	r3, [r7, #12]
 8018d92:	68db      	ldr	r3, [r3, #12]
 8018d94:	2200      	movs	r2, #0
 8018d96:	741a      	strb	r2, [r3, #16]
 8018d98:	2200      	movs	r2, #0
 8018d9a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8018d9c:	68fb      	ldr	r3, [r7, #12]
 8018d9e:	68db      	ldr	r3, [r3, #12]
 8018da0:	f103 0214 	add.w	r2, r3, #20
 8018da4:	68fb      	ldr	r3, [r7, #12]
 8018da6:	7a9b      	ldrb	r3, [r3, #10]
 8018da8:	009b      	lsls	r3, r3, #2
 8018daa:	f003 0304 	and.w	r3, r3, #4
 8018dae:	4413      	add	r3, r2
 8018db0:	69fa      	ldr	r2, [r7, #28]
 8018db2:	429a      	cmp	r2, r3
 8018db4:	d006      	beq.n	8018dc4 <tcp_output_segment+0x16c>
 8018db6:	4b10      	ldr	r3, [pc, #64]	; (8018df8 <tcp_output_segment+0x1a0>)
 8018db8:	f240 621c 	movw	r2, #1564	; 0x61c
 8018dbc:	4914      	ldr	r1, [pc, #80]	; (8018e10 <tcp_output_segment+0x1b8>)
 8018dbe:	4810      	ldr	r0, [pc, #64]	; (8018e00 <tcp_output_segment+0x1a8>)
 8018dc0:	f003 fe84 	bl	801cacc <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8018dc4:	68fb      	ldr	r3, [r7, #12]
 8018dc6:	6858      	ldr	r0, [r3, #4]
 8018dc8:	68b9      	ldr	r1, [r7, #8]
 8018dca:	68bb      	ldr	r3, [r7, #8]
 8018dcc:	1d1c      	adds	r4, r3, #4
 8018dce:	68bb      	ldr	r3, [r7, #8]
 8018dd0:	7add      	ldrb	r5, [r3, #11]
 8018dd2:	68bb      	ldr	r3, [r7, #8]
 8018dd4:	7a9b      	ldrb	r3, [r3, #10]
 8018dd6:	687a      	ldr	r2, [r7, #4]
 8018dd8:	9202      	str	r2, [sp, #8]
 8018dda:	2206      	movs	r2, #6
 8018ddc:	9201      	str	r2, [sp, #4]
 8018dde:	9300      	str	r3, [sp, #0]
 8018de0:	462b      	mov	r3, r5
 8018de2:	4622      	mov	r2, r4
 8018de4:	f002 fa36 	bl	801b254 <ip4_output_if>
 8018de8:	4603      	mov	r3, r0
 8018dea:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8018dec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018df0:	4618      	mov	r0, r3
 8018df2:	3720      	adds	r7, #32
 8018df4:	46bd      	mov	sp, r7
 8018df6:	bdb0      	pop	{r4, r5, r7, pc}
 8018df8:	0801f9b0 	.word	0x0801f9b0
 8018dfc:	0801ff74 	.word	0x0801ff74
 8018e00:	0801fa04 	.word	0x0801fa04
 8018e04:	0801ff94 	.word	0x0801ff94
 8018e08:	0801ffb4 	.word	0x0801ffb4
 8018e0c:	2001d56c 	.word	0x2001d56c
 8018e10:	0801ffd8 	.word	0x0801ffd8

08018e14 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8018e14:	b5b0      	push	{r4, r5, r7, lr}
 8018e16:	b084      	sub	sp, #16
 8018e18:	af00      	add	r7, sp, #0
 8018e1a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	2b00      	cmp	r3, #0
 8018e20:	d106      	bne.n	8018e30 <tcp_rexmit_rto_prepare+0x1c>
 8018e22:	4b31      	ldr	r3, [pc, #196]	; (8018ee8 <tcp_rexmit_rto_prepare+0xd4>)
 8018e24:	f240 6263 	movw	r2, #1635	; 0x663
 8018e28:	4930      	ldr	r1, [pc, #192]	; (8018eec <tcp_rexmit_rto_prepare+0xd8>)
 8018e2a:	4831      	ldr	r0, [pc, #196]	; (8018ef0 <tcp_rexmit_rto_prepare+0xdc>)
 8018e2c:	f003 fe4e 	bl	801cacc <iprintf>

  if (pcb->unacked == NULL) {
 8018e30:	687b      	ldr	r3, [r7, #4]
 8018e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018e34:	2b00      	cmp	r3, #0
 8018e36:	d102      	bne.n	8018e3e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018e38:	f06f 0305 	mvn.w	r3, #5
 8018e3c:	e050      	b.n	8018ee0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018e3e:	687b      	ldr	r3, [r7, #4]
 8018e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018e42:	60fb      	str	r3, [r7, #12]
 8018e44:	e00b      	b.n	8018e5e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8018e46:	68f8      	ldr	r0, [r7, #12]
 8018e48:	f7ff fee6 	bl	8018c18 <tcp_output_segment_busy>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	d002      	beq.n	8018e58 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8018e52:	f06f 0305 	mvn.w	r3, #5
 8018e56:	e043      	b.n	8018ee0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018e58:	68fb      	ldr	r3, [r7, #12]
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	60fb      	str	r3, [r7, #12]
 8018e5e:	68fb      	ldr	r3, [r7, #12]
 8018e60:	681b      	ldr	r3, [r3, #0]
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	d1ef      	bne.n	8018e46 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8018e66:	68f8      	ldr	r0, [r7, #12]
 8018e68:	f7ff fed6 	bl	8018c18 <tcp_output_segment_busy>
 8018e6c:	4603      	mov	r3, r0
 8018e6e:	2b00      	cmp	r3, #0
 8018e70:	d002      	beq.n	8018e78 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8018e72:	f06f 0305 	mvn.w	r3, #5
 8018e76:	e033      	b.n	8018ee0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8018e78:	687b      	ldr	r3, [r7, #4]
 8018e7a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8018e7c:	68fb      	ldr	r3, [r7, #12]
 8018e7e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	2200      	movs	r2, #0
 8018e8c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	8b5b      	ldrh	r3, [r3, #26]
 8018e92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8018e96:	b29a      	uxth	r2, r3
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018e9c:	68fb      	ldr	r3, [r7, #12]
 8018e9e:	68db      	ldr	r3, [r3, #12]
 8018ea0:	685b      	ldr	r3, [r3, #4]
 8018ea2:	4618      	mov	r0, r3
 8018ea4:	f7f8 fea4 	bl	8011bf0 <lwip_htonl>
 8018ea8:	4604      	mov	r4, r0
 8018eaa:	68fb      	ldr	r3, [r7, #12]
 8018eac:	891b      	ldrh	r3, [r3, #8]
 8018eae:	461d      	mov	r5, r3
 8018eb0:	68fb      	ldr	r3, [r7, #12]
 8018eb2:	68db      	ldr	r3, [r3, #12]
 8018eb4:	899b      	ldrh	r3, [r3, #12]
 8018eb6:	b29b      	uxth	r3, r3
 8018eb8:	4618      	mov	r0, r3
 8018eba:	f7f8 fe84 	bl	8011bc6 <lwip_htons>
 8018ebe:	4603      	mov	r3, r0
 8018ec0:	b2db      	uxtb	r3, r3
 8018ec2:	f003 0303 	and.w	r3, r3, #3
 8018ec6:	2b00      	cmp	r3, #0
 8018ec8:	d001      	beq.n	8018ece <tcp_rexmit_rto_prepare+0xba>
 8018eca:	2301      	movs	r3, #1
 8018ecc:	e000      	b.n	8018ed0 <tcp_rexmit_rto_prepare+0xbc>
 8018ece:	2300      	movs	r3, #0
 8018ed0:	442b      	add	r3, r5
 8018ed2:	18e2      	adds	r2, r4, r3
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	2200      	movs	r2, #0
 8018edc:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8018ede:	2300      	movs	r3, #0
}
 8018ee0:	4618      	mov	r0, r3
 8018ee2:	3710      	adds	r7, #16
 8018ee4:	46bd      	mov	sp, r7
 8018ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8018ee8:	0801f9b0 	.word	0x0801f9b0
 8018eec:	0801ffec 	.word	0x0801ffec
 8018ef0:	0801fa04 	.word	0x0801fa04

08018ef4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8018ef4:	b580      	push	{r7, lr}
 8018ef6:	b082      	sub	sp, #8
 8018ef8:	af00      	add	r7, sp, #0
 8018efa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8018efc:	687b      	ldr	r3, [r7, #4]
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d106      	bne.n	8018f10 <tcp_rexmit_rto_commit+0x1c>
 8018f02:	4b0d      	ldr	r3, [pc, #52]	; (8018f38 <tcp_rexmit_rto_commit+0x44>)
 8018f04:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8018f08:	490c      	ldr	r1, [pc, #48]	; (8018f3c <tcp_rexmit_rto_commit+0x48>)
 8018f0a:	480d      	ldr	r0, [pc, #52]	; (8018f40 <tcp_rexmit_rto_commit+0x4c>)
 8018f0c:	f003 fdde 	bl	801cacc <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018f16:	2bff      	cmp	r3, #255	; 0xff
 8018f18:	d007      	beq.n	8018f2a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018f20:	3301      	adds	r3, #1
 8018f22:	b2da      	uxtb	r2, r3
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8018f2a:	6878      	ldr	r0, [r7, #4]
 8018f2c:	f7ff fc80 	bl	8018830 <tcp_output>
}
 8018f30:	bf00      	nop
 8018f32:	3708      	adds	r7, #8
 8018f34:	46bd      	mov	sp, r7
 8018f36:	bd80      	pop	{r7, pc}
 8018f38:	0801f9b0 	.word	0x0801f9b0
 8018f3c:	08020010 	.word	0x08020010
 8018f40:	0801fa04 	.word	0x0801fa04

08018f44 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8018f44:	b580      	push	{r7, lr}
 8018f46:	b082      	sub	sp, #8
 8018f48:	af00      	add	r7, sp, #0
 8018f4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	2b00      	cmp	r3, #0
 8018f50:	d106      	bne.n	8018f60 <tcp_rexmit_rto+0x1c>
 8018f52:	4b0a      	ldr	r3, [pc, #40]	; (8018f7c <tcp_rexmit_rto+0x38>)
 8018f54:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8018f58:	4909      	ldr	r1, [pc, #36]	; (8018f80 <tcp_rexmit_rto+0x3c>)
 8018f5a:	480a      	ldr	r0, [pc, #40]	; (8018f84 <tcp_rexmit_rto+0x40>)
 8018f5c:	f003 fdb6 	bl	801cacc <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8018f60:	6878      	ldr	r0, [r7, #4]
 8018f62:	f7ff ff57 	bl	8018e14 <tcp_rexmit_rto_prepare>
 8018f66:	4603      	mov	r3, r0
 8018f68:	2b00      	cmp	r3, #0
 8018f6a:	d102      	bne.n	8018f72 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8018f6c:	6878      	ldr	r0, [r7, #4]
 8018f6e:	f7ff ffc1 	bl	8018ef4 <tcp_rexmit_rto_commit>
  }
}
 8018f72:	bf00      	nop
 8018f74:	3708      	adds	r7, #8
 8018f76:	46bd      	mov	sp, r7
 8018f78:	bd80      	pop	{r7, pc}
 8018f7a:	bf00      	nop
 8018f7c:	0801f9b0 	.word	0x0801f9b0
 8018f80:	08020034 	.word	0x08020034
 8018f84:	0801fa04 	.word	0x0801fa04

08018f88 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8018f88:	b590      	push	{r4, r7, lr}
 8018f8a:	b085      	sub	sp, #20
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	2b00      	cmp	r3, #0
 8018f94:	d106      	bne.n	8018fa4 <tcp_rexmit+0x1c>
 8018f96:	4b2f      	ldr	r3, [pc, #188]	; (8019054 <tcp_rexmit+0xcc>)
 8018f98:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8018f9c:	492e      	ldr	r1, [pc, #184]	; (8019058 <tcp_rexmit+0xd0>)
 8018f9e:	482f      	ldr	r0, [pc, #188]	; (801905c <tcp_rexmit+0xd4>)
 8018fa0:	f003 fd94 	bl	801cacc <iprintf>

  if (pcb->unacked == NULL) {
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d102      	bne.n	8018fb2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8018fac:	f06f 0305 	mvn.w	r3, #5
 8018fb0:	e04c      	b.n	801904c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8018fb2:	687b      	ldr	r3, [r7, #4]
 8018fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018fb6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8018fb8:	68b8      	ldr	r0, [r7, #8]
 8018fba:	f7ff fe2d 	bl	8018c18 <tcp_output_segment_busy>
 8018fbe:	4603      	mov	r3, r0
 8018fc0:	2b00      	cmp	r3, #0
 8018fc2:	d002      	beq.n	8018fca <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8018fc4:	f06f 0305 	mvn.w	r3, #5
 8018fc8:	e040      	b.n	801904c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8018fca:	68bb      	ldr	r3, [r7, #8]
 8018fcc:	681a      	ldr	r2, [r3, #0]
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8018fd2:	687b      	ldr	r3, [r7, #4]
 8018fd4:	336c      	adds	r3, #108	; 0x6c
 8018fd6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018fd8:	e002      	b.n	8018fe0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8018fda:	68fb      	ldr	r3, [r7, #12]
 8018fdc:	681b      	ldr	r3, [r3, #0]
 8018fde:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018fe0:	68fb      	ldr	r3, [r7, #12]
 8018fe2:	681b      	ldr	r3, [r3, #0]
 8018fe4:	2b00      	cmp	r3, #0
 8018fe6:	d011      	beq.n	801900c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018fe8:	68fb      	ldr	r3, [r7, #12]
 8018fea:	681b      	ldr	r3, [r3, #0]
 8018fec:	68db      	ldr	r3, [r3, #12]
 8018fee:	685b      	ldr	r3, [r3, #4]
 8018ff0:	4618      	mov	r0, r3
 8018ff2:	f7f8 fdfd 	bl	8011bf0 <lwip_htonl>
 8018ff6:	4604      	mov	r4, r0
 8018ff8:	68bb      	ldr	r3, [r7, #8]
 8018ffa:	68db      	ldr	r3, [r3, #12]
 8018ffc:	685b      	ldr	r3, [r3, #4]
 8018ffe:	4618      	mov	r0, r3
 8019000:	f7f8 fdf6 	bl	8011bf0 <lwip_htonl>
 8019004:	4603      	mov	r3, r0
 8019006:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019008:	2b00      	cmp	r3, #0
 801900a:	dbe6      	blt.n	8018fda <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801900c:	68fb      	ldr	r3, [r7, #12]
 801900e:	681a      	ldr	r2, [r3, #0]
 8019010:	68bb      	ldr	r3, [r7, #8]
 8019012:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019014:	68fb      	ldr	r3, [r7, #12]
 8019016:	68ba      	ldr	r2, [r7, #8]
 8019018:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801901a:	68bb      	ldr	r3, [r7, #8]
 801901c:	681b      	ldr	r3, [r3, #0]
 801901e:	2b00      	cmp	r3, #0
 8019020:	d103      	bne.n	801902a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019022:	687b      	ldr	r3, [r7, #4]
 8019024:	2200      	movs	r2, #0
 8019026:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801902a:	687b      	ldr	r3, [r7, #4]
 801902c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019030:	2bff      	cmp	r3, #255	; 0xff
 8019032:	d007      	beq.n	8019044 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019034:	687b      	ldr	r3, [r7, #4]
 8019036:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801903a:	3301      	adds	r3, #1
 801903c:	b2da      	uxtb	r2, r3
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019044:	687b      	ldr	r3, [r7, #4]
 8019046:	2200      	movs	r2, #0
 8019048:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801904a:	2300      	movs	r3, #0
}
 801904c:	4618      	mov	r0, r3
 801904e:	3714      	adds	r7, #20
 8019050:	46bd      	mov	sp, r7
 8019052:	bd90      	pop	{r4, r7, pc}
 8019054:	0801f9b0 	.word	0x0801f9b0
 8019058:	08020050 	.word	0x08020050
 801905c:	0801fa04 	.word	0x0801fa04

08019060 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019060:	b580      	push	{r7, lr}
 8019062:	b082      	sub	sp, #8
 8019064:	af00      	add	r7, sp, #0
 8019066:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	2b00      	cmp	r3, #0
 801906c:	d106      	bne.n	801907c <tcp_rexmit_fast+0x1c>
 801906e:	4b2a      	ldr	r3, [pc, #168]	; (8019118 <tcp_rexmit_fast+0xb8>)
 8019070:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019074:	4929      	ldr	r1, [pc, #164]	; (801911c <tcp_rexmit_fast+0xbc>)
 8019076:	482a      	ldr	r0, [pc, #168]	; (8019120 <tcp_rexmit_fast+0xc0>)
 8019078:	f003 fd28 	bl	801cacc <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801907c:	687b      	ldr	r3, [r7, #4]
 801907e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019080:	2b00      	cmp	r3, #0
 8019082:	d044      	beq.n	801910e <tcp_rexmit_fast+0xae>
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	8b5b      	ldrh	r3, [r3, #26]
 8019088:	f003 0304 	and.w	r3, r3, #4
 801908c:	2b00      	cmp	r3, #0
 801908e:	d13e      	bne.n	801910e <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019090:	6878      	ldr	r0, [r7, #4]
 8019092:	f7ff ff79 	bl	8018f88 <tcp_rexmit>
 8019096:	4603      	mov	r3, r0
 8019098:	2b00      	cmp	r3, #0
 801909a:	d138      	bne.n	801910e <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80190a8:	4293      	cmp	r3, r2
 80190aa:	bf28      	it	cs
 80190ac:	4613      	movcs	r3, r2
 80190ae:	b29b      	uxth	r3, r3
 80190b0:	0fda      	lsrs	r2, r3, #31
 80190b2:	4413      	add	r3, r2
 80190b4:	105b      	asrs	r3, r3, #1
 80190b6:	b29a      	uxth	r2, r3
 80190b8:	687b      	ldr	r3, [r7, #4]
 80190ba:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80190be:	687b      	ldr	r3, [r7, #4]
 80190c0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80190c4:	461a      	mov	r2, r3
 80190c6:	687b      	ldr	r3, [r7, #4]
 80190c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80190ca:	005b      	lsls	r3, r3, #1
 80190cc:	429a      	cmp	r2, r3
 80190ce:	d206      	bcs.n	80190de <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80190d0:	687b      	ldr	r3, [r7, #4]
 80190d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80190d4:	005b      	lsls	r3, r3, #1
 80190d6:	b29a      	uxth	r2, r3
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80190de:	687b      	ldr	r3, [r7, #4]
 80190e0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80190e4:	687b      	ldr	r3, [r7, #4]
 80190e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80190e8:	4619      	mov	r1, r3
 80190ea:	0049      	lsls	r1, r1, #1
 80190ec:	440b      	add	r3, r1
 80190ee:	b29b      	uxth	r3, r3
 80190f0:	4413      	add	r3, r2
 80190f2:	b29a      	uxth	r2, r3
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80190fa:	687b      	ldr	r3, [r7, #4]
 80190fc:	8b5b      	ldrh	r3, [r3, #26]
 80190fe:	f043 0304 	orr.w	r3, r3, #4
 8019102:	b29a      	uxth	r2, r3
 8019104:	687b      	ldr	r3, [r7, #4]
 8019106:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	2200      	movs	r2, #0
 801910c:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801910e:	bf00      	nop
 8019110:	3708      	adds	r7, #8
 8019112:	46bd      	mov	sp, r7
 8019114:	bd80      	pop	{r7, pc}
 8019116:	bf00      	nop
 8019118:	0801f9b0 	.word	0x0801f9b0
 801911c:	08020068 	.word	0x08020068
 8019120:	0801fa04 	.word	0x0801fa04

08019124 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019124:	b580      	push	{r7, lr}
 8019126:	b086      	sub	sp, #24
 8019128:	af00      	add	r7, sp, #0
 801912a:	60f8      	str	r0, [r7, #12]
 801912c:	607b      	str	r3, [r7, #4]
 801912e:	460b      	mov	r3, r1
 8019130:	817b      	strh	r3, [r7, #10]
 8019132:	4613      	mov	r3, r2
 8019134:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019136:	897a      	ldrh	r2, [r7, #10]
 8019138:	893b      	ldrh	r3, [r7, #8]
 801913a:	4413      	add	r3, r2
 801913c:	b29b      	uxth	r3, r3
 801913e:	3314      	adds	r3, #20
 8019140:	b29b      	uxth	r3, r3
 8019142:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019146:	4619      	mov	r1, r3
 8019148:	2022      	movs	r0, #34	; 0x22
 801914a:	f7f9 fd1b 	bl	8012b84 <pbuf_alloc>
 801914e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019150:	697b      	ldr	r3, [r7, #20]
 8019152:	2b00      	cmp	r3, #0
 8019154:	d04d      	beq.n	80191f2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019156:	897b      	ldrh	r3, [r7, #10]
 8019158:	3313      	adds	r3, #19
 801915a:	697a      	ldr	r2, [r7, #20]
 801915c:	8952      	ldrh	r2, [r2, #10]
 801915e:	4293      	cmp	r3, r2
 8019160:	db06      	blt.n	8019170 <tcp_output_alloc_header_common+0x4c>
 8019162:	4b26      	ldr	r3, [pc, #152]	; (80191fc <tcp_output_alloc_header_common+0xd8>)
 8019164:	f240 7223 	movw	r2, #1827	; 0x723
 8019168:	4925      	ldr	r1, [pc, #148]	; (8019200 <tcp_output_alloc_header_common+0xdc>)
 801916a:	4826      	ldr	r0, [pc, #152]	; (8019204 <tcp_output_alloc_header_common+0xe0>)
 801916c:	f003 fcae 	bl	801cacc <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019170:	697b      	ldr	r3, [r7, #20]
 8019172:	685b      	ldr	r3, [r3, #4]
 8019174:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019176:	8c3b      	ldrh	r3, [r7, #32]
 8019178:	4618      	mov	r0, r3
 801917a:	f7f8 fd24 	bl	8011bc6 <lwip_htons>
 801917e:	4603      	mov	r3, r0
 8019180:	461a      	mov	r2, r3
 8019182:	693b      	ldr	r3, [r7, #16]
 8019184:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019186:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019188:	4618      	mov	r0, r3
 801918a:	f7f8 fd1c 	bl	8011bc6 <lwip_htons>
 801918e:	4603      	mov	r3, r0
 8019190:	461a      	mov	r2, r3
 8019192:	693b      	ldr	r3, [r7, #16]
 8019194:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019196:	693b      	ldr	r3, [r7, #16]
 8019198:	687a      	ldr	r2, [r7, #4]
 801919a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801919c:	68f8      	ldr	r0, [r7, #12]
 801919e:	f7f8 fd27 	bl	8011bf0 <lwip_htonl>
 80191a2:	4602      	mov	r2, r0
 80191a4:	693b      	ldr	r3, [r7, #16]
 80191a6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80191a8:	897b      	ldrh	r3, [r7, #10]
 80191aa:	089b      	lsrs	r3, r3, #2
 80191ac:	b29b      	uxth	r3, r3
 80191ae:	3305      	adds	r3, #5
 80191b0:	b29b      	uxth	r3, r3
 80191b2:	031b      	lsls	r3, r3, #12
 80191b4:	b29a      	uxth	r2, r3
 80191b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80191ba:	b29b      	uxth	r3, r3
 80191bc:	4313      	orrs	r3, r2
 80191be:	b29b      	uxth	r3, r3
 80191c0:	4618      	mov	r0, r3
 80191c2:	f7f8 fd00 	bl	8011bc6 <lwip_htons>
 80191c6:	4603      	mov	r3, r0
 80191c8:	461a      	mov	r2, r3
 80191ca:	693b      	ldr	r3, [r7, #16]
 80191cc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80191ce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80191d0:	4618      	mov	r0, r3
 80191d2:	f7f8 fcf8 	bl	8011bc6 <lwip_htons>
 80191d6:	4603      	mov	r3, r0
 80191d8:	461a      	mov	r2, r3
 80191da:	693b      	ldr	r3, [r7, #16]
 80191dc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80191de:	693b      	ldr	r3, [r7, #16]
 80191e0:	2200      	movs	r2, #0
 80191e2:	741a      	strb	r2, [r3, #16]
 80191e4:	2200      	movs	r2, #0
 80191e6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80191e8:	693b      	ldr	r3, [r7, #16]
 80191ea:	2200      	movs	r2, #0
 80191ec:	749a      	strb	r2, [r3, #18]
 80191ee:	2200      	movs	r2, #0
 80191f0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80191f2:	697b      	ldr	r3, [r7, #20]
}
 80191f4:	4618      	mov	r0, r3
 80191f6:	3718      	adds	r7, #24
 80191f8:	46bd      	mov	sp, r7
 80191fa:	bd80      	pop	{r7, pc}
 80191fc:	0801f9b0 	.word	0x0801f9b0
 8019200:	08020088 	.word	0x08020088
 8019204:	0801fa04 	.word	0x0801fa04

08019208 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019208:	b5b0      	push	{r4, r5, r7, lr}
 801920a:	b08a      	sub	sp, #40	; 0x28
 801920c:	af04      	add	r7, sp, #16
 801920e:	60f8      	str	r0, [r7, #12]
 8019210:	607b      	str	r3, [r7, #4]
 8019212:	460b      	mov	r3, r1
 8019214:	817b      	strh	r3, [r7, #10]
 8019216:	4613      	mov	r3, r2
 8019218:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801921a:	68fb      	ldr	r3, [r7, #12]
 801921c:	2b00      	cmp	r3, #0
 801921e:	d106      	bne.n	801922e <tcp_output_alloc_header+0x26>
 8019220:	4b15      	ldr	r3, [pc, #84]	; (8019278 <tcp_output_alloc_header+0x70>)
 8019222:	f240 7242 	movw	r2, #1858	; 0x742
 8019226:	4915      	ldr	r1, [pc, #84]	; (801927c <tcp_output_alloc_header+0x74>)
 8019228:	4815      	ldr	r0, [pc, #84]	; (8019280 <tcp_output_alloc_header+0x78>)
 801922a:	f003 fc4f 	bl	801cacc <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801922e:	68fb      	ldr	r3, [r7, #12]
 8019230:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	8adb      	ldrh	r3, [r3, #22]
 8019236:	68fa      	ldr	r2, [r7, #12]
 8019238:	8b12      	ldrh	r2, [r2, #24]
 801923a:	68f9      	ldr	r1, [r7, #12]
 801923c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801923e:	893d      	ldrh	r5, [r7, #8]
 8019240:	897c      	ldrh	r4, [r7, #10]
 8019242:	9103      	str	r1, [sp, #12]
 8019244:	2110      	movs	r1, #16
 8019246:	9102      	str	r1, [sp, #8]
 8019248:	9201      	str	r2, [sp, #4]
 801924a:	9300      	str	r3, [sp, #0]
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	462a      	mov	r2, r5
 8019250:	4621      	mov	r1, r4
 8019252:	f7ff ff67 	bl	8019124 <tcp_output_alloc_header_common>
 8019256:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019258:	697b      	ldr	r3, [r7, #20]
 801925a:	2b00      	cmp	r3, #0
 801925c:	d006      	beq.n	801926c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801925e:	68fb      	ldr	r3, [r7, #12]
 8019260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019262:	68fa      	ldr	r2, [r7, #12]
 8019264:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019266:	441a      	add	r2, r3
 8019268:	68fb      	ldr	r3, [r7, #12]
 801926a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801926c:	697b      	ldr	r3, [r7, #20]
}
 801926e:	4618      	mov	r0, r3
 8019270:	3718      	adds	r7, #24
 8019272:	46bd      	mov	sp, r7
 8019274:	bdb0      	pop	{r4, r5, r7, pc}
 8019276:	bf00      	nop
 8019278:	0801f9b0 	.word	0x0801f9b0
 801927c:	080200b8 	.word	0x080200b8
 8019280:	0801fa04 	.word	0x0801fa04

08019284 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019284:	b580      	push	{r7, lr}
 8019286:	b088      	sub	sp, #32
 8019288:	af00      	add	r7, sp, #0
 801928a:	60f8      	str	r0, [r7, #12]
 801928c:	60b9      	str	r1, [r7, #8]
 801928e:	4611      	mov	r1, r2
 8019290:	461a      	mov	r2, r3
 8019292:	460b      	mov	r3, r1
 8019294:	71fb      	strb	r3, [r7, #7]
 8019296:	4613      	mov	r3, r2
 8019298:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801929a:	2300      	movs	r3, #0
 801929c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801929e:	68bb      	ldr	r3, [r7, #8]
 80192a0:	2b00      	cmp	r3, #0
 80192a2:	d106      	bne.n	80192b2 <tcp_output_fill_options+0x2e>
 80192a4:	4b13      	ldr	r3, [pc, #76]	; (80192f4 <tcp_output_fill_options+0x70>)
 80192a6:	f240 7256 	movw	r2, #1878	; 0x756
 80192aa:	4913      	ldr	r1, [pc, #76]	; (80192f8 <tcp_output_fill_options+0x74>)
 80192ac:	4813      	ldr	r0, [pc, #76]	; (80192fc <tcp_output_fill_options+0x78>)
 80192ae:	f003 fc0d 	bl	801cacc <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80192b2:	68bb      	ldr	r3, [r7, #8]
 80192b4:	685b      	ldr	r3, [r3, #4]
 80192b6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80192b8:	69bb      	ldr	r3, [r7, #24]
 80192ba:	3314      	adds	r3, #20
 80192bc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80192be:	69bb      	ldr	r3, [r7, #24]
 80192c0:	f103 0214 	add.w	r2, r3, #20
 80192c4:	8bfb      	ldrh	r3, [r7, #30]
 80192c6:	009b      	lsls	r3, r3, #2
 80192c8:	4619      	mov	r1, r3
 80192ca:	79fb      	ldrb	r3, [r7, #7]
 80192cc:	009b      	lsls	r3, r3, #2
 80192ce:	f003 0304 	and.w	r3, r3, #4
 80192d2:	440b      	add	r3, r1
 80192d4:	4413      	add	r3, r2
 80192d6:	697a      	ldr	r2, [r7, #20]
 80192d8:	429a      	cmp	r2, r3
 80192da:	d006      	beq.n	80192ea <tcp_output_fill_options+0x66>
 80192dc:	4b05      	ldr	r3, [pc, #20]	; (80192f4 <tcp_output_fill_options+0x70>)
 80192de:	f240 7275 	movw	r2, #1909	; 0x775
 80192e2:	4907      	ldr	r1, [pc, #28]	; (8019300 <tcp_output_fill_options+0x7c>)
 80192e4:	4805      	ldr	r0, [pc, #20]	; (80192fc <tcp_output_fill_options+0x78>)
 80192e6:	f003 fbf1 	bl	801cacc <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80192ea:	bf00      	nop
 80192ec:	3720      	adds	r7, #32
 80192ee:	46bd      	mov	sp, r7
 80192f0:	bd80      	pop	{r7, pc}
 80192f2:	bf00      	nop
 80192f4:	0801f9b0 	.word	0x0801f9b0
 80192f8:	080200e0 	.word	0x080200e0
 80192fc:	0801fa04 	.word	0x0801fa04
 8019300:	0801ffd8 	.word	0x0801ffd8

08019304 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019304:	b580      	push	{r7, lr}
 8019306:	b08a      	sub	sp, #40	; 0x28
 8019308:	af04      	add	r7, sp, #16
 801930a:	60f8      	str	r0, [r7, #12]
 801930c:	60b9      	str	r1, [r7, #8]
 801930e:	607a      	str	r2, [r7, #4]
 8019310:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019312:	68bb      	ldr	r3, [r7, #8]
 8019314:	2b00      	cmp	r3, #0
 8019316:	d106      	bne.n	8019326 <tcp_output_control_segment+0x22>
 8019318:	4b1c      	ldr	r3, [pc, #112]	; (801938c <tcp_output_control_segment+0x88>)
 801931a:	f240 7287 	movw	r2, #1927	; 0x787
 801931e:	491c      	ldr	r1, [pc, #112]	; (8019390 <tcp_output_control_segment+0x8c>)
 8019320:	481c      	ldr	r0, [pc, #112]	; (8019394 <tcp_output_control_segment+0x90>)
 8019322:	f003 fbd3 	bl	801cacc <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019326:	683a      	ldr	r2, [r7, #0]
 8019328:	6879      	ldr	r1, [r7, #4]
 801932a:	68f8      	ldr	r0, [r7, #12]
 801932c:	f7fe fae4 	bl	80178f8 <tcp_route>
 8019330:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019332:	693b      	ldr	r3, [r7, #16]
 8019334:	2b00      	cmp	r3, #0
 8019336:	d102      	bne.n	801933e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019338:	23fc      	movs	r3, #252	; 0xfc
 801933a:	75fb      	strb	r3, [r7, #23]
 801933c:	e01c      	b.n	8019378 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801933e:	68fb      	ldr	r3, [r7, #12]
 8019340:	2b00      	cmp	r3, #0
 8019342:	d006      	beq.n	8019352 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019344:	68fb      	ldr	r3, [r7, #12]
 8019346:	7adb      	ldrb	r3, [r3, #11]
 8019348:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801934a:	68fb      	ldr	r3, [r7, #12]
 801934c:	7a9b      	ldrb	r3, [r3, #10]
 801934e:	757b      	strb	r3, [r7, #21]
 8019350:	e003      	b.n	801935a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019352:	23ff      	movs	r3, #255	; 0xff
 8019354:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019356:	2300      	movs	r3, #0
 8019358:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801935a:	7dba      	ldrb	r2, [r7, #22]
 801935c:	693b      	ldr	r3, [r7, #16]
 801935e:	9302      	str	r3, [sp, #8]
 8019360:	2306      	movs	r3, #6
 8019362:	9301      	str	r3, [sp, #4]
 8019364:	7d7b      	ldrb	r3, [r7, #21]
 8019366:	9300      	str	r3, [sp, #0]
 8019368:	4613      	mov	r3, r2
 801936a:	683a      	ldr	r2, [r7, #0]
 801936c:	6879      	ldr	r1, [r7, #4]
 801936e:	68b8      	ldr	r0, [r7, #8]
 8019370:	f001 ff70 	bl	801b254 <ip4_output_if>
 8019374:	4603      	mov	r3, r0
 8019376:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019378:	68b8      	ldr	r0, [r7, #8]
 801937a:	f7f9 fee7 	bl	801314c <pbuf_free>
  return err;
 801937e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019382:	4618      	mov	r0, r3
 8019384:	3718      	adds	r7, #24
 8019386:	46bd      	mov	sp, r7
 8019388:	bd80      	pop	{r7, pc}
 801938a:	bf00      	nop
 801938c:	0801f9b0 	.word	0x0801f9b0
 8019390:	08020108 	.word	0x08020108
 8019394:	0801fa04 	.word	0x0801fa04

08019398 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019398:	b590      	push	{r4, r7, lr}
 801939a:	b08b      	sub	sp, #44	; 0x2c
 801939c:	af04      	add	r7, sp, #16
 801939e:	60f8      	str	r0, [r7, #12]
 80193a0:	60b9      	str	r1, [r7, #8]
 80193a2:	607a      	str	r2, [r7, #4]
 80193a4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80193a6:	683b      	ldr	r3, [r7, #0]
 80193a8:	2b00      	cmp	r3, #0
 80193aa:	d106      	bne.n	80193ba <tcp_rst+0x22>
 80193ac:	4b1f      	ldr	r3, [pc, #124]	; (801942c <tcp_rst+0x94>)
 80193ae:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80193b2:	491f      	ldr	r1, [pc, #124]	; (8019430 <tcp_rst+0x98>)
 80193b4:	481f      	ldr	r0, [pc, #124]	; (8019434 <tcp_rst+0x9c>)
 80193b6:	f003 fb89 	bl	801cacc <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80193ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80193bc:	2b00      	cmp	r3, #0
 80193be:	d106      	bne.n	80193ce <tcp_rst+0x36>
 80193c0:	4b1a      	ldr	r3, [pc, #104]	; (801942c <tcp_rst+0x94>)
 80193c2:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80193c6:	491c      	ldr	r1, [pc, #112]	; (8019438 <tcp_rst+0xa0>)
 80193c8:	481a      	ldr	r0, [pc, #104]	; (8019434 <tcp_rst+0x9c>)
 80193ca:	f003 fb7f 	bl	801cacc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80193ce:	2300      	movs	r3, #0
 80193d0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80193d2:	f642 030f 	movw	r3, #10255	; 0x280f
 80193d6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80193d8:	7dfb      	ldrb	r3, [r7, #23]
 80193da:	b29c      	uxth	r4, r3
 80193dc:	68b8      	ldr	r0, [r7, #8]
 80193de:	f7f8 fc07 	bl	8011bf0 <lwip_htonl>
 80193e2:	4602      	mov	r2, r0
 80193e4:	8abb      	ldrh	r3, [r7, #20]
 80193e6:	9303      	str	r3, [sp, #12]
 80193e8:	2314      	movs	r3, #20
 80193ea:	9302      	str	r3, [sp, #8]
 80193ec:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80193ee:	9301      	str	r3, [sp, #4]
 80193f0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80193f2:	9300      	str	r3, [sp, #0]
 80193f4:	4613      	mov	r3, r2
 80193f6:	2200      	movs	r2, #0
 80193f8:	4621      	mov	r1, r4
 80193fa:	6878      	ldr	r0, [r7, #4]
 80193fc:	f7ff fe92 	bl	8019124 <tcp_output_alloc_header_common>
 8019400:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019402:	693b      	ldr	r3, [r7, #16]
 8019404:	2b00      	cmp	r3, #0
 8019406:	d00c      	beq.n	8019422 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019408:	7dfb      	ldrb	r3, [r7, #23]
 801940a:	2200      	movs	r2, #0
 801940c:	6939      	ldr	r1, [r7, #16]
 801940e:	68f8      	ldr	r0, [r7, #12]
 8019410:	f7ff ff38 	bl	8019284 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019416:	683a      	ldr	r2, [r7, #0]
 8019418:	6939      	ldr	r1, [r7, #16]
 801941a:	68f8      	ldr	r0, [r7, #12]
 801941c:	f7ff ff72 	bl	8019304 <tcp_output_control_segment>
 8019420:	e000      	b.n	8019424 <tcp_rst+0x8c>
    return;
 8019422:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019424:	371c      	adds	r7, #28
 8019426:	46bd      	mov	sp, r7
 8019428:	bd90      	pop	{r4, r7, pc}
 801942a:	bf00      	nop
 801942c:	0801f9b0 	.word	0x0801f9b0
 8019430:	08020134 	.word	0x08020134
 8019434:	0801fa04 	.word	0x0801fa04
 8019438:	08020150 	.word	0x08020150

0801943c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801943c:	b590      	push	{r4, r7, lr}
 801943e:	b087      	sub	sp, #28
 8019440:	af00      	add	r7, sp, #0
 8019442:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019444:	2300      	movs	r3, #0
 8019446:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019448:	2300      	movs	r3, #0
 801944a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801944c:	687b      	ldr	r3, [r7, #4]
 801944e:	2b00      	cmp	r3, #0
 8019450:	d106      	bne.n	8019460 <tcp_send_empty_ack+0x24>
 8019452:	4b28      	ldr	r3, [pc, #160]	; (80194f4 <tcp_send_empty_ack+0xb8>)
 8019454:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8019458:	4927      	ldr	r1, [pc, #156]	; (80194f8 <tcp_send_empty_ack+0xbc>)
 801945a:	4828      	ldr	r0, [pc, #160]	; (80194fc <tcp_send_empty_ack+0xc0>)
 801945c:	f003 fb36 	bl	801cacc <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019460:	7dfb      	ldrb	r3, [r7, #23]
 8019462:	009b      	lsls	r3, r3, #2
 8019464:	b2db      	uxtb	r3, r3
 8019466:	f003 0304 	and.w	r3, r3, #4
 801946a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801946c:	7d7b      	ldrb	r3, [r7, #21]
 801946e:	b29c      	uxth	r4, r3
 8019470:	687b      	ldr	r3, [r7, #4]
 8019472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019474:	4618      	mov	r0, r3
 8019476:	f7f8 fbbb 	bl	8011bf0 <lwip_htonl>
 801947a:	4603      	mov	r3, r0
 801947c:	2200      	movs	r2, #0
 801947e:	4621      	mov	r1, r4
 8019480:	6878      	ldr	r0, [r7, #4]
 8019482:	f7ff fec1 	bl	8019208 <tcp_output_alloc_header>
 8019486:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019488:	693b      	ldr	r3, [r7, #16]
 801948a:	2b00      	cmp	r3, #0
 801948c:	d109      	bne.n	80194a2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801948e:	687b      	ldr	r3, [r7, #4]
 8019490:	8b5b      	ldrh	r3, [r3, #26]
 8019492:	f043 0303 	orr.w	r3, r3, #3
 8019496:	b29a      	uxth	r2, r3
 8019498:	687b      	ldr	r3, [r7, #4]
 801949a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801949c:	f06f 0301 	mvn.w	r3, #1
 80194a0:	e023      	b.n	80194ea <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80194a2:	7dbb      	ldrb	r3, [r7, #22]
 80194a4:	7dfa      	ldrb	r2, [r7, #23]
 80194a6:	6939      	ldr	r1, [r7, #16]
 80194a8:	6878      	ldr	r0, [r7, #4]
 80194aa:	f7ff feeb 	bl	8019284 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80194ae:	687a      	ldr	r2, [r7, #4]
 80194b0:	687b      	ldr	r3, [r7, #4]
 80194b2:	3304      	adds	r3, #4
 80194b4:	6939      	ldr	r1, [r7, #16]
 80194b6:	6878      	ldr	r0, [r7, #4]
 80194b8:	f7ff ff24 	bl	8019304 <tcp_output_control_segment>
 80194bc:	4603      	mov	r3, r0
 80194be:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80194c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194c4:	2b00      	cmp	r3, #0
 80194c6:	d007      	beq.n	80194d8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	8b5b      	ldrh	r3, [r3, #26]
 80194cc:	f043 0303 	orr.w	r3, r3, #3
 80194d0:	b29a      	uxth	r2, r3
 80194d2:	687b      	ldr	r3, [r7, #4]
 80194d4:	835a      	strh	r2, [r3, #26]
 80194d6:	e006      	b.n	80194e6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	8b5b      	ldrh	r3, [r3, #26]
 80194dc:	f023 0303 	bic.w	r3, r3, #3
 80194e0:	b29a      	uxth	r2, r3
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80194e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80194ea:	4618      	mov	r0, r3
 80194ec:	371c      	adds	r7, #28
 80194ee:	46bd      	mov	sp, r7
 80194f0:	bd90      	pop	{r4, r7, pc}
 80194f2:	bf00      	nop
 80194f4:	0801f9b0 	.word	0x0801f9b0
 80194f8:	0802016c 	.word	0x0802016c
 80194fc:	0801fa04 	.word	0x0801fa04

08019500 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019500:	b590      	push	{r4, r7, lr}
 8019502:	b087      	sub	sp, #28
 8019504:	af00      	add	r7, sp, #0
 8019506:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019508:	2300      	movs	r3, #0
 801950a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801950c:	687b      	ldr	r3, [r7, #4]
 801950e:	2b00      	cmp	r3, #0
 8019510:	d106      	bne.n	8019520 <tcp_keepalive+0x20>
 8019512:	4b18      	ldr	r3, [pc, #96]	; (8019574 <tcp_keepalive+0x74>)
 8019514:	f640 0224 	movw	r2, #2084	; 0x824
 8019518:	4917      	ldr	r1, [pc, #92]	; (8019578 <tcp_keepalive+0x78>)
 801951a:	4818      	ldr	r0, [pc, #96]	; (801957c <tcp_keepalive+0x7c>)
 801951c:	f003 fad6 	bl	801cacc <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019520:	7dfb      	ldrb	r3, [r7, #23]
 8019522:	b29c      	uxth	r4, r3
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019528:	3b01      	subs	r3, #1
 801952a:	4618      	mov	r0, r3
 801952c:	f7f8 fb60 	bl	8011bf0 <lwip_htonl>
 8019530:	4603      	mov	r3, r0
 8019532:	2200      	movs	r2, #0
 8019534:	4621      	mov	r1, r4
 8019536:	6878      	ldr	r0, [r7, #4]
 8019538:	f7ff fe66 	bl	8019208 <tcp_output_alloc_header>
 801953c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801953e:	693b      	ldr	r3, [r7, #16]
 8019540:	2b00      	cmp	r3, #0
 8019542:	d102      	bne.n	801954a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019544:	f04f 33ff 	mov.w	r3, #4294967295
 8019548:	e010      	b.n	801956c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801954a:	7dfb      	ldrb	r3, [r7, #23]
 801954c:	2200      	movs	r2, #0
 801954e:	6939      	ldr	r1, [r7, #16]
 8019550:	6878      	ldr	r0, [r7, #4]
 8019552:	f7ff fe97 	bl	8019284 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019556:	687a      	ldr	r2, [r7, #4]
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	3304      	adds	r3, #4
 801955c:	6939      	ldr	r1, [r7, #16]
 801955e:	6878      	ldr	r0, [r7, #4]
 8019560:	f7ff fed0 	bl	8019304 <tcp_output_control_segment>
 8019564:	4603      	mov	r3, r0
 8019566:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019568:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801956c:	4618      	mov	r0, r3
 801956e:	371c      	adds	r7, #28
 8019570:	46bd      	mov	sp, r7
 8019572:	bd90      	pop	{r4, r7, pc}
 8019574:	0801f9b0 	.word	0x0801f9b0
 8019578:	0802018c 	.word	0x0802018c
 801957c:	0801fa04 	.word	0x0801fa04

08019580 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019580:	b590      	push	{r4, r7, lr}
 8019582:	b08b      	sub	sp, #44	; 0x2c
 8019584:	af00      	add	r7, sp, #0
 8019586:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019588:	2300      	movs	r3, #0
 801958a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801958e:	687b      	ldr	r3, [r7, #4]
 8019590:	2b00      	cmp	r3, #0
 8019592:	d106      	bne.n	80195a2 <tcp_zero_window_probe+0x22>
 8019594:	4b4c      	ldr	r3, [pc, #304]	; (80196c8 <tcp_zero_window_probe+0x148>)
 8019596:	f640 024f 	movw	r2, #2127	; 0x84f
 801959a:	494c      	ldr	r1, [pc, #304]	; (80196cc <tcp_zero_window_probe+0x14c>)
 801959c:	484c      	ldr	r0, [pc, #304]	; (80196d0 <tcp_zero_window_probe+0x150>)
 801959e:	f003 fa95 	bl	801cacc <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80195a2:	687b      	ldr	r3, [r7, #4]
 80195a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80195a6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80195a8:	6a3b      	ldr	r3, [r7, #32]
 80195aa:	2b00      	cmp	r3, #0
 80195ac:	d101      	bne.n	80195b2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80195ae:	2300      	movs	r3, #0
 80195b0:	e086      	b.n	80196c0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80195b8:	2bff      	cmp	r3, #255	; 0xff
 80195ba:	d007      	beq.n	80195cc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80195c2:	3301      	adds	r3, #1
 80195c4:	b2da      	uxtb	r2, r3
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80195cc:	6a3b      	ldr	r3, [r7, #32]
 80195ce:	68db      	ldr	r3, [r3, #12]
 80195d0:	899b      	ldrh	r3, [r3, #12]
 80195d2:	b29b      	uxth	r3, r3
 80195d4:	4618      	mov	r0, r3
 80195d6:	f7f8 faf6 	bl	8011bc6 <lwip_htons>
 80195da:	4603      	mov	r3, r0
 80195dc:	b2db      	uxtb	r3, r3
 80195de:	f003 0301 	and.w	r3, r3, #1
 80195e2:	2b00      	cmp	r3, #0
 80195e4:	d005      	beq.n	80195f2 <tcp_zero_window_probe+0x72>
 80195e6:	6a3b      	ldr	r3, [r7, #32]
 80195e8:	891b      	ldrh	r3, [r3, #8]
 80195ea:	2b00      	cmp	r3, #0
 80195ec:	d101      	bne.n	80195f2 <tcp_zero_window_probe+0x72>
 80195ee:	2301      	movs	r3, #1
 80195f0:	e000      	b.n	80195f4 <tcp_zero_window_probe+0x74>
 80195f2:	2300      	movs	r3, #0
 80195f4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80195f6:	7ffb      	ldrb	r3, [r7, #31]
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	bf0c      	ite	eq
 80195fc:	2301      	moveq	r3, #1
 80195fe:	2300      	movne	r3, #0
 8019600:	b2db      	uxtb	r3, r3
 8019602:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019604:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019608:	b299      	uxth	r1, r3
 801960a:	6a3b      	ldr	r3, [r7, #32]
 801960c:	68db      	ldr	r3, [r3, #12]
 801960e:	685b      	ldr	r3, [r3, #4]
 8019610:	8bba      	ldrh	r2, [r7, #28]
 8019612:	6878      	ldr	r0, [r7, #4]
 8019614:	f7ff fdf8 	bl	8019208 <tcp_output_alloc_header>
 8019618:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801961a:	69bb      	ldr	r3, [r7, #24]
 801961c:	2b00      	cmp	r3, #0
 801961e:	d102      	bne.n	8019626 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019620:	f04f 33ff 	mov.w	r3, #4294967295
 8019624:	e04c      	b.n	80196c0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019626:	69bb      	ldr	r3, [r7, #24]
 8019628:	685b      	ldr	r3, [r3, #4]
 801962a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801962c:	7ffb      	ldrb	r3, [r7, #31]
 801962e:	2b00      	cmp	r3, #0
 8019630:	d011      	beq.n	8019656 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019632:	697b      	ldr	r3, [r7, #20]
 8019634:	899b      	ldrh	r3, [r3, #12]
 8019636:	b29b      	uxth	r3, r3
 8019638:	b21b      	sxth	r3, r3
 801963a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801963e:	b21c      	sxth	r4, r3
 8019640:	2011      	movs	r0, #17
 8019642:	f7f8 fac0 	bl	8011bc6 <lwip_htons>
 8019646:	4603      	mov	r3, r0
 8019648:	b21b      	sxth	r3, r3
 801964a:	4323      	orrs	r3, r4
 801964c:	b21b      	sxth	r3, r3
 801964e:	b29a      	uxth	r2, r3
 8019650:	697b      	ldr	r3, [r7, #20]
 8019652:	819a      	strh	r2, [r3, #12]
 8019654:	e010      	b.n	8019678 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019656:	69bb      	ldr	r3, [r7, #24]
 8019658:	685b      	ldr	r3, [r3, #4]
 801965a:	3314      	adds	r3, #20
 801965c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801965e:	6a3b      	ldr	r3, [r7, #32]
 8019660:	6858      	ldr	r0, [r3, #4]
 8019662:	6a3b      	ldr	r3, [r7, #32]
 8019664:	685b      	ldr	r3, [r3, #4]
 8019666:	891a      	ldrh	r2, [r3, #8]
 8019668:	6a3b      	ldr	r3, [r7, #32]
 801966a:	891b      	ldrh	r3, [r3, #8]
 801966c:	1ad3      	subs	r3, r2, r3
 801966e:	b29b      	uxth	r3, r3
 8019670:	2201      	movs	r2, #1
 8019672:	6939      	ldr	r1, [r7, #16]
 8019674:	f7f9 ff54 	bl	8013520 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019678:	6a3b      	ldr	r3, [r7, #32]
 801967a:	68db      	ldr	r3, [r3, #12]
 801967c:	685b      	ldr	r3, [r3, #4]
 801967e:	4618      	mov	r0, r3
 8019680:	f7f8 fab6 	bl	8011bf0 <lwip_htonl>
 8019684:	4603      	mov	r3, r0
 8019686:	3301      	adds	r3, #1
 8019688:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801968e:	68fb      	ldr	r3, [r7, #12]
 8019690:	1ad3      	subs	r3, r2, r3
 8019692:	2b00      	cmp	r3, #0
 8019694:	da02      	bge.n	801969c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019696:	687b      	ldr	r3, [r7, #4]
 8019698:	68fa      	ldr	r2, [r7, #12]
 801969a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801969c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80196a0:	2200      	movs	r2, #0
 80196a2:	69b9      	ldr	r1, [r7, #24]
 80196a4:	6878      	ldr	r0, [r7, #4]
 80196a6:	f7ff fded 	bl	8019284 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80196aa:	687a      	ldr	r2, [r7, #4]
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	3304      	adds	r3, #4
 80196b0:	69b9      	ldr	r1, [r7, #24]
 80196b2:	6878      	ldr	r0, [r7, #4]
 80196b4:	f7ff fe26 	bl	8019304 <tcp_output_control_segment>
 80196b8:	4603      	mov	r3, r0
 80196ba:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80196bc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80196c0:	4618      	mov	r0, r3
 80196c2:	372c      	adds	r7, #44	; 0x2c
 80196c4:	46bd      	mov	sp, r7
 80196c6:	bd90      	pop	{r4, r7, pc}
 80196c8:	0801f9b0 	.word	0x0801f9b0
 80196cc:	080201a8 	.word	0x080201a8
 80196d0:	0801fa04 	.word	0x0801fa04

080196d4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80196d4:	b580      	push	{r7, lr}
 80196d6:	b082      	sub	sp, #8
 80196d8:	af00      	add	r7, sp, #0
 80196da:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80196dc:	f7fa f8a0 	bl	8013820 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80196e0:	4b0a      	ldr	r3, [pc, #40]	; (801970c <tcpip_tcp_timer+0x38>)
 80196e2:	681b      	ldr	r3, [r3, #0]
 80196e4:	2b00      	cmp	r3, #0
 80196e6:	d103      	bne.n	80196f0 <tcpip_tcp_timer+0x1c>
 80196e8:	4b09      	ldr	r3, [pc, #36]	; (8019710 <tcpip_tcp_timer+0x3c>)
 80196ea:	681b      	ldr	r3, [r3, #0]
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d005      	beq.n	80196fc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80196f0:	2200      	movs	r2, #0
 80196f2:	4908      	ldr	r1, [pc, #32]	; (8019714 <tcpip_tcp_timer+0x40>)
 80196f4:	20fa      	movs	r0, #250	; 0xfa
 80196f6:	f000 f8f3 	bl	80198e0 <sys_timeout>
 80196fa:	e003      	b.n	8019704 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80196fc:	4b06      	ldr	r3, [pc, #24]	; (8019718 <tcpip_tcp_timer+0x44>)
 80196fe:	2200      	movs	r2, #0
 8019700:	601a      	str	r2, [r3, #0]
  }
}
 8019702:	bf00      	nop
 8019704:	bf00      	nop
 8019706:	3708      	adds	r7, #8
 8019708:	46bd      	mov	sp, r7
 801970a:	bd80      	pop	{r7, pc}
 801970c:	2001d568 	.word	0x2001d568
 8019710:	2001d578 	.word	0x2001d578
 8019714:	080196d5 	.word	0x080196d5
 8019718:	20002258 	.word	0x20002258

0801971c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801971c:	b580      	push	{r7, lr}
 801971e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019720:	4b0a      	ldr	r3, [pc, #40]	; (801974c <tcp_timer_needed+0x30>)
 8019722:	681b      	ldr	r3, [r3, #0]
 8019724:	2b00      	cmp	r3, #0
 8019726:	d10f      	bne.n	8019748 <tcp_timer_needed+0x2c>
 8019728:	4b09      	ldr	r3, [pc, #36]	; (8019750 <tcp_timer_needed+0x34>)
 801972a:	681b      	ldr	r3, [r3, #0]
 801972c:	2b00      	cmp	r3, #0
 801972e:	d103      	bne.n	8019738 <tcp_timer_needed+0x1c>
 8019730:	4b08      	ldr	r3, [pc, #32]	; (8019754 <tcp_timer_needed+0x38>)
 8019732:	681b      	ldr	r3, [r3, #0]
 8019734:	2b00      	cmp	r3, #0
 8019736:	d007      	beq.n	8019748 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019738:	4b04      	ldr	r3, [pc, #16]	; (801974c <tcp_timer_needed+0x30>)
 801973a:	2201      	movs	r2, #1
 801973c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801973e:	2200      	movs	r2, #0
 8019740:	4905      	ldr	r1, [pc, #20]	; (8019758 <tcp_timer_needed+0x3c>)
 8019742:	20fa      	movs	r0, #250	; 0xfa
 8019744:	f000 f8cc 	bl	80198e0 <sys_timeout>
  }
}
 8019748:	bf00      	nop
 801974a:	bd80      	pop	{r7, pc}
 801974c:	20002258 	.word	0x20002258
 8019750:	2001d568 	.word	0x2001d568
 8019754:	2001d578 	.word	0x2001d578
 8019758:	080196d5 	.word	0x080196d5

0801975c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801975c:	b580      	push	{r7, lr}
 801975e:	b086      	sub	sp, #24
 8019760:	af00      	add	r7, sp, #0
 8019762:	60f8      	str	r0, [r7, #12]
 8019764:	60b9      	str	r1, [r7, #8]
 8019766:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019768:	2006      	movs	r0, #6
 801976a:	f7f8 fe91 	bl	8012490 <memp_malloc>
 801976e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019770:	693b      	ldr	r3, [r7, #16]
 8019772:	2b00      	cmp	r3, #0
 8019774:	d109      	bne.n	801978a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019776:	693b      	ldr	r3, [r7, #16]
 8019778:	2b00      	cmp	r3, #0
 801977a:	d151      	bne.n	8019820 <sys_timeout_abs+0xc4>
 801977c:	4b2a      	ldr	r3, [pc, #168]	; (8019828 <sys_timeout_abs+0xcc>)
 801977e:	22be      	movs	r2, #190	; 0xbe
 8019780:	492a      	ldr	r1, [pc, #168]	; (801982c <sys_timeout_abs+0xd0>)
 8019782:	482b      	ldr	r0, [pc, #172]	; (8019830 <sys_timeout_abs+0xd4>)
 8019784:	f003 f9a2 	bl	801cacc <iprintf>
    return;
 8019788:	e04a      	b.n	8019820 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801978a:	693b      	ldr	r3, [r7, #16]
 801978c:	2200      	movs	r2, #0
 801978e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8019790:	693b      	ldr	r3, [r7, #16]
 8019792:	68ba      	ldr	r2, [r7, #8]
 8019794:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8019796:	693b      	ldr	r3, [r7, #16]
 8019798:	687a      	ldr	r2, [r7, #4]
 801979a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801979c:	693b      	ldr	r3, [r7, #16]
 801979e:	68fa      	ldr	r2, [r7, #12]
 80197a0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80197a2:	4b24      	ldr	r3, [pc, #144]	; (8019834 <sys_timeout_abs+0xd8>)
 80197a4:	681b      	ldr	r3, [r3, #0]
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d103      	bne.n	80197b2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80197aa:	4a22      	ldr	r2, [pc, #136]	; (8019834 <sys_timeout_abs+0xd8>)
 80197ac:	693b      	ldr	r3, [r7, #16]
 80197ae:	6013      	str	r3, [r2, #0]
    return;
 80197b0:	e037      	b.n	8019822 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80197b2:	693b      	ldr	r3, [r7, #16]
 80197b4:	685a      	ldr	r2, [r3, #4]
 80197b6:	4b1f      	ldr	r3, [pc, #124]	; (8019834 <sys_timeout_abs+0xd8>)
 80197b8:	681b      	ldr	r3, [r3, #0]
 80197ba:	685b      	ldr	r3, [r3, #4]
 80197bc:	1ad3      	subs	r3, r2, r3
 80197be:	0fdb      	lsrs	r3, r3, #31
 80197c0:	f003 0301 	and.w	r3, r3, #1
 80197c4:	b2db      	uxtb	r3, r3
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d007      	beq.n	80197da <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80197ca:	4b1a      	ldr	r3, [pc, #104]	; (8019834 <sys_timeout_abs+0xd8>)
 80197cc:	681a      	ldr	r2, [r3, #0]
 80197ce:	693b      	ldr	r3, [r7, #16]
 80197d0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80197d2:	4a18      	ldr	r2, [pc, #96]	; (8019834 <sys_timeout_abs+0xd8>)
 80197d4:	693b      	ldr	r3, [r7, #16]
 80197d6:	6013      	str	r3, [r2, #0]
 80197d8:	e023      	b.n	8019822 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80197da:	4b16      	ldr	r3, [pc, #88]	; (8019834 <sys_timeout_abs+0xd8>)
 80197dc:	681b      	ldr	r3, [r3, #0]
 80197de:	617b      	str	r3, [r7, #20]
 80197e0:	e01a      	b.n	8019818 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80197e2:	697b      	ldr	r3, [r7, #20]
 80197e4:	681b      	ldr	r3, [r3, #0]
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d00b      	beq.n	8019802 <sys_timeout_abs+0xa6>
 80197ea:	693b      	ldr	r3, [r7, #16]
 80197ec:	685a      	ldr	r2, [r3, #4]
 80197ee:	697b      	ldr	r3, [r7, #20]
 80197f0:	681b      	ldr	r3, [r3, #0]
 80197f2:	685b      	ldr	r3, [r3, #4]
 80197f4:	1ad3      	subs	r3, r2, r3
 80197f6:	0fdb      	lsrs	r3, r3, #31
 80197f8:	f003 0301 	and.w	r3, r3, #1
 80197fc:	b2db      	uxtb	r3, r3
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d007      	beq.n	8019812 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019802:	697b      	ldr	r3, [r7, #20]
 8019804:	681a      	ldr	r2, [r3, #0]
 8019806:	693b      	ldr	r3, [r7, #16]
 8019808:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801980a:	697b      	ldr	r3, [r7, #20]
 801980c:	693a      	ldr	r2, [r7, #16]
 801980e:	601a      	str	r2, [r3, #0]
        break;
 8019810:	e007      	b.n	8019822 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019812:	697b      	ldr	r3, [r7, #20]
 8019814:	681b      	ldr	r3, [r3, #0]
 8019816:	617b      	str	r3, [r7, #20]
 8019818:	697b      	ldr	r3, [r7, #20]
 801981a:	2b00      	cmp	r3, #0
 801981c:	d1e1      	bne.n	80197e2 <sys_timeout_abs+0x86>
 801981e:	e000      	b.n	8019822 <sys_timeout_abs+0xc6>
    return;
 8019820:	bf00      	nop
      }
    }
  }
}
 8019822:	3718      	adds	r7, #24
 8019824:	46bd      	mov	sp, r7
 8019826:	bd80      	pop	{r7, pc}
 8019828:	080201cc 	.word	0x080201cc
 801982c:	08020200 	.word	0x08020200
 8019830:	08020240 	.word	0x08020240
 8019834:	20002250 	.word	0x20002250

08019838 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019838:	b580      	push	{r7, lr}
 801983a:	b086      	sub	sp, #24
 801983c:	af00      	add	r7, sp, #0
 801983e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019844:	697b      	ldr	r3, [r7, #20]
 8019846:	685b      	ldr	r3, [r3, #4]
 8019848:	4798      	blx	r3

  now = sys_now();
 801984a:	f7f2 fa5f 	bl	800bd0c <sys_now>
 801984e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019850:	697b      	ldr	r3, [r7, #20]
 8019852:	681a      	ldr	r2, [r3, #0]
 8019854:	4b0f      	ldr	r3, [pc, #60]	; (8019894 <lwip_cyclic_timer+0x5c>)
 8019856:	681b      	ldr	r3, [r3, #0]
 8019858:	4413      	add	r3, r2
 801985a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801985c:	68fa      	ldr	r2, [r7, #12]
 801985e:	693b      	ldr	r3, [r7, #16]
 8019860:	1ad3      	subs	r3, r2, r3
 8019862:	0fdb      	lsrs	r3, r3, #31
 8019864:	f003 0301 	and.w	r3, r3, #1
 8019868:	b2db      	uxtb	r3, r3
 801986a:	2b00      	cmp	r3, #0
 801986c:	d009      	beq.n	8019882 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801986e:	697b      	ldr	r3, [r7, #20]
 8019870:	681a      	ldr	r2, [r3, #0]
 8019872:	693b      	ldr	r3, [r7, #16]
 8019874:	4413      	add	r3, r2
 8019876:	687a      	ldr	r2, [r7, #4]
 8019878:	4907      	ldr	r1, [pc, #28]	; (8019898 <lwip_cyclic_timer+0x60>)
 801987a:	4618      	mov	r0, r3
 801987c:	f7ff ff6e 	bl	801975c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019880:	e004      	b.n	801988c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019882:	687a      	ldr	r2, [r7, #4]
 8019884:	4904      	ldr	r1, [pc, #16]	; (8019898 <lwip_cyclic_timer+0x60>)
 8019886:	68f8      	ldr	r0, [r7, #12]
 8019888:	f7ff ff68 	bl	801975c <sys_timeout_abs>
}
 801988c:	bf00      	nop
 801988e:	3718      	adds	r7, #24
 8019890:	46bd      	mov	sp, r7
 8019892:	bd80      	pop	{r7, pc}
 8019894:	20002254 	.word	0x20002254
 8019898:	08019839 	.word	0x08019839

0801989c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801989c:	b580      	push	{r7, lr}
 801989e:	b082      	sub	sp, #8
 80198a0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80198a2:	2301      	movs	r3, #1
 80198a4:	607b      	str	r3, [r7, #4]
 80198a6:	e00e      	b.n	80198c6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80198a8:	4a0b      	ldr	r2, [pc, #44]	; (80198d8 <sys_timeouts_init+0x3c>)
 80198aa:	687b      	ldr	r3, [r7, #4]
 80198ac:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	00db      	lsls	r3, r3, #3
 80198b4:	4a08      	ldr	r2, [pc, #32]	; (80198d8 <sys_timeouts_init+0x3c>)
 80198b6:	4413      	add	r3, r2
 80198b8:	461a      	mov	r2, r3
 80198ba:	4908      	ldr	r1, [pc, #32]	; (80198dc <sys_timeouts_init+0x40>)
 80198bc:	f000 f810 	bl	80198e0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80198c0:	687b      	ldr	r3, [r7, #4]
 80198c2:	3301      	adds	r3, #1
 80198c4:	607b      	str	r3, [r7, #4]
 80198c6:	687b      	ldr	r3, [r7, #4]
 80198c8:	2b02      	cmp	r3, #2
 80198ca:	d9ed      	bls.n	80198a8 <sys_timeouts_init+0xc>
  }
}
 80198cc:	bf00      	nop
 80198ce:	bf00      	nop
 80198d0:	3708      	adds	r7, #8
 80198d2:	46bd      	mov	sp, r7
 80198d4:	bd80      	pop	{r7, pc}
 80198d6:	bf00      	nop
 80198d8:	0809778c 	.word	0x0809778c
 80198dc:	08019839 	.word	0x08019839

080198e0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80198e0:	b580      	push	{r7, lr}
 80198e2:	b086      	sub	sp, #24
 80198e4:	af00      	add	r7, sp, #0
 80198e6:	60f8      	str	r0, [r7, #12]
 80198e8:	60b9      	str	r1, [r7, #8]
 80198ea:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80198ec:	68fb      	ldr	r3, [r7, #12]
 80198ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80198f2:	d306      	bcc.n	8019902 <sys_timeout+0x22>
 80198f4:	4b0a      	ldr	r3, [pc, #40]	; (8019920 <sys_timeout+0x40>)
 80198f6:	f240 1229 	movw	r2, #297	; 0x129
 80198fa:	490a      	ldr	r1, [pc, #40]	; (8019924 <sys_timeout+0x44>)
 80198fc:	480a      	ldr	r0, [pc, #40]	; (8019928 <sys_timeout+0x48>)
 80198fe:	f003 f8e5 	bl	801cacc <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019902:	f7f2 fa03 	bl	800bd0c <sys_now>
 8019906:	4602      	mov	r2, r0
 8019908:	68fb      	ldr	r3, [r7, #12]
 801990a:	4413      	add	r3, r2
 801990c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801990e:	687a      	ldr	r2, [r7, #4]
 8019910:	68b9      	ldr	r1, [r7, #8]
 8019912:	6978      	ldr	r0, [r7, #20]
 8019914:	f7ff ff22 	bl	801975c <sys_timeout_abs>
#endif
}
 8019918:	bf00      	nop
 801991a:	3718      	adds	r7, #24
 801991c:	46bd      	mov	sp, r7
 801991e:	bd80      	pop	{r7, pc}
 8019920:	080201cc 	.word	0x080201cc
 8019924:	08020268 	.word	0x08020268
 8019928:	08020240 	.word	0x08020240

0801992c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801992c:	b580      	push	{r7, lr}
 801992e:	b084      	sub	sp, #16
 8019930:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8019932:	f7f2 f9eb 	bl	800bd0c <sys_now>
 8019936:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8019938:	4b1a      	ldr	r3, [pc, #104]	; (80199a4 <sys_check_timeouts+0x78>)
 801993a:	781b      	ldrb	r3, [r3, #0]
 801993c:	b2db      	uxtb	r3, r3
 801993e:	2b00      	cmp	r3, #0
 8019940:	d001      	beq.n	8019946 <sys_check_timeouts+0x1a>
 8019942:	f7f9 f8c9 	bl	8012ad8 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8019946:	4b18      	ldr	r3, [pc, #96]	; (80199a8 <sys_check_timeouts+0x7c>)
 8019948:	681b      	ldr	r3, [r3, #0]
 801994a:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801994c:	68bb      	ldr	r3, [r7, #8]
 801994e:	2b00      	cmp	r3, #0
 8019950:	d022      	beq.n	8019998 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019952:	68bb      	ldr	r3, [r7, #8]
 8019954:	685b      	ldr	r3, [r3, #4]
 8019956:	68fa      	ldr	r2, [r7, #12]
 8019958:	1ad3      	subs	r3, r2, r3
 801995a:	0fdb      	lsrs	r3, r3, #31
 801995c:	f003 0301 	and.w	r3, r3, #1
 8019960:	b2db      	uxtb	r3, r3
 8019962:	2b00      	cmp	r3, #0
 8019964:	d11a      	bne.n	801999c <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019966:	68bb      	ldr	r3, [r7, #8]
 8019968:	681b      	ldr	r3, [r3, #0]
 801996a:	4a0f      	ldr	r2, [pc, #60]	; (80199a8 <sys_check_timeouts+0x7c>)
 801996c:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801996e:	68bb      	ldr	r3, [r7, #8]
 8019970:	689b      	ldr	r3, [r3, #8]
 8019972:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019974:	68bb      	ldr	r3, [r7, #8]
 8019976:	68db      	ldr	r3, [r3, #12]
 8019978:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801997a:	68bb      	ldr	r3, [r7, #8]
 801997c:	685b      	ldr	r3, [r3, #4]
 801997e:	4a0b      	ldr	r2, [pc, #44]	; (80199ac <sys_check_timeouts+0x80>)
 8019980:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019982:	68b9      	ldr	r1, [r7, #8]
 8019984:	2006      	movs	r0, #6
 8019986:	f7f8 fdcf 	bl	8012528 <memp_free>
    if (handler != NULL) {
 801998a:	687b      	ldr	r3, [r7, #4]
 801998c:	2b00      	cmp	r3, #0
 801998e:	d0d3      	beq.n	8019938 <sys_check_timeouts+0xc>
      handler(arg);
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	6838      	ldr	r0, [r7, #0]
 8019994:	4798      	blx	r3
  do {
 8019996:	e7cf      	b.n	8019938 <sys_check_timeouts+0xc>
      return;
 8019998:	bf00      	nop
 801999a:	e000      	b.n	801999e <sys_check_timeouts+0x72>
      return;
 801999c:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801999e:	3710      	adds	r7, #16
 80199a0:	46bd      	mov	sp, r7
 80199a2:	bd80      	pop	{r7, pc}
 80199a4:	2001d560 	.word	0x2001d560
 80199a8:	20002250 	.word	0x20002250
 80199ac:	20002254 	.word	0x20002254

080199b0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80199b0:	b580      	push	{r7, lr}
 80199b2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80199b4:	f003 f92e 	bl	801cc14 <rand>
 80199b8:	4603      	mov	r3, r0
 80199ba:	b29b      	uxth	r3, r3
 80199bc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80199c0:	b29b      	uxth	r3, r3
 80199c2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80199c6:	b29a      	uxth	r2, r3
 80199c8:	4b01      	ldr	r3, [pc, #4]	; (80199d0 <udp_init+0x20>)
 80199ca:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80199cc:	bf00      	nop
 80199ce:	bd80      	pop	{r7, pc}
 80199d0:	200000c4 	.word	0x200000c4

080199d4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80199d4:	b580      	push	{r7, lr}
 80199d6:	b084      	sub	sp, #16
 80199d8:	af00      	add	r7, sp, #0
 80199da:	60f8      	str	r0, [r7, #12]
 80199dc:	60b9      	str	r1, [r7, #8]
 80199de:	4613      	mov	r3, r2
 80199e0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80199e2:	68fb      	ldr	r3, [r7, #12]
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	d105      	bne.n	80199f4 <udp_input_local_match+0x20>
 80199e8:	4b27      	ldr	r3, [pc, #156]	; (8019a88 <udp_input_local_match+0xb4>)
 80199ea:	2287      	movs	r2, #135	; 0x87
 80199ec:	4927      	ldr	r1, [pc, #156]	; (8019a8c <udp_input_local_match+0xb8>)
 80199ee:	4828      	ldr	r0, [pc, #160]	; (8019a90 <udp_input_local_match+0xbc>)
 80199f0:	f003 f86c 	bl	801cacc <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80199f4:	68bb      	ldr	r3, [r7, #8]
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d105      	bne.n	8019a06 <udp_input_local_match+0x32>
 80199fa:	4b23      	ldr	r3, [pc, #140]	; (8019a88 <udp_input_local_match+0xb4>)
 80199fc:	2288      	movs	r2, #136	; 0x88
 80199fe:	4925      	ldr	r1, [pc, #148]	; (8019a94 <udp_input_local_match+0xc0>)
 8019a00:	4823      	ldr	r0, [pc, #140]	; (8019a90 <udp_input_local_match+0xbc>)
 8019a02:	f003 f863 	bl	801cacc <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019a06:	68fb      	ldr	r3, [r7, #12]
 8019a08:	7a1b      	ldrb	r3, [r3, #8]
 8019a0a:	2b00      	cmp	r3, #0
 8019a0c:	d00b      	beq.n	8019a26 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019a0e:	68fb      	ldr	r3, [r7, #12]
 8019a10:	7a1a      	ldrb	r2, [r3, #8]
 8019a12:	4b21      	ldr	r3, [pc, #132]	; (8019a98 <udp_input_local_match+0xc4>)
 8019a14:	685b      	ldr	r3, [r3, #4]
 8019a16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019a1a:	3301      	adds	r3, #1
 8019a1c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019a1e:	429a      	cmp	r2, r3
 8019a20:	d001      	beq.n	8019a26 <udp_input_local_match+0x52>
    return 0;
 8019a22:	2300      	movs	r3, #0
 8019a24:	e02b      	b.n	8019a7e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8019a26:	79fb      	ldrb	r3, [r7, #7]
 8019a28:	2b00      	cmp	r3, #0
 8019a2a:	d018      	beq.n	8019a5e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019a2c:	68fb      	ldr	r3, [r7, #12]
 8019a2e:	2b00      	cmp	r3, #0
 8019a30:	d013      	beq.n	8019a5a <udp_input_local_match+0x86>
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	681b      	ldr	r3, [r3, #0]
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	d00f      	beq.n	8019a5a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019a3a:	4b17      	ldr	r3, [pc, #92]	; (8019a98 <udp_input_local_match+0xc4>)
 8019a3c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019a42:	d00a      	beq.n	8019a5a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	681a      	ldr	r2, [r3, #0]
 8019a48:	4b13      	ldr	r3, [pc, #76]	; (8019a98 <udp_input_local_match+0xc4>)
 8019a4a:	695b      	ldr	r3, [r3, #20]
 8019a4c:	405a      	eors	r2, r3
 8019a4e:	68bb      	ldr	r3, [r7, #8]
 8019a50:	3308      	adds	r3, #8
 8019a52:	681b      	ldr	r3, [r3, #0]
 8019a54:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019a56:	2b00      	cmp	r3, #0
 8019a58:	d110      	bne.n	8019a7c <udp_input_local_match+0xa8>
          return 1;
 8019a5a:	2301      	movs	r3, #1
 8019a5c:	e00f      	b.n	8019a7e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8019a5e:	68fb      	ldr	r3, [r7, #12]
 8019a60:	2b00      	cmp	r3, #0
 8019a62:	d009      	beq.n	8019a78 <udp_input_local_match+0xa4>
 8019a64:	68fb      	ldr	r3, [r7, #12]
 8019a66:	681b      	ldr	r3, [r3, #0]
 8019a68:	2b00      	cmp	r3, #0
 8019a6a:	d005      	beq.n	8019a78 <udp_input_local_match+0xa4>
 8019a6c:	68fb      	ldr	r3, [r7, #12]
 8019a6e:	681a      	ldr	r2, [r3, #0]
 8019a70:	4b09      	ldr	r3, [pc, #36]	; (8019a98 <udp_input_local_match+0xc4>)
 8019a72:	695b      	ldr	r3, [r3, #20]
 8019a74:	429a      	cmp	r2, r3
 8019a76:	d101      	bne.n	8019a7c <udp_input_local_match+0xa8>
        return 1;
 8019a78:	2301      	movs	r3, #1
 8019a7a:	e000      	b.n	8019a7e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8019a7c:	2300      	movs	r3, #0
}
 8019a7e:	4618      	mov	r0, r3
 8019a80:	3710      	adds	r7, #16
 8019a82:	46bd      	mov	sp, r7
 8019a84:	bd80      	pop	{r7, pc}
 8019a86:	bf00      	nop
 8019a88:	080202b4 	.word	0x080202b4
 8019a8c:	080202e4 	.word	0x080202e4
 8019a90:	08020308 	.word	0x08020308
 8019a94:	08020330 	.word	0x08020330
 8019a98:	2001055c 	.word	0x2001055c

08019a9c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8019a9c:	b590      	push	{r4, r7, lr}
 8019a9e:	b08d      	sub	sp, #52	; 0x34
 8019aa0:	af02      	add	r7, sp, #8
 8019aa2:	6078      	str	r0, [r7, #4]
 8019aa4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8019aa6:	2300      	movs	r3, #0
 8019aa8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	2b00      	cmp	r3, #0
 8019aae:	d105      	bne.n	8019abc <udp_input+0x20>
 8019ab0:	4b7c      	ldr	r3, [pc, #496]	; (8019ca4 <udp_input+0x208>)
 8019ab2:	22cf      	movs	r2, #207	; 0xcf
 8019ab4:	497c      	ldr	r1, [pc, #496]	; (8019ca8 <udp_input+0x20c>)
 8019ab6:	487d      	ldr	r0, [pc, #500]	; (8019cac <udp_input+0x210>)
 8019ab8:	f003 f808 	bl	801cacc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8019abc:	683b      	ldr	r3, [r7, #0]
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d105      	bne.n	8019ace <udp_input+0x32>
 8019ac2:	4b78      	ldr	r3, [pc, #480]	; (8019ca4 <udp_input+0x208>)
 8019ac4:	22d0      	movs	r2, #208	; 0xd0
 8019ac6:	497a      	ldr	r1, [pc, #488]	; (8019cb0 <udp_input+0x214>)
 8019ac8:	4878      	ldr	r0, [pc, #480]	; (8019cac <udp_input+0x210>)
 8019aca:	f002 ffff 	bl	801cacc <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8019ace:	687b      	ldr	r3, [r7, #4]
 8019ad0:	895b      	ldrh	r3, [r3, #10]
 8019ad2:	2b07      	cmp	r3, #7
 8019ad4:	d803      	bhi.n	8019ade <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8019ad6:	6878      	ldr	r0, [r7, #4]
 8019ad8:	f7f9 fb38 	bl	801314c <pbuf_free>
    goto end;
 8019adc:	e0de      	b.n	8019c9c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8019ade:	687b      	ldr	r3, [r7, #4]
 8019ae0:	685b      	ldr	r3, [r3, #4]
 8019ae2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8019ae4:	4b73      	ldr	r3, [pc, #460]	; (8019cb4 <udp_input+0x218>)
 8019ae6:	695b      	ldr	r3, [r3, #20]
 8019ae8:	4a72      	ldr	r2, [pc, #456]	; (8019cb4 <udp_input+0x218>)
 8019aea:	6812      	ldr	r2, [r2, #0]
 8019aec:	4611      	mov	r1, r2
 8019aee:	4618      	mov	r0, r3
 8019af0:	f001 fc88 	bl	801b404 <ip4_addr_isbroadcast_u32>
 8019af4:	4603      	mov	r3, r0
 8019af6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8019af8:	697b      	ldr	r3, [r7, #20]
 8019afa:	881b      	ldrh	r3, [r3, #0]
 8019afc:	b29b      	uxth	r3, r3
 8019afe:	4618      	mov	r0, r3
 8019b00:	f7f8 f861 	bl	8011bc6 <lwip_htons>
 8019b04:	4603      	mov	r3, r0
 8019b06:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8019b08:	697b      	ldr	r3, [r7, #20]
 8019b0a:	885b      	ldrh	r3, [r3, #2]
 8019b0c:	b29b      	uxth	r3, r3
 8019b0e:	4618      	mov	r0, r3
 8019b10:	f7f8 f859 	bl	8011bc6 <lwip_htons>
 8019b14:	4603      	mov	r3, r0
 8019b16:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8019b18:	2300      	movs	r3, #0
 8019b1a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8019b1c:	2300      	movs	r3, #0
 8019b1e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8019b20:	2300      	movs	r3, #0
 8019b22:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b24:	4b64      	ldr	r3, [pc, #400]	; (8019cb8 <udp_input+0x21c>)
 8019b26:	681b      	ldr	r3, [r3, #0]
 8019b28:	627b      	str	r3, [r7, #36]	; 0x24
 8019b2a:	e054      	b.n	8019bd6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b2e:	8a5b      	ldrh	r3, [r3, #18]
 8019b30:	89fa      	ldrh	r2, [r7, #14]
 8019b32:	429a      	cmp	r2, r3
 8019b34:	d14a      	bne.n	8019bcc <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8019b36:	7cfb      	ldrb	r3, [r7, #19]
 8019b38:	461a      	mov	r2, r3
 8019b3a:	6839      	ldr	r1, [r7, #0]
 8019b3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019b3e:	f7ff ff49 	bl	80199d4 <udp_input_local_match>
 8019b42:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019b44:	2b00      	cmp	r3, #0
 8019b46:	d041      	beq.n	8019bcc <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8019b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b4a:	7c1b      	ldrb	r3, [r3, #16]
 8019b4c:	f003 0304 	and.w	r3, r3, #4
 8019b50:	2b00      	cmp	r3, #0
 8019b52:	d11d      	bne.n	8019b90 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019b54:	69fb      	ldr	r3, [r7, #28]
 8019b56:	2b00      	cmp	r3, #0
 8019b58:	d102      	bne.n	8019b60 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8019b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b5c:	61fb      	str	r3, [r7, #28]
 8019b5e:	e017      	b.n	8019b90 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8019b60:	7cfb      	ldrb	r3, [r7, #19]
 8019b62:	2b00      	cmp	r3, #0
 8019b64:	d014      	beq.n	8019b90 <udp_input+0xf4>
 8019b66:	4b53      	ldr	r3, [pc, #332]	; (8019cb4 <udp_input+0x218>)
 8019b68:	695b      	ldr	r3, [r3, #20]
 8019b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019b6e:	d10f      	bne.n	8019b90 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8019b70:	69fb      	ldr	r3, [r7, #28]
 8019b72:	681a      	ldr	r2, [r3, #0]
 8019b74:	683b      	ldr	r3, [r7, #0]
 8019b76:	3304      	adds	r3, #4
 8019b78:	681b      	ldr	r3, [r3, #0]
 8019b7a:	429a      	cmp	r2, r3
 8019b7c:	d008      	beq.n	8019b90 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8019b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b80:	681a      	ldr	r2, [r3, #0]
 8019b82:	683b      	ldr	r3, [r7, #0]
 8019b84:	3304      	adds	r3, #4
 8019b86:	681b      	ldr	r3, [r3, #0]
 8019b88:	429a      	cmp	r2, r3
 8019b8a:	d101      	bne.n	8019b90 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8019b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b8e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8019b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b92:	8a9b      	ldrh	r3, [r3, #20]
 8019b94:	8a3a      	ldrh	r2, [r7, #16]
 8019b96:	429a      	cmp	r2, r3
 8019b98:	d118      	bne.n	8019bcc <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b9c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	d005      	beq.n	8019bae <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8019ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ba4:	685a      	ldr	r2, [r3, #4]
 8019ba6:	4b43      	ldr	r3, [pc, #268]	; (8019cb4 <udp_input+0x218>)
 8019ba8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019baa:	429a      	cmp	r2, r3
 8019bac:	d10e      	bne.n	8019bcc <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8019bae:	6a3b      	ldr	r3, [r7, #32]
 8019bb0:	2b00      	cmp	r3, #0
 8019bb2:	d014      	beq.n	8019bde <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8019bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bb6:	68da      	ldr	r2, [r3, #12]
 8019bb8:	6a3b      	ldr	r3, [r7, #32]
 8019bba:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8019bbc:	4b3e      	ldr	r3, [pc, #248]	; (8019cb8 <udp_input+0x21c>)
 8019bbe:	681a      	ldr	r2, [r3, #0]
 8019bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bc2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8019bc4:	4a3c      	ldr	r2, [pc, #240]	; (8019cb8 <udp_input+0x21c>)
 8019bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bc8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8019bca:	e008      	b.n	8019bde <udp_input+0x142>
      }
    }

    prev = pcb;
 8019bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bce:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bd2:	68db      	ldr	r3, [r3, #12]
 8019bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8019bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	d1a7      	bne.n	8019b2c <udp_input+0x90>
 8019bdc:	e000      	b.n	8019be0 <udp_input+0x144>
        break;
 8019bde:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8019be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	d101      	bne.n	8019bea <udp_input+0x14e>
    pcb = uncon_pcb;
 8019be6:	69fb      	ldr	r3, [r7, #28]
 8019be8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8019bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bec:	2b00      	cmp	r3, #0
 8019bee:	d002      	beq.n	8019bf6 <udp_input+0x15a>
    for_us = 1;
 8019bf0:	2301      	movs	r3, #1
 8019bf2:	76fb      	strb	r3, [r7, #27]
 8019bf4:	e00a      	b.n	8019c0c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8019bf6:	683b      	ldr	r3, [r7, #0]
 8019bf8:	3304      	adds	r3, #4
 8019bfa:	681a      	ldr	r2, [r3, #0]
 8019bfc:	4b2d      	ldr	r3, [pc, #180]	; (8019cb4 <udp_input+0x218>)
 8019bfe:	695b      	ldr	r3, [r3, #20]
 8019c00:	429a      	cmp	r2, r3
 8019c02:	bf0c      	ite	eq
 8019c04:	2301      	moveq	r3, #1
 8019c06:	2300      	movne	r3, #0
 8019c08:	b2db      	uxtb	r3, r3
 8019c0a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8019c0c:	7efb      	ldrb	r3, [r7, #27]
 8019c0e:	2b00      	cmp	r3, #0
 8019c10:	d041      	beq.n	8019c96 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8019c12:	2108      	movs	r1, #8
 8019c14:	6878      	ldr	r0, [r7, #4]
 8019c16:	f7f9 fa13 	bl	8013040 <pbuf_remove_header>
 8019c1a:	4603      	mov	r3, r0
 8019c1c:	2b00      	cmp	r3, #0
 8019c1e:	d00a      	beq.n	8019c36 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8019c20:	4b20      	ldr	r3, [pc, #128]	; (8019ca4 <udp_input+0x208>)
 8019c22:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8019c26:	4925      	ldr	r1, [pc, #148]	; (8019cbc <udp_input+0x220>)
 8019c28:	4820      	ldr	r0, [pc, #128]	; (8019cac <udp_input+0x210>)
 8019c2a:	f002 ff4f 	bl	801cacc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8019c2e:	6878      	ldr	r0, [r7, #4]
 8019c30:	f7f9 fa8c 	bl	801314c <pbuf_free>
      goto end;
 8019c34:	e032      	b.n	8019c9c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8019c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d012      	beq.n	8019c62 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c3e:	699b      	ldr	r3, [r3, #24]
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	d00a      	beq.n	8019c5a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c46:	699c      	ldr	r4, [r3, #24]
 8019c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c4a:	69d8      	ldr	r0, [r3, #28]
 8019c4c:	8a3b      	ldrh	r3, [r7, #16]
 8019c4e:	9300      	str	r3, [sp, #0]
 8019c50:	4b1b      	ldr	r3, [pc, #108]	; (8019cc0 <udp_input+0x224>)
 8019c52:	687a      	ldr	r2, [r7, #4]
 8019c54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019c56:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8019c58:	e021      	b.n	8019c9e <udp_input+0x202>
        pbuf_free(p);
 8019c5a:	6878      	ldr	r0, [r7, #4]
 8019c5c:	f7f9 fa76 	bl	801314c <pbuf_free>
        goto end;
 8019c60:	e01c      	b.n	8019c9c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8019c62:	7cfb      	ldrb	r3, [r7, #19]
 8019c64:	2b00      	cmp	r3, #0
 8019c66:	d112      	bne.n	8019c8e <udp_input+0x1f2>
 8019c68:	4b12      	ldr	r3, [pc, #72]	; (8019cb4 <udp_input+0x218>)
 8019c6a:	695b      	ldr	r3, [r3, #20]
 8019c6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019c70:	2be0      	cmp	r3, #224	; 0xe0
 8019c72:	d00c      	beq.n	8019c8e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8019c74:	4b0f      	ldr	r3, [pc, #60]	; (8019cb4 <udp_input+0x218>)
 8019c76:	899b      	ldrh	r3, [r3, #12]
 8019c78:	3308      	adds	r3, #8
 8019c7a:	b29b      	uxth	r3, r3
 8019c7c:	b21b      	sxth	r3, r3
 8019c7e:	4619      	mov	r1, r3
 8019c80:	6878      	ldr	r0, [r7, #4]
 8019c82:	f7f9 fa50 	bl	8013126 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8019c86:	2103      	movs	r1, #3
 8019c88:	6878      	ldr	r0, [r7, #4]
 8019c8a:	f001 f89b 	bl	801adc4 <icmp_dest_unreach>
      pbuf_free(p);
 8019c8e:	6878      	ldr	r0, [r7, #4]
 8019c90:	f7f9 fa5c 	bl	801314c <pbuf_free>
  return;
 8019c94:	e003      	b.n	8019c9e <udp_input+0x202>
    pbuf_free(p);
 8019c96:	6878      	ldr	r0, [r7, #4]
 8019c98:	f7f9 fa58 	bl	801314c <pbuf_free>
  return;
 8019c9c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8019c9e:	372c      	adds	r7, #44	; 0x2c
 8019ca0:	46bd      	mov	sp, r7
 8019ca2:	bd90      	pop	{r4, r7, pc}
 8019ca4:	080202b4 	.word	0x080202b4
 8019ca8:	08020358 	.word	0x08020358
 8019cac:	08020308 	.word	0x08020308
 8019cb0:	08020370 	.word	0x08020370
 8019cb4:	2001055c 	.word	0x2001055c
 8019cb8:	2001d580 	.word	0x2001d580
 8019cbc:	0802038c 	.word	0x0802038c
 8019cc0:	2001056c 	.word	0x2001056c

08019cc4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8019cc4:	b480      	push	{r7}
 8019cc6:	b085      	sub	sp, #20
 8019cc8:	af00      	add	r7, sp, #0
 8019cca:	6078      	str	r0, [r7, #4]
 8019ccc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	d01e      	beq.n	8019d12 <udp_netif_ip_addr_changed+0x4e>
 8019cd4:	687b      	ldr	r3, [r7, #4]
 8019cd6:	681b      	ldr	r3, [r3, #0]
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	d01a      	beq.n	8019d12 <udp_netif_ip_addr_changed+0x4e>
 8019cdc:	683b      	ldr	r3, [r7, #0]
 8019cde:	2b00      	cmp	r3, #0
 8019ce0:	d017      	beq.n	8019d12 <udp_netif_ip_addr_changed+0x4e>
 8019ce2:	683b      	ldr	r3, [r7, #0]
 8019ce4:	681b      	ldr	r3, [r3, #0]
 8019ce6:	2b00      	cmp	r3, #0
 8019ce8:	d013      	beq.n	8019d12 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019cea:	4b0d      	ldr	r3, [pc, #52]	; (8019d20 <udp_netif_ip_addr_changed+0x5c>)
 8019cec:	681b      	ldr	r3, [r3, #0]
 8019cee:	60fb      	str	r3, [r7, #12]
 8019cf0:	e00c      	b.n	8019d0c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8019cf2:	68fb      	ldr	r3, [r7, #12]
 8019cf4:	681a      	ldr	r2, [r3, #0]
 8019cf6:	687b      	ldr	r3, [r7, #4]
 8019cf8:	681b      	ldr	r3, [r3, #0]
 8019cfa:	429a      	cmp	r2, r3
 8019cfc:	d103      	bne.n	8019d06 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8019cfe:	683b      	ldr	r3, [r7, #0]
 8019d00:	681a      	ldr	r2, [r3, #0]
 8019d02:	68fb      	ldr	r3, [r7, #12]
 8019d04:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019d06:	68fb      	ldr	r3, [r7, #12]
 8019d08:	68db      	ldr	r3, [r3, #12]
 8019d0a:	60fb      	str	r3, [r7, #12]
 8019d0c:	68fb      	ldr	r3, [r7, #12]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d1ef      	bne.n	8019cf2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8019d12:	bf00      	nop
 8019d14:	3714      	adds	r7, #20
 8019d16:	46bd      	mov	sp, r7
 8019d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d1c:	4770      	bx	lr
 8019d1e:	bf00      	nop
 8019d20:	2001d580 	.word	0x2001d580

08019d24 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8019d24:	b580      	push	{r7, lr}
 8019d26:	b082      	sub	sp, #8
 8019d28:	af00      	add	r7, sp, #0
 8019d2a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8019d2c:	4915      	ldr	r1, [pc, #84]	; (8019d84 <etharp_free_entry+0x60>)
 8019d2e:	687a      	ldr	r2, [r7, #4]
 8019d30:	4613      	mov	r3, r2
 8019d32:	005b      	lsls	r3, r3, #1
 8019d34:	4413      	add	r3, r2
 8019d36:	00db      	lsls	r3, r3, #3
 8019d38:	440b      	add	r3, r1
 8019d3a:	681b      	ldr	r3, [r3, #0]
 8019d3c:	2b00      	cmp	r3, #0
 8019d3e:	d013      	beq.n	8019d68 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8019d40:	4910      	ldr	r1, [pc, #64]	; (8019d84 <etharp_free_entry+0x60>)
 8019d42:	687a      	ldr	r2, [r7, #4]
 8019d44:	4613      	mov	r3, r2
 8019d46:	005b      	lsls	r3, r3, #1
 8019d48:	4413      	add	r3, r2
 8019d4a:	00db      	lsls	r3, r3, #3
 8019d4c:	440b      	add	r3, r1
 8019d4e:	681b      	ldr	r3, [r3, #0]
 8019d50:	4618      	mov	r0, r3
 8019d52:	f7f9 f9fb 	bl	801314c <pbuf_free>
    arp_table[i].q = NULL;
 8019d56:	490b      	ldr	r1, [pc, #44]	; (8019d84 <etharp_free_entry+0x60>)
 8019d58:	687a      	ldr	r2, [r7, #4]
 8019d5a:	4613      	mov	r3, r2
 8019d5c:	005b      	lsls	r3, r3, #1
 8019d5e:	4413      	add	r3, r2
 8019d60:	00db      	lsls	r3, r3, #3
 8019d62:	440b      	add	r3, r1
 8019d64:	2200      	movs	r2, #0
 8019d66:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8019d68:	4906      	ldr	r1, [pc, #24]	; (8019d84 <etharp_free_entry+0x60>)
 8019d6a:	687a      	ldr	r2, [r7, #4]
 8019d6c:	4613      	mov	r3, r2
 8019d6e:	005b      	lsls	r3, r3, #1
 8019d70:	4413      	add	r3, r2
 8019d72:	00db      	lsls	r3, r3, #3
 8019d74:	440b      	add	r3, r1
 8019d76:	3314      	adds	r3, #20
 8019d78:	2200      	movs	r2, #0
 8019d7a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8019d7c:	bf00      	nop
 8019d7e:	3708      	adds	r7, #8
 8019d80:	46bd      	mov	sp, r7
 8019d82:	bd80      	pop	{r7, pc}
 8019d84:	2000225c 	.word	0x2000225c

08019d88 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8019d88:	b580      	push	{r7, lr}
 8019d8a:	b082      	sub	sp, #8
 8019d8c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019d8e:	2300      	movs	r3, #0
 8019d90:	607b      	str	r3, [r7, #4]
 8019d92:	e096      	b.n	8019ec2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8019d94:	494f      	ldr	r1, [pc, #316]	; (8019ed4 <etharp_tmr+0x14c>)
 8019d96:	687a      	ldr	r2, [r7, #4]
 8019d98:	4613      	mov	r3, r2
 8019d9a:	005b      	lsls	r3, r3, #1
 8019d9c:	4413      	add	r3, r2
 8019d9e:	00db      	lsls	r3, r3, #3
 8019da0:	440b      	add	r3, r1
 8019da2:	3314      	adds	r3, #20
 8019da4:	781b      	ldrb	r3, [r3, #0]
 8019da6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8019da8:	78fb      	ldrb	r3, [r7, #3]
 8019daa:	2b00      	cmp	r3, #0
 8019dac:	f000 8086 	beq.w	8019ebc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8019db0:	4948      	ldr	r1, [pc, #288]	; (8019ed4 <etharp_tmr+0x14c>)
 8019db2:	687a      	ldr	r2, [r7, #4]
 8019db4:	4613      	mov	r3, r2
 8019db6:	005b      	lsls	r3, r3, #1
 8019db8:	4413      	add	r3, r2
 8019dba:	00db      	lsls	r3, r3, #3
 8019dbc:	440b      	add	r3, r1
 8019dbe:	3312      	adds	r3, #18
 8019dc0:	881b      	ldrh	r3, [r3, #0]
 8019dc2:	3301      	adds	r3, #1
 8019dc4:	b298      	uxth	r0, r3
 8019dc6:	4943      	ldr	r1, [pc, #268]	; (8019ed4 <etharp_tmr+0x14c>)
 8019dc8:	687a      	ldr	r2, [r7, #4]
 8019dca:	4613      	mov	r3, r2
 8019dcc:	005b      	lsls	r3, r3, #1
 8019dce:	4413      	add	r3, r2
 8019dd0:	00db      	lsls	r3, r3, #3
 8019dd2:	440b      	add	r3, r1
 8019dd4:	3312      	adds	r3, #18
 8019dd6:	4602      	mov	r2, r0
 8019dd8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019dda:	493e      	ldr	r1, [pc, #248]	; (8019ed4 <etharp_tmr+0x14c>)
 8019ddc:	687a      	ldr	r2, [r7, #4]
 8019dde:	4613      	mov	r3, r2
 8019de0:	005b      	lsls	r3, r3, #1
 8019de2:	4413      	add	r3, r2
 8019de4:	00db      	lsls	r3, r3, #3
 8019de6:	440b      	add	r3, r1
 8019de8:	3312      	adds	r3, #18
 8019dea:	881b      	ldrh	r3, [r3, #0]
 8019dec:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8019df0:	d215      	bcs.n	8019e1e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019df2:	4938      	ldr	r1, [pc, #224]	; (8019ed4 <etharp_tmr+0x14c>)
 8019df4:	687a      	ldr	r2, [r7, #4]
 8019df6:	4613      	mov	r3, r2
 8019df8:	005b      	lsls	r3, r3, #1
 8019dfa:	4413      	add	r3, r2
 8019dfc:	00db      	lsls	r3, r3, #3
 8019dfe:	440b      	add	r3, r1
 8019e00:	3314      	adds	r3, #20
 8019e02:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019e04:	2b01      	cmp	r3, #1
 8019e06:	d10e      	bne.n	8019e26 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8019e08:	4932      	ldr	r1, [pc, #200]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e0a:	687a      	ldr	r2, [r7, #4]
 8019e0c:	4613      	mov	r3, r2
 8019e0e:	005b      	lsls	r3, r3, #1
 8019e10:	4413      	add	r3, r2
 8019e12:	00db      	lsls	r3, r3, #3
 8019e14:	440b      	add	r3, r1
 8019e16:	3312      	adds	r3, #18
 8019e18:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019e1a:	2b04      	cmp	r3, #4
 8019e1c:	d903      	bls.n	8019e26 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8019e1e:	6878      	ldr	r0, [r7, #4]
 8019e20:	f7ff ff80 	bl	8019d24 <etharp_free_entry>
 8019e24:	e04a      	b.n	8019ebc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8019e26:	492b      	ldr	r1, [pc, #172]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e28:	687a      	ldr	r2, [r7, #4]
 8019e2a:	4613      	mov	r3, r2
 8019e2c:	005b      	lsls	r3, r3, #1
 8019e2e:	4413      	add	r3, r2
 8019e30:	00db      	lsls	r3, r3, #3
 8019e32:	440b      	add	r3, r1
 8019e34:	3314      	adds	r3, #20
 8019e36:	781b      	ldrb	r3, [r3, #0]
 8019e38:	2b03      	cmp	r3, #3
 8019e3a:	d10a      	bne.n	8019e52 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8019e3c:	4925      	ldr	r1, [pc, #148]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e3e:	687a      	ldr	r2, [r7, #4]
 8019e40:	4613      	mov	r3, r2
 8019e42:	005b      	lsls	r3, r3, #1
 8019e44:	4413      	add	r3, r2
 8019e46:	00db      	lsls	r3, r3, #3
 8019e48:	440b      	add	r3, r1
 8019e4a:	3314      	adds	r3, #20
 8019e4c:	2204      	movs	r2, #4
 8019e4e:	701a      	strb	r2, [r3, #0]
 8019e50:	e034      	b.n	8019ebc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8019e52:	4920      	ldr	r1, [pc, #128]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e54:	687a      	ldr	r2, [r7, #4]
 8019e56:	4613      	mov	r3, r2
 8019e58:	005b      	lsls	r3, r3, #1
 8019e5a:	4413      	add	r3, r2
 8019e5c:	00db      	lsls	r3, r3, #3
 8019e5e:	440b      	add	r3, r1
 8019e60:	3314      	adds	r3, #20
 8019e62:	781b      	ldrb	r3, [r3, #0]
 8019e64:	2b04      	cmp	r3, #4
 8019e66:	d10a      	bne.n	8019e7e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8019e68:	491a      	ldr	r1, [pc, #104]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e6a:	687a      	ldr	r2, [r7, #4]
 8019e6c:	4613      	mov	r3, r2
 8019e6e:	005b      	lsls	r3, r3, #1
 8019e70:	4413      	add	r3, r2
 8019e72:	00db      	lsls	r3, r3, #3
 8019e74:	440b      	add	r3, r1
 8019e76:	3314      	adds	r3, #20
 8019e78:	2202      	movs	r2, #2
 8019e7a:	701a      	strb	r2, [r3, #0]
 8019e7c:	e01e      	b.n	8019ebc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019e7e:	4915      	ldr	r1, [pc, #84]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e80:	687a      	ldr	r2, [r7, #4]
 8019e82:	4613      	mov	r3, r2
 8019e84:	005b      	lsls	r3, r3, #1
 8019e86:	4413      	add	r3, r2
 8019e88:	00db      	lsls	r3, r3, #3
 8019e8a:	440b      	add	r3, r1
 8019e8c:	3314      	adds	r3, #20
 8019e8e:	781b      	ldrb	r3, [r3, #0]
 8019e90:	2b01      	cmp	r3, #1
 8019e92:	d113      	bne.n	8019ebc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8019e94:	490f      	ldr	r1, [pc, #60]	; (8019ed4 <etharp_tmr+0x14c>)
 8019e96:	687a      	ldr	r2, [r7, #4]
 8019e98:	4613      	mov	r3, r2
 8019e9a:	005b      	lsls	r3, r3, #1
 8019e9c:	4413      	add	r3, r2
 8019e9e:	00db      	lsls	r3, r3, #3
 8019ea0:	440b      	add	r3, r1
 8019ea2:	3308      	adds	r3, #8
 8019ea4:	6818      	ldr	r0, [r3, #0]
 8019ea6:	687a      	ldr	r2, [r7, #4]
 8019ea8:	4613      	mov	r3, r2
 8019eaa:	005b      	lsls	r3, r3, #1
 8019eac:	4413      	add	r3, r2
 8019eae:	00db      	lsls	r3, r3, #3
 8019eb0:	4a08      	ldr	r2, [pc, #32]	; (8019ed4 <etharp_tmr+0x14c>)
 8019eb2:	4413      	add	r3, r2
 8019eb4:	3304      	adds	r3, #4
 8019eb6:	4619      	mov	r1, r3
 8019eb8:	f000 fe6e 	bl	801ab98 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019ebc:	687b      	ldr	r3, [r7, #4]
 8019ebe:	3301      	adds	r3, #1
 8019ec0:	607b      	str	r3, [r7, #4]
 8019ec2:	687b      	ldr	r3, [r7, #4]
 8019ec4:	2b09      	cmp	r3, #9
 8019ec6:	f77f af65 	ble.w	8019d94 <etharp_tmr+0xc>
      }
    }
  }
}
 8019eca:	bf00      	nop
 8019ecc:	bf00      	nop
 8019ece:	3708      	adds	r7, #8
 8019ed0:	46bd      	mov	sp, r7
 8019ed2:	bd80      	pop	{r7, pc}
 8019ed4:	2000225c 	.word	0x2000225c

08019ed8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8019ed8:	b580      	push	{r7, lr}
 8019eda:	b08a      	sub	sp, #40	; 0x28
 8019edc:	af00      	add	r7, sp, #0
 8019ede:	60f8      	str	r0, [r7, #12]
 8019ee0:	460b      	mov	r3, r1
 8019ee2:	607a      	str	r2, [r7, #4]
 8019ee4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8019ee6:	230a      	movs	r3, #10
 8019ee8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8019eea:	230a      	movs	r3, #10
 8019eec:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8019eee:	230a      	movs	r3, #10
 8019ef0:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8019ef2:	2300      	movs	r3, #0
 8019ef4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8019ef6:	230a      	movs	r3, #10
 8019ef8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8019efa:	2300      	movs	r3, #0
 8019efc:	83bb      	strh	r3, [r7, #28]
 8019efe:	2300      	movs	r3, #0
 8019f00:	837b      	strh	r3, [r7, #26]
 8019f02:	2300      	movs	r3, #0
 8019f04:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019f06:	2300      	movs	r3, #0
 8019f08:	843b      	strh	r3, [r7, #32]
 8019f0a:	e0ae      	b.n	801a06a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8019f0c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019f10:	49a6      	ldr	r1, [pc, #664]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019f12:	4613      	mov	r3, r2
 8019f14:	005b      	lsls	r3, r3, #1
 8019f16:	4413      	add	r3, r2
 8019f18:	00db      	lsls	r3, r3, #3
 8019f1a:	440b      	add	r3, r1
 8019f1c:	3314      	adds	r3, #20
 8019f1e:	781b      	ldrb	r3, [r3, #0]
 8019f20:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8019f22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8019f26:	2b0a      	cmp	r3, #10
 8019f28:	d105      	bne.n	8019f36 <etharp_find_entry+0x5e>
 8019f2a:	7dfb      	ldrb	r3, [r7, #23]
 8019f2c:	2b00      	cmp	r3, #0
 8019f2e:	d102      	bne.n	8019f36 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8019f30:	8c3b      	ldrh	r3, [r7, #32]
 8019f32:	847b      	strh	r3, [r7, #34]	; 0x22
 8019f34:	e095      	b.n	801a062 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8019f36:	7dfb      	ldrb	r3, [r7, #23]
 8019f38:	2b00      	cmp	r3, #0
 8019f3a:	f000 8092 	beq.w	801a062 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8019f3e:	7dfb      	ldrb	r3, [r7, #23]
 8019f40:	2b01      	cmp	r3, #1
 8019f42:	d009      	beq.n	8019f58 <etharp_find_entry+0x80>
 8019f44:	7dfb      	ldrb	r3, [r7, #23]
 8019f46:	2b01      	cmp	r3, #1
 8019f48:	d806      	bhi.n	8019f58 <etharp_find_entry+0x80>
 8019f4a:	4b99      	ldr	r3, [pc, #612]	; (801a1b0 <etharp_find_entry+0x2d8>)
 8019f4c:	f240 1223 	movw	r2, #291	; 0x123
 8019f50:	4998      	ldr	r1, [pc, #608]	; (801a1b4 <etharp_find_entry+0x2dc>)
 8019f52:	4899      	ldr	r0, [pc, #612]	; (801a1b8 <etharp_find_entry+0x2e0>)
 8019f54:	f002 fdba 	bl	801cacc <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8019f58:	68fb      	ldr	r3, [r7, #12]
 8019f5a:	2b00      	cmp	r3, #0
 8019f5c:	d020      	beq.n	8019fa0 <etharp_find_entry+0xc8>
 8019f5e:	68fb      	ldr	r3, [r7, #12]
 8019f60:	6819      	ldr	r1, [r3, #0]
 8019f62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019f66:	4891      	ldr	r0, [pc, #580]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019f68:	4613      	mov	r3, r2
 8019f6a:	005b      	lsls	r3, r3, #1
 8019f6c:	4413      	add	r3, r2
 8019f6e:	00db      	lsls	r3, r3, #3
 8019f70:	4403      	add	r3, r0
 8019f72:	3304      	adds	r3, #4
 8019f74:	681b      	ldr	r3, [r3, #0]
 8019f76:	4299      	cmp	r1, r3
 8019f78:	d112      	bne.n	8019fa0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8019f7a:	687b      	ldr	r3, [r7, #4]
 8019f7c:	2b00      	cmp	r3, #0
 8019f7e:	d00c      	beq.n	8019f9a <etharp_find_entry+0xc2>
 8019f80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019f84:	4989      	ldr	r1, [pc, #548]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019f86:	4613      	mov	r3, r2
 8019f88:	005b      	lsls	r3, r3, #1
 8019f8a:	4413      	add	r3, r2
 8019f8c:	00db      	lsls	r3, r3, #3
 8019f8e:	440b      	add	r3, r1
 8019f90:	3308      	adds	r3, #8
 8019f92:	681b      	ldr	r3, [r3, #0]
 8019f94:	687a      	ldr	r2, [r7, #4]
 8019f96:	429a      	cmp	r2, r3
 8019f98:	d102      	bne.n	8019fa0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8019f9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8019f9e:	e100      	b.n	801a1a2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8019fa0:	7dfb      	ldrb	r3, [r7, #23]
 8019fa2:	2b01      	cmp	r3, #1
 8019fa4:	d140      	bne.n	801a028 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8019fa6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019faa:	4980      	ldr	r1, [pc, #512]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019fac:	4613      	mov	r3, r2
 8019fae:	005b      	lsls	r3, r3, #1
 8019fb0:	4413      	add	r3, r2
 8019fb2:	00db      	lsls	r3, r3, #3
 8019fb4:	440b      	add	r3, r1
 8019fb6:	681b      	ldr	r3, [r3, #0]
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d01a      	beq.n	8019ff2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8019fbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019fc0:	497a      	ldr	r1, [pc, #488]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019fc2:	4613      	mov	r3, r2
 8019fc4:	005b      	lsls	r3, r3, #1
 8019fc6:	4413      	add	r3, r2
 8019fc8:	00db      	lsls	r3, r3, #3
 8019fca:	440b      	add	r3, r1
 8019fcc:	3312      	adds	r3, #18
 8019fce:	881b      	ldrh	r3, [r3, #0]
 8019fd0:	8bba      	ldrh	r2, [r7, #28]
 8019fd2:	429a      	cmp	r2, r3
 8019fd4:	d845      	bhi.n	801a062 <etharp_find_entry+0x18a>
            old_queue = i;
 8019fd6:	8c3b      	ldrh	r3, [r7, #32]
 8019fd8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8019fda:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019fde:	4973      	ldr	r1, [pc, #460]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019fe0:	4613      	mov	r3, r2
 8019fe2:	005b      	lsls	r3, r3, #1
 8019fe4:	4413      	add	r3, r2
 8019fe6:	00db      	lsls	r3, r3, #3
 8019fe8:	440b      	add	r3, r1
 8019fea:	3312      	adds	r3, #18
 8019fec:	881b      	ldrh	r3, [r3, #0]
 8019fee:	83bb      	strh	r3, [r7, #28]
 8019ff0:	e037      	b.n	801a062 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8019ff2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019ff6:	496d      	ldr	r1, [pc, #436]	; (801a1ac <etharp_find_entry+0x2d4>)
 8019ff8:	4613      	mov	r3, r2
 8019ffa:	005b      	lsls	r3, r3, #1
 8019ffc:	4413      	add	r3, r2
 8019ffe:	00db      	lsls	r3, r3, #3
 801a000:	440b      	add	r3, r1
 801a002:	3312      	adds	r3, #18
 801a004:	881b      	ldrh	r3, [r3, #0]
 801a006:	8b7a      	ldrh	r2, [r7, #26]
 801a008:	429a      	cmp	r2, r3
 801a00a:	d82a      	bhi.n	801a062 <etharp_find_entry+0x18a>
            old_pending = i;
 801a00c:	8c3b      	ldrh	r3, [r7, #32]
 801a00e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801a010:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a014:	4965      	ldr	r1, [pc, #404]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a016:	4613      	mov	r3, r2
 801a018:	005b      	lsls	r3, r3, #1
 801a01a:	4413      	add	r3, r2
 801a01c:	00db      	lsls	r3, r3, #3
 801a01e:	440b      	add	r3, r1
 801a020:	3312      	adds	r3, #18
 801a022:	881b      	ldrh	r3, [r3, #0]
 801a024:	837b      	strh	r3, [r7, #26]
 801a026:	e01c      	b.n	801a062 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a028:	7dfb      	ldrb	r3, [r7, #23]
 801a02a:	2b01      	cmp	r3, #1
 801a02c:	d919      	bls.n	801a062 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a02e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a032:	495e      	ldr	r1, [pc, #376]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a034:	4613      	mov	r3, r2
 801a036:	005b      	lsls	r3, r3, #1
 801a038:	4413      	add	r3, r2
 801a03a:	00db      	lsls	r3, r3, #3
 801a03c:	440b      	add	r3, r1
 801a03e:	3312      	adds	r3, #18
 801a040:	881b      	ldrh	r3, [r3, #0]
 801a042:	8b3a      	ldrh	r2, [r7, #24]
 801a044:	429a      	cmp	r2, r3
 801a046:	d80c      	bhi.n	801a062 <etharp_find_entry+0x18a>
            old_stable = i;
 801a048:	8c3b      	ldrh	r3, [r7, #32]
 801a04a:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801a04c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a050:	4956      	ldr	r1, [pc, #344]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a052:	4613      	mov	r3, r2
 801a054:	005b      	lsls	r3, r3, #1
 801a056:	4413      	add	r3, r2
 801a058:	00db      	lsls	r3, r3, #3
 801a05a:	440b      	add	r3, r1
 801a05c:	3312      	adds	r3, #18
 801a05e:	881b      	ldrh	r3, [r3, #0]
 801a060:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a062:	8c3b      	ldrh	r3, [r7, #32]
 801a064:	3301      	adds	r3, #1
 801a066:	b29b      	uxth	r3, r3
 801a068:	843b      	strh	r3, [r7, #32]
 801a06a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a06e:	2b09      	cmp	r3, #9
 801a070:	f77f af4c 	ble.w	8019f0c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a074:	7afb      	ldrb	r3, [r7, #11]
 801a076:	f003 0302 	and.w	r3, r3, #2
 801a07a:	2b00      	cmp	r3, #0
 801a07c:	d108      	bne.n	801a090 <etharp_find_entry+0x1b8>
 801a07e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a082:	2b0a      	cmp	r3, #10
 801a084:	d107      	bne.n	801a096 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a086:	7afb      	ldrb	r3, [r7, #11]
 801a088:	f003 0301 	and.w	r3, r3, #1
 801a08c:	2b00      	cmp	r3, #0
 801a08e:	d102      	bne.n	801a096 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a090:	f04f 33ff 	mov.w	r3, #4294967295
 801a094:	e085      	b.n	801a1a2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a096:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a09a:	2b09      	cmp	r3, #9
 801a09c:	dc02      	bgt.n	801a0a4 <etharp_find_entry+0x1cc>
    i = empty;
 801a09e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a0a0:	843b      	strh	r3, [r7, #32]
 801a0a2:	e039      	b.n	801a118 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a0a4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801a0a8:	2b09      	cmp	r3, #9
 801a0aa:	dc14      	bgt.n	801a0d6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a0ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a0ae:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a0b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0b4:	493d      	ldr	r1, [pc, #244]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a0b6:	4613      	mov	r3, r2
 801a0b8:	005b      	lsls	r3, r3, #1
 801a0ba:	4413      	add	r3, r2
 801a0bc:	00db      	lsls	r3, r3, #3
 801a0be:	440b      	add	r3, r1
 801a0c0:	681b      	ldr	r3, [r3, #0]
 801a0c2:	2b00      	cmp	r3, #0
 801a0c4:	d018      	beq.n	801a0f8 <etharp_find_entry+0x220>
 801a0c6:	4b3a      	ldr	r3, [pc, #232]	; (801a1b0 <etharp_find_entry+0x2d8>)
 801a0c8:	f240 126d 	movw	r2, #365	; 0x16d
 801a0cc:	493b      	ldr	r1, [pc, #236]	; (801a1bc <etharp_find_entry+0x2e4>)
 801a0ce:	483a      	ldr	r0, [pc, #232]	; (801a1b8 <etharp_find_entry+0x2e0>)
 801a0d0:	f002 fcfc 	bl	801cacc <iprintf>
 801a0d4:	e010      	b.n	801a0f8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a0d6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801a0da:	2b09      	cmp	r3, #9
 801a0dc:	dc02      	bgt.n	801a0e4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a0de:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a0e0:	843b      	strh	r3, [r7, #32]
 801a0e2:	e009      	b.n	801a0f8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a0e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a0e8:	2b09      	cmp	r3, #9
 801a0ea:	dc02      	bgt.n	801a0f2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a0ec:	8bfb      	ldrh	r3, [r7, #30]
 801a0ee:	843b      	strh	r3, [r7, #32]
 801a0f0:	e002      	b.n	801a0f8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a0f2:	f04f 33ff 	mov.w	r3, #4294967295
 801a0f6:	e054      	b.n	801a1a2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a0f8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a0fc:	2b09      	cmp	r3, #9
 801a0fe:	dd06      	ble.n	801a10e <etharp_find_entry+0x236>
 801a100:	4b2b      	ldr	r3, [pc, #172]	; (801a1b0 <etharp_find_entry+0x2d8>)
 801a102:	f240 127f 	movw	r2, #383	; 0x17f
 801a106:	492e      	ldr	r1, [pc, #184]	; (801a1c0 <etharp_find_entry+0x2e8>)
 801a108:	482b      	ldr	r0, [pc, #172]	; (801a1b8 <etharp_find_entry+0x2e0>)
 801a10a:	f002 fcdf 	bl	801cacc <iprintf>
    etharp_free_entry(i);
 801a10e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a112:	4618      	mov	r0, r3
 801a114:	f7ff fe06 	bl	8019d24 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a118:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a11c:	2b09      	cmp	r3, #9
 801a11e:	dd06      	ble.n	801a12e <etharp_find_entry+0x256>
 801a120:	4b23      	ldr	r3, [pc, #140]	; (801a1b0 <etharp_find_entry+0x2d8>)
 801a122:	f240 1283 	movw	r2, #387	; 0x183
 801a126:	4926      	ldr	r1, [pc, #152]	; (801a1c0 <etharp_find_entry+0x2e8>)
 801a128:	4823      	ldr	r0, [pc, #140]	; (801a1b8 <etharp_find_entry+0x2e0>)
 801a12a:	f002 fccf 	bl	801cacc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a12e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a132:	491e      	ldr	r1, [pc, #120]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a134:	4613      	mov	r3, r2
 801a136:	005b      	lsls	r3, r3, #1
 801a138:	4413      	add	r3, r2
 801a13a:	00db      	lsls	r3, r3, #3
 801a13c:	440b      	add	r3, r1
 801a13e:	3314      	adds	r3, #20
 801a140:	781b      	ldrb	r3, [r3, #0]
 801a142:	2b00      	cmp	r3, #0
 801a144:	d006      	beq.n	801a154 <etharp_find_entry+0x27c>
 801a146:	4b1a      	ldr	r3, [pc, #104]	; (801a1b0 <etharp_find_entry+0x2d8>)
 801a148:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801a14c:	491d      	ldr	r1, [pc, #116]	; (801a1c4 <etharp_find_entry+0x2ec>)
 801a14e:	481a      	ldr	r0, [pc, #104]	; (801a1b8 <etharp_find_entry+0x2e0>)
 801a150:	f002 fcbc 	bl	801cacc <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a154:	68fb      	ldr	r3, [r7, #12]
 801a156:	2b00      	cmp	r3, #0
 801a158:	d00b      	beq.n	801a172 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a15a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a15e:	68fb      	ldr	r3, [r7, #12]
 801a160:	6819      	ldr	r1, [r3, #0]
 801a162:	4812      	ldr	r0, [pc, #72]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a164:	4613      	mov	r3, r2
 801a166:	005b      	lsls	r3, r3, #1
 801a168:	4413      	add	r3, r2
 801a16a:	00db      	lsls	r3, r3, #3
 801a16c:	4403      	add	r3, r0
 801a16e:	3304      	adds	r3, #4
 801a170:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a172:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a176:	490d      	ldr	r1, [pc, #52]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a178:	4613      	mov	r3, r2
 801a17a:	005b      	lsls	r3, r3, #1
 801a17c:	4413      	add	r3, r2
 801a17e:	00db      	lsls	r3, r3, #3
 801a180:	440b      	add	r3, r1
 801a182:	3312      	adds	r3, #18
 801a184:	2200      	movs	r2, #0
 801a186:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a188:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a18c:	4907      	ldr	r1, [pc, #28]	; (801a1ac <etharp_find_entry+0x2d4>)
 801a18e:	4613      	mov	r3, r2
 801a190:	005b      	lsls	r3, r3, #1
 801a192:	4413      	add	r3, r2
 801a194:	00db      	lsls	r3, r3, #3
 801a196:	440b      	add	r3, r1
 801a198:	3308      	adds	r3, #8
 801a19a:	687a      	ldr	r2, [r7, #4]
 801a19c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a19e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a1a2:	4618      	mov	r0, r3
 801a1a4:	3728      	adds	r7, #40	; 0x28
 801a1a6:	46bd      	mov	sp, r7
 801a1a8:	bd80      	pop	{r7, pc}
 801a1aa:	bf00      	nop
 801a1ac:	2000225c 	.word	0x2000225c
 801a1b0:	08020618 	.word	0x08020618
 801a1b4:	08020650 	.word	0x08020650
 801a1b8:	08020690 	.word	0x08020690
 801a1bc:	080206b8 	.word	0x080206b8
 801a1c0:	080206d0 	.word	0x080206d0
 801a1c4:	080206e4 	.word	0x080206e4

0801a1c8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a1c8:	b580      	push	{r7, lr}
 801a1ca:	b088      	sub	sp, #32
 801a1cc:	af02      	add	r7, sp, #8
 801a1ce:	60f8      	str	r0, [r7, #12]
 801a1d0:	60b9      	str	r1, [r7, #8]
 801a1d2:	607a      	str	r2, [r7, #4]
 801a1d4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a1d6:	68fb      	ldr	r3, [r7, #12]
 801a1d8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a1dc:	2b06      	cmp	r3, #6
 801a1de:	d006      	beq.n	801a1ee <etharp_update_arp_entry+0x26>
 801a1e0:	4b48      	ldr	r3, [pc, #288]	; (801a304 <etharp_update_arp_entry+0x13c>)
 801a1e2:	f240 12a9 	movw	r2, #425	; 0x1a9
 801a1e6:	4948      	ldr	r1, [pc, #288]	; (801a308 <etharp_update_arp_entry+0x140>)
 801a1e8:	4848      	ldr	r0, [pc, #288]	; (801a30c <etharp_update_arp_entry+0x144>)
 801a1ea:	f002 fc6f 	bl	801cacc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a1ee:	68bb      	ldr	r3, [r7, #8]
 801a1f0:	2b00      	cmp	r3, #0
 801a1f2:	d012      	beq.n	801a21a <etharp_update_arp_entry+0x52>
 801a1f4:	68bb      	ldr	r3, [r7, #8]
 801a1f6:	681b      	ldr	r3, [r3, #0]
 801a1f8:	2b00      	cmp	r3, #0
 801a1fa:	d00e      	beq.n	801a21a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a1fc:	68bb      	ldr	r3, [r7, #8]
 801a1fe:	681b      	ldr	r3, [r3, #0]
 801a200:	68f9      	ldr	r1, [r7, #12]
 801a202:	4618      	mov	r0, r3
 801a204:	f001 f8fe 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801a208:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d105      	bne.n	801a21a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a20e:	68bb      	ldr	r3, [r7, #8]
 801a210:	681b      	ldr	r3, [r3, #0]
 801a212:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a216:	2be0      	cmp	r3, #224	; 0xe0
 801a218:	d102      	bne.n	801a220 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a21a:	f06f 030f 	mvn.w	r3, #15
 801a21e:	e06c      	b.n	801a2fa <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a220:	78fb      	ldrb	r3, [r7, #3]
 801a222:	68fa      	ldr	r2, [r7, #12]
 801a224:	4619      	mov	r1, r3
 801a226:	68b8      	ldr	r0, [r7, #8]
 801a228:	f7ff fe56 	bl	8019ed8 <etharp_find_entry>
 801a22c:	4603      	mov	r3, r0
 801a22e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a230:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a234:	2b00      	cmp	r3, #0
 801a236:	da02      	bge.n	801a23e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a238:	8afb      	ldrh	r3, [r7, #22]
 801a23a:	b25b      	sxtb	r3, r3
 801a23c:	e05d      	b.n	801a2fa <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a23e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a242:	4933      	ldr	r1, [pc, #204]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a244:	4613      	mov	r3, r2
 801a246:	005b      	lsls	r3, r3, #1
 801a248:	4413      	add	r3, r2
 801a24a:	00db      	lsls	r3, r3, #3
 801a24c:	440b      	add	r3, r1
 801a24e:	3314      	adds	r3, #20
 801a250:	2202      	movs	r2, #2
 801a252:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a254:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a258:	492d      	ldr	r1, [pc, #180]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a25a:	4613      	mov	r3, r2
 801a25c:	005b      	lsls	r3, r3, #1
 801a25e:	4413      	add	r3, r2
 801a260:	00db      	lsls	r3, r3, #3
 801a262:	440b      	add	r3, r1
 801a264:	3308      	adds	r3, #8
 801a266:	68fa      	ldr	r2, [r7, #12]
 801a268:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a26a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a26e:	4613      	mov	r3, r2
 801a270:	005b      	lsls	r3, r3, #1
 801a272:	4413      	add	r3, r2
 801a274:	00db      	lsls	r3, r3, #3
 801a276:	3308      	adds	r3, #8
 801a278:	4a25      	ldr	r2, [pc, #148]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a27a:	4413      	add	r3, r2
 801a27c:	3304      	adds	r3, #4
 801a27e:	2206      	movs	r2, #6
 801a280:	6879      	ldr	r1, [r7, #4]
 801a282:	4618      	mov	r0, r3
 801a284:	f002 fb62 	bl	801c94c <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a288:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a28c:	4920      	ldr	r1, [pc, #128]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a28e:	4613      	mov	r3, r2
 801a290:	005b      	lsls	r3, r3, #1
 801a292:	4413      	add	r3, r2
 801a294:	00db      	lsls	r3, r3, #3
 801a296:	440b      	add	r3, r1
 801a298:	3312      	adds	r3, #18
 801a29a:	2200      	movs	r2, #0
 801a29c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a29e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a2a2:	491b      	ldr	r1, [pc, #108]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a2a4:	4613      	mov	r3, r2
 801a2a6:	005b      	lsls	r3, r3, #1
 801a2a8:	4413      	add	r3, r2
 801a2aa:	00db      	lsls	r3, r3, #3
 801a2ac:	440b      	add	r3, r1
 801a2ae:	681b      	ldr	r3, [r3, #0]
 801a2b0:	2b00      	cmp	r3, #0
 801a2b2:	d021      	beq.n	801a2f8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a2b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a2b8:	4915      	ldr	r1, [pc, #84]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a2ba:	4613      	mov	r3, r2
 801a2bc:	005b      	lsls	r3, r3, #1
 801a2be:	4413      	add	r3, r2
 801a2c0:	00db      	lsls	r3, r3, #3
 801a2c2:	440b      	add	r3, r1
 801a2c4:	681b      	ldr	r3, [r3, #0]
 801a2c6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a2c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a2cc:	4910      	ldr	r1, [pc, #64]	; (801a310 <etharp_update_arp_entry+0x148>)
 801a2ce:	4613      	mov	r3, r2
 801a2d0:	005b      	lsls	r3, r3, #1
 801a2d2:	4413      	add	r3, r2
 801a2d4:	00db      	lsls	r3, r3, #3
 801a2d6:	440b      	add	r3, r1
 801a2d8:	2200      	movs	r2, #0
 801a2da:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a2dc:	68fb      	ldr	r3, [r7, #12]
 801a2de:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801a2e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a2e6:	9300      	str	r3, [sp, #0]
 801a2e8:	687b      	ldr	r3, [r7, #4]
 801a2ea:	6939      	ldr	r1, [r7, #16]
 801a2ec:	68f8      	ldr	r0, [r7, #12]
 801a2ee:	f001 ff91 	bl	801c214 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a2f2:	6938      	ldr	r0, [r7, #16]
 801a2f4:	f7f8 ff2a 	bl	801314c <pbuf_free>
  }
  return ERR_OK;
 801a2f8:	2300      	movs	r3, #0
}
 801a2fa:	4618      	mov	r0, r3
 801a2fc:	3718      	adds	r7, #24
 801a2fe:	46bd      	mov	sp, r7
 801a300:	bd80      	pop	{r7, pc}
 801a302:	bf00      	nop
 801a304:	08020618 	.word	0x08020618
 801a308:	08020710 	.word	0x08020710
 801a30c:	08020690 	.word	0x08020690
 801a310:	2000225c 	.word	0x2000225c

0801a314 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a314:	b580      	push	{r7, lr}
 801a316:	b084      	sub	sp, #16
 801a318:	af00      	add	r7, sp, #0
 801a31a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a31c:	2300      	movs	r3, #0
 801a31e:	60fb      	str	r3, [r7, #12]
 801a320:	e01e      	b.n	801a360 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a322:	4913      	ldr	r1, [pc, #76]	; (801a370 <etharp_cleanup_netif+0x5c>)
 801a324:	68fa      	ldr	r2, [r7, #12]
 801a326:	4613      	mov	r3, r2
 801a328:	005b      	lsls	r3, r3, #1
 801a32a:	4413      	add	r3, r2
 801a32c:	00db      	lsls	r3, r3, #3
 801a32e:	440b      	add	r3, r1
 801a330:	3314      	adds	r3, #20
 801a332:	781b      	ldrb	r3, [r3, #0]
 801a334:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a336:	7afb      	ldrb	r3, [r7, #11]
 801a338:	2b00      	cmp	r3, #0
 801a33a:	d00e      	beq.n	801a35a <etharp_cleanup_netif+0x46>
 801a33c:	490c      	ldr	r1, [pc, #48]	; (801a370 <etharp_cleanup_netif+0x5c>)
 801a33e:	68fa      	ldr	r2, [r7, #12]
 801a340:	4613      	mov	r3, r2
 801a342:	005b      	lsls	r3, r3, #1
 801a344:	4413      	add	r3, r2
 801a346:	00db      	lsls	r3, r3, #3
 801a348:	440b      	add	r3, r1
 801a34a:	3308      	adds	r3, #8
 801a34c:	681b      	ldr	r3, [r3, #0]
 801a34e:	687a      	ldr	r2, [r7, #4]
 801a350:	429a      	cmp	r2, r3
 801a352:	d102      	bne.n	801a35a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a354:	68f8      	ldr	r0, [r7, #12]
 801a356:	f7ff fce5 	bl	8019d24 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a35a:	68fb      	ldr	r3, [r7, #12]
 801a35c:	3301      	adds	r3, #1
 801a35e:	60fb      	str	r3, [r7, #12]
 801a360:	68fb      	ldr	r3, [r7, #12]
 801a362:	2b09      	cmp	r3, #9
 801a364:	dddd      	ble.n	801a322 <etharp_cleanup_netif+0xe>
    }
  }
}
 801a366:	bf00      	nop
 801a368:	bf00      	nop
 801a36a:	3710      	adds	r7, #16
 801a36c:	46bd      	mov	sp, r7
 801a36e:	bd80      	pop	{r7, pc}
 801a370:	2000225c 	.word	0x2000225c

0801a374 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a374:	b5b0      	push	{r4, r5, r7, lr}
 801a376:	b08a      	sub	sp, #40	; 0x28
 801a378:	af04      	add	r7, sp, #16
 801a37a:	6078      	str	r0, [r7, #4]
 801a37c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a37e:	683b      	ldr	r3, [r7, #0]
 801a380:	2b00      	cmp	r3, #0
 801a382:	d107      	bne.n	801a394 <etharp_input+0x20>
 801a384:	4b3d      	ldr	r3, [pc, #244]	; (801a47c <etharp_input+0x108>)
 801a386:	f240 228a 	movw	r2, #650	; 0x28a
 801a38a:	493d      	ldr	r1, [pc, #244]	; (801a480 <etharp_input+0x10c>)
 801a38c:	483d      	ldr	r0, [pc, #244]	; (801a484 <etharp_input+0x110>)
 801a38e:	f002 fb9d 	bl	801cacc <iprintf>
 801a392:	e06f      	b.n	801a474 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801a394:	687b      	ldr	r3, [r7, #4]
 801a396:	685b      	ldr	r3, [r3, #4]
 801a398:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a39a:	693b      	ldr	r3, [r7, #16]
 801a39c:	881b      	ldrh	r3, [r3, #0]
 801a39e:	b29b      	uxth	r3, r3
 801a3a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a3a4:	d10c      	bne.n	801a3c0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a3a6:	693b      	ldr	r3, [r7, #16]
 801a3a8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a3aa:	2b06      	cmp	r3, #6
 801a3ac:	d108      	bne.n	801a3c0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a3ae:	693b      	ldr	r3, [r7, #16]
 801a3b0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a3b2:	2b04      	cmp	r3, #4
 801a3b4:	d104      	bne.n	801a3c0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a3b6:	693b      	ldr	r3, [r7, #16]
 801a3b8:	885b      	ldrh	r3, [r3, #2]
 801a3ba:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a3bc:	2b08      	cmp	r3, #8
 801a3be:	d003      	beq.n	801a3c8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a3c0:	6878      	ldr	r0, [r7, #4]
 801a3c2:	f7f8 fec3 	bl	801314c <pbuf_free>
    return;
 801a3c6:	e055      	b.n	801a474 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801a3c8:	693b      	ldr	r3, [r7, #16]
 801a3ca:	330e      	adds	r3, #14
 801a3cc:	681b      	ldr	r3, [r3, #0]
 801a3ce:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801a3d0:	693b      	ldr	r3, [r7, #16]
 801a3d2:	3318      	adds	r3, #24
 801a3d4:	681b      	ldr	r3, [r3, #0]
 801a3d6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801a3d8:	683b      	ldr	r3, [r7, #0]
 801a3da:	3304      	adds	r3, #4
 801a3dc:	681b      	ldr	r3, [r3, #0]
 801a3de:	2b00      	cmp	r3, #0
 801a3e0:	d102      	bne.n	801a3e8 <etharp_input+0x74>
    for_us = 0;
 801a3e2:	2300      	movs	r3, #0
 801a3e4:	75fb      	strb	r3, [r7, #23]
 801a3e6:	e009      	b.n	801a3fc <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801a3e8:	68ba      	ldr	r2, [r7, #8]
 801a3ea:	683b      	ldr	r3, [r7, #0]
 801a3ec:	3304      	adds	r3, #4
 801a3ee:	681b      	ldr	r3, [r3, #0]
 801a3f0:	429a      	cmp	r2, r3
 801a3f2:	bf0c      	ite	eq
 801a3f4:	2301      	moveq	r3, #1
 801a3f6:	2300      	movne	r3, #0
 801a3f8:	b2db      	uxtb	r3, r3
 801a3fa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801a3fc:	693b      	ldr	r3, [r7, #16]
 801a3fe:	f103 0208 	add.w	r2, r3, #8
 801a402:	7dfb      	ldrb	r3, [r7, #23]
 801a404:	2b00      	cmp	r3, #0
 801a406:	d001      	beq.n	801a40c <etharp_input+0x98>
 801a408:	2301      	movs	r3, #1
 801a40a:	e000      	b.n	801a40e <etharp_input+0x9a>
 801a40c:	2302      	movs	r3, #2
 801a40e:	f107 010c 	add.w	r1, r7, #12
 801a412:	6838      	ldr	r0, [r7, #0]
 801a414:	f7ff fed8 	bl	801a1c8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801a418:	693b      	ldr	r3, [r7, #16]
 801a41a:	88db      	ldrh	r3, [r3, #6]
 801a41c:	b29b      	uxth	r3, r3
 801a41e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a422:	d003      	beq.n	801a42c <etharp_input+0xb8>
 801a424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a428:	d01e      	beq.n	801a468 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801a42a:	e020      	b.n	801a46e <etharp_input+0xfa>
      if (for_us) {
 801a42c:	7dfb      	ldrb	r3, [r7, #23]
 801a42e:	2b00      	cmp	r3, #0
 801a430:	d01c      	beq.n	801a46c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801a432:	683b      	ldr	r3, [r7, #0]
 801a434:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801a438:	693b      	ldr	r3, [r7, #16]
 801a43a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801a43e:	683b      	ldr	r3, [r7, #0]
 801a440:	f103 0526 	add.w	r5, r3, #38	; 0x26
 801a444:	683b      	ldr	r3, [r7, #0]
 801a446:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801a448:	693a      	ldr	r2, [r7, #16]
 801a44a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801a44c:	2102      	movs	r1, #2
 801a44e:	9103      	str	r1, [sp, #12]
 801a450:	f107 010c 	add.w	r1, r7, #12
 801a454:	9102      	str	r1, [sp, #8]
 801a456:	9201      	str	r2, [sp, #4]
 801a458:	9300      	str	r3, [sp, #0]
 801a45a:	462b      	mov	r3, r5
 801a45c:	4622      	mov	r2, r4
 801a45e:	4601      	mov	r1, r0
 801a460:	6838      	ldr	r0, [r7, #0]
 801a462:	f000 faeb 	bl	801aa3c <etharp_raw>
      break;
 801a466:	e001      	b.n	801a46c <etharp_input+0xf8>
      break;
 801a468:	bf00      	nop
 801a46a:	e000      	b.n	801a46e <etharp_input+0xfa>
      break;
 801a46c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801a46e:	6878      	ldr	r0, [r7, #4]
 801a470:	f7f8 fe6c 	bl	801314c <pbuf_free>
}
 801a474:	3718      	adds	r7, #24
 801a476:	46bd      	mov	sp, r7
 801a478:	bdb0      	pop	{r4, r5, r7, pc}
 801a47a:	bf00      	nop
 801a47c:	08020618 	.word	0x08020618
 801a480:	08020768 	.word	0x08020768
 801a484:	08020690 	.word	0x08020690

0801a488 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801a488:	b580      	push	{r7, lr}
 801a48a:	b086      	sub	sp, #24
 801a48c:	af02      	add	r7, sp, #8
 801a48e:	60f8      	str	r0, [r7, #12]
 801a490:	60b9      	str	r1, [r7, #8]
 801a492:	4613      	mov	r3, r2
 801a494:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801a496:	79fa      	ldrb	r2, [r7, #7]
 801a498:	4944      	ldr	r1, [pc, #272]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a49a:	4613      	mov	r3, r2
 801a49c:	005b      	lsls	r3, r3, #1
 801a49e:	4413      	add	r3, r2
 801a4a0:	00db      	lsls	r3, r3, #3
 801a4a2:	440b      	add	r3, r1
 801a4a4:	3314      	adds	r3, #20
 801a4a6:	781b      	ldrb	r3, [r3, #0]
 801a4a8:	2b01      	cmp	r3, #1
 801a4aa:	d806      	bhi.n	801a4ba <etharp_output_to_arp_index+0x32>
 801a4ac:	4b40      	ldr	r3, [pc, #256]	; (801a5b0 <etharp_output_to_arp_index+0x128>)
 801a4ae:	f240 22ee 	movw	r2, #750	; 0x2ee
 801a4b2:	4940      	ldr	r1, [pc, #256]	; (801a5b4 <etharp_output_to_arp_index+0x12c>)
 801a4b4:	4840      	ldr	r0, [pc, #256]	; (801a5b8 <etharp_output_to_arp_index+0x130>)
 801a4b6:	f002 fb09 	bl	801cacc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801a4ba:	79fa      	ldrb	r2, [r7, #7]
 801a4bc:	493b      	ldr	r1, [pc, #236]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a4be:	4613      	mov	r3, r2
 801a4c0:	005b      	lsls	r3, r3, #1
 801a4c2:	4413      	add	r3, r2
 801a4c4:	00db      	lsls	r3, r3, #3
 801a4c6:	440b      	add	r3, r1
 801a4c8:	3314      	adds	r3, #20
 801a4ca:	781b      	ldrb	r3, [r3, #0]
 801a4cc:	2b02      	cmp	r3, #2
 801a4ce:	d153      	bne.n	801a578 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801a4d0:	79fa      	ldrb	r2, [r7, #7]
 801a4d2:	4936      	ldr	r1, [pc, #216]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a4d4:	4613      	mov	r3, r2
 801a4d6:	005b      	lsls	r3, r3, #1
 801a4d8:	4413      	add	r3, r2
 801a4da:	00db      	lsls	r3, r3, #3
 801a4dc:	440b      	add	r3, r1
 801a4de:	3312      	adds	r3, #18
 801a4e0:	881b      	ldrh	r3, [r3, #0]
 801a4e2:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801a4e6:	d919      	bls.n	801a51c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801a4e8:	79fa      	ldrb	r2, [r7, #7]
 801a4ea:	4613      	mov	r3, r2
 801a4ec:	005b      	lsls	r3, r3, #1
 801a4ee:	4413      	add	r3, r2
 801a4f0:	00db      	lsls	r3, r3, #3
 801a4f2:	4a2e      	ldr	r2, [pc, #184]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a4f4:	4413      	add	r3, r2
 801a4f6:	3304      	adds	r3, #4
 801a4f8:	4619      	mov	r1, r3
 801a4fa:	68f8      	ldr	r0, [r7, #12]
 801a4fc:	f000 fb4c 	bl	801ab98 <etharp_request>
 801a500:	4603      	mov	r3, r0
 801a502:	2b00      	cmp	r3, #0
 801a504:	d138      	bne.n	801a578 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a506:	79fa      	ldrb	r2, [r7, #7]
 801a508:	4928      	ldr	r1, [pc, #160]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a50a:	4613      	mov	r3, r2
 801a50c:	005b      	lsls	r3, r3, #1
 801a50e:	4413      	add	r3, r2
 801a510:	00db      	lsls	r3, r3, #3
 801a512:	440b      	add	r3, r1
 801a514:	3314      	adds	r3, #20
 801a516:	2203      	movs	r2, #3
 801a518:	701a      	strb	r2, [r3, #0]
 801a51a:	e02d      	b.n	801a578 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801a51c:	79fa      	ldrb	r2, [r7, #7]
 801a51e:	4923      	ldr	r1, [pc, #140]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a520:	4613      	mov	r3, r2
 801a522:	005b      	lsls	r3, r3, #1
 801a524:	4413      	add	r3, r2
 801a526:	00db      	lsls	r3, r3, #3
 801a528:	440b      	add	r3, r1
 801a52a:	3312      	adds	r3, #18
 801a52c:	881b      	ldrh	r3, [r3, #0]
 801a52e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801a532:	d321      	bcc.n	801a578 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801a534:	79fa      	ldrb	r2, [r7, #7]
 801a536:	4613      	mov	r3, r2
 801a538:	005b      	lsls	r3, r3, #1
 801a53a:	4413      	add	r3, r2
 801a53c:	00db      	lsls	r3, r3, #3
 801a53e:	4a1b      	ldr	r2, [pc, #108]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a540:	4413      	add	r3, r2
 801a542:	1d19      	adds	r1, r3, #4
 801a544:	79fa      	ldrb	r2, [r7, #7]
 801a546:	4613      	mov	r3, r2
 801a548:	005b      	lsls	r3, r3, #1
 801a54a:	4413      	add	r3, r2
 801a54c:	00db      	lsls	r3, r3, #3
 801a54e:	3308      	adds	r3, #8
 801a550:	4a16      	ldr	r2, [pc, #88]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a552:	4413      	add	r3, r2
 801a554:	3304      	adds	r3, #4
 801a556:	461a      	mov	r2, r3
 801a558:	68f8      	ldr	r0, [r7, #12]
 801a55a:	f000 fafb 	bl	801ab54 <etharp_request_dst>
 801a55e:	4603      	mov	r3, r0
 801a560:	2b00      	cmp	r3, #0
 801a562:	d109      	bne.n	801a578 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a564:	79fa      	ldrb	r2, [r7, #7]
 801a566:	4911      	ldr	r1, [pc, #68]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a568:	4613      	mov	r3, r2
 801a56a:	005b      	lsls	r3, r3, #1
 801a56c:	4413      	add	r3, r2
 801a56e:	00db      	lsls	r3, r3, #3
 801a570:	440b      	add	r3, r1
 801a572:	3314      	adds	r3, #20
 801a574:	2203      	movs	r2, #3
 801a576:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801a578:	68fb      	ldr	r3, [r7, #12]
 801a57a:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801a57e:	79fa      	ldrb	r2, [r7, #7]
 801a580:	4613      	mov	r3, r2
 801a582:	005b      	lsls	r3, r3, #1
 801a584:	4413      	add	r3, r2
 801a586:	00db      	lsls	r3, r3, #3
 801a588:	3308      	adds	r3, #8
 801a58a:	4a08      	ldr	r2, [pc, #32]	; (801a5ac <etharp_output_to_arp_index+0x124>)
 801a58c:	4413      	add	r3, r2
 801a58e:	3304      	adds	r3, #4
 801a590:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801a594:	9200      	str	r2, [sp, #0]
 801a596:	460a      	mov	r2, r1
 801a598:	68b9      	ldr	r1, [r7, #8]
 801a59a:	68f8      	ldr	r0, [r7, #12]
 801a59c:	f001 fe3a 	bl	801c214 <ethernet_output>
 801a5a0:	4603      	mov	r3, r0
}
 801a5a2:	4618      	mov	r0, r3
 801a5a4:	3710      	adds	r7, #16
 801a5a6:	46bd      	mov	sp, r7
 801a5a8:	bd80      	pop	{r7, pc}
 801a5aa:	bf00      	nop
 801a5ac:	2000225c 	.word	0x2000225c
 801a5b0:	08020618 	.word	0x08020618
 801a5b4:	08020788 	.word	0x08020788
 801a5b8:	08020690 	.word	0x08020690

0801a5bc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801a5bc:	b580      	push	{r7, lr}
 801a5be:	b08a      	sub	sp, #40	; 0x28
 801a5c0:	af02      	add	r7, sp, #8
 801a5c2:	60f8      	str	r0, [r7, #12]
 801a5c4:	60b9      	str	r1, [r7, #8]
 801a5c6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801a5c8:	687b      	ldr	r3, [r7, #4]
 801a5ca:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801a5cc:	68fb      	ldr	r3, [r7, #12]
 801a5ce:	2b00      	cmp	r3, #0
 801a5d0:	d106      	bne.n	801a5e0 <etharp_output+0x24>
 801a5d2:	4b73      	ldr	r3, [pc, #460]	; (801a7a0 <etharp_output+0x1e4>)
 801a5d4:	f240 321e 	movw	r2, #798	; 0x31e
 801a5d8:	4972      	ldr	r1, [pc, #456]	; (801a7a4 <etharp_output+0x1e8>)
 801a5da:	4873      	ldr	r0, [pc, #460]	; (801a7a8 <etharp_output+0x1ec>)
 801a5dc:	f002 fa76 	bl	801cacc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801a5e0:	68bb      	ldr	r3, [r7, #8]
 801a5e2:	2b00      	cmp	r3, #0
 801a5e4:	d106      	bne.n	801a5f4 <etharp_output+0x38>
 801a5e6:	4b6e      	ldr	r3, [pc, #440]	; (801a7a0 <etharp_output+0x1e4>)
 801a5e8:	f240 321f 	movw	r2, #799	; 0x31f
 801a5ec:	496f      	ldr	r1, [pc, #444]	; (801a7ac <etharp_output+0x1f0>)
 801a5ee:	486e      	ldr	r0, [pc, #440]	; (801a7a8 <etharp_output+0x1ec>)
 801a5f0:	f002 fa6c 	bl	801cacc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801a5f4:	687b      	ldr	r3, [r7, #4]
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d106      	bne.n	801a608 <etharp_output+0x4c>
 801a5fa:	4b69      	ldr	r3, [pc, #420]	; (801a7a0 <etharp_output+0x1e4>)
 801a5fc:	f44f 7248 	mov.w	r2, #800	; 0x320
 801a600:	496b      	ldr	r1, [pc, #428]	; (801a7b0 <etharp_output+0x1f4>)
 801a602:	4869      	ldr	r0, [pc, #420]	; (801a7a8 <etharp_output+0x1ec>)
 801a604:	f002 fa62 	bl	801cacc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801a608:	687b      	ldr	r3, [r7, #4]
 801a60a:	681b      	ldr	r3, [r3, #0]
 801a60c:	68f9      	ldr	r1, [r7, #12]
 801a60e:	4618      	mov	r0, r3
 801a610:	f000 fef8 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801a614:	4603      	mov	r3, r0
 801a616:	2b00      	cmp	r3, #0
 801a618:	d002      	beq.n	801a620 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801a61a:	4b66      	ldr	r3, [pc, #408]	; (801a7b4 <etharp_output+0x1f8>)
 801a61c:	61fb      	str	r3, [r7, #28]
 801a61e:	e0af      	b.n	801a780 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801a620:	687b      	ldr	r3, [r7, #4]
 801a622:	681b      	ldr	r3, [r3, #0]
 801a624:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a628:	2be0      	cmp	r3, #224	; 0xe0
 801a62a:	d118      	bne.n	801a65e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801a62c:	2301      	movs	r3, #1
 801a62e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801a630:	2300      	movs	r3, #0
 801a632:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801a634:	235e      	movs	r3, #94	; 0x5e
 801a636:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801a638:	687b      	ldr	r3, [r7, #4]
 801a63a:	3301      	adds	r3, #1
 801a63c:	781b      	ldrb	r3, [r3, #0]
 801a63e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a642:	b2db      	uxtb	r3, r3
 801a644:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801a646:	687b      	ldr	r3, [r7, #4]
 801a648:	3302      	adds	r3, #2
 801a64a:	781b      	ldrb	r3, [r3, #0]
 801a64c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801a64e:	687b      	ldr	r3, [r7, #4]
 801a650:	3303      	adds	r3, #3
 801a652:	781b      	ldrb	r3, [r3, #0]
 801a654:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801a656:	f107 0310 	add.w	r3, r7, #16
 801a65a:	61fb      	str	r3, [r7, #28]
 801a65c:	e090      	b.n	801a780 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a65e:	687b      	ldr	r3, [r7, #4]
 801a660:	681a      	ldr	r2, [r3, #0]
 801a662:	68fb      	ldr	r3, [r7, #12]
 801a664:	3304      	adds	r3, #4
 801a666:	681b      	ldr	r3, [r3, #0]
 801a668:	405a      	eors	r2, r3
 801a66a:	68fb      	ldr	r3, [r7, #12]
 801a66c:	3308      	adds	r3, #8
 801a66e:	681b      	ldr	r3, [r3, #0]
 801a670:	4013      	ands	r3, r2
 801a672:	2b00      	cmp	r3, #0
 801a674:	d012      	beq.n	801a69c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801a676:	687b      	ldr	r3, [r7, #4]
 801a678:	681b      	ldr	r3, [r3, #0]
 801a67a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a67c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801a680:	4293      	cmp	r3, r2
 801a682:	d00b      	beq.n	801a69c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801a684:	68fb      	ldr	r3, [r7, #12]
 801a686:	330c      	adds	r3, #12
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	2b00      	cmp	r3, #0
 801a68c:	d003      	beq.n	801a696 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801a68e:	68fb      	ldr	r3, [r7, #12]
 801a690:	330c      	adds	r3, #12
 801a692:	61bb      	str	r3, [r7, #24]
 801a694:	e002      	b.n	801a69c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801a696:	f06f 0303 	mvn.w	r3, #3
 801a69a:	e07d      	b.n	801a798 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a69c:	4b46      	ldr	r3, [pc, #280]	; (801a7b8 <etharp_output+0x1fc>)
 801a69e:	781b      	ldrb	r3, [r3, #0]
 801a6a0:	4619      	mov	r1, r3
 801a6a2:	4a46      	ldr	r2, [pc, #280]	; (801a7bc <etharp_output+0x200>)
 801a6a4:	460b      	mov	r3, r1
 801a6a6:	005b      	lsls	r3, r3, #1
 801a6a8:	440b      	add	r3, r1
 801a6aa:	00db      	lsls	r3, r3, #3
 801a6ac:	4413      	add	r3, r2
 801a6ae:	3314      	adds	r3, #20
 801a6b0:	781b      	ldrb	r3, [r3, #0]
 801a6b2:	2b01      	cmp	r3, #1
 801a6b4:	d925      	bls.n	801a702 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a6b6:	4b40      	ldr	r3, [pc, #256]	; (801a7b8 <etharp_output+0x1fc>)
 801a6b8:	781b      	ldrb	r3, [r3, #0]
 801a6ba:	4619      	mov	r1, r3
 801a6bc:	4a3f      	ldr	r2, [pc, #252]	; (801a7bc <etharp_output+0x200>)
 801a6be:	460b      	mov	r3, r1
 801a6c0:	005b      	lsls	r3, r3, #1
 801a6c2:	440b      	add	r3, r1
 801a6c4:	00db      	lsls	r3, r3, #3
 801a6c6:	4413      	add	r3, r2
 801a6c8:	3308      	adds	r3, #8
 801a6ca:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a6cc:	68fa      	ldr	r2, [r7, #12]
 801a6ce:	429a      	cmp	r2, r3
 801a6d0:	d117      	bne.n	801a702 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801a6d2:	69bb      	ldr	r3, [r7, #24]
 801a6d4:	681a      	ldr	r2, [r3, #0]
 801a6d6:	4b38      	ldr	r3, [pc, #224]	; (801a7b8 <etharp_output+0x1fc>)
 801a6d8:	781b      	ldrb	r3, [r3, #0]
 801a6da:	4618      	mov	r0, r3
 801a6dc:	4937      	ldr	r1, [pc, #220]	; (801a7bc <etharp_output+0x200>)
 801a6de:	4603      	mov	r3, r0
 801a6e0:	005b      	lsls	r3, r3, #1
 801a6e2:	4403      	add	r3, r0
 801a6e4:	00db      	lsls	r3, r3, #3
 801a6e6:	440b      	add	r3, r1
 801a6e8:	3304      	adds	r3, #4
 801a6ea:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a6ec:	429a      	cmp	r2, r3
 801a6ee:	d108      	bne.n	801a702 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801a6f0:	4b31      	ldr	r3, [pc, #196]	; (801a7b8 <etharp_output+0x1fc>)
 801a6f2:	781b      	ldrb	r3, [r3, #0]
 801a6f4:	461a      	mov	r2, r3
 801a6f6:	68b9      	ldr	r1, [r7, #8]
 801a6f8:	68f8      	ldr	r0, [r7, #12]
 801a6fa:	f7ff fec5 	bl	801a488 <etharp_output_to_arp_index>
 801a6fe:	4603      	mov	r3, r0
 801a700:	e04a      	b.n	801a798 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a702:	2300      	movs	r3, #0
 801a704:	75fb      	strb	r3, [r7, #23]
 801a706:	e031      	b.n	801a76c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a708:	7dfa      	ldrb	r2, [r7, #23]
 801a70a:	492c      	ldr	r1, [pc, #176]	; (801a7bc <etharp_output+0x200>)
 801a70c:	4613      	mov	r3, r2
 801a70e:	005b      	lsls	r3, r3, #1
 801a710:	4413      	add	r3, r2
 801a712:	00db      	lsls	r3, r3, #3
 801a714:	440b      	add	r3, r1
 801a716:	3314      	adds	r3, #20
 801a718:	781b      	ldrb	r3, [r3, #0]
 801a71a:	2b01      	cmp	r3, #1
 801a71c:	d923      	bls.n	801a766 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801a71e:	7dfa      	ldrb	r2, [r7, #23]
 801a720:	4926      	ldr	r1, [pc, #152]	; (801a7bc <etharp_output+0x200>)
 801a722:	4613      	mov	r3, r2
 801a724:	005b      	lsls	r3, r3, #1
 801a726:	4413      	add	r3, r2
 801a728:	00db      	lsls	r3, r3, #3
 801a72a:	440b      	add	r3, r1
 801a72c:	3308      	adds	r3, #8
 801a72e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a730:	68fa      	ldr	r2, [r7, #12]
 801a732:	429a      	cmp	r2, r3
 801a734:	d117      	bne.n	801a766 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801a736:	69bb      	ldr	r3, [r7, #24]
 801a738:	6819      	ldr	r1, [r3, #0]
 801a73a:	7dfa      	ldrb	r2, [r7, #23]
 801a73c:	481f      	ldr	r0, [pc, #124]	; (801a7bc <etharp_output+0x200>)
 801a73e:	4613      	mov	r3, r2
 801a740:	005b      	lsls	r3, r3, #1
 801a742:	4413      	add	r3, r2
 801a744:	00db      	lsls	r3, r3, #3
 801a746:	4403      	add	r3, r0
 801a748:	3304      	adds	r3, #4
 801a74a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801a74c:	4299      	cmp	r1, r3
 801a74e:	d10a      	bne.n	801a766 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801a750:	4a19      	ldr	r2, [pc, #100]	; (801a7b8 <etharp_output+0x1fc>)
 801a752:	7dfb      	ldrb	r3, [r7, #23]
 801a754:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801a756:	7dfb      	ldrb	r3, [r7, #23]
 801a758:	461a      	mov	r2, r3
 801a75a:	68b9      	ldr	r1, [r7, #8]
 801a75c:	68f8      	ldr	r0, [r7, #12]
 801a75e:	f7ff fe93 	bl	801a488 <etharp_output_to_arp_index>
 801a762:	4603      	mov	r3, r0
 801a764:	e018      	b.n	801a798 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a766:	7dfb      	ldrb	r3, [r7, #23]
 801a768:	3301      	adds	r3, #1
 801a76a:	75fb      	strb	r3, [r7, #23]
 801a76c:	7dfb      	ldrb	r3, [r7, #23]
 801a76e:	2b09      	cmp	r3, #9
 801a770:	d9ca      	bls.n	801a708 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801a772:	68ba      	ldr	r2, [r7, #8]
 801a774:	69b9      	ldr	r1, [r7, #24]
 801a776:	68f8      	ldr	r0, [r7, #12]
 801a778:	f000 f822 	bl	801a7c0 <etharp_query>
 801a77c:	4603      	mov	r3, r0
 801a77e:	e00b      	b.n	801a798 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801a780:	68fb      	ldr	r3, [r7, #12]
 801a782:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801a786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a78a:	9300      	str	r3, [sp, #0]
 801a78c:	69fb      	ldr	r3, [r7, #28]
 801a78e:	68b9      	ldr	r1, [r7, #8]
 801a790:	68f8      	ldr	r0, [r7, #12]
 801a792:	f001 fd3f 	bl	801c214 <ethernet_output>
 801a796:	4603      	mov	r3, r0
}
 801a798:	4618      	mov	r0, r3
 801a79a:	3720      	adds	r7, #32
 801a79c:	46bd      	mov	sp, r7
 801a79e:	bd80      	pop	{r7, pc}
 801a7a0:	08020618 	.word	0x08020618
 801a7a4:	08020768 	.word	0x08020768
 801a7a8:	08020690 	.word	0x08020690
 801a7ac:	080207b8 	.word	0x080207b8
 801a7b0:	08020758 	.word	0x08020758
 801a7b4:	080977a8 	.word	0x080977a8
 801a7b8:	2000234c 	.word	0x2000234c
 801a7bc:	2000225c 	.word	0x2000225c

0801a7c0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801a7c0:	b580      	push	{r7, lr}
 801a7c2:	b08c      	sub	sp, #48	; 0x30
 801a7c4:	af02      	add	r7, sp, #8
 801a7c6:	60f8      	str	r0, [r7, #12]
 801a7c8:	60b9      	str	r1, [r7, #8]
 801a7ca:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801a7cc:	68fb      	ldr	r3, [r7, #12]
 801a7ce:	3326      	adds	r3, #38	; 0x26
 801a7d0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801a7d2:	23ff      	movs	r3, #255	; 0xff
 801a7d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801a7d8:	2300      	movs	r3, #0
 801a7da:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a7dc:	68bb      	ldr	r3, [r7, #8]
 801a7de:	681b      	ldr	r3, [r3, #0]
 801a7e0:	68f9      	ldr	r1, [r7, #12]
 801a7e2:	4618      	mov	r0, r3
 801a7e4:	f000 fe0e 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801a7e8:	4603      	mov	r3, r0
 801a7ea:	2b00      	cmp	r3, #0
 801a7ec:	d10c      	bne.n	801a808 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a7ee:	68bb      	ldr	r3, [r7, #8]
 801a7f0:	681b      	ldr	r3, [r3, #0]
 801a7f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a7f6:	2be0      	cmp	r3, #224	; 0xe0
 801a7f8:	d006      	beq.n	801a808 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a7fa:	68bb      	ldr	r3, [r7, #8]
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	d003      	beq.n	801a808 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801a800:	68bb      	ldr	r3, [r7, #8]
 801a802:	681b      	ldr	r3, [r3, #0]
 801a804:	2b00      	cmp	r3, #0
 801a806:	d102      	bne.n	801a80e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a808:	f06f 030f 	mvn.w	r3, #15
 801a80c:	e101      	b.n	801aa12 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801a80e:	68fa      	ldr	r2, [r7, #12]
 801a810:	2101      	movs	r1, #1
 801a812:	68b8      	ldr	r0, [r7, #8]
 801a814:	f7ff fb60 	bl	8019ed8 <etharp_find_entry>
 801a818:	4603      	mov	r3, r0
 801a81a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801a81c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801a820:	2b00      	cmp	r3, #0
 801a822:	da02      	bge.n	801a82a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801a824:	8a7b      	ldrh	r3, [r7, #18]
 801a826:	b25b      	sxtb	r3, r3
 801a828:	e0f3      	b.n	801aa12 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801a82a:	8a7b      	ldrh	r3, [r7, #18]
 801a82c:	2b7e      	cmp	r3, #126	; 0x7e
 801a82e:	d906      	bls.n	801a83e <etharp_query+0x7e>
 801a830:	4b7a      	ldr	r3, [pc, #488]	; (801aa1c <etharp_query+0x25c>)
 801a832:	f240 32c1 	movw	r2, #961	; 0x3c1
 801a836:	497a      	ldr	r1, [pc, #488]	; (801aa20 <etharp_query+0x260>)
 801a838:	487a      	ldr	r0, [pc, #488]	; (801aa24 <etharp_query+0x264>)
 801a83a:	f002 f947 	bl	801cacc <iprintf>
  i = (netif_addr_idx_t)i_err;
 801a83e:	8a7b      	ldrh	r3, [r7, #18]
 801a840:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801a842:	7c7a      	ldrb	r2, [r7, #17]
 801a844:	4978      	ldr	r1, [pc, #480]	; (801aa28 <etharp_query+0x268>)
 801a846:	4613      	mov	r3, r2
 801a848:	005b      	lsls	r3, r3, #1
 801a84a:	4413      	add	r3, r2
 801a84c:	00db      	lsls	r3, r3, #3
 801a84e:	440b      	add	r3, r1
 801a850:	3314      	adds	r3, #20
 801a852:	781b      	ldrb	r3, [r3, #0]
 801a854:	2b00      	cmp	r3, #0
 801a856:	d115      	bne.n	801a884 <etharp_query+0xc4>
    is_new_entry = 1;
 801a858:	2301      	movs	r3, #1
 801a85a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801a85c:	7c7a      	ldrb	r2, [r7, #17]
 801a85e:	4972      	ldr	r1, [pc, #456]	; (801aa28 <etharp_query+0x268>)
 801a860:	4613      	mov	r3, r2
 801a862:	005b      	lsls	r3, r3, #1
 801a864:	4413      	add	r3, r2
 801a866:	00db      	lsls	r3, r3, #3
 801a868:	440b      	add	r3, r1
 801a86a:	3314      	adds	r3, #20
 801a86c:	2201      	movs	r2, #1
 801a86e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801a870:	7c7a      	ldrb	r2, [r7, #17]
 801a872:	496d      	ldr	r1, [pc, #436]	; (801aa28 <etharp_query+0x268>)
 801a874:	4613      	mov	r3, r2
 801a876:	005b      	lsls	r3, r3, #1
 801a878:	4413      	add	r3, r2
 801a87a:	00db      	lsls	r3, r3, #3
 801a87c:	440b      	add	r3, r1
 801a87e:	3308      	adds	r3, #8
 801a880:	68fa      	ldr	r2, [r7, #12]
 801a882:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801a884:	7c7a      	ldrb	r2, [r7, #17]
 801a886:	4968      	ldr	r1, [pc, #416]	; (801aa28 <etharp_query+0x268>)
 801a888:	4613      	mov	r3, r2
 801a88a:	005b      	lsls	r3, r3, #1
 801a88c:	4413      	add	r3, r2
 801a88e:	00db      	lsls	r3, r3, #3
 801a890:	440b      	add	r3, r1
 801a892:	3314      	adds	r3, #20
 801a894:	781b      	ldrb	r3, [r3, #0]
 801a896:	2b01      	cmp	r3, #1
 801a898:	d011      	beq.n	801a8be <etharp_query+0xfe>
 801a89a:	7c7a      	ldrb	r2, [r7, #17]
 801a89c:	4962      	ldr	r1, [pc, #392]	; (801aa28 <etharp_query+0x268>)
 801a89e:	4613      	mov	r3, r2
 801a8a0:	005b      	lsls	r3, r3, #1
 801a8a2:	4413      	add	r3, r2
 801a8a4:	00db      	lsls	r3, r3, #3
 801a8a6:	440b      	add	r3, r1
 801a8a8:	3314      	adds	r3, #20
 801a8aa:	781b      	ldrb	r3, [r3, #0]
 801a8ac:	2b01      	cmp	r3, #1
 801a8ae:	d806      	bhi.n	801a8be <etharp_query+0xfe>
 801a8b0:	4b5a      	ldr	r3, [pc, #360]	; (801aa1c <etharp_query+0x25c>)
 801a8b2:	f240 32cd 	movw	r2, #973	; 0x3cd
 801a8b6:	495d      	ldr	r1, [pc, #372]	; (801aa2c <etharp_query+0x26c>)
 801a8b8:	485a      	ldr	r0, [pc, #360]	; (801aa24 <etharp_query+0x264>)
 801a8ba:	f002 f907 	bl	801cacc <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801a8be:	6a3b      	ldr	r3, [r7, #32]
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	d102      	bne.n	801a8ca <etharp_query+0x10a>
 801a8c4:	687b      	ldr	r3, [r7, #4]
 801a8c6:	2b00      	cmp	r3, #0
 801a8c8:	d10c      	bne.n	801a8e4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801a8ca:	68b9      	ldr	r1, [r7, #8]
 801a8cc:	68f8      	ldr	r0, [r7, #12]
 801a8ce:	f000 f963 	bl	801ab98 <etharp_request>
 801a8d2:	4603      	mov	r3, r0
 801a8d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801a8d8:	687b      	ldr	r3, [r7, #4]
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d102      	bne.n	801a8e4 <etharp_query+0x124>
      return result;
 801a8de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801a8e2:	e096      	b.n	801aa12 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801a8e4:	687b      	ldr	r3, [r7, #4]
 801a8e6:	2b00      	cmp	r3, #0
 801a8e8:	d106      	bne.n	801a8f8 <etharp_query+0x138>
 801a8ea:	4b4c      	ldr	r3, [pc, #304]	; (801aa1c <etharp_query+0x25c>)
 801a8ec:	f240 32e1 	movw	r2, #993	; 0x3e1
 801a8f0:	494f      	ldr	r1, [pc, #316]	; (801aa30 <etharp_query+0x270>)
 801a8f2:	484c      	ldr	r0, [pc, #304]	; (801aa24 <etharp_query+0x264>)
 801a8f4:	f002 f8ea 	bl	801cacc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801a8f8:	7c7a      	ldrb	r2, [r7, #17]
 801a8fa:	494b      	ldr	r1, [pc, #300]	; (801aa28 <etharp_query+0x268>)
 801a8fc:	4613      	mov	r3, r2
 801a8fe:	005b      	lsls	r3, r3, #1
 801a900:	4413      	add	r3, r2
 801a902:	00db      	lsls	r3, r3, #3
 801a904:	440b      	add	r3, r1
 801a906:	3314      	adds	r3, #20
 801a908:	781b      	ldrb	r3, [r3, #0]
 801a90a:	2b01      	cmp	r3, #1
 801a90c:	d917      	bls.n	801a93e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801a90e:	4a49      	ldr	r2, [pc, #292]	; (801aa34 <etharp_query+0x274>)
 801a910:	7c7b      	ldrb	r3, [r7, #17]
 801a912:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801a914:	7c7a      	ldrb	r2, [r7, #17]
 801a916:	4613      	mov	r3, r2
 801a918:	005b      	lsls	r3, r3, #1
 801a91a:	4413      	add	r3, r2
 801a91c:	00db      	lsls	r3, r3, #3
 801a91e:	3308      	adds	r3, #8
 801a920:	4a41      	ldr	r2, [pc, #260]	; (801aa28 <etharp_query+0x268>)
 801a922:	4413      	add	r3, r2
 801a924:	3304      	adds	r3, #4
 801a926:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801a92a:	9200      	str	r2, [sp, #0]
 801a92c:	697a      	ldr	r2, [r7, #20]
 801a92e:	6879      	ldr	r1, [r7, #4]
 801a930:	68f8      	ldr	r0, [r7, #12]
 801a932:	f001 fc6f 	bl	801c214 <ethernet_output>
 801a936:	4603      	mov	r3, r0
 801a938:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a93c:	e067      	b.n	801aa0e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a93e:	7c7a      	ldrb	r2, [r7, #17]
 801a940:	4939      	ldr	r1, [pc, #228]	; (801aa28 <etharp_query+0x268>)
 801a942:	4613      	mov	r3, r2
 801a944:	005b      	lsls	r3, r3, #1
 801a946:	4413      	add	r3, r2
 801a948:	00db      	lsls	r3, r3, #3
 801a94a:	440b      	add	r3, r1
 801a94c:	3314      	adds	r3, #20
 801a94e:	781b      	ldrb	r3, [r3, #0]
 801a950:	2b01      	cmp	r3, #1
 801a952:	d15c      	bne.n	801aa0e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801a954:	2300      	movs	r3, #0
 801a956:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801a958:	687b      	ldr	r3, [r7, #4]
 801a95a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801a95c:	e01c      	b.n	801a998 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801a95e:	69fb      	ldr	r3, [r7, #28]
 801a960:	895a      	ldrh	r2, [r3, #10]
 801a962:	69fb      	ldr	r3, [r7, #28]
 801a964:	891b      	ldrh	r3, [r3, #8]
 801a966:	429a      	cmp	r2, r3
 801a968:	d10a      	bne.n	801a980 <etharp_query+0x1c0>
 801a96a:	69fb      	ldr	r3, [r7, #28]
 801a96c:	681b      	ldr	r3, [r3, #0]
 801a96e:	2b00      	cmp	r3, #0
 801a970:	d006      	beq.n	801a980 <etharp_query+0x1c0>
 801a972:	4b2a      	ldr	r3, [pc, #168]	; (801aa1c <etharp_query+0x25c>)
 801a974:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801a978:	492f      	ldr	r1, [pc, #188]	; (801aa38 <etharp_query+0x278>)
 801a97a:	482a      	ldr	r0, [pc, #168]	; (801aa24 <etharp_query+0x264>)
 801a97c:	f002 f8a6 	bl	801cacc <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801a980:	69fb      	ldr	r3, [r7, #28]
 801a982:	7b1b      	ldrb	r3, [r3, #12]
 801a984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a988:	2b00      	cmp	r3, #0
 801a98a:	d002      	beq.n	801a992 <etharp_query+0x1d2>
        copy_needed = 1;
 801a98c:	2301      	movs	r3, #1
 801a98e:	61bb      	str	r3, [r7, #24]
        break;
 801a990:	e005      	b.n	801a99e <etharp_query+0x1de>
      }
      p = p->next;
 801a992:	69fb      	ldr	r3, [r7, #28]
 801a994:	681b      	ldr	r3, [r3, #0]
 801a996:	61fb      	str	r3, [r7, #28]
    while (p) {
 801a998:	69fb      	ldr	r3, [r7, #28]
 801a99a:	2b00      	cmp	r3, #0
 801a99c:	d1df      	bne.n	801a95e <etharp_query+0x19e>
    }
    if (copy_needed) {
 801a99e:	69bb      	ldr	r3, [r7, #24]
 801a9a0:	2b00      	cmp	r3, #0
 801a9a2:	d007      	beq.n	801a9b4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801a9a4:	687a      	ldr	r2, [r7, #4]
 801a9a6:	f44f 7120 	mov.w	r1, #640	; 0x280
 801a9aa:	200e      	movs	r0, #14
 801a9ac:	f7f8 febc 	bl	8013728 <pbuf_clone>
 801a9b0:	61f8      	str	r0, [r7, #28]
 801a9b2:	e004      	b.n	801a9be <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801a9b4:	687b      	ldr	r3, [r7, #4]
 801a9b6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801a9b8:	69f8      	ldr	r0, [r7, #28]
 801a9ba:	f7f8 fc67 	bl	801328c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801a9be:	69fb      	ldr	r3, [r7, #28]
 801a9c0:	2b00      	cmp	r3, #0
 801a9c2:	d021      	beq.n	801aa08 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801a9c4:	7c7a      	ldrb	r2, [r7, #17]
 801a9c6:	4918      	ldr	r1, [pc, #96]	; (801aa28 <etharp_query+0x268>)
 801a9c8:	4613      	mov	r3, r2
 801a9ca:	005b      	lsls	r3, r3, #1
 801a9cc:	4413      	add	r3, r2
 801a9ce:	00db      	lsls	r3, r3, #3
 801a9d0:	440b      	add	r3, r1
 801a9d2:	681b      	ldr	r3, [r3, #0]
 801a9d4:	2b00      	cmp	r3, #0
 801a9d6:	d00a      	beq.n	801a9ee <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801a9d8:	7c7a      	ldrb	r2, [r7, #17]
 801a9da:	4913      	ldr	r1, [pc, #76]	; (801aa28 <etharp_query+0x268>)
 801a9dc:	4613      	mov	r3, r2
 801a9de:	005b      	lsls	r3, r3, #1
 801a9e0:	4413      	add	r3, r2
 801a9e2:	00db      	lsls	r3, r3, #3
 801a9e4:	440b      	add	r3, r1
 801a9e6:	681b      	ldr	r3, [r3, #0]
 801a9e8:	4618      	mov	r0, r3
 801a9ea:	f7f8 fbaf 	bl	801314c <pbuf_free>
      }
      arp_table[i].q = p;
 801a9ee:	7c7a      	ldrb	r2, [r7, #17]
 801a9f0:	490d      	ldr	r1, [pc, #52]	; (801aa28 <etharp_query+0x268>)
 801a9f2:	4613      	mov	r3, r2
 801a9f4:	005b      	lsls	r3, r3, #1
 801a9f6:	4413      	add	r3, r2
 801a9f8:	00db      	lsls	r3, r3, #3
 801a9fa:	440b      	add	r3, r1
 801a9fc:	69fa      	ldr	r2, [r7, #28]
 801a9fe:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801aa00:	2300      	movs	r3, #0
 801aa02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801aa06:	e002      	b.n	801aa0e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801aa08:	23ff      	movs	r3, #255	; 0xff
 801aa0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801aa0e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801aa12:	4618      	mov	r0, r3
 801aa14:	3728      	adds	r7, #40	; 0x28
 801aa16:	46bd      	mov	sp, r7
 801aa18:	bd80      	pop	{r7, pc}
 801aa1a:	bf00      	nop
 801aa1c:	08020618 	.word	0x08020618
 801aa20:	080207c4 	.word	0x080207c4
 801aa24:	08020690 	.word	0x08020690
 801aa28:	2000225c 	.word	0x2000225c
 801aa2c:	080207d4 	.word	0x080207d4
 801aa30:	080207b8 	.word	0x080207b8
 801aa34:	2000234c 	.word	0x2000234c
 801aa38:	080207fc 	.word	0x080207fc

0801aa3c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801aa3c:	b580      	push	{r7, lr}
 801aa3e:	b08a      	sub	sp, #40	; 0x28
 801aa40:	af02      	add	r7, sp, #8
 801aa42:	60f8      	str	r0, [r7, #12]
 801aa44:	60b9      	str	r1, [r7, #8]
 801aa46:	607a      	str	r2, [r7, #4]
 801aa48:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801aa4a:	2300      	movs	r3, #0
 801aa4c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801aa4e:	68fb      	ldr	r3, [r7, #12]
 801aa50:	2b00      	cmp	r3, #0
 801aa52:	d106      	bne.n	801aa62 <etharp_raw+0x26>
 801aa54:	4b3a      	ldr	r3, [pc, #232]	; (801ab40 <etharp_raw+0x104>)
 801aa56:	f240 4257 	movw	r2, #1111	; 0x457
 801aa5a:	493a      	ldr	r1, [pc, #232]	; (801ab44 <etharp_raw+0x108>)
 801aa5c:	483a      	ldr	r0, [pc, #232]	; (801ab48 <etharp_raw+0x10c>)
 801aa5e:	f002 f835 	bl	801cacc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801aa62:	f44f 7220 	mov.w	r2, #640	; 0x280
 801aa66:	211c      	movs	r1, #28
 801aa68:	200e      	movs	r0, #14
 801aa6a:	f7f8 f88b 	bl	8012b84 <pbuf_alloc>
 801aa6e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801aa70:	69bb      	ldr	r3, [r7, #24]
 801aa72:	2b00      	cmp	r3, #0
 801aa74:	d102      	bne.n	801aa7c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801aa76:	f04f 33ff 	mov.w	r3, #4294967295
 801aa7a:	e05d      	b.n	801ab38 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801aa7c:	69bb      	ldr	r3, [r7, #24]
 801aa7e:	895b      	ldrh	r3, [r3, #10]
 801aa80:	2b1b      	cmp	r3, #27
 801aa82:	d806      	bhi.n	801aa92 <etharp_raw+0x56>
 801aa84:	4b2e      	ldr	r3, [pc, #184]	; (801ab40 <etharp_raw+0x104>)
 801aa86:	f240 4262 	movw	r2, #1122	; 0x462
 801aa8a:	4930      	ldr	r1, [pc, #192]	; (801ab4c <etharp_raw+0x110>)
 801aa8c:	482e      	ldr	r0, [pc, #184]	; (801ab48 <etharp_raw+0x10c>)
 801aa8e:	f002 f81d 	bl	801cacc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801aa92:	69bb      	ldr	r3, [r7, #24]
 801aa94:	685b      	ldr	r3, [r3, #4]
 801aa96:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801aa98:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801aa9a:	4618      	mov	r0, r3
 801aa9c:	f7f7 f893 	bl	8011bc6 <lwip_htons>
 801aaa0:	4603      	mov	r3, r0
 801aaa2:	461a      	mov	r2, r3
 801aaa4:	697b      	ldr	r3, [r7, #20]
 801aaa6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801aaa8:	68fb      	ldr	r3, [r7, #12]
 801aaaa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801aaae:	2b06      	cmp	r3, #6
 801aab0:	d006      	beq.n	801aac0 <etharp_raw+0x84>
 801aab2:	4b23      	ldr	r3, [pc, #140]	; (801ab40 <etharp_raw+0x104>)
 801aab4:	f240 4269 	movw	r2, #1129	; 0x469
 801aab8:	4925      	ldr	r1, [pc, #148]	; (801ab50 <etharp_raw+0x114>)
 801aaba:	4823      	ldr	r0, [pc, #140]	; (801ab48 <etharp_raw+0x10c>)
 801aabc:	f002 f806 	bl	801cacc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801aac0:	697b      	ldr	r3, [r7, #20]
 801aac2:	3308      	adds	r3, #8
 801aac4:	2206      	movs	r2, #6
 801aac6:	6839      	ldr	r1, [r7, #0]
 801aac8:	4618      	mov	r0, r3
 801aaca:	f001 ff3f 	bl	801c94c <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801aace:	697b      	ldr	r3, [r7, #20]
 801aad0:	3312      	adds	r3, #18
 801aad2:	2206      	movs	r2, #6
 801aad4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801aad6:	4618      	mov	r0, r3
 801aad8:	f001 ff38 	bl	801c94c <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801aadc:	697b      	ldr	r3, [r7, #20]
 801aade:	330e      	adds	r3, #14
 801aae0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801aae2:	6812      	ldr	r2, [r2, #0]
 801aae4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801aae6:	697b      	ldr	r3, [r7, #20]
 801aae8:	3318      	adds	r3, #24
 801aaea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801aaec:	6812      	ldr	r2, [r2, #0]
 801aaee:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801aaf0:	697b      	ldr	r3, [r7, #20]
 801aaf2:	2200      	movs	r2, #0
 801aaf4:	701a      	strb	r2, [r3, #0]
 801aaf6:	2200      	movs	r2, #0
 801aaf8:	f042 0201 	orr.w	r2, r2, #1
 801aafc:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801aafe:	697b      	ldr	r3, [r7, #20]
 801ab00:	2200      	movs	r2, #0
 801ab02:	f042 0208 	orr.w	r2, r2, #8
 801ab06:	709a      	strb	r2, [r3, #2]
 801ab08:	2200      	movs	r2, #0
 801ab0a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801ab0c:	697b      	ldr	r3, [r7, #20]
 801ab0e:	2206      	movs	r2, #6
 801ab10:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801ab12:	697b      	ldr	r3, [r7, #20]
 801ab14:	2204      	movs	r2, #4
 801ab16:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801ab18:	f640 0306 	movw	r3, #2054	; 0x806
 801ab1c:	9300      	str	r3, [sp, #0]
 801ab1e:	687b      	ldr	r3, [r7, #4]
 801ab20:	68ba      	ldr	r2, [r7, #8]
 801ab22:	69b9      	ldr	r1, [r7, #24]
 801ab24:	68f8      	ldr	r0, [r7, #12]
 801ab26:	f001 fb75 	bl	801c214 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801ab2a:	69b8      	ldr	r0, [r7, #24]
 801ab2c:	f7f8 fb0e 	bl	801314c <pbuf_free>
  p = NULL;
 801ab30:	2300      	movs	r3, #0
 801ab32:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801ab34:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ab38:	4618      	mov	r0, r3
 801ab3a:	3720      	adds	r7, #32
 801ab3c:	46bd      	mov	sp, r7
 801ab3e:	bd80      	pop	{r7, pc}
 801ab40:	08020618 	.word	0x08020618
 801ab44:	08020768 	.word	0x08020768
 801ab48:	08020690 	.word	0x08020690
 801ab4c:	08020818 	.word	0x08020818
 801ab50:	0802084c 	.word	0x0802084c

0801ab54 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801ab54:	b580      	push	{r7, lr}
 801ab56:	b088      	sub	sp, #32
 801ab58:	af04      	add	r7, sp, #16
 801ab5a:	60f8      	str	r0, [r7, #12]
 801ab5c:	60b9      	str	r1, [r7, #8]
 801ab5e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ab60:	68fb      	ldr	r3, [r7, #12]
 801ab62:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ab66:	68fb      	ldr	r3, [r7, #12]
 801ab68:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801ab6c:	68fb      	ldr	r3, [r7, #12]
 801ab6e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ab70:	2201      	movs	r2, #1
 801ab72:	9203      	str	r2, [sp, #12]
 801ab74:	68ba      	ldr	r2, [r7, #8]
 801ab76:	9202      	str	r2, [sp, #8]
 801ab78:	4a06      	ldr	r2, [pc, #24]	; (801ab94 <etharp_request_dst+0x40>)
 801ab7a:	9201      	str	r2, [sp, #4]
 801ab7c:	9300      	str	r3, [sp, #0]
 801ab7e:	4603      	mov	r3, r0
 801ab80:	687a      	ldr	r2, [r7, #4]
 801ab82:	68f8      	ldr	r0, [r7, #12]
 801ab84:	f7ff ff5a 	bl	801aa3c <etharp_raw>
 801ab88:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801ab8a:	4618      	mov	r0, r3
 801ab8c:	3710      	adds	r7, #16
 801ab8e:	46bd      	mov	sp, r7
 801ab90:	bd80      	pop	{r7, pc}
 801ab92:	bf00      	nop
 801ab94:	080977b0 	.word	0x080977b0

0801ab98 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801ab98:	b580      	push	{r7, lr}
 801ab9a:	b082      	sub	sp, #8
 801ab9c:	af00      	add	r7, sp, #0
 801ab9e:	6078      	str	r0, [r7, #4]
 801aba0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801aba2:	4a05      	ldr	r2, [pc, #20]	; (801abb8 <etharp_request+0x20>)
 801aba4:	6839      	ldr	r1, [r7, #0]
 801aba6:	6878      	ldr	r0, [r7, #4]
 801aba8:	f7ff ffd4 	bl	801ab54 <etharp_request_dst>
 801abac:	4603      	mov	r3, r0
}
 801abae:	4618      	mov	r0, r3
 801abb0:	3708      	adds	r7, #8
 801abb2:	46bd      	mov	sp, r7
 801abb4:	bd80      	pop	{r7, pc}
 801abb6:	bf00      	nop
 801abb8:	080977a8 	.word	0x080977a8

0801abbc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801abbc:	b580      	push	{r7, lr}
 801abbe:	b08e      	sub	sp, #56	; 0x38
 801abc0:	af04      	add	r7, sp, #16
 801abc2:	6078      	str	r0, [r7, #4]
 801abc4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801abc6:	4b79      	ldr	r3, [pc, #484]	; (801adac <icmp_input+0x1f0>)
 801abc8:	689b      	ldr	r3, [r3, #8]
 801abca:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801abcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801abce:	781b      	ldrb	r3, [r3, #0]
 801abd0:	f003 030f 	and.w	r3, r3, #15
 801abd4:	b2db      	uxtb	r3, r3
 801abd6:	009b      	lsls	r3, r3, #2
 801abd8:	b2db      	uxtb	r3, r3
 801abda:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801abdc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801abde:	2b13      	cmp	r3, #19
 801abe0:	f240 80cd 	bls.w	801ad7e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801abe4:	687b      	ldr	r3, [r7, #4]
 801abe6:	895b      	ldrh	r3, [r3, #10]
 801abe8:	2b03      	cmp	r3, #3
 801abea:	f240 80ca 	bls.w	801ad82 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801abee:	687b      	ldr	r3, [r7, #4]
 801abf0:	685b      	ldr	r3, [r3, #4]
 801abf2:	781b      	ldrb	r3, [r3, #0]
 801abf4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801abf8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801abfc:	2b00      	cmp	r3, #0
 801abfe:	f000 80b7 	beq.w	801ad70 <icmp_input+0x1b4>
 801ac02:	2b08      	cmp	r3, #8
 801ac04:	f040 80b7 	bne.w	801ad76 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801ac08:	4b69      	ldr	r3, [pc, #420]	; (801adb0 <icmp_input+0x1f4>)
 801ac0a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ac0c:	4b67      	ldr	r3, [pc, #412]	; (801adac <icmp_input+0x1f0>)
 801ac0e:	695b      	ldr	r3, [r3, #20]
 801ac10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801ac14:	2be0      	cmp	r3, #224	; 0xe0
 801ac16:	f000 80bb 	beq.w	801ad90 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801ac1a:	4b64      	ldr	r3, [pc, #400]	; (801adac <icmp_input+0x1f0>)
 801ac1c:	695b      	ldr	r3, [r3, #20]
 801ac1e:	4a63      	ldr	r2, [pc, #396]	; (801adac <icmp_input+0x1f0>)
 801ac20:	6812      	ldr	r2, [r2, #0]
 801ac22:	4611      	mov	r1, r2
 801ac24:	4618      	mov	r0, r3
 801ac26:	f000 fbed 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801ac2a:	4603      	mov	r3, r0
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	f040 80b1 	bne.w	801ad94 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ac32:	687b      	ldr	r3, [r7, #4]
 801ac34:	891b      	ldrh	r3, [r3, #8]
 801ac36:	2b07      	cmp	r3, #7
 801ac38:	f240 80a5 	bls.w	801ad86 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ac3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ac3e:	330e      	adds	r3, #14
 801ac40:	4619      	mov	r1, r3
 801ac42:	6878      	ldr	r0, [r7, #4]
 801ac44:	f7f8 f9ec 	bl	8013020 <pbuf_add_header>
 801ac48:	4603      	mov	r3, r0
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d04b      	beq.n	801ace6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ac4e:	687b      	ldr	r3, [r7, #4]
 801ac50:	891a      	ldrh	r2, [r3, #8]
 801ac52:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ac54:	4413      	add	r3, r2
 801ac56:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801ac58:	687b      	ldr	r3, [r7, #4]
 801ac5a:	891b      	ldrh	r3, [r3, #8]
 801ac5c:	8b7a      	ldrh	r2, [r7, #26]
 801ac5e:	429a      	cmp	r2, r3
 801ac60:	f0c0 809a 	bcc.w	801ad98 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801ac64:	8b7b      	ldrh	r3, [r7, #26]
 801ac66:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ac6a:	4619      	mov	r1, r3
 801ac6c:	200e      	movs	r0, #14
 801ac6e:	f7f7 ff89 	bl	8012b84 <pbuf_alloc>
 801ac72:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801ac74:	697b      	ldr	r3, [r7, #20]
 801ac76:	2b00      	cmp	r3, #0
 801ac78:	f000 8090 	beq.w	801ad9c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801ac7c:	697b      	ldr	r3, [r7, #20]
 801ac7e:	895b      	ldrh	r3, [r3, #10]
 801ac80:	461a      	mov	r2, r3
 801ac82:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ac84:	3308      	adds	r3, #8
 801ac86:	429a      	cmp	r2, r3
 801ac88:	d203      	bcs.n	801ac92 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801ac8a:	6978      	ldr	r0, [r7, #20]
 801ac8c:	f7f8 fa5e 	bl	801314c <pbuf_free>
          goto icmperr;
 801ac90:	e085      	b.n	801ad9e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801ac92:	697b      	ldr	r3, [r7, #20]
 801ac94:	685b      	ldr	r3, [r3, #4]
 801ac96:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801ac98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801ac9a:	4618      	mov	r0, r3
 801ac9c:	f001 fe56 	bl	801c94c <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801aca0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801aca2:	4619      	mov	r1, r3
 801aca4:	6978      	ldr	r0, [r7, #20]
 801aca6:	f7f8 f9cb 	bl	8013040 <pbuf_remove_header>
 801acaa:	4603      	mov	r3, r0
 801acac:	2b00      	cmp	r3, #0
 801acae:	d009      	beq.n	801acc4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801acb0:	4b40      	ldr	r3, [pc, #256]	; (801adb4 <icmp_input+0x1f8>)
 801acb2:	22b6      	movs	r2, #182	; 0xb6
 801acb4:	4940      	ldr	r1, [pc, #256]	; (801adb8 <icmp_input+0x1fc>)
 801acb6:	4841      	ldr	r0, [pc, #260]	; (801adbc <icmp_input+0x200>)
 801acb8:	f001 ff08 	bl	801cacc <iprintf>
          pbuf_free(r);
 801acbc:	6978      	ldr	r0, [r7, #20]
 801acbe:	f7f8 fa45 	bl	801314c <pbuf_free>
          goto icmperr;
 801acc2:	e06c      	b.n	801ad9e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801acc4:	6879      	ldr	r1, [r7, #4]
 801acc6:	6978      	ldr	r0, [r7, #20]
 801acc8:	f7f8 fb58 	bl	801337c <pbuf_copy>
 801accc:	4603      	mov	r3, r0
 801acce:	2b00      	cmp	r3, #0
 801acd0:	d003      	beq.n	801acda <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801acd2:	6978      	ldr	r0, [r7, #20]
 801acd4:	f7f8 fa3a 	bl	801314c <pbuf_free>
          goto icmperr;
 801acd8:	e061      	b.n	801ad9e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801acda:	6878      	ldr	r0, [r7, #4]
 801acdc:	f7f8 fa36 	bl	801314c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801ace0:	697b      	ldr	r3, [r7, #20]
 801ace2:	607b      	str	r3, [r7, #4]
 801ace4:	e00f      	b.n	801ad06 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ace6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ace8:	330e      	adds	r3, #14
 801acea:	4619      	mov	r1, r3
 801acec:	6878      	ldr	r0, [r7, #4]
 801acee:	f7f8 f9a7 	bl	8013040 <pbuf_remove_header>
 801acf2:	4603      	mov	r3, r0
 801acf4:	2b00      	cmp	r3, #0
 801acf6:	d006      	beq.n	801ad06 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801acf8:	4b2e      	ldr	r3, [pc, #184]	; (801adb4 <icmp_input+0x1f8>)
 801acfa:	22c7      	movs	r2, #199	; 0xc7
 801acfc:	4930      	ldr	r1, [pc, #192]	; (801adc0 <icmp_input+0x204>)
 801acfe:	482f      	ldr	r0, [pc, #188]	; (801adbc <icmp_input+0x200>)
 801ad00:	f001 fee4 	bl	801cacc <iprintf>
          goto icmperr;
 801ad04:	e04b      	b.n	801ad9e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801ad06:	687b      	ldr	r3, [r7, #4]
 801ad08:	685b      	ldr	r3, [r3, #4]
 801ad0a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801ad0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ad0e:	4619      	mov	r1, r3
 801ad10:	6878      	ldr	r0, [r7, #4]
 801ad12:	f7f8 f985 	bl	8013020 <pbuf_add_header>
 801ad16:	4603      	mov	r3, r0
 801ad18:	2b00      	cmp	r3, #0
 801ad1a:	d12b      	bne.n	801ad74 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801ad1c:	687b      	ldr	r3, [r7, #4]
 801ad1e:	685b      	ldr	r3, [r3, #4]
 801ad20:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801ad22:	69fb      	ldr	r3, [r7, #28]
 801ad24:	681a      	ldr	r2, [r3, #0]
 801ad26:	68fb      	ldr	r3, [r7, #12]
 801ad28:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801ad2a:	4b20      	ldr	r3, [pc, #128]	; (801adac <icmp_input+0x1f0>)
 801ad2c:	691a      	ldr	r2, [r3, #16]
 801ad2e:	68fb      	ldr	r3, [r7, #12]
 801ad30:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801ad32:	693b      	ldr	r3, [r7, #16]
 801ad34:	2200      	movs	r2, #0
 801ad36:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801ad38:	693b      	ldr	r3, [r7, #16]
 801ad3a:	2200      	movs	r2, #0
 801ad3c:	709a      	strb	r2, [r3, #2]
 801ad3e:	2200      	movs	r2, #0
 801ad40:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ad42:	68fb      	ldr	r3, [r7, #12]
 801ad44:	22ff      	movs	r2, #255	; 0xff
 801ad46:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ad48:	68fb      	ldr	r3, [r7, #12]
 801ad4a:	2200      	movs	r2, #0
 801ad4c:	729a      	strb	r2, [r3, #10]
 801ad4e:	2200      	movs	r2, #0
 801ad50:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ad52:	683b      	ldr	r3, [r7, #0]
 801ad54:	9302      	str	r3, [sp, #8]
 801ad56:	2301      	movs	r3, #1
 801ad58:	9301      	str	r3, [sp, #4]
 801ad5a:	2300      	movs	r3, #0
 801ad5c:	9300      	str	r3, [sp, #0]
 801ad5e:	23ff      	movs	r3, #255	; 0xff
 801ad60:	2200      	movs	r2, #0
 801ad62:	69f9      	ldr	r1, [r7, #28]
 801ad64:	6878      	ldr	r0, [r7, #4]
 801ad66:	f000 fa75 	bl	801b254 <ip4_output_if>
 801ad6a:	4603      	mov	r3, r0
 801ad6c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ad6e:	e001      	b.n	801ad74 <icmp_input+0x1b8>
      break;
 801ad70:	bf00      	nop
 801ad72:	e000      	b.n	801ad76 <icmp_input+0x1ba>
      break;
 801ad74:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ad76:	6878      	ldr	r0, [r7, #4]
 801ad78:	f7f8 f9e8 	bl	801314c <pbuf_free>
  return;
 801ad7c:	e013      	b.n	801ada6 <icmp_input+0x1ea>
    goto lenerr;
 801ad7e:	bf00      	nop
 801ad80:	e002      	b.n	801ad88 <icmp_input+0x1cc>
    goto lenerr;
 801ad82:	bf00      	nop
 801ad84:	e000      	b.n	801ad88 <icmp_input+0x1cc>
        goto lenerr;
 801ad86:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ad88:	6878      	ldr	r0, [r7, #4]
 801ad8a:	f7f8 f9df 	bl	801314c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ad8e:	e00a      	b.n	801ada6 <icmp_input+0x1ea>
        goto icmperr;
 801ad90:	bf00      	nop
 801ad92:	e004      	b.n	801ad9e <icmp_input+0x1e2>
        goto icmperr;
 801ad94:	bf00      	nop
 801ad96:	e002      	b.n	801ad9e <icmp_input+0x1e2>
          goto icmperr;
 801ad98:	bf00      	nop
 801ad9a:	e000      	b.n	801ad9e <icmp_input+0x1e2>
          goto icmperr;
 801ad9c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ad9e:	6878      	ldr	r0, [r7, #4]
 801ada0:	f7f8 f9d4 	bl	801314c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ada4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801ada6:	3728      	adds	r7, #40	; 0x28
 801ada8:	46bd      	mov	sp, r7
 801adaa:	bd80      	pop	{r7, pc}
 801adac:	2001055c 	.word	0x2001055c
 801adb0:	20010570 	.word	0x20010570
 801adb4:	08020890 	.word	0x08020890
 801adb8:	080208c8 	.word	0x080208c8
 801adbc:	08020900 	.word	0x08020900
 801adc0:	08020928 	.word	0x08020928

0801adc4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801adc4:	b580      	push	{r7, lr}
 801adc6:	b082      	sub	sp, #8
 801adc8:	af00      	add	r7, sp, #0
 801adca:	6078      	str	r0, [r7, #4]
 801adcc:	460b      	mov	r3, r1
 801adce:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801add0:	78fb      	ldrb	r3, [r7, #3]
 801add2:	461a      	mov	r2, r3
 801add4:	2103      	movs	r1, #3
 801add6:	6878      	ldr	r0, [r7, #4]
 801add8:	f000 f814 	bl	801ae04 <icmp_send_response>
}
 801addc:	bf00      	nop
 801adde:	3708      	adds	r7, #8
 801ade0:	46bd      	mov	sp, r7
 801ade2:	bd80      	pop	{r7, pc}

0801ade4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801ade4:	b580      	push	{r7, lr}
 801ade6:	b082      	sub	sp, #8
 801ade8:	af00      	add	r7, sp, #0
 801adea:	6078      	str	r0, [r7, #4]
 801adec:	460b      	mov	r3, r1
 801adee:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801adf0:	78fb      	ldrb	r3, [r7, #3]
 801adf2:	461a      	mov	r2, r3
 801adf4:	210b      	movs	r1, #11
 801adf6:	6878      	ldr	r0, [r7, #4]
 801adf8:	f000 f804 	bl	801ae04 <icmp_send_response>
}
 801adfc:	bf00      	nop
 801adfe:	3708      	adds	r7, #8
 801ae00:	46bd      	mov	sp, r7
 801ae02:	bd80      	pop	{r7, pc}

0801ae04 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801ae04:	b580      	push	{r7, lr}
 801ae06:	b08c      	sub	sp, #48	; 0x30
 801ae08:	af04      	add	r7, sp, #16
 801ae0a:	6078      	str	r0, [r7, #4]
 801ae0c:	460b      	mov	r3, r1
 801ae0e:	70fb      	strb	r3, [r7, #3]
 801ae10:	4613      	mov	r3, r2
 801ae12:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801ae14:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ae18:	2124      	movs	r1, #36	; 0x24
 801ae1a:	2022      	movs	r0, #34	; 0x22
 801ae1c:	f7f7 feb2 	bl	8012b84 <pbuf_alloc>
 801ae20:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801ae22:	69fb      	ldr	r3, [r7, #28]
 801ae24:	2b00      	cmp	r3, #0
 801ae26:	d04c      	beq.n	801aec2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801ae28:	69fb      	ldr	r3, [r7, #28]
 801ae2a:	895b      	ldrh	r3, [r3, #10]
 801ae2c:	2b23      	cmp	r3, #35	; 0x23
 801ae2e:	d806      	bhi.n	801ae3e <icmp_send_response+0x3a>
 801ae30:	4b26      	ldr	r3, [pc, #152]	; (801aecc <icmp_send_response+0xc8>)
 801ae32:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801ae36:	4926      	ldr	r1, [pc, #152]	; (801aed0 <icmp_send_response+0xcc>)
 801ae38:	4826      	ldr	r0, [pc, #152]	; (801aed4 <icmp_send_response+0xd0>)
 801ae3a:	f001 fe47 	bl	801cacc <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801ae3e:	687b      	ldr	r3, [r7, #4]
 801ae40:	685b      	ldr	r3, [r3, #4]
 801ae42:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801ae44:	69fb      	ldr	r3, [r7, #28]
 801ae46:	685b      	ldr	r3, [r3, #4]
 801ae48:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801ae4a:	697b      	ldr	r3, [r7, #20]
 801ae4c:	78fa      	ldrb	r2, [r7, #3]
 801ae4e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801ae50:	697b      	ldr	r3, [r7, #20]
 801ae52:	78ba      	ldrb	r2, [r7, #2]
 801ae54:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801ae56:	697b      	ldr	r3, [r7, #20]
 801ae58:	2200      	movs	r2, #0
 801ae5a:	711a      	strb	r2, [r3, #4]
 801ae5c:	2200      	movs	r2, #0
 801ae5e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801ae60:	697b      	ldr	r3, [r7, #20]
 801ae62:	2200      	movs	r2, #0
 801ae64:	719a      	strb	r2, [r3, #6]
 801ae66:	2200      	movs	r2, #0
 801ae68:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801ae6a:	69fb      	ldr	r3, [r7, #28]
 801ae6c:	685b      	ldr	r3, [r3, #4]
 801ae6e:	f103 0008 	add.w	r0, r3, #8
 801ae72:	687b      	ldr	r3, [r7, #4]
 801ae74:	685b      	ldr	r3, [r3, #4]
 801ae76:	221c      	movs	r2, #28
 801ae78:	4619      	mov	r1, r3
 801ae7a:	f001 fd67 	bl	801c94c <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801ae7e:	69bb      	ldr	r3, [r7, #24]
 801ae80:	68db      	ldr	r3, [r3, #12]
 801ae82:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801ae84:	f107 030c 	add.w	r3, r7, #12
 801ae88:	4618      	mov	r0, r3
 801ae8a:	f000 f825 	bl	801aed8 <ip4_route>
 801ae8e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801ae90:	693b      	ldr	r3, [r7, #16]
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	d011      	beq.n	801aeba <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801ae96:	697b      	ldr	r3, [r7, #20]
 801ae98:	2200      	movs	r2, #0
 801ae9a:	709a      	strb	r2, [r3, #2]
 801ae9c:	2200      	movs	r2, #0
 801ae9e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801aea0:	f107 020c 	add.w	r2, r7, #12
 801aea4:	693b      	ldr	r3, [r7, #16]
 801aea6:	9302      	str	r3, [sp, #8]
 801aea8:	2301      	movs	r3, #1
 801aeaa:	9301      	str	r3, [sp, #4]
 801aeac:	2300      	movs	r3, #0
 801aeae:	9300      	str	r3, [sp, #0]
 801aeb0:	23ff      	movs	r3, #255	; 0xff
 801aeb2:	2100      	movs	r1, #0
 801aeb4:	69f8      	ldr	r0, [r7, #28]
 801aeb6:	f000 f9cd 	bl	801b254 <ip4_output_if>
  }
  pbuf_free(q);
 801aeba:	69f8      	ldr	r0, [r7, #28]
 801aebc:	f7f8 f946 	bl	801314c <pbuf_free>
 801aec0:	e000      	b.n	801aec4 <icmp_send_response+0xc0>
    return;
 801aec2:	bf00      	nop
}
 801aec4:	3720      	adds	r7, #32
 801aec6:	46bd      	mov	sp, r7
 801aec8:	bd80      	pop	{r7, pc}
 801aeca:	bf00      	nop
 801aecc:	08020890 	.word	0x08020890
 801aed0:	0802095c 	.word	0x0802095c
 801aed4:	08020900 	.word	0x08020900

0801aed8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801aed8:	b480      	push	{r7}
 801aeda:	b085      	sub	sp, #20
 801aedc:	af00      	add	r7, sp, #0
 801aede:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801aee0:	4b33      	ldr	r3, [pc, #204]	; (801afb0 <ip4_route+0xd8>)
 801aee2:	681b      	ldr	r3, [r3, #0]
 801aee4:	60fb      	str	r3, [r7, #12]
 801aee6:	e036      	b.n	801af56 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801aee8:	68fb      	ldr	r3, [r7, #12]
 801aeea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801aeee:	f003 0301 	and.w	r3, r3, #1
 801aef2:	b2db      	uxtb	r3, r3
 801aef4:	2b00      	cmp	r3, #0
 801aef6:	d02b      	beq.n	801af50 <ip4_route+0x78>
 801aef8:	68fb      	ldr	r3, [r7, #12]
 801aefa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801aefe:	089b      	lsrs	r3, r3, #2
 801af00:	f003 0301 	and.w	r3, r3, #1
 801af04:	b2db      	uxtb	r3, r3
 801af06:	2b00      	cmp	r3, #0
 801af08:	d022      	beq.n	801af50 <ip4_route+0x78>
 801af0a:	68fb      	ldr	r3, [r7, #12]
 801af0c:	3304      	adds	r3, #4
 801af0e:	681b      	ldr	r3, [r3, #0]
 801af10:	2b00      	cmp	r3, #0
 801af12:	d01d      	beq.n	801af50 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801af14:	687b      	ldr	r3, [r7, #4]
 801af16:	681a      	ldr	r2, [r3, #0]
 801af18:	68fb      	ldr	r3, [r7, #12]
 801af1a:	3304      	adds	r3, #4
 801af1c:	681b      	ldr	r3, [r3, #0]
 801af1e:	405a      	eors	r2, r3
 801af20:	68fb      	ldr	r3, [r7, #12]
 801af22:	3308      	adds	r3, #8
 801af24:	681b      	ldr	r3, [r3, #0]
 801af26:	4013      	ands	r3, r2
 801af28:	2b00      	cmp	r3, #0
 801af2a:	d101      	bne.n	801af30 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801af2c:	68fb      	ldr	r3, [r7, #12]
 801af2e:	e038      	b.n	801afa2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801af30:	68fb      	ldr	r3, [r7, #12]
 801af32:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801af36:	f003 0302 	and.w	r3, r3, #2
 801af3a:	2b00      	cmp	r3, #0
 801af3c:	d108      	bne.n	801af50 <ip4_route+0x78>
 801af3e:	687b      	ldr	r3, [r7, #4]
 801af40:	681a      	ldr	r2, [r3, #0]
 801af42:	68fb      	ldr	r3, [r7, #12]
 801af44:	330c      	adds	r3, #12
 801af46:	681b      	ldr	r3, [r3, #0]
 801af48:	429a      	cmp	r2, r3
 801af4a:	d101      	bne.n	801af50 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801af4c:	68fb      	ldr	r3, [r7, #12]
 801af4e:	e028      	b.n	801afa2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801af50:	68fb      	ldr	r3, [r7, #12]
 801af52:	681b      	ldr	r3, [r3, #0]
 801af54:	60fb      	str	r3, [r7, #12]
 801af56:	68fb      	ldr	r3, [r7, #12]
 801af58:	2b00      	cmp	r3, #0
 801af5a:	d1c5      	bne.n	801aee8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801af5c:	4b15      	ldr	r3, [pc, #84]	; (801afb4 <ip4_route+0xdc>)
 801af5e:	681b      	ldr	r3, [r3, #0]
 801af60:	2b00      	cmp	r3, #0
 801af62:	d01a      	beq.n	801af9a <ip4_route+0xc2>
 801af64:	4b13      	ldr	r3, [pc, #76]	; (801afb4 <ip4_route+0xdc>)
 801af66:	681b      	ldr	r3, [r3, #0]
 801af68:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801af6c:	f003 0301 	and.w	r3, r3, #1
 801af70:	2b00      	cmp	r3, #0
 801af72:	d012      	beq.n	801af9a <ip4_route+0xc2>
 801af74:	4b0f      	ldr	r3, [pc, #60]	; (801afb4 <ip4_route+0xdc>)
 801af76:	681b      	ldr	r3, [r3, #0]
 801af78:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801af7c:	f003 0304 	and.w	r3, r3, #4
 801af80:	2b00      	cmp	r3, #0
 801af82:	d00a      	beq.n	801af9a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801af84:	4b0b      	ldr	r3, [pc, #44]	; (801afb4 <ip4_route+0xdc>)
 801af86:	681b      	ldr	r3, [r3, #0]
 801af88:	3304      	adds	r3, #4
 801af8a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801af8c:	2b00      	cmp	r3, #0
 801af8e:	d004      	beq.n	801af9a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801af90:	687b      	ldr	r3, [r7, #4]
 801af92:	681b      	ldr	r3, [r3, #0]
 801af94:	b2db      	uxtb	r3, r3
 801af96:	2b7f      	cmp	r3, #127	; 0x7f
 801af98:	d101      	bne.n	801af9e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801af9a:	2300      	movs	r3, #0
 801af9c:	e001      	b.n	801afa2 <ip4_route+0xca>
  }

  return netif_default;
 801af9e:	4b05      	ldr	r3, [pc, #20]	; (801afb4 <ip4_route+0xdc>)
 801afa0:	681b      	ldr	r3, [r3, #0]
}
 801afa2:	4618      	mov	r0, r3
 801afa4:	3714      	adds	r7, #20
 801afa6:	46bd      	mov	sp, r7
 801afa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801afac:	4770      	bx	lr
 801afae:	bf00      	nop
 801afb0:	2001d558 	.word	0x2001d558
 801afb4:	2001d55c 	.word	0x2001d55c

0801afb8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801afb8:	b580      	push	{r7, lr}
 801afba:	b082      	sub	sp, #8
 801afbc:	af00      	add	r7, sp, #0
 801afbe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801afc0:	687b      	ldr	r3, [r7, #4]
 801afc2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801afc6:	f003 0301 	and.w	r3, r3, #1
 801afca:	b2db      	uxtb	r3, r3
 801afcc:	2b00      	cmp	r3, #0
 801afce:	d016      	beq.n	801affe <ip4_input_accept+0x46>
 801afd0:	687b      	ldr	r3, [r7, #4]
 801afd2:	3304      	adds	r3, #4
 801afd4:	681b      	ldr	r3, [r3, #0]
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	d011      	beq.n	801affe <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801afda:	4b0b      	ldr	r3, [pc, #44]	; (801b008 <ip4_input_accept+0x50>)
 801afdc:	695a      	ldr	r2, [r3, #20]
 801afde:	687b      	ldr	r3, [r7, #4]
 801afe0:	3304      	adds	r3, #4
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	429a      	cmp	r2, r3
 801afe6:	d008      	beq.n	801affa <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801afe8:	4b07      	ldr	r3, [pc, #28]	; (801b008 <ip4_input_accept+0x50>)
 801afea:	695b      	ldr	r3, [r3, #20]
 801afec:	6879      	ldr	r1, [r7, #4]
 801afee:	4618      	mov	r0, r3
 801aff0:	f000 fa08 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801aff4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801aff6:	2b00      	cmp	r3, #0
 801aff8:	d001      	beq.n	801affe <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801affa:	2301      	movs	r3, #1
 801affc:	e000      	b.n	801b000 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801affe:	2300      	movs	r3, #0
}
 801b000:	4618      	mov	r0, r3
 801b002:	3708      	adds	r7, #8
 801b004:	46bd      	mov	sp, r7
 801b006:	bd80      	pop	{r7, pc}
 801b008:	2001055c 	.word	0x2001055c

0801b00c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b00c:	b580      	push	{r7, lr}
 801b00e:	b086      	sub	sp, #24
 801b010:	af00      	add	r7, sp, #0
 801b012:	6078      	str	r0, [r7, #4]
 801b014:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b016:	687b      	ldr	r3, [r7, #4]
 801b018:	685b      	ldr	r3, [r3, #4]
 801b01a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801b01c:	697b      	ldr	r3, [r7, #20]
 801b01e:	781b      	ldrb	r3, [r3, #0]
 801b020:	091b      	lsrs	r3, r3, #4
 801b022:	b2db      	uxtb	r3, r3
 801b024:	2b04      	cmp	r3, #4
 801b026:	d004      	beq.n	801b032 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b028:	6878      	ldr	r0, [r7, #4]
 801b02a:	f7f8 f88f 	bl	801314c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b02e:	2300      	movs	r3, #0
 801b030:	e107      	b.n	801b242 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b032:	697b      	ldr	r3, [r7, #20]
 801b034:	781b      	ldrb	r3, [r3, #0]
 801b036:	f003 030f 	and.w	r3, r3, #15
 801b03a:	b2db      	uxtb	r3, r3
 801b03c:	009b      	lsls	r3, r3, #2
 801b03e:	b2db      	uxtb	r3, r3
 801b040:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b042:	697b      	ldr	r3, [r7, #20]
 801b044:	885b      	ldrh	r3, [r3, #2]
 801b046:	b29b      	uxth	r3, r3
 801b048:	4618      	mov	r0, r3
 801b04a:	f7f6 fdbc 	bl	8011bc6 <lwip_htons>
 801b04e:	4603      	mov	r3, r0
 801b050:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b052:	687b      	ldr	r3, [r7, #4]
 801b054:	891b      	ldrh	r3, [r3, #8]
 801b056:	89ba      	ldrh	r2, [r7, #12]
 801b058:	429a      	cmp	r2, r3
 801b05a:	d204      	bcs.n	801b066 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801b05c:	89bb      	ldrh	r3, [r7, #12]
 801b05e:	4619      	mov	r1, r3
 801b060:	6878      	ldr	r0, [r7, #4]
 801b062:	f7f7 feed 	bl	8012e40 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b066:	687b      	ldr	r3, [r7, #4]
 801b068:	895b      	ldrh	r3, [r3, #10]
 801b06a:	89fa      	ldrh	r2, [r7, #14]
 801b06c:	429a      	cmp	r2, r3
 801b06e:	d807      	bhi.n	801b080 <ip4_input+0x74>
 801b070:	687b      	ldr	r3, [r7, #4]
 801b072:	891b      	ldrh	r3, [r3, #8]
 801b074:	89ba      	ldrh	r2, [r7, #12]
 801b076:	429a      	cmp	r2, r3
 801b078:	d802      	bhi.n	801b080 <ip4_input+0x74>
 801b07a:	89fb      	ldrh	r3, [r7, #14]
 801b07c:	2b13      	cmp	r3, #19
 801b07e:	d804      	bhi.n	801b08a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b080:	6878      	ldr	r0, [r7, #4]
 801b082:	f7f8 f863 	bl	801314c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b086:	2300      	movs	r3, #0
 801b088:	e0db      	b.n	801b242 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b08a:	697b      	ldr	r3, [r7, #20]
 801b08c:	691b      	ldr	r3, [r3, #16]
 801b08e:	4a6f      	ldr	r2, [pc, #444]	; (801b24c <ip4_input+0x240>)
 801b090:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b092:	697b      	ldr	r3, [r7, #20]
 801b094:	68db      	ldr	r3, [r3, #12]
 801b096:	4a6d      	ldr	r2, [pc, #436]	; (801b24c <ip4_input+0x240>)
 801b098:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b09a:	4b6c      	ldr	r3, [pc, #432]	; (801b24c <ip4_input+0x240>)
 801b09c:	695b      	ldr	r3, [r3, #20]
 801b09e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b0a2:	2be0      	cmp	r3, #224	; 0xe0
 801b0a4:	d112      	bne.n	801b0cc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b0a6:	683b      	ldr	r3, [r7, #0]
 801b0a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b0ac:	f003 0301 	and.w	r3, r3, #1
 801b0b0:	b2db      	uxtb	r3, r3
 801b0b2:	2b00      	cmp	r3, #0
 801b0b4:	d007      	beq.n	801b0c6 <ip4_input+0xba>
 801b0b6:	683b      	ldr	r3, [r7, #0]
 801b0b8:	3304      	adds	r3, #4
 801b0ba:	681b      	ldr	r3, [r3, #0]
 801b0bc:	2b00      	cmp	r3, #0
 801b0be:	d002      	beq.n	801b0c6 <ip4_input+0xba>
      netif = inp;
 801b0c0:	683b      	ldr	r3, [r7, #0]
 801b0c2:	613b      	str	r3, [r7, #16]
 801b0c4:	e02a      	b.n	801b11c <ip4_input+0x110>
    } else {
      netif = NULL;
 801b0c6:	2300      	movs	r3, #0
 801b0c8:	613b      	str	r3, [r7, #16]
 801b0ca:	e027      	b.n	801b11c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b0cc:	6838      	ldr	r0, [r7, #0]
 801b0ce:	f7ff ff73 	bl	801afb8 <ip4_input_accept>
 801b0d2:	4603      	mov	r3, r0
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d002      	beq.n	801b0de <ip4_input+0xd2>
      netif = inp;
 801b0d8:	683b      	ldr	r3, [r7, #0]
 801b0da:	613b      	str	r3, [r7, #16]
 801b0dc:	e01e      	b.n	801b11c <ip4_input+0x110>
    } else {
      netif = NULL;
 801b0de:	2300      	movs	r3, #0
 801b0e0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b0e2:	4b5a      	ldr	r3, [pc, #360]	; (801b24c <ip4_input+0x240>)
 801b0e4:	695b      	ldr	r3, [r3, #20]
 801b0e6:	b2db      	uxtb	r3, r3
 801b0e8:	2b7f      	cmp	r3, #127	; 0x7f
 801b0ea:	d017      	beq.n	801b11c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b0ec:	4b58      	ldr	r3, [pc, #352]	; (801b250 <ip4_input+0x244>)
 801b0ee:	681b      	ldr	r3, [r3, #0]
 801b0f0:	613b      	str	r3, [r7, #16]
 801b0f2:	e00e      	b.n	801b112 <ip4_input+0x106>
          if (netif == inp) {
 801b0f4:	693a      	ldr	r2, [r7, #16]
 801b0f6:	683b      	ldr	r3, [r7, #0]
 801b0f8:	429a      	cmp	r2, r3
 801b0fa:	d006      	beq.n	801b10a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b0fc:	6938      	ldr	r0, [r7, #16]
 801b0fe:	f7ff ff5b 	bl	801afb8 <ip4_input_accept>
 801b102:	4603      	mov	r3, r0
 801b104:	2b00      	cmp	r3, #0
 801b106:	d108      	bne.n	801b11a <ip4_input+0x10e>
 801b108:	e000      	b.n	801b10c <ip4_input+0x100>
            continue;
 801b10a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b10c:	693b      	ldr	r3, [r7, #16]
 801b10e:	681b      	ldr	r3, [r3, #0]
 801b110:	613b      	str	r3, [r7, #16]
 801b112:	693b      	ldr	r3, [r7, #16]
 801b114:	2b00      	cmp	r3, #0
 801b116:	d1ed      	bne.n	801b0f4 <ip4_input+0xe8>
 801b118:	e000      	b.n	801b11c <ip4_input+0x110>
            break;
 801b11a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b11c:	4b4b      	ldr	r3, [pc, #300]	; (801b24c <ip4_input+0x240>)
 801b11e:	691b      	ldr	r3, [r3, #16]
 801b120:	6839      	ldr	r1, [r7, #0]
 801b122:	4618      	mov	r0, r3
 801b124:	f000 f96e 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801b128:	4603      	mov	r3, r0
 801b12a:	2b00      	cmp	r3, #0
 801b12c:	d105      	bne.n	801b13a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b12e:	4b47      	ldr	r3, [pc, #284]	; (801b24c <ip4_input+0x240>)
 801b130:	691b      	ldr	r3, [r3, #16]
 801b132:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b136:	2be0      	cmp	r3, #224	; 0xe0
 801b138:	d104      	bne.n	801b144 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b13a:	6878      	ldr	r0, [r7, #4]
 801b13c:	f7f8 f806 	bl	801314c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b140:	2300      	movs	r3, #0
 801b142:	e07e      	b.n	801b242 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b144:	693b      	ldr	r3, [r7, #16]
 801b146:	2b00      	cmp	r3, #0
 801b148:	d104      	bne.n	801b154 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b14a:	6878      	ldr	r0, [r7, #4]
 801b14c:	f7f7 fffe 	bl	801314c <pbuf_free>
    return ERR_OK;
 801b150:	2300      	movs	r3, #0
 801b152:	e076      	b.n	801b242 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b154:	697b      	ldr	r3, [r7, #20]
 801b156:	88db      	ldrh	r3, [r3, #6]
 801b158:	b29b      	uxth	r3, r3
 801b15a:	461a      	mov	r2, r3
 801b15c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801b160:	4013      	ands	r3, r2
 801b162:	2b00      	cmp	r3, #0
 801b164:	d00b      	beq.n	801b17e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b166:	6878      	ldr	r0, [r7, #4]
 801b168:	f000 fc92 	bl	801ba90 <ip4_reass>
 801b16c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b16e:	687b      	ldr	r3, [r7, #4]
 801b170:	2b00      	cmp	r3, #0
 801b172:	d101      	bne.n	801b178 <ip4_input+0x16c>
      return ERR_OK;
 801b174:	2300      	movs	r3, #0
 801b176:	e064      	b.n	801b242 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b178:	687b      	ldr	r3, [r7, #4]
 801b17a:	685b      	ldr	r3, [r3, #4]
 801b17c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b17e:	4a33      	ldr	r2, [pc, #204]	; (801b24c <ip4_input+0x240>)
 801b180:	693b      	ldr	r3, [r7, #16]
 801b182:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b184:	4a31      	ldr	r2, [pc, #196]	; (801b24c <ip4_input+0x240>)
 801b186:	683b      	ldr	r3, [r7, #0]
 801b188:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b18a:	4a30      	ldr	r2, [pc, #192]	; (801b24c <ip4_input+0x240>)
 801b18c:	697b      	ldr	r3, [r7, #20]
 801b18e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b190:	697b      	ldr	r3, [r7, #20]
 801b192:	781b      	ldrb	r3, [r3, #0]
 801b194:	f003 030f 	and.w	r3, r3, #15
 801b198:	b2db      	uxtb	r3, r3
 801b19a:	009b      	lsls	r3, r3, #2
 801b19c:	b2db      	uxtb	r3, r3
 801b19e:	b29a      	uxth	r2, r3
 801b1a0:	4b2a      	ldr	r3, [pc, #168]	; (801b24c <ip4_input+0x240>)
 801b1a2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b1a4:	89fb      	ldrh	r3, [r7, #14]
 801b1a6:	4619      	mov	r1, r3
 801b1a8:	6878      	ldr	r0, [r7, #4]
 801b1aa:	f7f7 ff49 	bl	8013040 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b1ae:	697b      	ldr	r3, [r7, #20]
 801b1b0:	7a5b      	ldrb	r3, [r3, #9]
 801b1b2:	2b11      	cmp	r3, #17
 801b1b4:	d006      	beq.n	801b1c4 <ip4_input+0x1b8>
 801b1b6:	2b11      	cmp	r3, #17
 801b1b8:	dc13      	bgt.n	801b1e2 <ip4_input+0x1d6>
 801b1ba:	2b01      	cmp	r3, #1
 801b1bc:	d00c      	beq.n	801b1d8 <ip4_input+0x1cc>
 801b1be:	2b06      	cmp	r3, #6
 801b1c0:	d005      	beq.n	801b1ce <ip4_input+0x1c2>
 801b1c2:	e00e      	b.n	801b1e2 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b1c4:	6839      	ldr	r1, [r7, #0]
 801b1c6:	6878      	ldr	r0, [r7, #4]
 801b1c8:	f7fe fc68 	bl	8019a9c <udp_input>
        break;
 801b1cc:	e026      	b.n	801b21c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b1ce:	6839      	ldr	r1, [r7, #0]
 801b1d0:	6878      	ldr	r0, [r7, #4]
 801b1d2:	f7fa f887 	bl	80152e4 <tcp_input>
        break;
 801b1d6:	e021      	b.n	801b21c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b1d8:	6839      	ldr	r1, [r7, #0]
 801b1da:	6878      	ldr	r0, [r7, #4]
 801b1dc:	f7ff fcee 	bl	801abbc <icmp_input>
        break;
 801b1e0:	e01c      	b.n	801b21c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b1e2:	4b1a      	ldr	r3, [pc, #104]	; (801b24c <ip4_input+0x240>)
 801b1e4:	695b      	ldr	r3, [r3, #20]
 801b1e6:	6939      	ldr	r1, [r7, #16]
 801b1e8:	4618      	mov	r0, r3
 801b1ea:	f000 f90b 	bl	801b404 <ip4_addr_isbroadcast_u32>
 801b1ee:	4603      	mov	r3, r0
 801b1f0:	2b00      	cmp	r3, #0
 801b1f2:	d10f      	bne.n	801b214 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b1f4:	4b15      	ldr	r3, [pc, #84]	; (801b24c <ip4_input+0x240>)
 801b1f6:	695b      	ldr	r3, [r3, #20]
 801b1f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b1fc:	2be0      	cmp	r3, #224	; 0xe0
 801b1fe:	d009      	beq.n	801b214 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b200:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801b204:	4619      	mov	r1, r3
 801b206:	6878      	ldr	r0, [r7, #4]
 801b208:	f7f7 ff8d 	bl	8013126 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b20c:	2102      	movs	r1, #2
 801b20e:	6878      	ldr	r0, [r7, #4]
 801b210:	f7ff fdd8 	bl	801adc4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b214:	6878      	ldr	r0, [r7, #4]
 801b216:	f7f7 ff99 	bl	801314c <pbuf_free>
        break;
 801b21a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b21c:	4b0b      	ldr	r3, [pc, #44]	; (801b24c <ip4_input+0x240>)
 801b21e:	2200      	movs	r2, #0
 801b220:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b222:	4b0a      	ldr	r3, [pc, #40]	; (801b24c <ip4_input+0x240>)
 801b224:	2200      	movs	r2, #0
 801b226:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b228:	4b08      	ldr	r3, [pc, #32]	; (801b24c <ip4_input+0x240>)
 801b22a:	2200      	movs	r2, #0
 801b22c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b22e:	4b07      	ldr	r3, [pc, #28]	; (801b24c <ip4_input+0x240>)
 801b230:	2200      	movs	r2, #0
 801b232:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b234:	4b05      	ldr	r3, [pc, #20]	; (801b24c <ip4_input+0x240>)
 801b236:	2200      	movs	r2, #0
 801b238:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b23a:	4b04      	ldr	r3, [pc, #16]	; (801b24c <ip4_input+0x240>)
 801b23c:	2200      	movs	r2, #0
 801b23e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b240:	2300      	movs	r3, #0
}
 801b242:	4618      	mov	r0, r3
 801b244:	3718      	adds	r7, #24
 801b246:	46bd      	mov	sp, r7
 801b248:	bd80      	pop	{r7, pc}
 801b24a:	bf00      	nop
 801b24c:	2001055c 	.word	0x2001055c
 801b250:	2001d558 	.word	0x2001d558

0801b254 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b254:	b580      	push	{r7, lr}
 801b256:	b08a      	sub	sp, #40	; 0x28
 801b258:	af04      	add	r7, sp, #16
 801b25a:	60f8      	str	r0, [r7, #12]
 801b25c:	60b9      	str	r1, [r7, #8]
 801b25e:	607a      	str	r2, [r7, #4]
 801b260:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b262:	68bb      	ldr	r3, [r7, #8]
 801b264:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b266:	687b      	ldr	r3, [r7, #4]
 801b268:	2b00      	cmp	r3, #0
 801b26a:	d009      	beq.n	801b280 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b26c:	68bb      	ldr	r3, [r7, #8]
 801b26e:	2b00      	cmp	r3, #0
 801b270:	d003      	beq.n	801b27a <ip4_output_if+0x26>
 801b272:	68bb      	ldr	r3, [r7, #8]
 801b274:	681b      	ldr	r3, [r3, #0]
 801b276:	2b00      	cmp	r3, #0
 801b278:	d102      	bne.n	801b280 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b27a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b27c:	3304      	adds	r3, #4
 801b27e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b280:	78fa      	ldrb	r2, [r7, #3]
 801b282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b284:	9302      	str	r3, [sp, #8]
 801b286:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801b28a:	9301      	str	r3, [sp, #4]
 801b28c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b290:	9300      	str	r3, [sp, #0]
 801b292:	4613      	mov	r3, r2
 801b294:	687a      	ldr	r2, [r7, #4]
 801b296:	6979      	ldr	r1, [r7, #20]
 801b298:	68f8      	ldr	r0, [r7, #12]
 801b29a:	f000 f805 	bl	801b2a8 <ip4_output_if_src>
 801b29e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b2a0:	4618      	mov	r0, r3
 801b2a2:	3718      	adds	r7, #24
 801b2a4:	46bd      	mov	sp, r7
 801b2a6:	bd80      	pop	{r7, pc}

0801b2a8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b2a8:	b580      	push	{r7, lr}
 801b2aa:	b088      	sub	sp, #32
 801b2ac:	af00      	add	r7, sp, #0
 801b2ae:	60f8      	str	r0, [r7, #12]
 801b2b0:	60b9      	str	r1, [r7, #8]
 801b2b2:	607a      	str	r2, [r7, #4]
 801b2b4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b2b6:	68fb      	ldr	r3, [r7, #12]
 801b2b8:	7b9b      	ldrb	r3, [r3, #14]
 801b2ba:	2b01      	cmp	r3, #1
 801b2bc:	d006      	beq.n	801b2cc <ip4_output_if_src+0x24>
 801b2be:	4b4b      	ldr	r3, [pc, #300]	; (801b3ec <ip4_output_if_src+0x144>)
 801b2c0:	f44f 7255 	mov.w	r2, #852	; 0x354
 801b2c4:	494a      	ldr	r1, [pc, #296]	; (801b3f0 <ip4_output_if_src+0x148>)
 801b2c6:	484b      	ldr	r0, [pc, #300]	; (801b3f4 <ip4_output_if_src+0x14c>)
 801b2c8:	f001 fc00 	bl	801cacc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b2cc:	687b      	ldr	r3, [r7, #4]
 801b2ce:	2b00      	cmp	r3, #0
 801b2d0:	d060      	beq.n	801b394 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b2d2:	2314      	movs	r3, #20
 801b2d4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b2d6:	2114      	movs	r1, #20
 801b2d8:	68f8      	ldr	r0, [r7, #12]
 801b2da:	f7f7 fea1 	bl	8013020 <pbuf_add_header>
 801b2de:	4603      	mov	r3, r0
 801b2e0:	2b00      	cmp	r3, #0
 801b2e2:	d002      	beq.n	801b2ea <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b2e4:	f06f 0301 	mvn.w	r3, #1
 801b2e8:	e07c      	b.n	801b3e4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b2ea:	68fb      	ldr	r3, [r7, #12]
 801b2ec:	685b      	ldr	r3, [r3, #4]
 801b2ee:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b2f0:	68fb      	ldr	r3, [r7, #12]
 801b2f2:	895b      	ldrh	r3, [r3, #10]
 801b2f4:	2b13      	cmp	r3, #19
 801b2f6:	d806      	bhi.n	801b306 <ip4_output_if_src+0x5e>
 801b2f8:	4b3c      	ldr	r3, [pc, #240]	; (801b3ec <ip4_output_if_src+0x144>)
 801b2fa:	f44f 7262 	mov.w	r2, #904	; 0x388
 801b2fe:	493e      	ldr	r1, [pc, #248]	; (801b3f8 <ip4_output_if_src+0x150>)
 801b300:	483c      	ldr	r0, [pc, #240]	; (801b3f4 <ip4_output_if_src+0x14c>)
 801b302:	f001 fbe3 	bl	801cacc <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b306:	69fb      	ldr	r3, [r7, #28]
 801b308:	78fa      	ldrb	r2, [r7, #3]
 801b30a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b30c:	69fb      	ldr	r3, [r7, #28]
 801b30e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801b312:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b314:	687b      	ldr	r3, [r7, #4]
 801b316:	681a      	ldr	r2, [r3, #0]
 801b318:	69fb      	ldr	r3, [r7, #28]
 801b31a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b31c:	8b7b      	ldrh	r3, [r7, #26]
 801b31e:	089b      	lsrs	r3, r3, #2
 801b320:	b29b      	uxth	r3, r3
 801b322:	b2db      	uxtb	r3, r3
 801b324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b328:	b2da      	uxtb	r2, r3
 801b32a:	69fb      	ldr	r3, [r7, #28]
 801b32c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b32e:	69fb      	ldr	r3, [r7, #28]
 801b330:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801b334:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b336:	68fb      	ldr	r3, [r7, #12]
 801b338:	891b      	ldrh	r3, [r3, #8]
 801b33a:	4618      	mov	r0, r3
 801b33c:	f7f6 fc43 	bl	8011bc6 <lwip_htons>
 801b340:	4603      	mov	r3, r0
 801b342:	461a      	mov	r2, r3
 801b344:	69fb      	ldr	r3, [r7, #28]
 801b346:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b348:	69fb      	ldr	r3, [r7, #28]
 801b34a:	2200      	movs	r2, #0
 801b34c:	719a      	strb	r2, [r3, #6]
 801b34e:	2200      	movs	r2, #0
 801b350:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b352:	4b2a      	ldr	r3, [pc, #168]	; (801b3fc <ip4_output_if_src+0x154>)
 801b354:	881b      	ldrh	r3, [r3, #0]
 801b356:	4618      	mov	r0, r3
 801b358:	f7f6 fc35 	bl	8011bc6 <lwip_htons>
 801b35c:	4603      	mov	r3, r0
 801b35e:	461a      	mov	r2, r3
 801b360:	69fb      	ldr	r3, [r7, #28]
 801b362:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b364:	4b25      	ldr	r3, [pc, #148]	; (801b3fc <ip4_output_if_src+0x154>)
 801b366:	881b      	ldrh	r3, [r3, #0]
 801b368:	3301      	adds	r3, #1
 801b36a:	b29a      	uxth	r2, r3
 801b36c:	4b23      	ldr	r3, [pc, #140]	; (801b3fc <ip4_output_if_src+0x154>)
 801b36e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b370:	68bb      	ldr	r3, [r7, #8]
 801b372:	2b00      	cmp	r3, #0
 801b374:	d104      	bne.n	801b380 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b376:	4b22      	ldr	r3, [pc, #136]	; (801b400 <ip4_output_if_src+0x158>)
 801b378:	681a      	ldr	r2, [r3, #0]
 801b37a:	69fb      	ldr	r3, [r7, #28]
 801b37c:	60da      	str	r2, [r3, #12]
 801b37e:	e003      	b.n	801b388 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801b380:	68bb      	ldr	r3, [r7, #8]
 801b382:	681a      	ldr	r2, [r3, #0]
 801b384:	69fb      	ldr	r3, [r7, #28]
 801b386:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801b388:	69fb      	ldr	r3, [r7, #28]
 801b38a:	2200      	movs	r2, #0
 801b38c:	729a      	strb	r2, [r3, #10]
 801b38e:	2200      	movs	r2, #0
 801b390:	72da      	strb	r2, [r3, #11]
 801b392:	e00f      	b.n	801b3b4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801b394:	68fb      	ldr	r3, [r7, #12]
 801b396:	895b      	ldrh	r3, [r3, #10]
 801b398:	2b13      	cmp	r3, #19
 801b39a:	d802      	bhi.n	801b3a2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b39c:	f06f 0301 	mvn.w	r3, #1
 801b3a0:	e020      	b.n	801b3e4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801b3a2:	68fb      	ldr	r3, [r7, #12]
 801b3a4:	685b      	ldr	r3, [r3, #4]
 801b3a6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801b3a8:	69fb      	ldr	r3, [r7, #28]
 801b3aa:	691b      	ldr	r3, [r3, #16]
 801b3ac:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801b3ae:	f107 0314 	add.w	r3, r7, #20
 801b3b2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801b3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b3b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801b3b8:	2b00      	cmp	r3, #0
 801b3ba:	d00c      	beq.n	801b3d6 <ip4_output_if_src+0x12e>
 801b3bc:	68fb      	ldr	r3, [r7, #12]
 801b3be:	891a      	ldrh	r2, [r3, #8]
 801b3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b3c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801b3c4:	429a      	cmp	r2, r3
 801b3c6:	d906      	bls.n	801b3d6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801b3c8:	687a      	ldr	r2, [r7, #4]
 801b3ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801b3cc:	68f8      	ldr	r0, [r7, #12]
 801b3ce:	f000 fd4d 	bl	801be6c <ip4_frag>
 801b3d2:	4603      	mov	r3, r0
 801b3d4:	e006      	b.n	801b3e4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801b3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b3d8:	695b      	ldr	r3, [r3, #20]
 801b3da:	687a      	ldr	r2, [r7, #4]
 801b3dc:	68f9      	ldr	r1, [r7, #12]
 801b3de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b3e0:	4798      	blx	r3
 801b3e2:	4603      	mov	r3, r0
}
 801b3e4:	4618      	mov	r0, r3
 801b3e6:	3720      	adds	r7, #32
 801b3e8:	46bd      	mov	sp, r7
 801b3ea:	bd80      	pop	{r7, pc}
 801b3ec:	08020988 	.word	0x08020988
 801b3f0:	080209bc 	.word	0x080209bc
 801b3f4:	080209c8 	.word	0x080209c8
 801b3f8:	080209f0 	.word	0x080209f0
 801b3fc:	2000234e 	.word	0x2000234e
 801b400:	080977a4 	.word	0x080977a4

0801b404 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801b404:	b480      	push	{r7}
 801b406:	b085      	sub	sp, #20
 801b408:	af00      	add	r7, sp, #0
 801b40a:	6078      	str	r0, [r7, #4]
 801b40c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801b40e:	687b      	ldr	r3, [r7, #4]
 801b410:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801b412:	687b      	ldr	r3, [r7, #4]
 801b414:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b418:	d002      	beq.n	801b420 <ip4_addr_isbroadcast_u32+0x1c>
 801b41a:	687b      	ldr	r3, [r7, #4]
 801b41c:	2b00      	cmp	r3, #0
 801b41e:	d101      	bne.n	801b424 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801b420:	2301      	movs	r3, #1
 801b422:	e02a      	b.n	801b47a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801b424:	683b      	ldr	r3, [r7, #0]
 801b426:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b42a:	f003 0302 	and.w	r3, r3, #2
 801b42e:	2b00      	cmp	r3, #0
 801b430:	d101      	bne.n	801b436 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801b432:	2300      	movs	r3, #0
 801b434:	e021      	b.n	801b47a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801b436:	683b      	ldr	r3, [r7, #0]
 801b438:	3304      	adds	r3, #4
 801b43a:	681b      	ldr	r3, [r3, #0]
 801b43c:	687a      	ldr	r2, [r7, #4]
 801b43e:	429a      	cmp	r2, r3
 801b440:	d101      	bne.n	801b446 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801b442:	2300      	movs	r3, #0
 801b444:	e019      	b.n	801b47a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801b446:	68fa      	ldr	r2, [r7, #12]
 801b448:	683b      	ldr	r3, [r7, #0]
 801b44a:	3304      	adds	r3, #4
 801b44c:	681b      	ldr	r3, [r3, #0]
 801b44e:	405a      	eors	r2, r3
 801b450:	683b      	ldr	r3, [r7, #0]
 801b452:	3308      	adds	r3, #8
 801b454:	681b      	ldr	r3, [r3, #0]
 801b456:	4013      	ands	r3, r2
 801b458:	2b00      	cmp	r3, #0
 801b45a:	d10d      	bne.n	801b478 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b45c:	683b      	ldr	r3, [r7, #0]
 801b45e:	3308      	adds	r3, #8
 801b460:	681b      	ldr	r3, [r3, #0]
 801b462:	43da      	mvns	r2, r3
 801b464:	687b      	ldr	r3, [r7, #4]
 801b466:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801b468:	683b      	ldr	r3, [r7, #0]
 801b46a:	3308      	adds	r3, #8
 801b46c:	681b      	ldr	r3, [r3, #0]
 801b46e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b470:	429a      	cmp	r2, r3
 801b472:	d101      	bne.n	801b478 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801b474:	2301      	movs	r3, #1
 801b476:	e000      	b.n	801b47a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801b478:	2300      	movs	r3, #0
  }
}
 801b47a:	4618      	mov	r0, r3
 801b47c:	3714      	adds	r7, #20
 801b47e:	46bd      	mov	sp, r7
 801b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b484:	4770      	bx	lr
	...

0801b488 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801b488:	b580      	push	{r7, lr}
 801b48a:	b084      	sub	sp, #16
 801b48c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801b48e:	2300      	movs	r3, #0
 801b490:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801b492:	4b12      	ldr	r3, [pc, #72]	; (801b4dc <ip_reass_tmr+0x54>)
 801b494:	681b      	ldr	r3, [r3, #0]
 801b496:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801b498:	e018      	b.n	801b4cc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801b49a:	68fb      	ldr	r3, [r7, #12]
 801b49c:	7fdb      	ldrb	r3, [r3, #31]
 801b49e:	2b00      	cmp	r3, #0
 801b4a0:	d00b      	beq.n	801b4ba <ip_reass_tmr+0x32>
      r->timer--;
 801b4a2:	68fb      	ldr	r3, [r7, #12]
 801b4a4:	7fdb      	ldrb	r3, [r3, #31]
 801b4a6:	3b01      	subs	r3, #1
 801b4a8:	b2da      	uxtb	r2, r3
 801b4aa:	68fb      	ldr	r3, [r7, #12]
 801b4ac:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801b4ae:	68fb      	ldr	r3, [r7, #12]
 801b4b0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801b4b2:	68fb      	ldr	r3, [r7, #12]
 801b4b4:	681b      	ldr	r3, [r3, #0]
 801b4b6:	60fb      	str	r3, [r7, #12]
 801b4b8:	e008      	b.n	801b4cc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801b4ba:	68fb      	ldr	r3, [r7, #12]
 801b4bc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	681b      	ldr	r3, [r3, #0]
 801b4c2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801b4c4:	68b9      	ldr	r1, [r7, #8]
 801b4c6:	6878      	ldr	r0, [r7, #4]
 801b4c8:	f000 f80a 	bl	801b4e0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801b4cc:	68fb      	ldr	r3, [r7, #12]
 801b4ce:	2b00      	cmp	r3, #0
 801b4d0:	d1e3      	bne.n	801b49a <ip_reass_tmr+0x12>
    }
  }
}
 801b4d2:	bf00      	nop
 801b4d4:	bf00      	nop
 801b4d6:	3710      	adds	r7, #16
 801b4d8:	46bd      	mov	sp, r7
 801b4da:	bd80      	pop	{r7, pc}
 801b4dc:	20002350 	.word	0x20002350

0801b4e0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b4e0:	b580      	push	{r7, lr}
 801b4e2:	b088      	sub	sp, #32
 801b4e4:	af00      	add	r7, sp, #0
 801b4e6:	6078      	str	r0, [r7, #4]
 801b4e8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801b4ea:	2300      	movs	r3, #0
 801b4ec:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801b4ee:	683a      	ldr	r2, [r7, #0]
 801b4f0:	687b      	ldr	r3, [r7, #4]
 801b4f2:	429a      	cmp	r2, r3
 801b4f4:	d105      	bne.n	801b502 <ip_reass_free_complete_datagram+0x22>
 801b4f6:	4b45      	ldr	r3, [pc, #276]	; (801b60c <ip_reass_free_complete_datagram+0x12c>)
 801b4f8:	22ab      	movs	r2, #171	; 0xab
 801b4fa:	4945      	ldr	r1, [pc, #276]	; (801b610 <ip_reass_free_complete_datagram+0x130>)
 801b4fc:	4845      	ldr	r0, [pc, #276]	; (801b614 <ip_reass_free_complete_datagram+0x134>)
 801b4fe:	f001 fae5 	bl	801cacc <iprintf>
  if (prev != NULL) {
 801b502:	683b      	ldr	r3, [r7, #0]
 801b504:	2b00      	cmp	r3, #0
 801b506:	d00a      	beq.n	801b51e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801b508:	683b      	ldr	r3, [r7, #0]
 801b50a:	681b      	ldr	r3, [r3, #0]
 801b50c:	687a      	ldr	r2, [r7, #4]
 801b50e:	429a      	cmp	r2, r3
 801b510:	d005      	beq.n	801b51e <ip_reass_free_complete_datagram+0x3e>
 801b512:	4b3e      	ldr	r3, [pc, #248]	; (801b60c <ip_reass_free_complete_datagram+0x12c>)
 801b514:	22ad      	movs	r2, #173	; 0xad
 801b516:	4940      	ldr	r1, [pc, #256]	; (801b618 <ip_reass_free_complete_datagram+0x138>)
 801b518:	483e      	ldr	r0, [pc, #248]	; (801b614 <ip_reass_free_complete_datagram+0x134>)
 801b51a:	f001 fad7 	bl	801cacc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801b51e:	687b      	ldr	r3, [r7, #4]
 801b520:	685b      	ldr	r3, [r3, #4]
 801b522:	685b      	ldr	r3, [r3, #4]
 801b524:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801b526:	697b      	ldr	r3, [r7, #20]
 801b528:	889b      	ldrh	r3, [r3, #4]
 801b52a:	b29b      	uxth	r3, r3
 801b52c:	2b00      	cmp	r3, #0
 801b52e:	d12a      	bne.n	801b586 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801b530:	687b      	ldr	r3, [r7, #4]
 801b532:	685b      	ldr	r3, [r3, #4]
 801b534:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801b536:	697b      	ldr	r3, [r7, #20]
 801b538:	681a      	ldr	r2, [r3, #0]
 801b53a:	687b      	ldr	r3, [r7, #4]
 801b53c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801b53e:	69bb      	ldr	r3, [r7, #24]
 801b540:	6858      	ldr	r0, [r3, #4]
 801b542:	687b      	ldr	r3, [r7, #4]
 801b544:	3308      	adds	r3, #8
 801b546:	2214      	movs	r2, #20
 801b548:	4619      	mov	r1, r3
 801b54a:	f001 f9ff 	bl	801c94c <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801b54e:	2101      	movs	r1, #1
 801b550:	69b8      	ldr	r0, [r7, #24]
 801b552:	f7ff fc47 	bl	801ade4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801b556:	69b8      	ldr	r0, [r7, #24]
 801b558:	f7f7 fe80 	bl	801325c <pbuf_clen>
 801b55c:	4603      	mov	r3, r0
 801b55e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b560:	8bfa      	ldrh	r2, [r7, #30]
 801b562:	8a7b      	ldrh	r3, [r7, #18]
 801b564:	4413      	add	r3, r2
 801b566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b56a:	db05      	blt.n	801b578 <ip_reass_free_complete_datagram+0x98>
 801b56c:	4b27      	ldr	r3, [pc, #156]	; (801b60c <ip_reass_free_complete_datagram+0x12c>)
 801b56e:	22bc      	movs	r2, #188	; 0xbc
 801b570:	492a      	ldr	r1, [pc, #168]	; (801b61c <ip_reass_free_complete_datagram+0x13c>)
 801b572:	4828      	ldr	r0, [pc, #160]	; (801b614 <ip_reass_free_complete_datagram+0x134>)
 801b574:	f001 faaa 	bl	801cacc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b578:	8bfa      	ldrh	r2, [r7, #30]
 801b57a:	8a7b      	ldrh	r3, [r7, #18]
 801b57c:	4413      	add	r3, r2
 801b57e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801b580:	69b8      	ldr	r0, [r7, #24]
 801b582:	f7f7 fde3 	bl	801314c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801b586:	687b      	ldr	r3, [r7, #4]
 801b588:	685b      	ldr	r3, [r3, #4]
 801b58a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801b58c:	e01f      	b.n	801b5ce <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801b58e:	69bb      	ldr	r3, [r7, #24]
 801b590:	685b      	ldr	r3, [r3, #4]
 801b592:	617b      	str	r3, [r7, #20]
    pcur = p;
 801b594:	69bb      	ldr	r3, [r7, #24]
 801b596:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801b598:	697b      	ldr	r3, [r7, #20]
 801b59a:	681b      	ldr	r3, [r3, #0]
 801b59c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801b59e:	68f8      	ldr	r0, [r7, #12]
 801b5a0:	f7f7 fe5c 	bl	801325c <pbuf_clen>
 801b5a4:	4603      	mov	r3, r0
 801b5a6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b5a8:	8bfa      	ldrh	r2, [r7, #30]
 801b5aa:	8a7b      	ldrh	r3, [r7, #18]
 801b5ac:	4413      	add	r3, r2
 801b5ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b5b2:	db05      	blt.n	801b5c0 <ip_reass_free_complete_datagram+0xe0>
 801b5b4:	4b15      	ldr	r3, [pc, #84]	; (801b60c <ip_reass_free_complete_datagram+0x12c>)
 801b5b6:	22cc      	movs	r2, #204	; 0xcc
 801b5b8:	4918      	ldr	r1, [pc, #96]	; (801b61c <ip_reass_free_complete_datagram+0x13c>)
 801b5ba:	4816      	ldr	r0, [pc, #88]	; (801b614 <ip_reass_free_complete_datagram+0x134>)
 801b5bc:	f001 fa86 	bl	801cacc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b5c0:	8bfa      	ldrh	r2, [r7, #30]
 801b5c2:	8a7b      	ldrh	r3, [r7, #18]
 801b5c4:	4413      	add	r3, r2
 801b5c6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801b5c8:	68f8      	ldr	r0, [r7, #12]
 801b5ca:	f7f7 fdbf 	bl	801314c <pbuf_free>
  while (p != NULL) {
 801b5ce:	69bb      	ldr	r3, [r7, #24]
 801b5d0:	2b00      	cmp	r3, #0
 801b5d2:	d1dc      	bne.n	801b58e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801b5d4:	6839      	ldr	r1, [r7, #0]
 801b5d6:	6878      	ldr	r0, [r7, #4]
 801b5d8:	f000 f8c2 	bl	801b760 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801b5dc:	4b10      	ldr	r3, [pc, #64]	; (801b620 <ip_reass_free_complete_datagram+0x140>)
 801b5de:	881b      	ldrh	r3, [r3, #0]
 801b5e0:	8bfa      	ldrh	r2, [r7, #30]
 801b5e2:	429a      	cmp	r2, r3
 801b5e4:	d905      	bls.n	801b5f2 <ip_reass_free_complete_datagram+0x112>
 801b5e6:	4b09      	ldr	r3, [pc, #36]	; (801b60c <ip_reass_free_complete_datagram+0x12c>)
 801b5e8:	22d2      	movs	r2, #210	; 0xd2
 801b5ea:	490e      	ldr	r1, [pc, #56]	; (801b624 <ip_reass_free_complete_datagram+0x144>)
 801b5ec:	4809      	ldr	r0, [pc, #36]	; (801b614 <ip_reass_free_complete_datagram+0x134>)
 801b5ee:	f001 fa6d 	bl	801cacc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801b5f2:	4b0b      	ldr	r3, [pc, #44]	; (801b620 <ip_reass_free_complete_datagram+0x140>)
 801b5f4:	881a      	ldrh	r2, [r3, #0]
 801b5f6:	8bfb      	ldrh	r3, [r7, #30]
 801b5f8:	1ad3      	subs	r3, r2, r3
 801b5fa:	b29a      	uxth	r2, r3
 801b5fc:	4b08      	ldr	r3, [pc, #32]	; (801b620 <ip_reass_free_complete_datagram+0x140>)
 801b5fe:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801b600:	8bfb      	ldrh	r3, [r7, #30]
}
 801b602:	4618      	mov	r0, r3
 801b604:	3720      	adds	r7, #32
 801b606:	46bd      	mov	sp, r7
 801b608:	bd80      	pop	{r7, pc}
 801b60a:	bf00      	nop
 801b60c:	08020a20 	.word	0x08020a20
 801b610:	08020a5c 	.word	0x08020a5c
 801b614:	08020a68 	.word	0x08020a68
 801b618:	08020a90 	.word	0x08020a90
 801b61c:	08020aa4 	.word	0x08020aa4
 801b620:	20002354 	.word	0x20002354
 801b624:	08020ac4 	.word	0x08020ac4

0801b628 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801b628:	b580      	push	{r7, lr}
 801b62a:	b08a      	sub	sp, #40	; 0x28
 801b62c:	af00      	add	r7, sp, #0
 801b62e:	6078      	str	r0, [r7, #4]
 801b630:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801b632:	2300      	movs	r3, #0
 801b634:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801b636:	2300      	movs	r3, #0
 801b638:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801b63a:	2300      	movs	r3, #0
 801b63c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801b63e:	2300      	movs	r3, #0
 801b640:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801b642:	2300      	movs	r3, #0
 801b644:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801b646:	4b28      	ldr	r3, [pc, #160]	; (801b6e8 <ip_reass_remove_oldest_datagram+0xc0>)
 801b648:	681b      	ldr	r3, [r3, #0]
 801b64a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801b64c:	e030      	b.n	801b6b0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801b64e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b650:	695a      	ldr	r2, [r3, #20]
 801b652:	687b      	ldr	r3, [r7, #4]
 801b654:	68db      	ldr	r3, [r3, #12]
 801b656:	429a      	cmp	r2, r3
 801b658:	d10c      	bne.n	801b674 <ip_reass_remove_oldest_datagram+0x4c>
 801b65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b65c:	699a      	ldr	r2, [r3, #24]
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	691b      	ldr	r3, [r3, #16]
 801b662:	429a      	cmp	r2, r3
 801b664:	d106      	bne.n	801b674 <ip_reass_remove_oldest_datagram+0x4c>
 801b666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b668:	899a      	ldrh	r2, [r3, #12]
 801b66a:	687b      	ldr	r3, [r7, #4]
 801b66c:	889b      	ldrh	r3, [r3, #4]
 801b66e:	b29b      	uxth	r3, r3
 801b670:	429a      	cmp	r2, r3
 801b672:	d014      	beq.n	801b69e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801b674:	693b      	ldr	r3, [r7, #16]
 801b676:	3301      	adds	r3, #1
 801b678:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801b67a:	6a3b      	ldr	r3, [r7, #32]
 801b67c:	2b00      	cmp	r3, #0
 801b67e:	d104      	bne.n	801b68a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801b680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b682:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b684:	69fb      	ldr	r3, [r7, #28]
 801b686:	61bb      	str	r3, [r7, #24]
 801b688:	e009      	b.n	801b69e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801b68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b68c:	7fda      	ldrb	r2, [r3, #31]
 801b68e:	6a3b      	ldr	r3, [r7, #32]
 801b690:	7fdb      	ldrb	r3, [r3, #31]
 801b692:	429a      	cmp	r2, r3
 801b694:	d803      	bhi.n	801b69e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801b696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b698:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b69a:	69fb      	ldr	r3, [r7, #28]
 801b69c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801b69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6a0:	681b      	ldr	r3, [r3, #0]
 801b6a2:	2b00      	cmp	r3, #0
 801b6a4:	d001      	beq.n	801b6aa <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801b6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6a8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801b6aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6ac:	681b      	ldr	r3, [r3, #0]
 801b6ae:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801b6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6b2:	2b00      	cmp	r3, #0
 801b6b4:	d1cb      	bne.n	801b64e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801b6b6:	6a3b      	ldr	r3, [r7, #32]
 801b6b8:	2b00      	cmp	r3, #0
 801b6ba:	d008      	beq.n	801b6ce <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801b6bc:	69b9      	ldr	r1, [r7, #24]
 801b6be:	6a38      	ldr	r0, [r7, #32]
 801b6c0:	f7ff ff0e 	bl	801b4e0 <ip_reass_free_complete_datagram>
 801b6c4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801b6c6:	697a      	ldr	r2, [r7, #20]
 801b6c8:	68fb      	ldr	r3, [r7, #12]
 801b6ca:	4413      	add	r3, r2
 801b6cc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801b6ce:	697a      	ldr	r2, [r7, #20]
 801b6d0:	683b      	ldr	r3, [r7, #0]
 801b6d2:	429a      	cmp	r2, r3
 801b6d4:	da02      	bge.n	801b6dc <ip_reass_remove_oldest_datagram+0xb4>
 801b6d6:	693b      	ldr	r3, [r7, #16]
 801b6d8:	2b01      	cmp	r3, #1
 801b6da:	dcac      	bgt.n	801b636 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801b6dc:	697b      	ldr	r3, [r7, #20]
}
 801b6de:	4618      	mov	r0, r3
 801b6e0:	3728      	adds	r7, #40	; 0x28
 801b6e2:	46bd      	mov	sp, r7
 801b6e4:	bd80      	pop	{r7, pc}
 801b6e6:	bf00      	nop
 801b6e8:	20002350 	.word	0x20002350

0801b6ec <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801b6ec:	b580      	push	{r7, lr}
 801b6ee:	b084      	sub	sp, #16
 801b6f0:	af00      	add	r7, sp, #0
 801b6f2:	6078      	str	r0, [r7, #4]
 801b6f4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b6f6:	2004      	movs	r0, #4
 801b6f8:	f7f6 feca 	bl	8012490 <memp_malloc>
 801b6fc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801b6fe:	68fb      	ldr	r3, [r7, #12]
 801b700:	2b00      	cmp	r3, #0
 801b702:	d110      	bne.n	801b726 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801b704:	6839      	ldr	r1, [r7, #0]
 801b706:	6878      	ldr	r0, [r7, #4]
 801b708:	f7ff ff8e 	bl	801b628 <ip_reass_remove_oldest_datagram>
 801b70c:	4602      	mov	r2, r0
 801b70e:	683b      	ldr	r3, [r7, #0]
 801b710:	4293      	cmp	r3, r2
 801b712:	dc03      	bgt.n	801b71c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b714:	2004      	movs	r0, #4
 801b716:	f7f6 febb 	bl	8012490 <memp_malloc>
 801b71a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801b71c:	68fb      	ldr	r3, [r7, #12]
 801b71e:	2b00      	cmp	r3, #0
 801b720:	d101      	bne.n	801b726 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801b722:	2300      	movs	r3, #0
 801b724:	e016      	b.n	801b754 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801b726:	2220      	movs	r2, #32
 801b728:	2100      	movs	r1, #0
 801b72a:	68f8      	ldr	r0, [r7, #12]
 801b72c:	f001 f91c 	bl	801c968 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801b730:	68fb      	ldr	r3, [r7, #12]
 801b732:	220f      	movs	r2, #15
 801b734:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801b736:	4b09      	ldr	r3, [pc, #36]	; (801b75c <ip_reass_enqueue_new_datagram+0x70>)
 801b738:	681a      	ldr	r2, [r3, #0]
 801b73a:	68fb      	ldr	r3, [r7, #12]
 801b73c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801b73e:	4a07      	ldr	r2, [pc, #28]	; (801b75c <ip_reass_enqueue_new_datagram+0x70>)
 801b740:	68fb      	ldr	r3, [r7, #12]
 801b742:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801b744:	68fb      	ldr	r3, [r7, #12]
 801b746:	3308      	adds	r3, #8
 801b748:	2214      	movs	r2, #20
 801b74a:	6879      	ldr	r1, [r7, #4]
 801b74c:	4618      	mov	r0, r3
 801b74e:	f001 f8fd 	bl	801c94c <memcpy>
  return ipr;
 801b752:	68fb      	ldr	r3, [r7, #12]
}
 801b754:	4618      	mov	r0, r3
 801b756:	3710      	adds	r7, #16
 801b758:	46bd      	mov	sp, r7
 801b75a:	bd80      	pop	{r7, pc}
 801b75c:	20002350 	.word	0x20002350

0801b760 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b760:	b580      	push	{r7, lr}
 801b762:	b082      	sub	sp, #8
 801b764:	af00      	add	r7, sp, #0
 801b766:	6078      	str	r0, [r7, #4]
 801b768:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801b76a:	4b10      	ldr	r3, [pc, #64]	; (801b7ac <ip_reass_dequeue_datagram+0x4c>)
 801b76c:	681b      	ldr	r3, [r3, #0]
 801b76e:	687a      	ldr	r2, [r7, #4]
 801b770:	429a      	cmp	r2, r3
 801b772:	d104      	bne.n	801b77e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801b774:	687b      	ldr	r3, [r7, #4]
 801b776:	681b      	ldr	r3, [r3, #0]
 801b778:	4a0c      	ldr	r2, [pc, #48]	; (801b7ac <ip_reass_dequeue_datagram+0x4c>)
 801b77a:	6013      	str	r3, [r2, #0]
 801b77c:	e00d      	b.n	801b79a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801b77e:	683b      	ldr	r3, [r7, #0]
 801b780:	2b00      	cmp	r3, #0
 801b782:	d106      	bne.n	801b792 <ip_reass_dequeue_datagram+0x32>
 801b784:	4b0a      	ldr	r3, [pc, #40]	; (801b7b0 <ip_reass_dequeue_datagram+0x50>)
 801b786:	f240 1245 	movw	r2, #325	; 0x145
 801b78a:	490a      	ldr	r1, [pc, #40]	; (801b7b4 <ip_reass_dequeue_datagram+0x54>)
 801b78c:	480a      	ldr	r0, [pc, #40]	; (801b7b8 <ip_reass_dequeue_datagram+0x58>)
 801b78e:	f001 f99d 	bl	801cacc <iprintf>
    prev->next = ipr->next;
 801b792:	687b      	ldr	r3, [r7, #4]
 801b794:	681a      	ldr	r2, [r3, #0]
 801b796:	683b      	ldr	r3, [r7, #0]
 801b798:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801b79a:	6879      	ldr	r1, [r7, #4]
 801b79c:	2004      	movs	r0, #4
 801b79e:	f7f6 fec3 	bl	8012528 <memp_free>
}
 801b7a2:	bf00      	nop
 801b7a4:	3708      	adds	r7, #8
 801b7a6:	46bd      	mov	sp, r7
 801b7a8:	bd80      	pop	{r7, pc}
 801b7aa:	bf00      	nop
 801b7ac:	20002350 	.word	0x20002350
 801b7b0:	08020a20 	.word	0x08020a20
 801b7b4:	08020ae8 	.word	0x08020ae8
 801b7b8:	08020a68 	.word	0x08020a68

0801b7bc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801b7bc:	b580      	push	{r7, lr}
 801b7be:	b08c      	sub	sp, #48	; 0x30
 801b7c0:	af00      	add	r7, sp, #0
 801b7c2:	60f8      	str	r0, [r7, #12]
 801b7c4:	60b9      	str	r1, [r7, #8]
 801b7c6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801b7c8:	2300      	movs	r3, #0
 801b7ca:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801b7cc:	2301      	movs	r3, #1
 801b7ce:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801b7d0:	68bb      	ldr	r3, [r7, #8]
 801b7d2:	685b      	ldr	r3, [r3, #4]
 801b7d4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801b7d6:	69fb      	ldr	r3, [r7, #28]
 801b7d8:	885b      	ldrh	r3, [r3, #2]
 801b7da:	b29b      	uxth	r3, r3
 801b7dc:	4618      	mov	r0, r3
 801b7de:	f7f6 f9f2 	bl	8011bc6 <lwip_htons>
 801b7e2:	4603      	mov	r3, r0
 801b7e4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801b7e6:	69fb      	ldr	r3, [r7, #28]
 801b7e8:	781b      	ldrb	r3, [r3, #0]
 801b7ea:	f003 030f 	and.w	r3, r3, #15
 801b7ee:	b2db      	uxtb	r3, r3
 801b7f0:	009b      	lsls	r3, r3, #2
 801b7f2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801b7f4:	7e7b      	ldrb	r3, [r7, #25]
 801b7f6:	b29b      	uxth	r3, r3
 801b7f8:	8b7a      	ldrh	r2, [r7, #26]
 801b7fa:	429a      	cmp	r2, r3
 801b7fc:	d202      	bcs.n	801b804 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b7fe:	f04f 33ff 	mov.w	r3, #4294967295
 801b802:	e135      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801b804:	7e7b      	ldrb	r3, [r7, #25]
 801b806:	b29b      	uxth	r3, r3
 801b808:	8b7a      	ldrh	r2, [r7, #26]
 801b80a:	1ad3      	subs	r3, r2, r3
 801b80c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801b80e:	69fb      	ldr	r3, [r7, #28]
 801b810:	88db      	ldrh	r3, [r3, #6]
 801b812:	b29b      	uxth	r3, r3
 801b814:	4618      	mov	r0, r3
 801b816:	f7f6 f9d6 	bl	8011bc6 <lwip_htons>
 801b81a:	4603      	mov	r3, r0
 801b81c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b820:	b29b      	uxth	r3, r3
 801b822:	00db      	lsls	r3, r3, #3
 801b824:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801b826:	68bb      	ldr	r3, [r7, #8]
 801b828:	685b      	ldr	r3, [r3, #4]
 801b82a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801b82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b82e:	2200      	movs	r2, #0
 801b830:	701a      	strb	r2, [r3, #0]
 801b832:	2200      	movs	r2, #0
 801b834:	705a      	strb	r2, [r3, #1]
 801b836:	2200      	movs	r2, #0
 801b838:	709a      	strb	r2, [r3, #2]
 801b83a:	2200      	movs	r2, #0
 801b83c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801b83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b840:	8afa      	ldrh	r2, [r7, #22]
 801b842:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801b844:	8afa      	ldrh	r2, [r7, #22]
 801b846:	8b7b      	ldrh	r3, [r7, #26]
 801b848:	4413      	add	r3, r2
 801b84a:	b29a      	uxth	r2, r3
 801b84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b84e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801b850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b852:	88db      	ldrh	r3, [r3, #6]
 801b854:	b29b      	uxth	r3, r3
 801b856:	8afa      	ldrh	r2, [r7, #22]
 801b858:	429a      	cmp	r2, r3
 801b85a:	d902      	bls.n	801b862 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b85c:	f04f 33ff 	mov.w	r3, #4294967295
 801b860:	e106      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801b862:	68fb      	ldr	r3, [r7, #12]
 801b864:	685b      	ldr	r3, [r3, #4]
 801b866:	627b      	str	r3, [r7, #36]	; 0x24
 801b868:	e068      	b.n	801b93c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801b86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b86c:	685b      	ldr	r3, [r3, #4]
 801b86e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801b870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b872:	889b      	ldrh	r3, [r3, #4]
 801b874:	b29a      	uxth	r2, r3
 801b876:	693b      	ldr	r3, [r7, #16]
 801b878:	889b      	ldrh	r3, [r3, #4]
 801b87a:	b29b      	uxth	r3, r3
 801b87c:	429a      	cmp	r2, r3
 801b87e:	d235      	bcs.n	801b8ec <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801b880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b884:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801b886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b888:	2b00      	cmp	r3, #0
 801b88a:	d020      	beq.n	801b8ce <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801b88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b88e:	889b      	ldrh	r3, [r3, #4]
 801b890:	b29a      	uxth	r2, r3
 801b892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b894:	88db      	ldrh	r3, [r3, #6]
 801b896:	b29b      	uxth	r3, r3
 801b898:	429a      	cmp	r2, r3
 801b89a:	d307      	bcc.n	801b8ac <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801b89c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b89e:	88db      	ldrh	r3, [r3, #6]
 801b8a0:	b29a      	uxth	r2, r3
 801b8a2:	693b      	ldr	r3, [r7, #16]
 801b8a4:	889b      	ldrh	r3, [r3, #4]
 801b8a6:	b29b      	uxth	r3, r3
 801b8a8:	429a      	cmp	r2, r3
 801b8aa:	d902      	bls.n	801b8b2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b8ac:	f04f 33ff 	mov.w	r3, #4294967295
 801b8b0:	e0de      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801b8b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b8b4:	68ba      	ldr	r2, [r7, #8]
 801b8b6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801b8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b8ba:	88db      	ldrh	r3, [r3, #6]
 801b8bc:	b29a      	uxth	r2, r3
 801b8be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b8c0:	889b      	ldrh	r3, [r3, #4]
 801b8c2:	b29b      	uxth	r3, r3
 801b8c4:	429a      	cmp	r2, r3
 801b8c6:	d03d      	beq.n	801b944 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b8c8:	2300      	movs	r3, #0
 801b8ca:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801b8cc:	e03a      	b.n	801b944 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801b8ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b8d0:	88db      	ldrh	r3, [r3, #6]
 801b8d2:	b29a      	uxth	r2, r3
 801b8d4:	693b      	ldr	r3, [r7, #16]
 801b8d6:	889b      	ldrh	r3, [r3, #4]
 801b8d8:	b29b      	uxth	r3, r3
 801b8da:	429a      	cmp	r2, r3
 801b8dc:	d902      	bls.n	801b8e4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b8de:	f04f 33ff 	mov.w	r3, #4294967295
 801b8e2:	e0c5      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801b8e4:	68fb      	ldr	r3, [r7, #12]
 801b8e6:	68ba      	ldr	r2, [r7, #8]
 801b8e8:	605a      	str	r2, [r3, #4]
      break;
 801b8ea:	e02b      	b.n	801b944 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801b8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b8ee:	889b      	ldrh	r3, [r3, #4]
 801b8f0:	b29a      	uxth	r2, r3
 801b8f2:	693b      	ldr	r3, [r7, #16]
 801b8f4:	889b      	ldrh	r3, [r3, #4]
 801b8f6:	b29b      	uxth	r3, r3
 801b8f8:	429a      	cmp	r2, r3
 801b8fa:	d102      	bne.n	801b902 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b8fc:	f04f 33ff 	mov.w	r3, #4294967295
 801b900:	e0b6      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801b902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b904:	889b      	ldrh	r3, [r3, #4]
 801b906:	b29a      	uxth	r2, r3
 801b908:	693b      	ldr	r3, [r7, #16]
 801b90a:	88db      	ldrh	r3, [r3, #6]
 801b90c:	b29b      	uxth	r3, r3
 801b90e:	429a      	cmp	r2, r3
 801b910:	d202      	bcs.n	801b918 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b912:	f04f 33ff 	mov.w	r3, #4294967295
 801b916:	e0ab      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801b918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b91a:	2b00      	cmp	r3, #0
 801b91c:	d009      	beq.n	801b932 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801b91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b920:	88db      	ldrh	r3, [r3, #6]
 801b922:	b29a      	uxth	r2, r3
 801b924:	693b      	ldr	r3, [r7, #16]
 801b926:	889b      	ldrh	r3, [r3, #4]
 801b928:	b29b      	uxth	r3, r3
 801b92a:	429a      	cmp	r2, r3
 801b92c:	d001      	beq.n	801b932 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b92e:	2300      	movs	r3, #0
 801b930:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801b932:	693b      	ldr	r3, [r7, #16]
 801b934:	681b      	ldr	r3, [r3, #0]
 801b936:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801b938:	693b      	ldr	r3, [r7, #16]
 801b93a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801b93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b93e:	2b00      	cmp	r3, #0
 801b940:	d193      	bne.n	801b86a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801b942:	e000      	b.n	801b946 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801b944:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801b946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b948:	2b00      	cmp	r3, #0
 801b94a:	d12d      	bne.n	801b9a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801b94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b94e:	2b00      	cmp	r3, #0
 801b950:	d01c      	beq.n	801b98c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801b952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b954:	88db      	ldrh	r3, [r3, #6]
 801b956:	b29a      	uxth	r2, r3
 801b958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b95a:	889b      	ldrh	r3, [r3, #4]
 801b95c:	b29b      	uxth	r3, r3
 801b95e:	429a      	cmp	r2, r3
 801b960:	d906      	bls.n	801b970 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801b962:	4b45      	ldr	r3, [pc, #276]	; (801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b964:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801b968:	4944      	ldr	r1, [pc, #272]	; (801ba7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801b96a:	4845      	ldr	r0, [pc, #276]	; (801ba80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801b96c:	f001 f8ae 	bl	801cacc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801b970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b972:	68ba      	ldr	r2, [r7, #8]
 801b974:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801b976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b978:	88db      	ldrh	r3, [r3, #6]
 801b97a:	b29a      	uxth	r2, r3
 801b97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b97e:	889b      	ldrh	r3, [r3, #4]
 801b980:	b29b      	uxth	r3, r3
 801b982:	429a      	cmp	r2, r3
 801b984:	d010      	beq.n	801b9a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801b986:	2300      	movs	r3, #0
 801b988:	623b      	str	r3, [r7, #32]
 801b98a:	e00d      	b.n	801b9a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801b98c:	68fb      	ldr	r3, [r7, #12]
 801b98e:	685b      	ldr	r3, [r3, #4]
 801b990:	2b00      	cmp	r3, #0
 801b992:	d006      	beq.n	801b9a2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801b994:	4b38      	ldr	r3, [pc, #224]	; (801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b996:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801b99a:	493a      	ldr	r1, [pc, #232]	; (801ba84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801b99c:	4838      	ldr	r0, [pc, #224]	; (801ba80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801b99e:	f001 f895 	bl	801cacc <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801b9a2:	68fb      	ldr	r3, [r7, #12]
 801b9a4:	68ba      	ldr	r2, [r7, #8]
 801b9a6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801b9a8:	687b      	ldr	r3, [r7, #4]
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	d105      	bne.n	801b9ba <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801b9ae:	68fb      	ldr	r3, [r7, #12]
 801b9b0:	7f9b      	ldrb	r3, [r3, #30]
 801b9b2:	f003 0301 	and.w	r3, r3, #1
 801b9b6:	2b00      	cmp	r3, #0
 801b9b8:	d059      	beq.n	801ba6e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801b9ba:	6a3b      	ldr	r3, [r7, #32]
 801b9bc:	2b00      	cmp	r3, #0
 801b9be:	d04f      	beq.n	801ba60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801b9c0:	68fb      	ldr	r3, [r7, #12]
 801b9c2:	685b      	ldr	r3, [r3, #4]
 801b9c4:	2b00      	cmp	r3, #0
 801b9c6:	d006      	beq.n	801b9d6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801b9c8:	68fb      	ldr	r3, [r7, #12]
 801b9ca:	685b      	ldr	r3, [r3, #4]
 801b9cc:	685b      	ldr	r3, [r3, #4]
 801b9ce:	889b      	ldrh	r3, [r3, #4]
 801b9d0:	b29b      	uxth	r3, r3
 801b9d2:	2b00      	cmp	r3, #0
 801b9d4:	d002      	beq.n	801b9dc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801b9d6:	2300      	movs	r3, #0
 801b9d8:	623b      	str	r3, [r7, #32]
 801b9da:	e041      	b.n	801ba60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801b9dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b9de:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801b9e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b9e2:	681b      	ldr	r3, [r3, #0]
 801b9e4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801b9e6:	e012      	b.n	801ba0e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801b9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b9ea:	685b      	ldr	r3, [r3, #4]
 801b9ec:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801b9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b9f0:	88db      	ldrh	r3, [r3, #6]
 801b9f2:	b29a      	uxth	r2, r3
 801b9f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b9f6:	889b      	ldrh	r3, [r3, #4]
 801b9f8:	b29b      	uxth	r3, r3
 801b9fa:	429a      	cmp	r2, r3
 801b9fc:	d002      	beq.n	801ba04 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801b9fe:	2300      	movs	r3, #0
 801ba00:	623b      	str	r3, [r7, #32]
            break;
 801ba02:	e007      	b.n	801ba14 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801ba04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba06:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801ba08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba0a:	681b      	ldr	r3, [r3, #0]
 801ba0c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801ba0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba10:	2b00      	cmp	r3, #0
 801ba12:	d1e9      	bne.n	801b9e8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801ba14:	6a3b      	ldr	r3, [r7, #32]
 801ba16:	2b00      	cmp	r3, #0
 801ba18:	d022      	beq.n	801ba60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801ba1a:	68fb      	ldr	r3, [r7, #12]
 801ba1c:	685b      	ldr	r3, [r3, #4]
 801ba1e:	2b00      	cmp	r3, #0
 801ba20:	d106      	bne.n	801ba30 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801ba22:	4b15      	ldr	r3, [pc, #84]	; (801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba24:	f240 12df 	movw	r2, #479	; 0x1df
 801ba28:	4917      	ldr	r1, [pc, #92]	; (801ba88 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ba2a:	4815      	ldr	r0, [pc, #84]	; (801ba80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ba2c:	f001 f84e 	bl	801cacc <iprintf>
          LWIP_ASSERT("sanity check",
 801ba30:	68fb      	ldr	r3, [r7, #12]
 801ba32:	685b      	ldr	r3, [r3, #4]
 801ba34:	685b      	ldr	r3, [r3, #4]
 801ba36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801ba38:	429a      	cmp	r2, r3
 801ba3a:	d106      	bne.n	801ba4a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801ba3c:	4b0e      	ldr	r3, [pc, #56]	; (801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba3e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801ba42:	4911      	ldr	r1, [pc, #68]	; (801ba88 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ba44:	480e      	ldr	r0, [pc, #56]	; (801ba80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ba46:	f001 f841 	bl	801cacc <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801ba4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba4c:	681b      	ldr	r3, [r3, #0]
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	d006      	beq.n	801ba60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801ba52:	4b09      	ldr	r3, [pc, #36]	; (801ba78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba54:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801ba58:	490c      	ldr	r1, [pc, #48]	; (801ba8c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801ba5a:	4809      	ldr	r0, [pc, #36]	; (801ba80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ba5c:	f001 f836 	bl	801cacc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801ba60:	6a3b      	ldr	r3, [r7, #32]
 801ba62:	2b00      	cmp	r3, #0
 801ba64:	bf14      	ite	ne
 801ba66:	2301      	movne	r3, #1
 801ba68:	2300      	moveq	r3, #0
 801ba6a:	b2db      	uxtb	r3, r3
 801ba6c:	e000      	b.n	801ba70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801ba6e:	2300      	movs	r3, #0
}
 801ba70:	4618      	mov	r0, r3
 801ba72:	3730      	adds	r7, #48	; 0x30
 801ba74:	46bd      	mov	sp, r7
 801ba76:	bd80      	pop	{r7, pc}
 801ba78:	08020a20 	.word	0x08020a20
 801ba7c:	08020b04 	.word	0x08020b04
 801ba80:	08020a68 	.word	0x08020a68
 801ba84:	08020b24 	.word	0x08020b24
 801ba88:	08020b5c 	.word	0x08020b5c
 801ba8c:	08020b6c 	.word	0x08020b6c

0801ba90 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801ba90:	b580      	push	{r7, lr}
 801ba92:	b08e      	sub	sp, #56	; 0x38
 801ba94:	af00      	add	r7, sp, #0
 801ba96:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	685b      	ldr	r3, [r3, #4]
 801ba9c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801ba9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801baa0:	781b      	ldrb	r3, [r3, #0]
 801baa2:	f003 030f 	and.w	r3, r3, #15
 801baa6:	b2db      	uxtb	r3, r3
 801baa8:	009b      	lsls	r3, r3, #2
 801baaa:	b2db      	uxtb	r3, r3
 801baac:	2b14      	cmp	r3, #20
 801baae:	f040 8167 	bne.w	801bd80 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801bab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bab4:	88db      	ldrh	r3, [r3, #6]
 801bab6:	b29b      	uxth	r3, r3
 801bab8:	4618      	mov	r0, r3
 801baba:	f7f6 f884 	bl	8011bc6 <lwip_htons>
 801babe:	4603      	mov	r3, r0
 801bac0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bac4:	b29b      	uxth	r3, r3
 801bac6:	00db      	lsls	r3, r3, #3
 801bac8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801baca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bacc:	885b      	ldrh	r3, [r3, #2]
 801bace:	b29b      	uxth	r3, r3
 801bad0:	4618      	mov	r0, r3
 801bad2:	f7f6 f878 	bl	8011bc6 <lwip_htons>
 801bad6:	4603      	mov	r3, r0
 801bad8:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801bada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801badc:	781b      	ldrb	r3, [r3, #0]
 801bade:	f003 030f 	and.w	r3, r3, #15
 801bae2:	b2db      	uxtb	r3, r3
 801bae4:	009b      	lsls	r3, r3, #2
 801bae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801baea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801baee:	b29b      	uxth	r3, r3
 801baf0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801baf2:	429a      	cmp	r2, r3
 801baf4:	f0c0 8146 	bcc.w	801bd84 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801baf8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801bafc:	b29b      	uxth	r3, r3
 801bafe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801bb00:	1ad3      	subs	r3, r2, r3
 801bb02:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801bb04:	6878      	ldr	r0, [r7, #4]
 801bb06:	f7f7 fba9 	bl	801325c <pbuf_clen>
 801bb0a:	4603      	mov	r3, r0
 801bb0c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801bb0e:	4b9f      	ldr	r3, [pc, #636]	; (801bd8c <ip4_reass+0x2fc>)
 801bb10:	881b      	ldrh	r3, [r3, #0]
 801bb12:	461a      	mov	r2, r3
 801bb14:	8c3b      	ldrh	r3, [r7, #32]
 801bb16:	4413      	add	r3, r2
 801bb18:	2b0a      	cmp	r3, #10
 801bb1a:	dd10      	ble.n	801bb3e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bb1c:	8c3b      	ldrh	r3, [r7, #32]
 801bb1e:	4619      	mov	r1, r3
 801bb20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bb22:	f7ff fd81 	bl	801b628 <ip_reass_remove_oldest_datagram>
 801bb26:	4603      	mov	r3, r0
 801bb28:	2b00      	cmp	r3, #0
 801bb2a:	f000 812d 	beq.w	801bd88 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801bb2e:	4b97      	ldr	r3, [pc, #604]	; (801bd8c <ip4_reass+0x2fc>)
 801bb30:	881b      	ldrh	r3, [r3, #0]
 801bb32:	461a      	mov	r2, r3
 801bb34:	8c3b      	ldrh	r3, [r7, #32]
 801bb36:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bb38:	2b0a      	cmp	r3, #10
 801bb3a:	f300 8125 	bgt.w	801bd88 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bb3e:	4b94      	ldr	r3, [pc, #592]	; (801bd90 <ip4_reass+0x300>)
 801bb40:	681b      	ldr	r3, [r3, #0]
 801bb42:	633b      	str	r3, [r7, #48]	; 0x30
 801bb44:	e015      	b.n	801bb72 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801bb46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb48:	695a      	ldr	r2, [r3, #20]
 801bb4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb4c:	68db      	ldr	r3, [r3, #12]
 801bb4e:	429a      	cmp	r2, r3
 801bb50:	d10c      	bne.n	801bb6c <ip4_reass+0xdc>
 801bb52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb54:	699a      	ldr	r2, [r3, #24]
 801bb56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb58:	691b      	ldr	r3, [r3, #16]
 801bb5a:	429a      	cmp	r2, r3
 801bb5c:	d106      	bne.n	801bb6c <ip4_reass+0xdc>
 801bb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb60:	899a      	ldrh	r2, [r3, #12]
 801bb62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb64:	889b      	ldrh	r3, [r3, #4]
 801bb66:	b29b      	uxth	r3, r3
 801bb68:	429a      	cmp	r2, r3
 801bb6a:	d006      	beq.n	801bb7a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bb6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb6e:	681b      	ldr	r3, [r3, #0]
 801bb70:	633b      	str	r3, [r7, #48]	; 0x30
 801bb72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb74:	2b00      	cmp	r3, #0
 801bb76:	d1e6      	bne.n	801bb46 <ip4_reass+0xb6>
 801bb78:	e000      	b.n	801bb7c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801bb7a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801bb7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb7e:	2b00      	cmp	r3, #0
 801bb80:	d109      	bne.n	801bb96 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801bb82:	8c3b      	ldrh	r3, [r7, #32]
 801bb84:	4619      	mov	r1, r3
 801bb86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bb88:	f7ff fdb0 	bl	801b6ec <ip_reass_enqueue_new_datagram>
 801bb8c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801bb8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb90:	2b00      	cmp	r3, #0
 801bb92:	d11c      	bne.n	801bbce <ip4_reass+0x13e>
      goto nullreturn;
 801bb94:	e109      	b.n	801bdaa <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bb96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bb98:	88db      	ldrh	r3, [r3, #6]
 801bb9a:	b29b      	uxth	r3, r3
 801bb9c:	4618      	mov	r0, r3
 801bb9e:	f7f6 f812 	bl	8011bc6 <lwip_htons>
 801bba2:	4603      	mov	r3, r0
 801bba4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bba8:	2b00      	cmp	r3, #0
 801bbaa:	d110      	bne.n	801bbce <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801bbac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bbae:	89db      	ldrh	r3, [r3, #14]
 801bbb0:	4618      	mov	r0, r3
 801bbb2:	f7f6 f808 	bl	8011bc6 <lwip_htons>
 801bbb6:	4603      	mov	r3, r0
 801bbb8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bbbc:	2b00      	cmp	r3, #0
 801bbbe:	d006      	beq.n	801bbce <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801bbc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bbc2:	3308      	adds	r3, #8
 801bbc4:	2214      	movs	r2, #20
 801bbc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801bbc8:	4618      	mov	r0, r3
 801bbca:	f000 febf 	bl	801c94c <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801bbce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bbd0:	88db      	ldrh	r3, [r3, #6]
 801bbd2:	b29b      	uxth	r3, r3
 801bbd4:	f003 0320 	and.w	r3, r3, #32
 801bbd8:	2b00      	cmp	r3, #0
 801bbda:	bf0c      	ite	eq
 801bbdc:	2301      	moveq	r3, #1
 801bbde:	2300      	movne	r3, #0
 801bbe0:	b2db      	uxtb	r3, r3
 801bbe2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801bbe4:	69fb      	ldr	r3, [r7, #28]
 801bbe6:	2b00      	cmp	r3, #0
 801bbe8:	d00e      	beq.n	801bc08 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801bbea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801bbec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bbee:	4413      	add	r3, r2
 801bbf0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801bbf2:	8b7a      	ldrh	r2, [r7, #26]
 801bbf4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801bbf6:	429a      	cmp	r2, r3
 801bbf8:	f0c0 80a0 	bcc.w	801bd3c <ip4_reass+0x2ac>
 801bbfc:	8b7b      	ldrh	r3, [r7, #26]
 801bbfe:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801bc02:	4293      	cmp	r3, r2
 801bc04:	f200 809a 	bhi.w	801bd3c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801bc08:	69fa      	ldr	r2, [r7, #28]
 801bc0a:	6879      	ldr	r1, [r7, #4]
 801bc0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bc0e:	f7ff fdd5 	bl	801b7bc <ip_reass_chain_frag_into_datagram_and_validate>
 801bc12:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801bc14:	697b      	ldr	r3, [r7, #20]
 801bc16:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bc1a:	f000 8091 	beq.w	801bd40 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801bc1e:	4b5b      	ldr	r3, [pc, #364]	; (801bd8c <ip4_reass+0x2fc>)
 801bc20:	881a      	ldrh	r2, [r3, #0]
 801bc22:	8c3b      	ldrh	r3, [r7, #32]
 801bc24:	4413      	add	r3, r2
 801bc26:	b29a      	uxth	r2, r3
 801bc28:	4b58      	ldr	r3, [pc, #352]	; (801bd8c <ip4_reass+0x2fc>)
 801bc2a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801bc2c:	69fb      	ldr	r3, [r7, #28]
 801bc2e:	2b00      	cmp	r3, #0
 801bc30:	d00d      	beq.n	801bc4e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801bc32:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801bc34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bc36:	4413      	add	r3, r2
 801bc38:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801bc3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc3c:	8a7a      	ldrh	r2, [r7, #18]
 801bc3e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801bc40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc42:	7f9b      	ldrb	r3, [r3, #30]
 801bc44:	f043 0301 	orr.w	r3, r3, #1
 801bc48:	b2da      	uxtb	r2, r3
 801bc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc4c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801bc4e:	697b      	ldr	r3, [r7, #20]
 801bc50:	2b01      	cmp	r3, #1
 801bc52:	d171      	bne.n	801bd38 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801bc54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc56:	8b9b      	ldrh	r3, [r3, #28]
 801bc58:	3314      	adds	r3, #20
 801bc5a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801bc5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc5e:	685b      	ldr	r3, [r3, #4]
 801bc60:	685b      	ldr	r3, [r3, #4]
 801bc62:	681b      	ldr	r3, [r3, #0]
 801bc64:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801bc66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc68:	685b      	ldr	r3, [r3, #4]
 801bc6a:	685b      	ldr	r3, [r3, #4]
 801bc6c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801bc6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc70:	3308      	adds	r3, #8
 801bc72:	2214      	movs	r2, #20
 801bc74:	4619      	mov	r1, r3
 801bc76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bc78:	f000 fe68 	bl	801c94c <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801bc7c:	8a3b      	ldrh	r3, [r7, #16]
 801bc7e:	4618      	mov	r0, r3
 801bc80:	f7f5 ffa1 	bl	8011bc6 <lwip_htons>
 801bc84:	4603      	mov	r3, r0
 801bc86:	461a      	mov	r2, r3
 801bc88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc8a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801bc8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc8e:	2200      	movs	r2, #0
 801bc90:	719a      	strb	r2, [r3, #6]
 801bc92:	2200      	movs	r2, #0
 801bc94:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801bc96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc98:	2200      	movs	r2, #0
 801bc9a:	729a      	strb	r2, [r3, #10]
 801bc9c:	2200      	movs	r2, #0
 801bc9e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801bca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bca2:	685b      	ldr	r3, [r3, #4]
 801bca4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801bca6:	e00d      	b.n	801bcc4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801bca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bcaa:	685b      	ldr	r3, [r3, #4]
 801bcac:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801bcae:	2114      	movs	r1, #20
 801bcb0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801bcb2:	f7f7 f9c5 	bl	8013040 <pbuf_remove_header>
      pbuf_cat(p, r);
 801bcb6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801bcb8:	6878      	ldr	r0, [r7, #4]
 801bcba:	f7f7 fb09 	bl	80132d0 <pbuf_cat>
      r = iprh->next_pbuf;
 801bcbe:	68fb      	ldr	r3, [r7, #12]
 801bcc0:	681b      	ldr	r3, [r3, #0]
 801bcc2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801bcc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bcc6:	2b00      	cmp	r3, #0
 801bcc8:	d1ee      	bne.n	801bca8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801bcca:	4b31      	ldr	r3, [pc, #196]	; (801bd90 <ip4_reass+0x300>)
 801bccc:	681b      	ldr	r3, [r3, #0]
 801bcce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bcd0:	429a      	cmp	r2, r3
 801bcd2:	d102      	bne.n	801bcda <ip4_reass+0x24a>
      ipr_prev = NULL;
 801bcd4:	2300      	movs	r3, #0
 801bcd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bcd8:	e010      	b.n	801bcfc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801bcda:	4b2d      	ldr	r3, [pc, #180]	; (801bd90 <ip4_reass+0x300>)
 801bcdc:	681b      	ldr	r3, [r3, #0]
 801bcde:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bce0:	e007      	b.n	801bcf2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801bce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bce4:	681b      	ldr	r3, [r3, #0]
 801bce6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bce8:	429a      	cmp	r2, r3
 801bcea:	d006      	beq.n	801bcfa <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801bcec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bcee:	681b      	ldr	r3, [r3, #0]
 801bcf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 801bcf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bcf4:	2b00      	cmp	r3, #0
 801bcf6:	d1f4      	bne.n	801bce2 <ip4_reass+0x252>
 801bcf8:	e000      	b.n	801bcfc <ip4_reass+0x26c>
          break;
 801bcfa:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801bcfc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801bcfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bd00:	f7ff fd2e 	bl	801b760 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801bd04:	6878      	ldr	r0, [r7, #4]
 801bd06:	f7f7 faa9 	bl	801325c <pbuf_clen>
 801bd0a:	4603      	mov	r3, r0
 801bd0c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801bd0e:	4b1f      	ldr	r3, [pc, #124]	; (801bd8c <ip4_reass+0x2fc>)
 801bd10:	881b      	ldrh	r3, [r3, #0]
 801bd12:	8c3a      	ldrh	r2, [r7, #32]
 801bd14:	429a      	cmp	r2, r3
 801bd16:	d906      	bls.n	801bd26 <ip4_reass+0x296>
 801bd18:	4b1e      	ldr	r3, [pc, #120]	; (801bd94 <ip4_reass+0x304>)
 801bd1a:	f240 229b 	movw	r2, #667	; 0x29b
 801bd1e:	491e      	ldr	r1, [pc, #120]	; (801bd98 <ip4_reass+0x308>)
 801bd20:	481e      	ldr	r0, [pc, #120]	; (801bd9c <ip4_reass+0x30c>)
 801bd22:	f000 fed3 	bl	801cacc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801bd26:	4b19      	ldr	r3, [pc, #100]	; (801bd8c <ip4_reass+0x2fc>)
 801bd28:	881a      	ldrh	r2, [r3, #0]
 801bd2a:	8c3b      	ldrh	r3, [r7, #32]
 801bd2c:	1ad3      	subs	r3, r2, r3
 801bd2e:	b29a      	uxth	r2, r3
 801bd30:	4b16      	ldr	r3, [pc, #88]	; (801bd8c <ip4_reass+0x2fc>)
 801bd32:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801bd34:	687b      	ldr	r3, [r7, #4]
 801bd36:	e03c      	b.n	801bdb2 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801bd38:	2300      	movs	r3, #0
 801bd3a:	e03a      	b.n	801bdb2 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801bd3c:	bf00      	nop
 801bd3e:	e000      	b.n	801bd42 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801bd40:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801bd42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd44:	2b00      	cmp	r3, #0
 801bd46:	d106      	bne.n	801bd56 <ip4_reass+0x2c6>
 801bd48:	4b12      	ldr	r3, [pc, #72]	; (801bd94 <ip4_reass+0x304>)
 801bd4a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801bd4e:	4914      	ldr	r1, [pc, #80]	; (801bda0 <ip4_reass+0x310>)
 801bd50:	4812      	ldr	r0, [pc, #72]	; (801bd9c <ip4_reass+0x30c>)
 801bd52:	f000 febb 	bl	801cacc <iprintf>
  if (ipr->p == NULL) {
 801bd56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bd58:	685b      	ldr	r3, [r3, #4]
 801bd5a:	2b00      	cmp	r3, #0
 801bd5c:	d124      	bne.n	801bda8 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801bd5e:	4b0c      	ldr	r3, [pc, #48]	; (801bd90 <ip4_reass+0x300>)
 801bd60:	681b      	ldr	r3, [r3, #0]
 801bd62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bd64:	429a      	cmp	r2, r3
 801bd66:	d006      	beq.n	801bd76 <ip4_reass+0x2e6>
 801bd68:	4b0a      	ldr	r3, [pc, #40]	; (801bd94 <ip4_reass+0x304>)
 801bd6a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801bd6e:	490d      	ldr	r1, [pc, #52]	; (801bda4 <ip4_reass+0x314>)
 801bd70:	480a      	ldr	r0, [pc, #40]	; (801bd9c <ip4_reass+0x30c>)
 801bd72:	f000 feab 	bl	801cacc <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801bd76:	2100      	movs	r1, #0
 801bd78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bd7a:	f7ff fcf1 	bl	801b760 <ip_reass_dequeue_datagram>
 801bd7e:	e014      	b.n	801bdaa <ip4_reass+0x31a>
    goto nullreturn;
 801bd80:	bf00      	nop
 801bd82:	e012      	b.n	801bdaa <ip4_reass+0x31a>
    goto nullreturn;
 801bd84:	bf00      	nop
 801bd86:	e010      	b.n	801bdaa <ip4_reass+0x31a>
      goto nullreturn;
 801bd88:	bf00      	nop
 801bd8a:	e00e      	b.n	801bdaa <ip4_reass+0x31a>
 801bd8c:	20002354 	.word	0x20002354
 801bd90:	20002350 	.word	0x20002350
 801bd94:	08020a20 	.word	0x08020a20
 801bd98:	08020b90 	.word	0x08020b90
 801bd9c:	08020a68 	.word	0x08020a68
 801bda0:	08020bac 	.word	0x08020bac
 801bda4:	08020bb8 	.word	0x08020bb8
  }

nullreturn:
 801bda8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801bdaa:	6878      	ldr	r0, [r7, #4]
 801bdac:	f7f7 f9ce 	bl	801314c <pbuf_free>
  return NULL;
 801bdb0:	2300      	movs	r3, #0
}
 801bdb2:	4618      	mov	r0, r3
 801bdb4:	3738      	adds	r7, #56	; 0x38
 801bdb6:	46bd      	mov	sp, r7
 801bdb8:	bd80      	pop	{r7, pc}
 801bdba:	bf00      	nop

0801bdbc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801bdbc:	b580      	push	{r7, lr}
 801bdbe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801bdc0:	2005      	movs	r0, #5
 801bdc2:	f7f6 fb65 	bl	8012490 <memp_malloc>
 801bdc6:	4603      	mov	r3, r0
}
 801bdc8:	4618      	mov	r0, r3
 801bdca:	bd80      	pop	{r7, pc}

0801bdcc <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801bdcc:	b580      	push	{r7, lr}
 801bdce:	b082      	sub	sp, #8
 801bdd0:	af00      	add	r7, sp, #0
 801bdd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801bdd4:	687b      	ldr	r3, [r7, #4]
 801bdd6:	2b00      	cmp	r3, #0
 801bdd8:	d106      	bne.n	801bde8 <ip_frag_free_pbuf_custom_ref+0x1c>
 801bdda:	4b07      	ldr	r3, [pc, #28]	; (801bdf8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801bddc:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801bde0:	4906      	ldr	r1, [pc, #24]	; (801bdfc <ip_frag_free_pbuf_custom_ref+0x30>)
 801bde2:	4807      	ldr	r0, [pc, #28]	; (801be00 <ip_frag_free_pbuf_custom_ref+0x34>)
 801bde4:	f000 fe72 	bl	801cacc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801bde8:	6879      	ldr	r1, [r7, #4]
 801bdea:	2005      	movs	r0, #5
 801bdec:	f7f6 fb9c 	bl	8012528 <memp_free>
}
 801bdf0:	bf00      	nop
 801bdf2:	3708      	adds	r7, #8
 801bdf4:	46bd      	mov	sp, r7
 801bdf6:	bd80      	pop	{r7, pc}
 801bdf8:	08020a20 	.word	0x08020a20
 801bdfc:	08020bd8 	.word	0x08020bd8
 801be00:	08020a68 	.word	0x08020a68

0801be04 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801be04:	b580      	push	{r7, lr}
 801be06:	b084      	sub	sp, #16
 801be08:	af00      	add	r7, sp, #0
 801be0a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801be0c:	687b      	ldr	r3, [r7, #4]
 801be0e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801be10:	68fb      	ldr	r3, [r7, #12]
 801be12:	2b00      	cmp	r3, #0
 801be14:	d106      	bne.n	801be24 <ipfrag_free_pbuf_custom+0x20>
 801be16:	4b11      	ldr	r3, [pc, #68]	; (801be5c <ipfrag_free_pbuf_custom+0x58>)
 801be18:	f240 22ce 	movw	r2, #718	; 0x2ce
 801be1c:	4910      	ldr	r1, [pc, #64]	; (801be60 <ipfrag_free_pbuf_custom+0x5c>)
 801be1e:	4811      	ldr	r0, [pc, #68]	; (801be64 <ipfrag_free_pbuf_custom+0x60>)
 801be20:	f000 fe54 	bl	801cacc <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801be24:	68fa      	ldr	r2, [r7, #12]
 801be26:	687b      	ldr	r3, [r7, #4]
 801be28:	429a      	cmp	r2, r3
 801be2a:	d006      	beq.n	801be3a <ipfrag_free_pbuf_custom+0x36>
 801be2c:	4b0b      	ldr	r3, [pc, #44]	; (801be5c <ipfrag_free_pbuf_custom+0x58>)
 801be2e:	f240 22cf 	movw	r2, #719	; 0x2cf
 801be32:	490d      	ldr	r1, [pc, #52]	; (801be68 <ipfrag_free_pbuf_custom+0x64>)
 801be34:	480b      	ldr	r0, [pc, #44]	; (801be64 <ipfrag_free_pbuf_custom+0x60>)
 801be36:	f000 fe49 	bl	801cacc <iprintf>
  if (pcr->original != NULL) {
 801be3a:	68fb      	ldr	r3, [r7, #12]
 801be3c:	695b      	ldr	r3, [r3, #20]
 801be3e:	2b00      	cmp	r3, #0
 801be40:	d004      	beq.n	801be4c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801be42:	68fb      	ldr	r3, [r7, #12]
 801be44:	695b      	ldr	r3, [r3, #20]
 801be46:	4618      	mov	r0, r3
 801be48:	f7f7 f980 	bl	801314c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801be4c:	68f8      	ldr	r0, [r7, #12]
 801be4e:	f7ff ffbd 	bl	801bdcc <ip_frag_free_pbuf_custom_ref>
}
 801be52:	bf00      	nop
 801be54:	3710      	adds	r7, #16
 801be56:	46bd      	mov	sp, r7
 801be58:	bd80      	pop	{r7, pc}
 801be5a:	bf00      	nop
 801be5c:	08020a20 	.word	0x08020a20
 801be60:	08020be4 	.word	0x08020be4
 801be64:	08020a68 	.word	0x08020a68
 801be68:	08020bf0 	.word	0x08020bf0

0801be6c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801be6c:	b580      	push	{r7, lr}
 801be6e:	b094      	sub	sp, #80	; 0x50
 801be70:	af02      	add	r7, sp, #8
 801be72:	60f8      	str	r0, [r7, #12]
 801be74:	60b9      	str	r1, [r7, #8]
 801be76:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801be78:	2300      	movs	r3, #0
 801be7a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801be7e:	68bb      	ldr	r3, [r7, #8]
 801be80:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801be82:	3b14      	subs	r3, #20
 801be84:	2b00      	cmp	r3, #0
 801be86:	da00      	bge.n	801be8a <ip4_frag+0x1e>
 801be88:	3307      	adds	r3, #7
 801be8a:	10db      	asrs	r3, r3, #3
 801be8c:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801be8e:	2314      	movs	r3, #20
 801be90:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801be92:	68fb      	ldr	r3, [r7, #12]
 801be94:	685b      	ldr	r3, [r3, #4]
 801be96:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801be98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801be9a:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801be9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801be9e:	781b      	ldrb	r3, [r3, #0]
 801bea0:	f003 030f 	and.w	r3, r3, #15
 801bea4:	b2db      	uxtb	r3, r3
 801bea6:	009b      	lsls	r3, r3, #2
 801bea8:	b2db      	uxtb	r3, r3
 801beaa:	2b14      	cmp	r3, #20
 801beac:	d002      	beq.n	801beb4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801beae:	f06f 0305 	mvn.w	r3, #5
 801beb2:	e110      	b.n	801c0d6 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801beb4:	68fb      	ldr	r3, [r7, #12]
 801beb6:	895b      	ldrh	r3, [r3, #10]
 801beb8:	2b13      	cmp	r3, #19
 801beba:	d809      	bhi.n	801bed0 <ip4_frag+0x64>
 801bebc:	4b88      	ldr	r3, [pc, #544]	; (801c0e0 <ip4_frag+0x274>)
 801bebe:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801bec2:	4988      	ldr	r1, [pc, #544]	; (801c0e4 <ip4_frag+0x278>)
 801bec4:	4888      	ldr	r0, [pc, #544]	; (801c0e8 <ip4_frag+0x27c>)
 801bec6:	f000 fe01 	bl	801cacc <iprintf>
 801beca:	f06f 0305 	mvn.w	r3, #5
 801bece:	e102      	b.n	801c0d6 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801bed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bed2:	88db      	ldrh	r3, [r3, #6]
 801bed4:	b29b      	uxth	r3, r3
 801bed6:	4618      	mov	r0, r3
 801bed8:	f7f5 fe75 	bl	8011bc6 <lwip_htons>
 801bedc:	4603      	mov	r3, r0
 801bede:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801bee0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bee2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bee6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801beea:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801beec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801bef0:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801bef2:	68fb      	ldr	r3, [r7, #12]
 801bef4:	891b      	ldrh	r3, [r3, #8]
 801bef6:	3b14      	subs	r3, #20
 801bef8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801befc:	e0e1      	b.n	801c0c2 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801befe:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bf00:	00db      	lsls	r3, r3, #3
 801bf02:	b29b      	uxth	r3, r3
 801bf04:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801bf08:	4293      	cmp	r3, r2
 801bf0a:	bf28      	it	cs
 801bf0c:	4613      	movcs	r3, r2
 801bf0e:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801bf10:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bf14:	2114      	movs	r1, #20
 801bf16:	200e      	movs	r0, #14
 801bf18:	f7f6 fe34 	bl	8012b84 <pbuf_alloc>
 801bf1c:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801bf1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	f000 80d5 	beq.w	801c0d0 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801bf26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf28:	895b      	ldrh	r3, [r3, #10]
 801bf2a:	2b13      	cmp	r3, #19
 801bf2c:	d806      	bhi.n	801bf3c <ip4_frag+0xd0>
 801bf2e:	4b6c      	ldr	r3, [pc, #432]	; (801c0e0 <ip4_frag+0x274>)
 801bf30:	f44f 7249 	mov.w	r2, #804	; 0x324
 801bf34:	496d      	ldr	r1, [pc, #436]	; (801c0ec <ip4_frag+0x280>)
 801bf36:	486c      	ldr	r0, [pc, #432]	; (801c0e8 <ip4_frag+0x27c>)
 801bf38:	f000 fdc8 	bl	801cacc <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801bf3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf3e:	685b      	ldr	r3, [r3, #4]
 801bf40:	2214      	movs	r2, #20
 801bf42:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801bf44:	4618      	mov	r0, r3
 801bf46:	f000 fd01 	bl	801c94c <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801bf4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf4c:	685b      	ldr	r3, [r3, #4]
 801bf4e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801bf50:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801bf52:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801bf56:	e064      	b.n	801c022 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801bf58:	68fb      	ldr	r3, [r7, #12]
 801bf5a:	895a      	ldrh	r2, [r3, #10]
 801bf5c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801bf5e:	1ad3      	subs	r3, r2, r3
 801bf60:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801bf62:	68fb      	ldr	r3, [r7, #12]
 801bf64:	895b      	ldrh	r3, [r3, #10]
 801bf66:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801bf68:	429a      	cmp	r2, r3
 801bf6a:	d906      	bls.n	801bf7a <ip4_frag+0x10e>
 801bf6c:	4b5c      	ldr	r3, [pc, #368]	; (801c0e0 <ip4_frag+0x274>)
 801bf6e:	f240 322d 	movw	r2, #813	; 0x32d
 801bf72:	495f      	ldr	r1, [pc, #380]	; (801c0f0 <ip4_frag+0x284>)
 801bf74:	485c      	ldr	r0, [pc, #368]	; (801c0e8 <ip4_frag+0x27c>)
 801bf76:	f000 fda9 	bl	801cacc <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801bf7a:	8bfa      	ldrh	r2, [r7, #30]
 801bf7c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801bf80:	4293      	cmp	r3, r2
 801bf82:	bf28      	it	cs
 801bf84:	4613      	movcs	r3, r2
 801bf86:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801bf8a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	d105      	bne.n	801bf9e <ip4_frag+0x132>
        poff = 0;
 801bf92:	2300      	movs	r3, #0
 801bf94:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801bf96:	68fb      	ldr	r3, [r7, #12]
 801bf98:	681b      	ldr	r3, [r3, #0]
 801bf9a:	60fb      	str	r3, [r7, #12]
        continue;
 801bf9c:	e041      	b.n	801c022 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801bf9e:	f7ff ff0d 	bl	801bdbc <ip_frag_alloc_pbuf_custom_ref>
 801bfa2:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801bfa4:	69bb      	ldr	r3, [r7, #24]
 801bfa6:	2b00      	cmp	r3, #0
 801bfa8:	d103      	bne.n	801bfb2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801bfaa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801bfac:	f7f7 f8ce 	bl	801314c <pbuf_free>
        goto memerr;
 801bfb0:	e08f      	b.n	801c0d2 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801bfb2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801bfb4:	68fb      	ldr	r3, [r7, #12]
 801bfb6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801bfb8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801bfba:	4413      	add	r3, r2
 801bfbc:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801bfc0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801bfc4:	9201      	str	r2, [sp, #4]
 801bfc6:	9300      	str	r3, [sp, #0]
 801bfc8:	4603      	mov	r3, r0
 801bfca:	2241      	movs	r2, #65	; 0x41
 801bfcc:	2000      	movs	r0, #0
 801bfce:	f7f6 ff03 	bl	8012dd8 <pbuf_alloced_custom>
 801bfd2:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801bfd4:	697b      	ldr	r3, [r7, #20]
 801bfd6:	2b00      	cmp	r3, #0
 801bfd8:	d106      	bne.n	801bfe8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801bfda:	69b8      	ldr	r0, [r7, #24]
 801bfdc:	f7ff fef6 	bl	801bdcc <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801bfe0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801bfe2:	f7f7 f8b3 	bl	801314c <pbuf_free>
        goto memerr;
 801bfe6:	e074      	b.n	801c0d2 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801bfe8:	68f8      	ldr	r0, [r7, #12]
 801bfea:	f7f7 f94f 	bl	801328c <pbuf_ref>
      pcr->original = p;
 801bfee:	69bb      	ldr	r3, [r7, #24]
 801bff0:	68fa      	ldr	r2, [r7, #12]
 801bff2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801bff4:	69bb      	ldr	r3, [r7, #24]
 801bff6:	4a3f      	ldr	r2, [pc, #252]	; (801c0f4 <ip4_frag+0x288>)
 801bff8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801bffa:	6979      	ldr	r1, [r7, #20]
 801bffc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801bffe:	f7f7 f967 	bl	80132d0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c002:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801c006:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c00a:	1ad3      	subs	r3, r2, r3
 801c00c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801c010:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c014:	2b00      	cmp	r3, #0
 801c016:	d004      	beq.n	801c022 <ip4_frag+0x1b6>
        poff = 0;
 801c018:	2300      	movs	r3, #0
 801c01a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801c01c:	68fb      	ldr	r3, [r7, #12]
 801c01e:	681b      	ldr	r3, [r3, #0]
 801c020:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c022:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801c026:	2b00      	cmp	r3, #0
 801c028:	d196      	bne.n	801bf58 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c02a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801c02c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801c030:	4413      	add	r3, r2
 801c032:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c034:	68bb      	ldr	r3, [r7, #8]
 801c036:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801c038:	f1a3 0213 	sub.w	r2, r3, #19
 801c03c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c040:	429a      	cmp	r2, r3
 801c042:	bfcc      	ite	gt
 801c044:	2301      	movgt	r3, #1
 801c046:	2300      	movle	r3, #0
 801c048:	b2db      	uxtb	r3, r3
 801c04a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c04c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801c050:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c054:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801c056:	6a3b      	ldr	r3, [r7, #32]
 801c058:	2b00      	cmp	r3, #0
 801c05a:	d002      	beq.n	801c062 <ip4_frag+0x1f6>
 801c05c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c05e:	2b00      	cmp	r3, #0
 801c060:	d003      	beq.n	801c06a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c062:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c064:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801c068:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c06a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c06c:	4618      	mov	r0, r3
 801c06e:	f7f5 fdaa 	bl	8011bc6 <lwip_htons>
 801c072:	4603      	mov	r3, r0
 801c074:	461a      	mov	r2, r3
 801c076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c078:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c07a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c07c:	3314      	adds	r3, #20
 801c07e:	b29b      	uxth	r3, r3
 801c080:	4618      	mov	r0, r3
 801c082:	f7f5 fda0 	bl	8011bc6 <lwip_htons>
 801c086:	4603      	mov	r3, r0
 801c088:	461a      	mov	r2, r3
 801c08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c08c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c090:	2200      	movs	r2, #0
 801c092:	729a      	strb	r2, [r3, #10]
 801c094:	2200      	movs	r2, #0
 801c096:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c098:	68bb      	ldr	r3, [r7, #8]
 801c09a:	695b      	ldr	r3, [r3, #20]
 801c09c:	687a      	ldr	r2, [r7, #4]
 801c09e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801c0a0:	68b8      	ldr	r0, [r7, #8]
 801c0a2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c0a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c0a6:	f7f7 f851 	bl	801314c <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c0aa:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c0ae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c0b0:	1ad3      	subs	r3, r2, r3
 801c0b2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801c0b6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801c0ba:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c0bc:	4413      	add	r3, r2
 801c0be:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801c0c2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c0c6:	2b00      	cmp	r3, #0
 801c0c8:	f47f af19 	bne.w	801befe <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c0cc:	2300      	movs	r3, #0
 801c0ce:	e002      	b.n	801c0d6 <ip4_frag+0x26a>
      goto memerr;
 801c0d0:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c0d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c0d6:	4618      	mov	r0, r3
 801c0d8:	3748      	adds	r7, #72	; 0x48
 801c0da:	46bd      	mov	sp, r7
 801c0dc:	bd80      	pop	{r7, pc}
 801c0de:	bf00      	nop
 801c0e0:	08020a20 	.word	0x08020a20
 801c0e4:	08020bfc 	.word	0x08020bfc
 801c0e8:	08020a68 	.word	0x08020a68
 801c0ec:	08020c18 	.word	0x08020c18
 801c0f0:	08020c38 	.word	0x08020c38
 801c0f4:	0801be05 	.word	0x0801be05

0801c0f8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c0f8:	b580      	push	{r7, lr}
 801c0fa:	b086      	sub	sp, #24
 801c0fc:	af00      	add	r7, sp, #0
 801c0fe:	6078      	str	r0, [r7, #4]
 801c100:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c102:	230e      	movs	r3, #14
 801c104:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c106:	687b      	ldr	r3, [r7, #4]
 801c108:	895b      	ldrh	r3, [r3, #10]
 801c10a:	2b0e      	cmp	r3, #14
 801c10c:	d96e      	bls.n	801c1ec <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	7bdb      	ldrb	r3, [r3, #15]
 801c112:	2b00      	cmp	r3, #0
 801c114:	d106      	bne.n	801c124 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c116:	683b      	ldr	r3, [r7, #0]
 801c118:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c11c:	3301      	adds	r3, #1
 801c11e:	b2da      	uxtb	r2, r3
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c124:	687b      	ldr	r3, [r7, #4]
 801c126:	685b      	ldr	r3, [r3, #4]
 801c128:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c12a:	693b      	ldr	r3, [r7, #16]
 801c12c:	7b1a      	ldrb	r2, [r3, #12]
 801c12e:	7b5b      	ldrb	r3, [r3, #13]
 801c130:	021b      	lsls	r3, r3, #8
 801c132:	4313      	orrs	r3, r2
 801c134:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c136:	693b      	ldr	r3, [r7, #16]
 801c138:	781b      	ldrb	r3, [r3, #0]
 801c13a:	f003 0301 	and.w	r3, r3, #1
 801c13e:	2b00      	cmp	r3, #0
 801c140:	d023      	beq.n	801c18a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c142:	693b      	ldr	r3, [r7, #16]
 801c144:	781b      	ldrb	r3, [r3, #0]
 801c146:	2b01      	cmp	r3, #1
 801c148:	d10f      	bne.n	801c16a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c14a:	693b      	ldr	r3, [r7, #16]
 801c14c:	785b      	ldrb	r3, [r3, #1]
 801c14e:	2b00      	cmp	r3, #0
 801c150:	d11b      	bne.n	801c18a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c152:	693b      	ldr	r3, [r7, #16]
 801c154:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c156:	2b5e      	cmp	r3, #94	; 0x5e
 801c158:	d117      	bne.n	801c18a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c15a:	687b      	ldr	r3, [r7, #4]
 801c15c:	7b5b      	ldrb	r3, [r3, #13]
 801c15e:	f043 0310 	orr.w	r3, r3, #16
 801c162:	b2da      	uxtb	r2, r3
 801c164:	687b      	ldr	r3, [r7, #4]
 801c166:	735a      	strb	r2, [r3, #13]
 801c168:	e00f      	b.n	801c18a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c16a:	693b      	ldr	r3, [r7, #16]
 801c16c:	2206      	movs	r2, #6
 801c16e:	4928      	ldr	r1, [pc, #160]	; (801c210 <ethernet_input+0x118>)
 801c170:	4618      	mov	r0, r3
 801c172:	f000 fbdd 	bl	801c930 <memcmp>
 801c176:	4603      	mov	r3, r0
 801c178:	2b00      	cmp	r3, #0
 801c17a:	d106      	bne.n	801c18a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c17c:	687b      	ldr	r3, [r7, #4]
 801c17e:	7b5b      	ldrb	r3, [r3, #13]
 801c180:	f043 0308 	orr.w	r3, r3, #8
 801c184:	b2da      	uxtb	r2, r3
 801c186:	687b      	ldr	r3, [r7, #4]
 801c188:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c18a:	89fb      	ldrh	r3, [r7, #14]
 801c18c:	2b08      	cmp	r3, #8
 801c18e:	d003      	beq.n	801c198 <ethernet_input+0xa0>
 801c190:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801c194:	d014      	beq.n	801c1c0 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c196:	e032      	b.n	801c1fe <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c198:	683b      	ldr	r3, [r7, #0]
 801c19a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801c19e:	f003 0308 	and.w	r3, r3, #8
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d024      	beq.n	801c1f0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c1a6:	8afb      	ldrh	r3, [r7, #22]
 801c1a8:	4619      	mov	r1, r3
 801c1aa:	6878      	ldr	r0, [r7, #4]
 801c1ac:	f7f6 ff48 	bl	8013040 <pbuf_remove_header>
 801c1b0:	4603      	mov	r3, r0
 801c1b2:	2b00      	cmp	r3, #0
 801c1b4:	d11e      	bne.n	801c1f4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c1b6:	6839      	ldr	r1, [r7, #0]
 801c1b8:	6878      	ldr	r0, [r7, #4]
 801c1ba:	f7fe ff27 	bl	801b00c <ip4_input>
      break;
 801c1be:	e013      	b.n	801c1e8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c1c0:	683b      	ldr	r3, [r7, #0]
 801c1c2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801c1c6:	f003 0308 	and.w	r3, r3, #8
 801c1ca:	2b00      	cmp	r3, #0
 801c1cc:	d014      	beq.n	801c1f8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c1ce:	8afb      	ldrh	r3, [r7, #22]
 801c1d0:	4619      	mov	r1, r3
 801c1d2:	6878      	ldr	r0, [r7, #4]
 801c1d4:	f7f6 ff34 	bl	8013040 <pbuf_remove_header>
 801c1d8:	4603      	mov	r3, r0
 801c1da:	2b00      	cmp	r3, #0
 801c1dc:	d10e      	bne.n	801c1fc <ethernet_input+0x104>
        etharp_input(p, netif);
 801c1de:	6839      	ldr	r1, [r7, #0]
 801c1e0:	6878      	ldr	r0, [r7, #4]
 801c1e2:	f7fe f8c7 	bl	801a374 <etharp_input>
      break;
 801c1e6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c1e8:	2300      	movs	r3, #0
 801c1ea:	e00c      	b.n	801c206 <ethernet_input+0x10e>
    goto free_and_return;
 801c1ec:	bf00      	nop
 801c1ee:	e006      	b.n	801c1fe <ethernet_input+0x106>
        goto free_and_return;
 801c1f0:	bf00      	nop
 801c1f2:	e004      	b.n	801c1fe <ethernet_input+0x106>
        goto free_and_return;
 801c1f4:	bf00      	nop
 801c1f6:	e002      	b.n	801c1fe <ethernet_input+0x106>
        goto free_and_return;
 801c1f8:	bf00      	nop
 801c1fa:	e000      	b.n	801c1fe <ethernet_input+0x106>
        goto free_and_return;
 801c1fc:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c1fe:	6878      	ldr	r0, [r7, #4]
 801c200:	f7f6 ffa4 	bl	801314c <pbuf_free>
  return ERR_OK;
 801c204:	2300      	movs	r3, #0
}
 801c206:	4618      	mov	r0, r3
 801c208:	3718      	adds	r7, #24
 801c20a:	46bd      	mov	sp, r7
 801c20c:	bd80      	pop	{r7, pc}
 801c20e:	bf00      	nop
 801c210:	080977a8 	.word	0x080977a8

0801c214 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c214:	b580      	push	{r7, lr}
 801c216:	b086      	sub	sp, #24
 801c218:	af00      	add	r7, sp, #0
 801c21a:	60f8      	str	r0, [r7, #12]
 801c21c:	60b9      	str	r1, [r7, #8]
 801c21e:	607a      	str	r2, [r7, #4]
 801c220:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c222:	8c3b      	ldrh	r3, [r7, #32]
 801c224:	4618      	mov	r0, r3
 801c226:	f7f5 fcce 	bl	8011bc6 <lwip_htons>
 801c22a:	4603      	mov	r3, r0
 801c22c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c22e:	210e      	movs	r1, #14
 801c230:	68b8      	ldr	r0, [r7, #8]
 801c232:	f7f6 fef5 	bl	8013020 <pbuf_add_header>
 801c236:	4603      	mov	r3, r0
 801c238:	2b00      	cmp	r3, #0
 801c23a:	d125      	bne.n	801c288 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c23c:	68bb      	ldr	r3, [r7, #8]
 801c23e:	685b      	ldr	r3, [r3, #4]
 801c240:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c242:	693b      	ldr	r3, [r7, #16]
 801c244:	8afa      	ldrh	r2, [r7, #22]
 801c246:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c248:	693b      	ldr	r3, [r7, #16]
 801c24a:	2206      	movs	r2, #6
 801c24c:	6839      	ldr	r1, [r7, #0]
 801c24e:	4618      	mov	r0, r3
 801c250:	f000 fb7c 	bl	801c94c <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c254:	693b      	ldr	r3, [r7, #16]
 801c256:	3306      	adds	r3, #6
 801c258:	2206      	movs	r2, #6
 801c25a:	6879      	ldr	r1, [r7, #4]
 801c25c:	4618      	mov	r0, r3
 801c25e:	f000 fb75 	bl	801c94c <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c262:	68fb      	ldr	r3, [r7, #12]
 801c264:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801c268:	2b06      	cmp	r3, #6
 801c26a:	d006      	beq.n	801c27a <ethernet_output+0x66>
 801c26c:	4b0a      	ldr	r3, [pc, #40]	; (801c298 <ethernet_output+0x84>)
 801c26e:	f44f 7299 	mov.w	r2, #306	; 0x132
 801c272:	490a      	ldr	r1, [pc, #40]	; (801c29c <ethernet_output+0x88>)
 801c274:	480a      	ldr	r0, [pc, #40]	; (801c2a0 <ethernet_output+0x8c>)
 801c276:	f000 fc29 	bl	801cacc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c27a:	68fb      	ldr	r3, [r7, #12]
 801c27c:	699b      	ldr	r3, [r3, #24]
 801c27e:	68b9      	ldr	r1, [r7, #8]
 801c280:	68f8      	ldr	r0, [r7, #12]
 801c282:	4798      	blx	r3
 801c284:	4603      	mov	r3, r0
 801c286:	e002      	b.n	801c28e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c288:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c28a:	f06f 0301 	mvn.w	r3, #1
}
 801c28e:	4618      	mov	r0, r3
 801c290:	3718      	adds	r7, #24
 801c292:	46bd      	mov	sp, r7
 801c294:	bd80      	pop	{r7, pc}
 801c296:	bf00      	nop
 801c298:	08020c48 	.word	0x08020c48
 801c29c:	08020c80 	.word	0x08020c80
 801c2a0:	08020cb4 	.word	0x08020cb4

0801c2a4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 801c2a4:	b580      	push	{r7, lr}
 801c2a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 801c2a8:	2201      	movs	r2, #1
 801c2aa:	490e      	ldr	r1, [pc, #56]	; (801c2e4 <MX_USB_HOST_Init+0x40>)
 801c2ac:	480e      	ldr	r0, [pc, #56]	; (801c2e8 <MX_USB_HOST_Init+0x44>)
 801c2ae:	f7f1 fa9f 	bl	800d7f0 <USBH_Init>
 801c2b2:	4603      	mov	r3, r0
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	d001      	beq.n	801c2bc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 801c2b8:	f7e5 fc20 	bl	8001afc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 801c2bc:	490b      	ldr	r1, [pc, #44]	; (801c2ec <MX_USB_HOST_Init+0x48>)
 801c2be:	480a      	ldr	r0, [pc, #40]	; (801c2e8 <MX_USB_HOST_Init+0x44>)
 801c2c0:	f7f1 fb32 	bl	800d928 <USBH_RegisterClass>
 801c2c4:	4603      	mov	r3, r0
 801c2c6:	2b00      	cmp	r3, #0
 801c2c8:	d001      	beq.n	801c2ce <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801c2ca:	f7e5 fc17 	bl	8001afc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801c2ce:	4806      	ldr	r0, [pc, #24]	; (801c2e8 <MX_USB_HOST_Init+0x44>)
 801c2d0:	f7f1 fc18 	bl	800db04 <USBH_Start>
 801c2d4:	4603      	mov	r3, r0
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	d001      	beq.n	801c2de <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801c2da:	f7e5 fc0f 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801c2de:	bf00      	nop
 801c2e0:	bd80      	pop	{r7, pc}
 801c2e2:	bf00      	nop
 801c2e4:	0801c305 	.word	0x0801c305
 801c2e8:	2001d584 	.word	0x2001d584
 801c2ec:	2000009c 	.word	0x2000009c

0801c2f0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 801c2f0:	b580      	push	{r7, lr}
 801c2f2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 801c2f4:	4802      	ldr	r0, [pc, #8]	; (801c300 <MX_USB_HOST_Process+0x10>)
 801c2f6:	f7f1 fc15 	bl	800db24 <USBH_Process>
}
 801c2fa:	bf00      	nop
 801c2fc:	bd80      	pop	{r7, pc}
 801c2fe:	bf00      	nop
 801c300:	2001d584 	.word	0x2001d584

0801c304 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 801c304:	b480      	push	{r7}
 801c306:	b083      	sub	sp, #12
 801c308:	af00      	add	r7, sp, #0
 801c30a:	6078      	str	r0, [r7, #4]
 801c30c:	460b      	mov	r3, r1
 801c30e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801c310:	78fb      	ldrb	r3, [r7, #3]
 801c312:	3b01      	subs	r3, #1
 801c314:	2b04      	cmp	r3, #4
 801c316:	d819      	bhi.n	801c34c <USBH_UserProcess+0x48>
 801c318:	a201      	add	r2, pc, #4	; (adr r2, 801c320 <USBH_UserProcess+0x1c>)
 801c31a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c31e:	bf00      	nop
 801c320:	0801c34d 	.word	0x0801c34d
 801c324:	0801c33d 	.word	0x0801c33d
 801c328:	0801c34d 	.word	0x0801c34d
 801c32c:	0801c345 	.word	0x0801c345
 801c330:	0801c335 	.word	0x0801c335
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 801c334:	4b09      	ldr	r3, [pc, #36]	; (801c35c <USBH_UserProcess+0x58>)
 801c336:	2203      	movs	r2, #3
 801c338:	701a      	strb	r2, [r3, #0]
  break;
 801c33a:	e008      	b.n	801c34e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 801c33c:	4b07      	ldr	r3, [pc, #28]	; (801c35c <USBH_UserProcess+0x58>)
 801c33e:	2202      	movs	r2, #2
 801c340:	701a      	strb	r2, [r3, #0]
  break;
 801c342:	e004      	b.n	801c34e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 801c344:	4b05      	ldr	r3, [pc, #20]	; (801c35c <USBH_UserProcess+0x58>)
 801c346:	2201      	movs	r2, #1
 801c348:	701a      	strb	r2, [r3, #0]
  break;
 801c34a:	e000      	b.n	801c34e <USBH_UserProcess+0x4a>

  default:
  break;
 801c34c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801c34e:	bf00      	nop
 801c350:	370c      	adds	r7, #12
 801c352:	46bd      	mov	sp, r7
 801c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c358:	4770      	bx	lr
 801c35a:	bf00      	nop
 801c35c:	20002356 	.word	0x20002356

0801c360 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801c360:	b580      	push	{r7, lr}
 801c362:	b08a      	sub	sp, #40	; 0x28
 801c364:	af00      	add	r7, sp, #0
 801c366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801c368:	f107 0314 	add.w	r3, r7, #20
 801c36c:	2200      	movs	r2, #0
 801c36e:	601a      	str	r2, [r3, #0]
 801c370:	605a      	str	r2, [r3, #4]
 801c372:	609a      	str	r2, [r3, #8]
 801c374:	60da      	str	r2, [r3, #12]
 801c376:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 801c378:	687b      	ldr	r3, [r7, #4]
 801c37a:	681b      	ldr	r3, [r3, #0]
 801c37c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801c380:	d147      	bne.n	801c412 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801c382:	2300      	movs	r3, #0
 801c384:	613b      	str	r3, [r7, #16]
 801c386:	4b25      	ldr	r3, [pc, #148]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801c38a:	4a24      	ldr	r2, [pc, #144]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c38c:	f043 0301 	orr.w	r3, r3, #1
 801c390:	6313      	str	r3, [r2, #48]	; 0x30
 801c392:	4b22      	ldr	r3, [pc, #136]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801c396:	f003 0301 	and.w	r3, r3, #1
 801c39a:	613b      	str	r3, [r7, #16]
 801c39c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801c39e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c3a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801c3a4:	2300      	movs	r3, #0
 801c3a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801c3a8:	2300      	movs	r3, #0
 801c3aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801c3ac:	f107 0314 	add.w	r3, r7, #20
 801c3b0:	4619      	mov	r1, r3
 801c3b2:	481b      	ldr	r0, [pc, #108]	; (801c420 <HAL_HCD_MspInit+0xc0>)
 801c3b4:	f7e9 fb76 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801c3b8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801c3bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801c3be:	2302      	movs	r3, #2
 801c3c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801c3c2:	2300      	movs	r3, #0
 801c3c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801c3c6:	2303      	movs	r3, #3
 801c3c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801c3ca:	230a      	movs	r3, #10
 801c3cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801c3ce:	f107 0314 	add.w	r3, r7, #20
 801c3d2:	4619      	mov	r1, r3
 801c3d4:	4812      	ldr	r0, [pc, #72]	; (801c420 <HAL_HCD_MspInit+0xc0>)
 801c3d6:	f7e9 fb65 	bl	8005aa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801c3da:	4b10      	ldr	r3, [pc, #64]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c3dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c3de:	4a0f      	ldr	r2, [pc, #60]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c3e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c3e4:	6353      	str	r3, [r2, #52]	; 0x34
 801c3e6:	2300      	movs	r3, #0
 801c3e8:	60fb      	str	r3, [r7, #12]
 801c3ea:	4b0c      	ldr	r3, [pc, #48]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c3ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801c3ee:	4a0b      	ldr	r2, [pc, #44]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c3f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801c3f4:	6453      	str	r3, [r2, #68]	; 0x44
 801c3f6:	4b09      	ldr	r3, [pc, #36]	; (801c41c <HAL_HCD_MspInit+0xbc>)
 801c3f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801c3fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801c3fe:	60fb      	str	r3, [r7, #12]
 801c400:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 801c402:	2200      	movs	r2, #0
 801c404:	2101      	movs	r1, #1
 801c406:	2043      	movs	r0, #67	; 0x43
 801c408:	f7e6 fbf7 	bl	8002bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801c40c:	2043      	movs	r0, #67	; 0x43
 801c40e:	f7e6 fc10 	bl	8002c32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801c412:	bf00      	nop
 801c414:	3728      	adds	r7, #40	; 0x28
 801c416:	46bd      	mov	sp, r7
 801c418:	bd80      	pop	{r7, pc}
 801c41a:	bf00      	nop
 801c41c:	40023800 	.word	0x40023800
 801c420:	40020000 	.word	0x40020000

0801c424 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801c424:	b580      	push	{r7, lr}
 801c426:	b082      	sub	sp, #8
 801c428:	af00      	add	r7, sp, #0
 801c42a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 801c42c:	687b      	ldr	r3, [r7, #4]
 801c42e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801c432:	4618      	mov	r0, r3
 801c434:	f7f2 f895 	bl	800e562 <USBH_LL_IncTimer>
}
 801c438:	bf00      	nop
 801c43a:	3708      	adds	r7, #8
 801c43c:	46bd      	mov	sp, r7
 801c43e:	bd80      	pop	{r7, pc}

0801c440 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 801c440:	b580      	push	{r7, lr}
 801c442:	b082      	sub	sp, #8
 801c444:	af00      	add	r7, sp, #0
 801c446:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801c448:	687b      	ldr	r3, [r7, #4]
 801c44a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801c44e:	4618      	mov	r0, r3
 801c450:	f7f2 f8cd 	bl	800e5ee <USBH_LL_Connect>
}
 801c454:	bf00      	nop
 801c456:	3708      	adds	r7, #8
 801c458:	46bd      	mov	sp, r7
 801c45a:	bd80      	pop	{r7, pc}

0801c45c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 801c45c:	b580      	push	{r7, lr}
 801c45e:	b082      	sub	sp, #8
 801c460:	af00      	add	r7, sp, #0
 801c462:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 801c464:	687b      	ldr	r3, [r7, #4]
 801c466:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801c46a:	4618      	mov	r0, r3
 801c46c:	f7f2 f8d6 	bl	800e61c <USBH_LL_Disconnect>
}
 801c470:	bf00      	nop
 801c472:	3708      	adds	r7, #8
 801c474:	46bd      	mov	sp, r7
 801c476:	bd80      	pop	{r7, pc}

0801c478 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801c478:	b480      	push	{r7}
 801c47a:	b083      	sub	sp, #12
 801c47c:	af00      	add	r7, sp, #0
 801c47e:	6078      	str	r0, [r7, #4]
 801c480:	460b      	mov	r3, r1
 801c482:	70fb      	strb	r3, [r7, #3]
 801c484:	4613      	mov	r3, r2
 801c486:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 801c488:	bf00      	nop
 801c48a:	370c      	adds	r7, #12
 801c48c:	46bd      	mov	sp, r7
 801c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c492:	4770      	bx	lr

0801c494 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801c494:	b580      	push	{r7, lr}
 801c496:	b082      	sub	sp, #8
 801c498:	af00      	add	r7, sp, #0
 801c49a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 801c49c:	687b      	ldr	r3, [r7, #4]
 801c49e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801c4a2:	4618      	mov	r0, r3
 801c4a4:	f7f2 f887 	bl	800e5b6 <USBH_LL_PortEnabled>
}
 801c4a8:	bf00      	nop
 801c4aa:	3708      	adds	r7, #8
 801c4ac:	46bd      	mov	sp, r7
 801c4ae:	bd80      	pop	{r7, pc}

0801c4b0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801c4b0:	b580      	push	{r7, lr}
 801c4b2:	b082      	sub	sp, #8
 801c4b4:	af00      	add	r7, sp, #0
 801c4b6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 801c4b8:	687b      	ldr	r3, [r7, #4]
 801c4ba:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801c4be:	4618      	mov	r0, r3
 801c4c0:	f7f2 f887 	bl	800e5d2 <USBH_LL_PortDisabled>
}
 801c4c4:	bf00      	nop
 801c4c6:	3708      	adds	r7, #8
 801c4c8:	46bd      	mov	sp, r7
 801c4ca:	bd80      	pop	{r7, pc}

0801c4cc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 801c4cc:	b580      	push	{r7, lr}
 801c4ce:	b082      	sub	sp, #8
 801c4d0:	af00      	add	r7, sp, #0
 801c4d2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 801c4d4:	687b      	ldr	r3, [r7, #4]
 801c4d6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 801c4da:	2b01      	cmp	r3, #1
 801c4dc:	d12a      	bne.n	801c534 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801c4de:	4a18      	ldr	r2, [pc, #96]	; (801c540 <USBH_LL_Init+0x74>)
 801c4e0:	687b      	ldr	r3, [r7, #4]
 801c4e2:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 801c4e6:	687b      	ldr	r3, [r7, #4]
 801c4e8:	4a15      	ldr	r2, [pc, #84]	; (801c540 <USBH_LL_Init+0x74>)
 801c4ea:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801c4ee:	4b14      	ldr	r3, [pc, #80]	; (801c540 <USBH_LL_Init+0x74>)
 801c4f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801c4f4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 801c4f6:	4b12      	ldr	r3, [pc, #72]	; (801c540 <USBH_LL_Init+0x74>)
 801c4f8:	2208      	movs	r2, #8
 801c4fa:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 801c4fc:	4b10      	ldr	r3, [pc, #64]	; (801c540 <USBH_LL_Init+0x74>)
 801c4fe:	2201      	movs	r2, #1
 801c500:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801c502:	4b0f      	ldr	r3, [pc, #60]	; (801c540 <USBH_LL_Init+0x74>)
 801c504:	2200      	movs	r2, #0
 801c506:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 801c508:	4b0d      	ldr	r3, [pc, #52]	; (801c540 <USBH_LL_Init+0x74>)
 801c50a:	2202      	movs	r2, #2
 801c50c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801c50e:	4b0c      	ldr	r3, [pc, #48]	; (801c540 <USBH_LL_Init+0x74>)
 801c510:	2200      	movs	r2, #0
 801c512:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 801c514:	480a      	ldr	r0, [pc, #40]	; (801c540 <USBH_LL_Init+0x74>)
 801c516:	f7e9 fc61 	bl	8005ddc <HAL_HCD_Init>
 801c51a:	4603      	mov	r3, r0
 801c51c:	2b00      	cmp	r3, #0
 801c51e:	d001      	beq.n	801c524 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801c520:	f7e5 faec 	bl	8001afc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 801c524:	4806      	ldr	r0, [pc, #24]	; (801c540 <USBH_LL_Init+0x74>)
 801c526:	f7ea f844 	bl	80065b2 <HAL_HCD_GetCurrentFrame>
 801c52a:	4603      	mov	r3, r0
 801c52c:	4619      	mov	r1, r3
 801c52e:	6878      	ldr	r0, [r7, #4]
 801c530:	f7f2 f808 	bl	800e544 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 801c534:	2300      	movs	r3, #0
}
 801c536:	4618      	mov	r0, r3
 801c538:	3708      	adds	r7, #8
 801c53a:	46bd      	mov	sp, r7
 801c53c:	bd80      	pop	{r7, pc}
 801c53e:	bf00      	nop
 801c540:	2001d95c 	.word	0x2001d95c

0801c544 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 801c544:	b580      	push	{r7, lr}
 801c546:	b084      	sub	sp, #16
 801c548:	af00      	add	r7, sp, #0
 801c54a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801c54c:	2300      	movs	r3, #0
 801c54e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c550:	2300      	movs	r3, #0
 801c552:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 801c554:	687b      	ldr	r3, [r7, #4]
 801c556:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c55a:	4618      	mov	r0, r3
 801c55c:	f7e9 ffb3 	bl	80064c6 <HAL_HCD_Start>
 801c560:	4603      	mov	r3, r0
 801c562:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801c564:	7bfb      	ldrb	r3, [r7, #15]
 801c566:	4618      	mov	r0, r3
 801c568:	f000 f982 	bl	801c870 <USBH_Get_USB_Status>
 801c56c:	4603      	mov	r3, r0
 801c56e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801c570:	7bbb      	ldrb	r3, [r7, #14]
}
 801c572:	4618      	mov	r0, r3
 801c574:	3710      	adds	r7, #16
 801c576:	46bd      	mov	sp, r7
 801c578:	bd80      	pop	{r7, pc}

0801c57a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801c57a:	b580      	push	{r7, lr}
 801c57c:	b084      	sub	sp, #16
 801c57e:	af00      	add	r7, sp, #0
 801c580:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801c582:	2300      	movs	r3, #0
 801c584:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c586:	2300      	movs	r3, #0
 801c588:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801c58a:	687b      	ldr	r3, [r7, #4]
 801c58c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c590:	4618      	mov	r0, r3
 801c592:	f7e9 ffbb 	bl	800650c <HAL_HCD_Stop>
 801c596:	4603      	mov	r3, r0
 801c598:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801c59a:	7bfb      	ldrb	r3, [r7, #15]
 801c59c:	4618      	mov	r0, r3
 801c59e:	f000 f967 	bl	801c870 <USBH_Get_USB_Status>
 801c5a2:	4603      	mov	r3, r0
 801c5a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801c5a6:	7bbb      	ldrb	r3, [r7, #14]
}
 801c5a8:	4618      	mov	r0, r3
 801c5aa:	3710      	adds	r7, #16
 801c5ac:	46bd      	mov	sp, r7
 801c5ae:	bd80      	pop	{r7, pc}

0801c5b0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801c5b0:	b580      	push	{r7, lr}
 801c5b2:	b084      	sub	sp, #16
 801c5b4:	af00      	add	r7, sp, #0
 801c5b6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 801c5b8:	2301      	movs	r3, #1
 801c5ba:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 801c5bc:	687b      	ldr	r3, [r7, #4]
 801c5be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c5c2:	4618      	mov	r0, r3
 801c5c4:	f7ea f803 	bl	80065ce <HAL_HCD_GetCurrentSpeed>
 801c5c8:	4603      	mov	r3, r0
 801c5ca:	2b02      	cmp	r3, #2
 801c5cc:	d00c      	beq.n	801c5e8 <USBH_LL_GetSpeed+0x38>
 801c5ce:	2b02      	cmp	r3, #2
 801c5d0:	d80d      	bhi.n	801c5ee <USBH_LL_GetSpeed+0x3e>
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d002      	beq.n	801c5dc <USBH_LL_GetSpeed+0x2c>
 801c5d6:	2b01      	cmp	r3, #1
 801c5d8:	d003      	beq.n	801c5e2 <USBH_LL_GetSpeed+0x32>
 801c5da:	e008      	b.n	801c5ee <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 801c5dc:	2300      	movs	r3, #0
 801c5de:	73fb      	strb	r3, [r7, #15]
    break;
 801c5e0:	e008      	b.n	801c5f4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801c5e2:	2301      	movs	r3, #1
 801c5e4:	73fb      	strb	r3, [r7, #15]
    break;
 801c5e6:	e005      	b.n	801c5f4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 801c5e8:	2302      	movs	r3, #2
 801c5ea:	73fb      	strb	r3, [r7, #15]
    break;
 801c5ec:	e002      	b.n	801c5f4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801c5ee:	2301      	movs	r3, #1
 801c5f0:	73fb      	strb	r3, [r7, #15]
    break;
 801c5f2:	bf00      	nop
  }
  return  speed;
 801c5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 801c5f6:	4618      	mov	r0, r3
 801c5f8:	3710      	adds	r7, #16
 801c5fa:	46bd      	mov	sp, r7
 801c5fc:	bd80      	pop	{r7, pc}

0801c5fe <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801c5fe:	b580      	push	{r7, lr}
 801c600:	b084      	sub	sp, #16
 801c602:	af00      	add	r7, sp, #0
 801c604:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801c606:	2300      	movs	r3, #0
 801c608:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c60a:	2300      	movs	r3, #0
 801c60c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801c60e:	687b      	ldr	r3, [r7, #4]
 801c610:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c614:	4618      	mov	r0, r3
 801c616:	f7e9 ff96 	bl	8006546 <HAL_HCD_ResetPort>
 801c61a:	4603      	mov	r3, r0
 801c61c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801c61e:	7bfb      	ldrb	r3, [r7, #15]
 801c620:	4618      	mov	r0, r3
 801c622:	f000 f925 	bl	801c870 <USBH_Get_USB_Status>
 801c626:	4603      	mov	r3, r0
 801c628:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801c62a:	7bbb      	ldrb	r3, [r7, #14]
}
 801c62c:	4618      	mov	r0, r3
 801c62e:	3710      	adds	r7, #16
 801c630:	46bd      	mov	sp, r7
 801c632:	bd80      	pop	{r7, pc}

0801c634 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801c634:	b580      	push	{r7, lr}
 801c636:	b082      	sub	sp, #8
 801c638:	af00      	add	r7, sp, #0
 801c63a:	6078      	str	r0, [r7, #4]
 801c63c:	460b      	mov	r3, r1
 801c63e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801c640:	687b      	ldr	r3, [r7, #4]
 801c642:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c646:	78fa      	ldrb	r2, [r7, #3]
 801c648:	4611      	mov	r1, r2
 801c64a:	4618      	mov	r0, r3
 801c64c:	f7e9 ff9d 	bl	800658a <HAL_HCD_HC_GetXferCount>
 801c650:	4603      	mov	r3, r0
}
 801c652:	4618      	mov	r0, r3
 801c654:	3708      	adds	r7, #8
 801c656:	46bd      	mov	sp, r7
 801c658:	bd80      	pop	{r7, pc}

0801c65a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 801c65a:	b590      	push	{r4, r7, lr}
 801c65c:	b089      	sub	sp, #36	; 0x24
 801c65e:	af04      	add	r7, sp, #16
 801c660:	6078      	str	r0, [r7, #4]
 801c662:	4608      	mov	r0, r1
 801c664:	4611      	mov	r1, r2
 801c666:	461a      	mov	r2, r3
 801c668:	4603      	mov	r3, r0
 801c66a:	70fb      	strb	r3, [r7, #3]
 801c66c:	460b      	mov	r3, r1
 801c66e:	70bb      	strb	r3, [r7, #2]
 801c670:	4613      	mov	r3, r2
 801c672:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801c674:	2300      	movs	r3, #0
 801c676:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c678:	2300      	movs	r3, #0
 801c67a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 801c67c:	687b      	ldr	r3, [r7, #4]
 801c67e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801c682:	787c      	ldrb	r4, [r7, #1]
 801c684:	78ba      	ldrb	r2, [r7, #2]
 801c686:	78f9      	ldrb	r1, [r7, #3]
 801c688:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c68a:	9302      	str	r3, [sp, #8]
 801c68c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801c690:	9301      	str	r3, [sp, #4]
 801c692:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c696:	9300      	str	r3, [sp, #0]
 801c698:	4623      	mov	r3, r4
 801c69a:	f7e9 fc01 	bl	8005ea0 <HAL_HCD_HC_Init>
 801c69e:	4603      	mov	r3, r0
 801c6a0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801c6a2:	7bfb      	ldrb	r3, [r7, #15]
 801c6a4:	4618      	mov	r0, r3
 801c6a6:	f000 f8e3 	bl	801c870 <USBH_Get_USB_Status>
 801c6aa:	4603      	mov	r3, r0
 801c6ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801c6ae:	7bbb      	ldrb	r3, [r7, #14]
}
 801c6b0:	4618      	mov	r0, r3
 801c6b2:	3714      	adds	r7, #20
 801c6b4:	46bd      	mov	sp, r7
 801c6b6:	bd90      	pop	{r4, r7, pc}

0801c6b8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801c6b8:	b580      	push	{r7, lr}
 801c6ba:	b084      	sub	sp, #16
 801c6bc:	af00      	add	r7, sp, #0
 801c6be:	6078      	str	r0, [r7, #4]
 801c6c0:	460b      	mov	r3, r1
 801c6c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801c6c4:	2300      	movs	r3, #0
 801c6c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c6c8:	2300      	movs	r3, #0
 801c6ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 801c6cc:	687b      	ldr	r3, [r7, #4]
 801c6ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c6d2:	78fa      	ldrb	r2, [r7, #3]
 801c6d4:	4611      	mov	r1, r2
 801c6d6:	4618      	mov	r0, r3
 801c6d8:	f7e9 fc71 	bl	8005fbe <HAL_HCD_HC_Halt>
 801c6dc:	4603      	mov	r3, r0
 801c6de:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801c6e0:	7bfb      	ldrb	r3, [r7, #15]
 801c6e2:	4618      	mov	r0, r3
 801c6e4:	f000 f8c4 	bl	801c870 <USBH_Get_USB_Status>
 801c6e8:	4603      	mov	r3, r0
 801c6ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801c6ec:	7bbb      	ldrb	r3, [r7, #14]
}
 801c6ee:	4618      	mov	r0, r3
 801c6f0:	3710      	adds	r7, #16
 801c6f2:	46bd      	mov	sp, r7
 801c6f4:	bd80      	pop	{r7, pc}

0801c6f6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801c6f6:	b590      	push	{r4, r7, lr}
 801c6f8:	b089      	sub	sp, #36	; 0x24
 801c6fa:	af04      	add	r7, sp, #16
 801c6fc:	6078      	str	r0, [r7, #4]
 801c6fe:	4608      	mov	r0, r1
 801c700:	4611      	mov	r1, r2
 801c702:	461a      	mov	r2, r3
 801c704:	4603      	mov	r3, r0
 801c706:	70fb      	strb	r3, [r7, #3]
 801c708:	460b      	mov	r3, r1
 801c70a:	70bb      	strb	r3, [r7, #2]
 801c70c:	4613      	mov	r3, r2
 801c70e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801c710:	2300      	movs	r3, #0
 801c712:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c714:	2300      	movs	r3, #0
 801c716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 801c718:	687b      	ldr	r3, [r7, #4]
 801c71a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801c71e:	787c      	ldrb	r4, [r7, #1]
 801c720:	78ba      	ldrb	r2, [r7, #2]
 801c722:	78f9      	ldrb	r1, [r7, #3]
 801c724:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801c728:	9303      	str	r3, [sp, #12]
 801c72a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c72c:	9302      	str	r3, [sp, #8]
 801c72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c730:	9301      	str	r3, [sp, #4]
 801c732:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c736:	9300      	str	r3, [sp, #0]
 801c738:	4623      	mov	r3, r4
 801c73a:	f7e9 fc63 	bl	8006004 <HAL_HCD_HC_SubmitRequest>
 801c73e:	4603      	mov	r3, r0
 801c740:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801c742:	7bfb      	ldrb	r3, [r7, #15]
 801c744:	4618      	mov	r0, r3
 801c746:	f000 f893 	bl	801c870 <USBH_Get_USB_Status>
 801c74a:	4603      	mov	r3, r0
 801c74c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801c74e:	7bbb      	ldrb	r3, [r7, #14]
}
 801c750:	4618      	mov	r0, r3
 801c752:	3714      	adds	r7, #20
 801c754:	46bd      	mov	sp, r7
 801c756:	bd90      	pop	{r4, r7, pc}

0801c758 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801c758:	b580      	push	{r7, lr}
 801c75a:	b082      	sub	sp, #8
 801c75c:	af00      	add	r7, sp, #0
 801c75e:	6078      	str	r0, [r7, #4]
 801c760:	460b      	mov	r3, r1
 801c762:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801c764:	687b      	ldr	r3, [r7, #4]
 801c766:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c76a:	78fa      	ldrb	r2, [r7, #3]
 801c76c:	4611      	mov	r1, r2
 801c76e:	4618      	mov	r0, r3
 801c770:	f7e9 fef7 	bl	8006562 <HAL_HCD_HC_GetURBState>
 801c774:	4603      	mov	r3, r0
}
 801c776:	4618      	mov	r0, r3
 801c778:	3708      	adds	r7, #8
 801c77a:	46bd      	mov	sp, r7
 801c77c:	bd80      	pop	{r7, pc}

0801c77e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801c77e:	b580      	push	{r7, lr}
 801c780:	b082      	sub	sp, #8
 801c782:	af00      	add	r7, sp, #0
 801c784:	6078      	str	r0, [r7, #4]
 801c786:	460b      	mov	r3, r1
 801c788:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 801c78a:	20c8      	movs	r0, #200	; 0xc8
 801c78c:	f7e6 f936 	bl	80029fc <HAL_Delay>
  return USBH_OK;
 801c790:	2300      	movs	r3, #0
}
 801c792:	4618      	mov	r0, r3
 801c794:	3708      	adds	r7, #8
 801c796:	46bd      	mov	sp, r7
 801c798:	bd80      	pop	{r7, pc}

0801c79a <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 801c79a:	b480      	push	{r7}
 801c79c:	b085      	sub	sp, #20
 801c79e:	af00      	add	r7, sp, #0
 801c7a0:	6078      	str	r0, [r7, #4]
 801c7a2:	460b      	mov	r3, r1
 801c7a4:	70fb      	strb	r3, [r7, #3]
 801c7a6:	4613      	mov	r3, r2
 801c7a8:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 801c7aa:	687b      	ldr	r3, [r7, #4]
 801c7ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c7b0:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 801c7b2:	78fb      	ldrb	r3, [r7, #3]
 801c7b4:	68fa      	ldr	r2, [r7, #12]
 801c7b6:	212c      	movs	r1, #44	; 0x2c
 801c7b8:	fb01 f303 	mul.w	r3, r1, r3
 801c7bc:	4413      	add	r3, r2
 801c7be:	333b      	adds	r3, #59	; 0x3b
 801c7c0:	781b      	ldrb	r3, [r3, #0]
 801c7c2:	2b00      	cmp	r3, #0
 801c7c4:	d009      	beq.n	801c7da <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 801c7c6:	78fb      	ldrb	r3, [r7, #3]
 801c7c8:	68fa      	ldr	r2, [r7, #12]
 801c7ca:	212c      	movs	r1, #44	; 0x2c
 801c7cc:	fb01 f303 	mul.w	r3, r1, r3
 801c7d0:	4413      	add	r3, r2
 801c7d2:	3354      	adds	r3, #84	; 0x54
 801c7d4:	78ba      	ldrb	r2, [r7, #2]
 801c7d6:	701a      	strb	r2, [r3, #0]
 801c7d8:	e008      	b.n	801c7ec <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 801c7da:	78fb      	ldrb	r3, [r7, #3]
 801c7dc:	68fa      	ldr	r2, [r7, #12]
 801c7de:	212c      	movs	r1, #44	; 0x2c
 801c7e0:	fb01 f303 	mul.w	r3, r1, r3
 801c7e4:	4413      	add	r3, r2
 801c7e6:	3355      	adds	r3, #85	; 0x55
 801c7e8:	78ba      	ldrb	r2, [r7, #2]
 801c7ea:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801c7ec:	2300      	movs	r3, #0
}
 801c7ee:	4618      	mov	r0, r3
 801c7f0:	3714      	adds	r7, #20
 801c7f2:	46bd      	mov	sp, r7
 801c7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7f8:	4770      	bx	lr

0801c7fa <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801c7fa:	b480      	push	{r7}
 801c7fc:	b085      	sub	sp, #20
 801c7fe:	af00      	add	r7, sp, #0
 801c800:	6078      	str	r0, [r7, #4]
 801c802:	460b      	mov	r3, r1
 801c804:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 801c806:	2300      	movs	r3, #0
 801c808:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 801c80a:	687b      	ldr	r3, [r7, #4]
 801c80c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801c810:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 801c812:	78fb      	ldrb	r3, [r7, #3]
 801c814:	68ba      	ldr	r2, [r7, #8]
 801c816:	212c      	movs	r1, #44	; 0x2c
 801c818:	fb01 f303 	mul.w	r3, r1, r3
 801c81c:	4413      	add	r3, r2
 801c81e:	333b      	adds	r3, #59	; 0x3b
 801c820:	781b      	ldrb	r3, [r3, #0]
 801c822:	2b00      	cmp	r3, #0
 801c824:	d009      	beq.n	801c83a <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 801c826:	78fb      	ldrb	r3, [r7, #3]
 801c828:	68ba      	ldr	r2, [r7, #8]
 801c82a:	212c      	movs	r1, #44	; 0x2c
 801c82c:	fb01 f303 	mul.w	r3, r1, r3
 801c830:	4413      	add	r3, r2
 801c832:	3354      	adds	r3, #84	; 0x54
 801c834:	781b      	ldrb	r3, [r3, #0]
 801c836:	73fb      	strb	r3, [r7, #15]
 801c838:	e008      	b.n	801c84c <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 801c83a:	78fb      	ldrb	r3, [r7, #3]
 801c83c:	68ba      	ldr	r2, [r7, #8]
 801c83e:	212c      	movs	r1, #44	; 0x2c
 801c840:	fb01 f303 	mul.w	r3, r1, r3
 801c844:	4413      	add	r3, r2
 801c846:	3355      	adds	r3, #85	; 0x55
 801c848:	781b      	ldrb	r3, [r3, #0]
 801c84a:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 801c84c:	7bfb      	ldrb	r3, [r7, #15]
}
 801c84e:	4618      	mov	r0, r3
 801c850:	3714      	adds	r7, #20
 801c852:	46bd      	mov	sp, r7
 801c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c858:	4770      	bx	lr

0801c85a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801c85a:	b580      	push	{r7, lr}
 801c85c:	b082      	sub	sp, #8
 801c85e:	af00      	add	r7, sp, #0
 801c860:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 801c862:	6878      	ldr	r0, [r7, #4]
 801c864:	f7e6 f8ca 	bl	80029fc <HAL_Delay>
}
 801c868:	bf00      	nop
 801c86a:	3708      	adds	r7, #8
 801c86c:	46bd      	mov	sp, r7
 801c86e:	bd80      	pop	{r7, pc}

0801c870 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801c870:	b480      	push	{r7}
 801c872:	b085      	sub	sp, #20
 801c874:	af00      	add	r7, sp, #0
 801c876:	4603      	mov	r3, r0
 801c878:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801c87a:	2300      	movs	r3, #0
 801c87c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801c87e:	79fb      	ldrb	r3, [r7, #7]
 801c880:	2b03      	cmp	r3, #3
 801c882:	d817      	bhi.n	801c8b4 <USBH_Get_USB_Status+0x44>
 801c884:	a201      	add	r2, pc, #4	; (adr r2, 801c88c <USBH_Get_USB_Status+0x1c>)
 801c886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c88a:	bf00      	nop
 801c88c:	0801c89d 	.word	0x0801c89d
 801c890:	0801c8a3 	.word	0x0801c8a3
 801c894:	0801c8a9 	.word	0x0801c8a9
 801c898:	0801c8af 	.word	0x0801c8af
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801c89c:	2300      	movs	r3, #0
 801c89e:	73fb      	strb	r3, [r7, #15]
    break;
 801c8a0:	e00b      	b.n	801c8ba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801c8a2:	2302      	movs	r3, #2
 801c8a4:	73fb      	strb	r3, [r7, #15]
    break;
 801c8a6:	e008      	b.n	801c8ba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 801c8a8:	2301      	movs	r3, #1
 801c8aa:	73fb      	strb	r3, [r7, #15]
    break;
 801c8ac:	e005      	b.n	801c8ba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801c8ae:	2302      	movs	r3, #2
 801c8b0:	73fb      	strb	r3, [r7, #15]
    break;
 801c8b2:	e002      	b.n	801c8ba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801c8b4:	2302      	movs	r3, #2
 801c8b6:	73fb      	strb	r3, [r7, #15]
    break;
 801c8b8:	bf00      	nop
  }
  return usb_status;
 801c8ba:	7bfb      	ldrb	r3, [r7, #15]
}
 801c8bc:	4618      	mov	r0, r3
 801c8be:	3714      	adds	r7, #20
 801c8c0:	46bd      	mov	sp, r7
 801c8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8c6:	4770      	bx	lr

0801c8c8 <__libc_init_array>:
 801c8c8:	b570      	push	{r4, r5, r6, lr}
 801c8ca:	4d0d      	ldr	r5, [pc, #52]	; (801c900 <__libc_init_array+0x38>)
 801c8cc:	4c0d      	ldr	r4, [pc, #52]	; (801c904 <__libc_init_array+0x3c>)
 801c8ce:	1b64      	subs	r4, r4, r5
 801c8d0:	10a4      	asrs	r4, r4, #2
 801c8d2:	2600      	movs	r6, #0
 801c8d4:	42a6      	cmp	r6, r4
 801c8d6:	d109      	bne.n	801c8ec <__libc_init_array+0x24>
 801c8d8:	4d0b      	ldr	r5, [pc, #44]	; (801c908 <__libc_init_array+0x40>)
 801c8da:	4c0c      	ldr	r4, [pc, #48]	; (801c90c <__libc_init_array+0x44>)
 801c8dc:	f001 f932 	bl	801db44 <_init>
 801c8e0:	1b64      	subs	r4, r4, r5
 801c8e2:	10a4      	asrs	r4, r4, #2
 801c8e4:	2600      	movs	r6, #0
 801c8e6:	42a6      	cmp	r6, r4
 801c8e8:	d105      	bne.n	801c8f6 <__libc_init_array+0x2e>
 801c8ea:	bd70      	pop	{r4, r5, r6, pc}
 801c8ec:	f855 3b04 	ldr.w	r3, [r5], #4
 801c8f0:	4798      	blx	r3
 801c8f2:	3601      	adds	r6, #1
 801c8f4:	e7ee      	b.n	801c8d4 <__libc_init_array+0xc>
 801c8f6:	f855 3b04 	ldr.w	r3, [r5], #4
 801c8fa:	4798      	blx	r3
 801c8fc:	3601      	adds	r6, #1
 801c8fe:	e7f2      	b.n	801c8e6 <__libc_init_array+0x1e>
 801c900:	0809790c 	.word	0x0809790c
 801c904:	0809790c 	.word	0x0809790c
 801c908:	0809790c 	.word	0x0809790c
 801c90c:	08097910 	.word	0x08097910

0801c910 <malloc>:
 801c910:	4b02      	ldr	r3, [pc, #8]	; (801c91c <malloc+0xc>)
 801c912:	4601      	mov	r1, r0
 801c914:	6818      	ldr	r0, [r3, #0]
 801c916:	f000 b87f 	b.w	801ca18 <_malloc_r>
 801c91a:	bf00      	nop
 801c91c:	200000c8 	.word	0x200000c8

0801c920 <free>:
 801c920:	4b02      	ldr	r3, [pc, #8]	; (801c92c <free+0xc>)
 801c922:	4601      	mov	r1, r0
 801c924:	6818      	ldr	r0, [r3, #0]
 801c926:	f000 b827 	b.w	801c978 <_free_r>
 801c92a:	bf00      	nop
 801c92c:	200000c8 	.word	0x200000c8

0801c930 <memcmp>:
 801c930:	b530      	push	{r4, r5, lr}
 801c932:	3901      	subs	r1, #1
 801c934:	2400      	movs	r4, #0
 801c936:	42a2      	cmp	r2, r4
 801c938:	d101      	bne.n	801c93e <memcmp+0xe>
 801c93a:	2000      	movs	r0, #0
 801c93c:	e005      	b.n	801c94a <memcmp+0x1a>
 801c93e:	5d03      	ldrb	r3, [r0, r4]
 801c940:	3401      	adds	r4, #1
 801c942:	5d0d      	ldrb	r5, [r1, r4]
 801c944:	42ab      	cmp	r3, r5
 801c946:	d0f6      	beq.n	801c936 <memcmp+0x6>
 801c948:	1b58      	subs	r0, r3, r5
 801c94a:	bd30      	pop	{r4, r5, pc}

0801c94c <memcpy>:
 801c94c:	440a      	add	r2, r1
 801c94e:	4291      	cmp	r1, r2
 801c950:	f100 33ff 	add.w	r3, r0, #4294967295
 801c954:	d100      	bne.n	801c958 <memcpy+0xc>
 801c956:	4770      	bx	lr
 801c958:	b510      	push	{r4, lr}
 801c95a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c95e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c962:	4291      	cmp	r1, r2
 801c964:	d1f9      	bne.n	801c95a <memcpy+0xe>
 801c966:	bd10      	pop	{r4, pc}

0801c968 <memset>:
 801c968:	4402      	add	r2, r0
 801c96a:	4603      	mov	r3, r0
 801c96c:	4293      	cmp	r3, r2
 801c96e:	d100      	bne.n	801c972 <memset+0xa>
 801c970:	4770      	bx	lr
 801c972:	f803 1b01 	strb.w	r1, [r3], #1
 801c976:	e7f9      	b.n	801c96c <memset+0x4>

0801c978 <_free_r>:
 801c978:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c97a:	2900      	cmp	r1, #0
 801c97c:	d048      	beq.n	801ca10 <_free_r+0x98>
 801c97e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c982:	9001      	str	r0, [sp, #4]
 801c984:	2b00      	cmp	r3, #0
 801c986:	f1a1 0404 	sub.w	r4, r1, #4
 801c98a:	bfb8      	it	lt
 801c98c:	18e4      	addlt	r4, r4, r3
 801c98e:	f000 fc9f 	bl	801d2d0 <__malloc_lock>
 801c992:	4a20      	ldr	r2, [pc, #128]	; (801ca14 <_free_r+0x9c>)
 801c994:	9801      	ldr	r0, [sp, #4]
 801c996:	6813      	ldr	r3, [r2, #0]
 801c998:	4615      	mov	r5, r2
 801c99a:	b933      	cbnz	r3, 801c9aa <_free_r+0x32>
 801c99c:	6063      	str	r3, [r4, #4]
 801c99e:	6014      	str	r4, [r2, #0]
 801c9a0:	b003      	add	sp, #12
 801c9a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c9a6:	f000 bc99 	b.w	801d2dc <__malloc_unlock>
 801c9aa:	42a3      	cmp	r3, r4
 801c9ac:	d90b      	bls.n	801c9c6 <_free_r+0x4e>
 801c9ae:	6821      	ldr	r1, [r4, #0]
 801c9b0:	1862      	adds	r2, r4, r1
 801c9b2:	4293      	cmp	r3, r2
 801c9b4:	bf04      	itt	eq
 801c9b6:	681a      	ldreq	r2, [r3, #0]
 801c9b8:	685b      	ldreq	r3, [r3, #4]
 801c9ba:	6063      	str	r3, [r4, #4]
 801c9bc:	bf04      	itt	eq
 801c9be:	1852      	addeq	r2, r2, r1
 801c9c0:	6022      	streq	r2, [r4, #0]
 801c9c2:	602c      	str	r4, [r5, #0]
 801c9c4:	e7ec      	b.n	801c9a0 <_free_r+0x28>
 801c9c6:	461a      	mov	r2, r3
 801c9c8:	685b      	ldr	r3, [r3, #4]
 801c9ca:	b10b      	cbz	r3, 801c9d0 <_free_r+0x58>
 801c9cc:	42a3      	cmp	r3, r4
 801c9ce:	d9fa      	bls.n	801c9c6 <_free_r+0x4e>
 801c9d0:	6811      	ldr	r1, [r2, #0]
 801c9d2:	1855      	adds	r5, r2, r1
 801c9d4:	42a5      	cmp	r5, r4
 801c9d6:	d10b      	bne.n	801c9f0 <_free_r+0x78>
 801c9d8:	6824      	ldr	r4, [r4, #0]
 801c9da:	4421      	add	r1, r4
 801c9dc:	1854      	adds	r4, r2, r1
 801c9de:	42a3      	cmp	r3, r4
 801c9e0:	6011      	str	r1, [r2, #0]
 801c9e2:	d1dd      	bne.n	801c9a0 <_free_r+0x28>
 801c9e4:	681c      	ldr	r4, [r3, #0]
 801c9e6:	685b      	ldr	r3, [r3, #4]
 801c9e8:	6053      	str	r3, [r2, #4]
 801c9ea:	4421      	add	r1, r4
 801c9ec:	6011      	str	r1, [r2, #0]
 801c9ee:	e7d7      	b.n	801c9a0 <_free_r+0x28>
 801c9f0:	d902      	bls.n	801c9f8 <_free_r+0x80>
 801c9f2:	230c      	movs	r3, #12
 801c9f4:	6003      	str	r3, [r0, #0]
 801c9f6:	e7d3      	b.n	801c9a0 <_free_r+0x28>
 801c9f8:	6825      	ldr	r5, [r4, #0]
 801c9fa:	1961      	adds	r1, r4, r5
 801c9fc:	428b      	cmp	r3, r1
 801c9fe:	bf04      	itt	eq
 801ca00:	6819      	ldreq	r1, [r3, #0]
 801ca02:	685b      	ldreq	r3, [r3, #4]
 801ca04:	6063      	str	r3, [r4, #4]
 801ca06:	bf04      	itt	eq
 801ca08:	1949      	addeq	r1, r1, r5
 801ca0a:	6021      	streq	r1, [r4, #0]
 801ca0c:	6054      	str	r4, [r2, #4]
 801ca0e:	e7c7      	b.n	801c9a0 <_free_r+0x28>
 801ca10:	b003      	add	sp, #12
 801ca12:	bd30      	pop	{r4, r5, pc}
 801ca14:	20002358 	.word	0x20002358

0801ca18 <_malloc_r>:
 801ca18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca1a:	1ccd      	adds	r5, r1, #3
 801ca1c:	f025 0503 	bic.w	r5, r5, #3
 801ca20:	3508      	adds	r5, #8
 801ca22:	2d0c      	cmp	r5, #12
 801ca24:	bf38      	it	cc
 801ca26:	250c      	movcc	r5, #12
 801ca28:	2d00      	cmp	r5, #0
 801ca2a:	4606      	mov	r6, r0
 801ca2c:	db01      	blt.n	801ca32 <_malloc_r+0x1a>
 801ca2e:	42a9      	cmp	r1, r5
 801ca30:	d903      	bls.n	801ca3a <_malloc_r+0x22>
 801ca32:	230c      	movs	r3, #12
 801ca34:	6033      	str	r3, [r6, #0]
 801ca36:	2000      	movs	r0, #0
 801ca38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ca3a:	f000 fc49 	bl	801d2d0 <__malloc_lock>
 801ca3e:	4921      	ldr	r1, [pc, #132]	; (801cac4 <_malloc_r+0xac>)
 801ca40:	680a      	ldr	r2, [r1, #0]
 801ca42:	4614      	mov	r4, r2
 801ca44:	b99c      	cbnz	r4, 801ca6e <_malloc_r+0x56>
 801ca46:	4f20      	ldr	r7, [pc, #128]	; (801cac8 <_malloc_r+0xb0>)
 801ca48:	683b      	ldr	r3, [r7, #0]
 801ca4a:	b923      	cbnz	r3, 801ca56 <_malloc_r+0x3e>
 801ca4c:	4621      	mov	r1, r4
 801ca4e:	4630      	mov	r0, r6
 801ca50:	f000 f920 	bl	801cc94 <_sbrk_r>
 801ca54:	6038      	str	r0, [r7, #0]
 801ca56:	4629      	mov	r1, r5
 801ca58:	4630      	mov	r0, r6
 801ca5a:	f000 f91b 	bl	801cc94 <_sbrk_r>
 801ca5e:	1c43      	adds	r3, r0, #1
 801ca60:	d123      	bne.n	801caaa <_malloc_r+0x92>
 801ca62:	230c      	movs	r3, #12
 801ca64:	6033      	str	r3, [r6, #0]
 801ca66:	4630      	mov	r0, r6
 801ca68:	f000 fc38 	bl	801d2dc <__malloc_unlock>
 801ca6c:	e7e3      	b.n	801ca36 <_malloc_r+0x1e>
 801ca6e:	6823      	ldr	r3, [r4, #0]
 801ca70:	1b5b      	subs	r3, r3, r5
 801ca72:	d417      	bmi.n	801caa4 <_malloc_r+0x8c>
 801ca74:	2b0b      	cmp	r3, #11
 801ca76:	d903      	bls.n	801ca80 <_malloc_r+0x68>
 801ca78:	6023      	str	r3, [r4, #0]
 801ca7a:	441c      	add	r4, r3
 801ca7c:	6025      	str	r5, [r4, #0]
 801ca7e:	e004      	b.n	801ca8a <_malloc_r+0x72>
 801ca80:	6863      	ldr	r3, [r4, #4]
 801ca82:	42a2      	cmp	r2, r4
 801ca84:	bf0c      	ite	eq
 801ca86:	600b      	streq	r3, [r1, #0]
 801ca88:	6053      	strne	r3, [r2, #4]
 801ca8a:	4630      	mov	r0, r6
 801ca8c:	f000 fc26 	bl	801d2dc <__malloc_unlock>
 801ca90:	f104 000b 	add.w	r0, r4, #11
 801ca94:	1d23      	adds	r3, r4, #4
 801ca96:	f020 0007 	bic.w	r0, r0, #7
 801ca9a:	1ac2      	subs	r2, r0, r3
 801ca9c:	d0cc      	beq.n	801ca38 <_malloc_r+0x20>
 801ca9e:	1a1b      	subs	r3, r3, r0
 801caa0:	50a3      	str	r3, [r4, r2]
 801caa2:	e7c9      	b.n	801ca38 <_malloc_r+0x20>
 801caa4:	4622      	mov	r2, r4
 801caa6:	6864      	ldr	r4, [r4, #4]
 801caa8:	e7cc      	b.n	801ca44 <_malloc_r+0x2c>
 801caaa:	1cc4      	adds	r4, r0, #3
 801caac:	f024 0403 	bic.w	r4, r4, #3
 801cab0:	42a0      	cmp	r0, r4
 801cab2:	d0e3      	beq.n	801ca7c <_malloc_r+0x64>
 801cab4:	1a21      	subs	r1, r4, r0
 801cab6:	4630      	mov	r0, r6
 801cab8:	f000 f8ec 	bl	801cc94 <_sbrk_r>
 801cabc:	3001      	adds	r0, #1
 801cabe:	d1dd      	bne.n	801ca7c <_malloc_r+0x64>
 801cac0:	e7cf      	b.n	801ca62 <_malloc_r+0x4a>
 801cac2:	bf00      	nop
 801cac4:	20002358 	.word	0x20002358
 801cac8:	2000235c 	.word	0x2000235c

0801cacc <iprintf>:
 801cacc:	b40f      	push	{r0, r1, r2, r3}
 801cace:	4b0a      	ldr	r3, [pc, #40]	; (801caf8 <iprintf+0x2c>)
 801cad0:	b513      	push	{r0, r1, r4, lr}
 801cad2:	681c      	ldr	r4, [r3, #0]
 801cad4:	b124      	cbz	r4, 801cae0 <iprintf+0x14>
 801cad6:	69a3      	ldr	r3, [r4, #24]
 801cad8:	b913      	cbnz	r3, 801cae0 <iprintf+0x14>
 801cada:	4620      	mov	r0, r4
 801cadc:	f000 fae2 	bl	801d0a4 <__sinit>
 801cae0:	ab05      	add	r3, sp, #20
 801cae2:	9a04      	ldr	r2, [sp, #16]
 801cae4:	68a1      	ldr	r1, [r4, #8]
 801cae6:	9301      	str	r3, [sp, #4]
 801cae8:	4620      	mov	r0, r4
 801caea:	f000 fc27 	bl	801d33c <_vfiprintf_r>
 801caee:	b002      	add	sp, #8
 801caf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801caf4:	b004      	add	sp, #16
 801caf6:	4770      	bx	lr
 801caf8:	200000c8 	.word	0x200000c8

0801cafc <putchar>:
 801cafc:	4b09      	ldr	r3, [pc, #36]	; (801cb24 <putchar+0x28>)
 801cafe:	b513      	push	{r0, r1, r4, lr}
 801cb00:	681c      	ldr	r4, [r3, #0]
 801cb02:	4601      	mov	r1, r0
 801cb04:	b134      	cbz	r4, 801cb14 <putchar+0x18>
 801cb06:	69a3      	ldr	r3, [r4, #24]
 801cb08:	b923      	cbnz	r3, 801cb14 <putchar+0x18>
 801cb0a:	9001      	str	r0, [sp, #4]
 801cb0c:	4620      	mov	r0, r4
 801cb0e:	f000 fac9 	bl	801d0a4 <__sinit>
 801cb12:	9901      	ldr	r1, [sp, #4]
 801cb14:	68a2      	ldr	r2, [r4, #8]
 801cb16:	4620      	mov	r0, r4
 801cb18:	b002      	add	sp, #8
 801cb1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cb1e:	f000 bed1 	b.w	801d8c4 <_putc_r>
 801cb22:	bf00      	nop
 801cb24:	200000c8 	.word	0x200000c8

0801cb28 <_puts_r>:
 801cb28:	b570      	push	{r4, r5, r6, lr}
 801cb2a:	460e      	mov	r6, r1
 801cb2c:	4605      	mov	r5, r0
 801cb2e:	b118      	cbz	r0, 801cb38 <_puts_r+0x10>
 801cb30:	6983      	ldr	r3, [r0, #24]
 801cb32:	b90b      	cbnz	r3, 801cb38 <_puts_r+0x10>
 801cb34:	f000 fab6 	bl	801d0a4 <__sinit>
 801cb38:	69ab      	ldr	r3, [r5, #24]
 801cb3a:	68ac      	ldr	r4, [r5, #8]
 801cb3c:	b913      	cbnz	r3, 801cb44 <_puts_r+0x1c>
 801cb3e:	4628      	mov	r0, r5
 801cb40:	f000 fab0 	bl	801d0a4 <__sinit>
 801cb44:	4b2c      	ldr	r3, [pc, #176]	; (801cbf8 <_puts_r+0xd0>)
 801cb46:	429c      	cmp	r4, r3
 801cb48:	d120      	bne.n	801cb8c <_puts_r+0x64>
 801cb4a:	686c      	ldr	r4, [r5, #4]
 801cb4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801cb4e:	07db      	lsls	r3, r3, #31
 801cb50:	d405      	bmi.n	801cb5e <_puts_r+0x36>
 801cb52:	89a3      	ldrh	r3, [r4, #12]
 801cb54:	0598      	lsls	r0, r3, #22
 801cb56:	d402      	bmi.n	801cb5e <_puts_r+0x36>
 801cb58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cb5a:	f000 fb53 	bl	801d204 <__retarget_lock_acquire_recursive>
 801cb5e:	89a3      	ldrh	r3, [r4, #12]
 801cb60:	0719      	lsls	r1, r3, #28
 801cb62:	d51d      	bpl.n	801cba0 <_puts_r+0x78>
 801cb64:	6923      	ldr	r3, [r4, #16]
 801cb66:	b1db      	cbz	r3, 801cba0 <_puts_r+0x78>
 801cb68:	3e01      	subs	r6, #1
 801cb6a:	68a3      	ldr	r3, [r4, #8]
 801cb6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801cb70:	3b01      	subs	r3, #1
 801cb72:	60a3      	str	r3, [r4, #8]
 801cb74:	bb39      	cbnz	r1, 801cbc6 <_puts_r+0x9e>
 801cb76:	2b00      	cmp	r3, #0
 801cb78:	da38      	bge.n	801cbec <_puts_r+0xc4>
 801cb7a:	4622      	mov	r2, r4
 801cb7c:	210a      	movs	r1, #10
 801cb7e:	4628      	mov	r0, r5
 801cb80:	f000 f898 	bl	801ccb4 <__swbuf_r>
 801cb84:	3001      	adds	r0, #1
 801cb86:	d011      	beq.n	801cbac <_puts_r+0x84>
 801cb88:	250a      	movs	r5, #10
 801cb8a:	e011      	b.n	801cbb0 <_puts_r+0x88>
 801cb8c:	4b1b      	ldr	r3, [pc, #108]	; (801cbfc <_puts_r+0xd4>)
 801cb8e:	429c      	cmp	r4, r3
 801cb90:	d101      	bne.n	801cb96 <_puts_r+0x6e>
 801cb92:	68ac      	ldr	r4, [r5, #8]
 801cb94:	e7da      	b.n	801cb4c <_puts_r+0x24>
 801cb96:	4b1a      	ldr	r3, [pc, #104]	; (801cc00 <_puts_r+0xd8>)
 801cb98:	429c      	cmp	r4, r3
 801cb9a:	bf08      	it	eq
 801cb9c:	68ec      	ldreq	r4, [r5, #12]
 801cb9e:	e7d5      	b.n	801cb4c <_puts_r+0x24>
 801cba0:	4621      	mov	r1, r4
 801cba2:	4628      	mov	r0, r5
 801cba4:	f000 f8d8 	bl	801cd58 <__swsetup_r>
 801cba8:	2800      	cmp	r0, #0
 801cbaa:	d0dd      	beq.n	801cb68 <_puts_r+0x40>
 801cbac:	f04f 35ff 	mov.w	r5, #4294967295
 801cbb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801cbb2:	07da      	lsls	r2, r3, #31
 801cbb4:	d405      	bmi.n	801cbc2 <_puts_r+0x9a>
 801cbb6:	89a3      	ldrh	r3, [r4, #12]
 801cbb8:	059b      	lsls	r3, r3, #22
 801cbba:	d402      	bmi.n	801cbc2 <_puts_r+0x9a>
 801cbbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cbbe:	f000 fb22 	bl	801d206 <__retarget_lock_release_recursive>
 801cbc2:	4628      	mov	r0, r5
 801cbc4:	bd70      	pop	{r4, r5, r6, pc}
 801cbc6:	2b00      	cmp	r3, #0
 801cbc8:	da04      	bge.n	801cbd4 <_puts_r+0xac>
 801cbca:	69a2      	ldr	r2, [r4, #24]
 801cbcc:	429a      	cmp	r2, r3
 801cbce:	dc06      	bgt.n	801cbde <_puts_r+0xb6>
 801cbd0:	290a      	cmp	r1, #10
 801cbd2:	d004      	beq.n	801cbde <_puts_r+0xb6>
 801cbd4:	6823      	ldr	r3, [r4, #0]
 801cbd6:	1c5a      	adds	r2, r3, #1
 801cbd8:	6022      	str	r2, [r4, #0]
 801cbda:	7019      	strb	r1, [r3, #0]
 801cbdc:	e7c5      	b.n	801cb6a <_puts_r+0x42>
 801cbde:	4622      	mov	r2, r4
 801cbe0:	4628      	mov	r0, r5
 801cbe2:	f000 f867 	bl	801ccb4 <__swbuf_r>
 801cbe6:	3001      	adds	r0, #1
 801cbe8:	d1bf      	bne.n	801cb6a <_puts_r+0x42>
 801cbea:	e7df      	b.n	801cbac <_puts_r+0x84>
 801cbec:	6823      	ldr	r3, [r4, #0]
 801cbee:	250a      	movs	r5, #10
 801cbf0:	1c5a      	adds	r2, r3, #1
 801cbf2:	6022      	str	r2, [r4, #0]
 801cbf4:	701d      	strb	r5, [r3, #0]
 801cbf6:	e7db      	b.n	801cbb0 <_puts_r+0x88>
 801cbf8:	08097890 	.word	0x08097890
 801cbfc:	080978b0 	.word	0x080978b0
 801cc00:	08097870 	.word	0x08097870

0801cc04 <puts>:
 801cc04:	4b02      	ldr	r3, [pc, #8]	; (801cc10 <puts+0xc>)
 801cc06:	4601      	mov	r1, r0
 801cc08:	6818      	ldr	r0, [r3, #0]
 801cc0a:	f7ff bf8d 	b.w	801cb28 <_puts_r>
 801cc0e:	bf00      	nop
 801cc10:	200000c8 	.word	0x200000c8

0801cc14 <rand>:
 801cc14:	4b17      	ldr	r3, [pc, #92]	; (801cc74 <rand+0x60>)
 801cc16:	b510      	push	{r4, lr}
 801cc18:	681c      	ldr	r4, [r3, #0]
 801cc1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801cc1c:	b9b3      	cbnz	r3, 801cc4c <rand+0x38>
 801cc1e:	2018      	movs	r0, #24
 801cc20:	f7ff fe76 	bl	801c910 <malloc>
 801cc24:	63a0      	str	r0, [r4, #56]	; 0x38
 801cc26:	b928      	cbnz	r0, 801cc34 <rand+0x20>
 801cc28:	4602      	mov	r2, r0
 801cc2a:	4b13      	ldr	r3, [pc, #76]	; (801cc78 <rand+0x64>)
 801cc2c:	4813      	ldr	r0, [pc, #76]	; (801cc7c <rand+0x68>)
 801cc2e:	214e      	movs	r1, #78	; 0x4e
 801cc30:	f000 f900 	bl	801ce34 <__assert_func>
 801cc34:	4a12      	ldr	r2, [pc, #72]	; (801cc80 <rand+0x6c>)
 801cc36:	4b13      	ldr	r3, [pc, #76]	; (801cc84 <rand+0x70>)
 801cc38:	e9c0 2300 	strd	r2, r3, [r0]
 801cc3c:	4b12      	ldr	r3, [pc, #72]	; (801cc88 <rand+0x74>)
 801cc3e:	6083      	str	r3, [r0, #8]
 801cc40:	230b      	movs	r3, #11
 801cc42:	8183      	strh	r3, [r0, #12]
 801cc44:	2201      	movs	r2, #1
 801cc46:	2300      	movs	r3, #0
 801cc48:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801cc4c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801cc4e:	480f      	ldr	r0, [pc, #60]	; (801cc8c <rand+0x78>)
 801cc50:	690a      	ldr	r2, [r1, #16]
 801cc52:	694b      	ldr	r3, [r1, #20]
 801cc54:	4c0e      	ldr	r4, [pc, #56]	; (801cc90 <rand+0x7c>)
 801cc56:	4350      	muls	r0, r2
 801cc58:	fb04 0003 	mla	r0, r4, r3, r0
 801cc5c:	fba2 3404 	umull	r3, r4, r2, r4
 801cc60:	1c5a      	adds	r2, r3, #1
 801cc62:	4404      	add	r4, r0
 801cc64:	f144 0000 	adc.w	r0, r4, #0
 801cc68:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801cc6c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801cc70:	bd10      	pop	{r4, pc}
 801cc72:	bf00      	nop
 801cc74:	200000c8 	.word	0x200000c8
 801cc78:	080977bc 	.word	0x080977bc
 801cc7c:	080977d3 	.word	0x080977d3
 801cc80:	abcd330e 	.word	0xabcd330e
 801cc84:	e66d1234 	.word	0xe66d1234
 801cc88:	0005deec 	.word	0x0005deec
 801cc8c:	5851f42d 	.word	0x5851f42d
 801cc90:	4c957f2d 	.word	0x4c957f2d

0801cc94 <_sbrk_r>:
 801cc94:	b538      	push	{r3, r4, r5, lr}
 801cc96:	4d06      	ldr	r5, [pc, #24]	; (801ccb0 <_sbrk_r+0x1c>)
 801cc98:	2300      	movs	r3, #0
 801cc9a:	4604      	mov	r4, r0
 801cc9c:	4608      	mov	r0, r1
 801cc9e:	602b      	str	r3, [r5, #0]
 801cca0:	f7e5 fb0e 	bl	80022c0 <_sbrk>
 801cca4:	1c43      	adds	r3, r0, #1
 801cca6:	d102      	bne.n	801ccae <_sbrk_r+0x1a>
 801cca8:	682b      	ldr	r3, [r5, #0]
 801ccaa:	b103      	cbz	r3, 801ccae <_sbrk_r+0x1a>
 801ccac:	6023      	str	r3, [r4, #0]
 801ccae:	bd38      	pop	{r3, r4, r5, pc}
 801ccb0:	2001dc60 	.word	0x2001dc60

0801ccb4 <__swbuf_r>:
 801ccb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccb6:	460e      	mov	r6, r1
 801ccb8:	4614      	mov	r4, r2
 801ccba:	4605      	mov	r5, r0
 801ccbc:	b118      	cbz	r0, 801ccc6 <__swbuf_r+0x12>
 801ccbe:	6983      	ldr	r3, [r0, #24]
 801ccc0:	b90b      	cbnz	r3, 801ccc6 <__swbuf_r+0x12>
 801ccc2:	f000 f9ef 	bl	801d0a4 <__sinit>
 801ccc6:	4b21      	ldr	r3, [pc, #132]	; (801cd4c <__swbuf_r+0x98>)
 801ccc8:	429c      	cmp	r4, r3
 801ccca:	d12b      	bne.n	801cd24 <__swbuf_r+0x70>
 801cccc:	686c      	ldr	r4, [r5, #4]
 801ccce:	69a3      	ldr	r3, [r4, #24]
 801ccd0:	60a3      	str	r3, [r4, #8]
 801ccd2:	89a3      	ldrh	r3, [r4, #12]
 801ccd4:	071a      	lsls	r2, r3, #28
 801ccd6:	d52f      	bpl.n	801cd38 <__swbuf_r+0x84>
 801ccd8:	6923      	ldr	r3, [r4, #16]
 801ccda:	b36b      	cbz	r3, 801cd38 <__swbuf_r+0x84>
 801ccdc:	6923      	ldr	r3, [r4, #16]
 801ccde:	6820      	ldr	r0, [r4, #0]
 801cce0:	1ac0      	subs	r0, r0, r3
 801cce2:	6963      	ldr	r3, [r4, #20]
 801cce4:	b2f6      	uxtb	r6, r6
 801cce6:	4283      	cmp	r3, r0
 801cce8:	4637      	mov	r7, r6
 801ccea:	dc04      	bgt.n	801ccf6 <__swbuf_r+0x42>
 801ccec:	4621      	mov	r1, r4
 801ccee:	4628      	mov	r0, r5
 801ccf0:	f000 f944 	bl	801cf7c <_fflush_r>
 801ccf4:	bb30      	cbnz	r0, 801cd44 <__swbuf_r+0x90>
 801ccf6:	68a3      	ldr	r3, [r4, #8]
 801ccf8:	3b01      	subs	r3, #1
 801ccfa:	60a3      	str	r3, [r4, #8]
 801ccfc:	6823      	ldr	r3, [r4, #0]
 801ccfe:	1c5a      	adds	r2, r3, #1
 801cd00:	6022      	str	r2, [r4, #0]
 801cd02:	701e      	strb	r6, [r3, #0]
 801cd04:	6963      	ldr	r3, [r4, #20]
 801cd06:	3001      	adds	r0, #1
 801cd08:	4283      	cmp	r3, r0
 801cd0a:	d004      	beq.n	801cd16 <__swbuf_r+0x62>
 801cd0c:	89a3      	ldrh	r3, [r4, #12]
 801cd0e:	07db      	lsls	r3, r3, #31
 801cd10:	d506      	bpl.n	801cd20 <__swbuf_r+0x6c>
 801cd12:	2e0a      	cmp	r6, #10
 801cd14:	d104      	bne.n	801cd20 <__swbuf_r+0x6c>
 801cd16:	4621      	mov	r1, r4
 801cd18:	4628      	mov	r0, r5
 801cd1a:	f000 f92f 	bl	801cf7c <_fflush_r>
 801cd1e:	b988      	cbnz	r0, 801cd44 <__swbuf_r+0x90>
 801cd20:	4638      	mov	r0, r7
 801cd22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cd24:	4b0a      	ldr	r3, [pc, #40]	; (801cd50 <__swbuf_r+0x9c>)
 801cd26:	429c      	cmp	r4, r3
 801cd28:	d101      	bne.n	801cd2e <__swbuf_r+0x7a>
 801cd2a:	68ac      	ldr	r4, [r5, #8]
 801cd2c:	e7cf      	b.n	801ccce <__swbuf_r+0x1a>
 801cd2e:	4b09      	ldr	r3, [pc, #36]	; (801cd54 <__swbuf_r+0xa0>)
 801cd30:	429c      	cmp	r4, r3
 801cd32:	bf08      	it	eq
 801cd34:	68ec      	ldreq	r4, [r5, #12]
 801cd36:	e7ca      	b.n	801ccce <__swbuf_r+0x1a>
 801cd38:	4621      	mov	r1, r4
 801cd3a:	4628      	mov	r0, r5
 801cd3c:	f000 f80c 	bl	801cd58 <__swsetup_r>
 801cd40:	2800      	cmp	r0, #0
 801cd42:	d0cb      	beq.n	801ccdc <__swbuf_r+0x28>
 801cd44:	f04f 37ff 	mov.w	r7, #4294967295
 801cd48:	e7ea      	b.n	801cd20 <__swbuf_r+0x6c>
 801cd4a:	bf00      	nop
 801cd4c:	08097890 	.word	0x08097890
 801cd50:	080978b0 	.word	0x080978b0
 801cd54:	08097870 	.word	0x08097870

0801cd58 <__swsetup_r>:
 801cd58:	4b32      	ldr	r3, [pc, #200]	; (801ce24 <__swsetup_r+0xcc>)
 801cd5a:	b570      	push	{r4, r5, r6, lr}
 801cd5c:	681d      	ldr	r5, [r3, #0]
 801cd5e:	4606      	mov	r6, r0
 801cd60:	460c      	mov	r4, r1
 801cd62:	b125      	cbz	r5, 801cd6e <__swsetup_r+0x16>
 801cd64:	69ab      	ldr	r3, [r5, #24]
 801cd66:	b913      	cbnz	r3, 801cd6e <__swsetup_r+0x16>
 801cd68:	4628      	mov	r0, r5
 801cd6a:	f000 f99b 	bl	801d0a4 <__sinit>
 801cd6e:	4b2e      	ldr	r3, [pc, #184]	; (801ce28 <__swsetup_r+0xd0>)
 801cd70:	429c      	cmp	r4, r3
 801cd72:	d10f      	bne.n	801cd94 <__swsetup_r+0x3c>
 801cd74:	686c      	ldr	r4, [r5, #4]
 801cd76:	89a3      	ldrh	r3, [r4, #12]
 801cd78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801cd7c:	0719      	lsls	r1, r3, #28
 801cd7e:	d42c      	bmi.n	801cdda <__swsetup_r+0x82>
 801cd80:	06dd      	lsls	r5, r3, #27
 801cd82:	d411      	bmi.n	801cda8 <__swsetup_r+0x50>
 801cd84:	2309      	movs	r3, #9
 801cd86:	6033      	str	r3, [r6, #0]
 801cd88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801cd8c:	81a3      	strh	r3, [r4, #12]
 801cd8e:	f04f 30ff 	mov.w	r0, #4294967295
 801cd92:	e03e      	b.n	801ce12 <__swsetup_r+0xba>
 801cd94:	4b25      	ldr	r3, [pc, #148]	; (801ce2c <__swsetup_r+0xd4>)
 801cd96:	429c      	cmp	r4, r3
 801cd98:	d101      	bne.n	801cd9e <__swsetup_r+0x46>
 801cd9a:	68ac      	ldr	r4, [r5, #8]
 801cd9c:	e7eb      	b.n	801cd76 <__swsetup_r+0x1e>
 801cd9e:	4b24      	ldr	r3, [pc, #144]	; (801ce30 <__swsetup_r+0xd8>)
 801cda0:	429c      	cmp	r4, r3
 801cda2:	bf08      	it	eq
 801cda4:	68ec      	ldreq	r4, [r5, #12]
 801cda6:	e7e6      	b.n	801cd76 <__swsetup_r+0x1e>
 801cda8:	0758      	lsls	r0, r3, #29
 801cdaa:	d512      	bpl.n	801cdd2 <__swsetup_r+0x7a>
 801cdac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801cdae:	b141      	cbz	r1, 801cdc2 <__swsetup_r+0x6a>
 801cdb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cdb4:	4299      	cmp	r1, r3
 801cdb6:	d002      	beq.n	801cdbe <__swsetup_r+0x66>
 801cdb8:	4630      	mov	r0, r6
 801cdba:	f7ff fddd 	bl	801c978 <_free_r>
 801cdbe:	2300      	movs	r3, #0
 801cdc0:	6363      	str	r3, [r4, #52]	; 0x34
 801cdc2:	89a3      	ldrh	r3, [r4, #12]
 801cdc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801cdc8:	81a3      	strh	r3, [r4, #12]
 801cdca:	2300      	movs	r3, #0
 801cdcc:	6063      	str	r3, [r4, #4]
 801cdce:	6923      	ldr	r3, [r4, #16]
 801cdd0:	6023      	str	r3, [r4, #0]
 801cdd2:	89a3      	ldrh	r3, [r4, #12]
 801cdd4:	f043 0308 	orr.w	r3, r3, #8
 801cdd8:	81a3      	strh	r3, [r4, #12]
 801cdda:	6923      	ldr	r3, [r4, #16]
 801cddc:	b94b      	cbnz	r3, 801cdf2 <__swsetup_r+0x9a>
 801cdde:	89a3      	ldrh	r3, [r4, #12]
 801cde0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801cde4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801cde8:	d003      	beq.n	801cdf2 <__swsetup_r+0x9a>
 801cdea:	4621      	mov	r1, r4
 801cdec:	4630      	mov	r0, r6
 801cdee:	f000 fa2f 	bl	801d250 <__smakebuf_r>
 801cdf2:	89a0      	ldrh	r0, [r4, #12]
 801cdf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801cdf8:	f010 0301 	ands.w	r3, r0, #1
 801cdfc:	d00a      	beq.n	801ce14 <__swsetup_r+0xbc>
 801cdfe:	2300      	movs	r3, #0
 801ce00:	60a3      	str	r3, [r4, #8]
 801ce02:	6963      	ldr	r3, [r4, #20]
 801ce04:	425b      	negs	r3, r3
 801ce06:	61a3      	str	r3, [r4, #24]
 801ce08:	6923      	ldr	r3, [r4, #16]
 801ce0a:	b943      	cbnz	r3, 801ce1e <__swsetup_r+0xc6>
 801ce0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801ce10:	d1ba      	bne.n	801cd88 <__swsetup_r+0x30>
 801ce12:	bd70      	pop	{r4, r5, r6, pc}
 801ce14:	0781      	lsls	r1, r0, #30
 801ce16:	bf58      	it	pl
 801ce18:	6963      	ldrpl	r3, [r4, #20]
 801ce1a:	60a3      	str	r3, [r4, #8]
 801ce1c:	e7f4      	b.n	801ce08 <__swsetup_r+0xb0>
 801ce1e:	2000      	movs	r0, #0
 801ce20:	e7f7      	b.n	801ce12 <__swsetup_r+0xba>
 801ce22:	bf00      	nop
 801ce24:	200000c8 	.word	0x200000c8
 801ce28:	08097890 	.word	0x08097890
 801ce2c:	080978b0 	.word	0x080978b0
 801ce30:	08097870 	.word	0x08097870

0801ce34 <__assert_func>:
 801ce34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ce36:	4614      	mov	r4, r2
 801ce38:	461a      	mov	r2, r3
 801ce3a:	4b09      	ldr	r3, [pc, #36]	; (801ce60 <__assert_func+0x2c>)
 801ce3c:	681b      	ldr	r3, [r3, #0]
 801ce3e:	4605      	mov	r5, r0
 801ce40:	68d8      	ldr	r0, [r3, #12]
 801ce42:	b14c      	cbz	r4, 801ce58 <__assert_func+0x24>
 801ce44:	4b07      	ldr	r3, [pc, #28]	; (801ce64 <__assert_func+0x30>)
 801ce46:	9100      	str	r1, [sp, #0]
 801ce48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ce4c:	4906      	ldr	r1, [pc, #24]	; (801ce68 <__assert_func+0x34>)
 801ce4e:	462b      	mov	r3, r5
 801ce50:	f000 f9a6 	bl	801d1a0 <fiprintf>
 801ce54:	f000 fdd4 	bl	801da00 <abort>
 801ce58:	4b04      	ldr	r3, [pc, #16]	; (801ce6c <__assert_func+0x38>)
 801ce5a:	461c      	mov	r4, r3
 801ce5c:	e7f3      	b.n	801ce46 <__assert_func+0x12>
 801ce5e:	bf00      	nop
 801ce60:	200000c8 	.word	0x200000c8
 801ce64:	08097832 	.word	0x08097832
 801ce68:	0809783f 	.word	0x0809783f
 801ce6c:	0809786d 	.word	0x0809786d

0801ce70 <__sflush_r>:
 801ce70:	898a      	ldrh	r2, [r1, #12]
 801ce72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ce76:	4605      	mov	r5, r0
 801ce78:	0710      	lsls	r0, r2, #28
 801ce7a:	460c      	mov	r4, r1
 801ce7c:	d458      	bmi.n	801cf30 <__sflush_r+0xc0>
 801ce7e:	684b      	ldr	r3, [r1, #4]
 801ce80:	2b00      	cmp	r3, #0
 801ce82:	dc05      	bgt.n	801ce90 <__sflush_r+0x20>
 801ce84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ce86:	2b00      	cmp	r3, #0
 801ce88:	dc02      	bgt.n	801ce90 <__sflush_r+0x20>
 801ce8a:	2000      	movs	r0, #0
 801ce8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ce90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ce92:	2e00      	cmp	r6, #0
 801ce94:	d0f9      	beq.n	801ce8a <__sflush_r+0x1a>
 801ce96:	2300      	movs	r3, #0
 801ce98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ce9c:	682f      	ldr	r7, [r5, #0]
 801ce9e:	602b      	str	r3, [r5, #0]
 801cea0:	d032      	beq.n	801cf08 <__sflush_r+0x98>
 801cea2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cea4:	89a3      	ldrh	r3, [r4, #12]
 801cea6:	075a      	lsls	r2, r3, #29
 801cea8:	d505      	bpl.n	801ceb6 <__sflush_r+0x46>
 801ceaa:	6863      	ldr	r3, [r4, #4]
 801ceac:	1ac0      	subs	r0, r0, r3
 801ceae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ceb0:	b10b      	cbz	r3, 801ceb6 <__sflush_r+0x46>
 801ceb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ceb4:	1ac0      	subs	r0, r0, r3
 801ceb6:	2300      	movs	r3, #0
 801ceb8:	4602      	mov	r2, r0
 801ceba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cebc:	6a21      	ldr	r1, [r4, #32]
 801cebe:	4628      	mov	r0, r5
 801cec0:	47b0      	blx	r6
 801cec2:	1c43      	adds	r3, r0, #1
 801cec4:	89a3      	ldrh	r3, [r4, #12]
 801cec6:	d106      	bne.n	801ced6 <__sflush_r+0x66>
 801cec8:	6829      	ldr	r1, [r5, #0]
 801ceca:	291d      	cmp	r1, #29
 801cecc:	d82c      	bhi.n	801cf28 <__sflush_r+0xb8>
 801cece:	4a2a      	ldr	r2, [pc, #168]	; (801cf78 <__sflush_r+0x108>)
 801ced0:	40ca      	lsrs	r2, r1
 801ced2:	07d6      	lsls	r6, r2, #31
 801ced4:	d528      	bpl.n	801cf28 <__sflush_r+0xb8>
 801ced6:	2200      	movs	r2, #0
 801ced8:	6062      	str	r2, [r4, #4]
 801ceda:	04d9      	lsls	r1, r3, #19
 801cedc:	6922      	ldr	r2, [r4, #16]
 801cede:	6022      	str	r2, [r4, #0]
 801cee0:	d504      	bpl.n	801ceec <__sflush_r+0x7c>
 801cee2:	1c42      	adds	r2, r0, #1
 801cee4:	d101      	bne.n	801ceea <__sflush_r+0x7a>
 801cee6:	682b      	ldr	r3, [r5, #0]
 801cee8:	b903      	cbnz	r3, 801ceec <__sflush_r+0x7c>
 801ceea:	6560      	str	r0, [r4, #84]	; 0x54
 801ceec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ceee:	602f      	str	r7, [r5, #0]
 801cef0:	2900      	cmp	r1, #0
 801cef2:	d0ca      	beq.n	801ce8a <__sflush_r+0x1a>
 801cef4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cef8:	4299      	cmp	r1, r3
 801cefa:	d002      	beq.n	801cf02 <__sflush_r+0x92>
 801cefc:	4628      	mov	r0, r5
 801cefe:	f7ff fd3b 	bl	801c978 <_free_r>
 801cf02:	2000      	movs	r0, #0
 801cf04:	6360      	str	r0, [r4, #52]	; 0x34
 801cf06:	e7c1      	b.n	801ce8c <__sflush_r+0x1c>
 801cf08:	6a21      	ldr	r1, [r4, #32]
 801cf0a:	2301      	movs	r3, #1
 801cf0c:	4628      	mov	r0, r5
 801cf0e:	47b0      	blx	r6
 801cf10:	1c41      	adds	r1, r0, #1
 801cf12:	d1c7      	bne.n	801cea4 <__sflush_r+0x34>
 801cf14:	682b      	ldr	r3, [r5, #0]
 801cf16:	2b00      	cmp	r3, #0
 801cf18:	d0c4      	beq.n	801cea4 <__sflush_r+0x34>
 801cf1a:	2b1d      	cmp	r3, #29
 801cf1c:	d001      	beq.n	801cf22 <__sflush_r+0xb2>
 801cf1e:	2b16      	cmp	r3, #22
 801cf20:	d101      	bne.n	801cf26 <__sflush_r+0xb6>
 801cf22:	602f      	str	r7, [r5, #0]
 801cf24:	e7b1      	b.n	801ce8a <__sflush_r+0x1a>
 801cf26:	89a3      	ldrh	r3, [r4, #12]
 801cf28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cf2c:	81a3      	strh	r3, [r4, #12]
 801cf2e:	e7ad      	b.n	801ce8c <__sflush_r+0x1c>
 801cf30:	690f      	ldr	r7, [r1, #16]
 801cf32:	2f00      	cmp	r7, #0
 801cf34:	d0a9      	beq.n	801ce8a <__sflush_r+0x1a>
 801cf36:	0793      	lsls	r3, r2, #30
 801cf38:	680e      	ldr	r6, [r1, #0]
 801cf3a:	bf08      	it	eq
 801cf3c:	694b      	ldreq	r3, [r1, #20]
 801cf3e:	600f      	str	r7, [r1, #0]
 801cf40:	bf18      	it	ne
 801cf42:	2300      	movne	r3, #0
 801cf44:	eba6 0807 	sub.w	r8, r6, r7
 801cf48:	608b      	str	r3, [r1, #8]
 801cf4a:	f1b8 0f00 	cmp.w	r8, #0
 801cf4e:	dd9c      	ble.n	801ce8a <__sflush_r+0x1a>
 801cf50:	6a21      	ldr	r1, [r4, #32]
 801cf52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801cf54:	4643      	mov	r3, r8
 801cf56:	463a      	mov	r2, r7
 801cf58:	4628      	mov	r0, r5
 801cf5a:	47b0      	blx	r6
 801cf5c:	2800      	cmp	r0, #0
 801cf5e:	dc06      	bgt.n	801cf6e <__sflush_r+0xfe>
 801cf60:	89a3      	ldrh	r3, [r4, #12]
 801cf62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cf66:	81a3      	strh	r3, [r4, #12]
 801cf68:	f04f 30ff 	mov.w	r0, #4294967295
 801cf6c:	e78e      	b.n	801ce8c <__sflush_r+0x1c>
 801cf6e:	4407      	add	r7, r0
 801cf70:	eba8 0800 	sub.w	r8, r8, r0
 801cf74:	e7e9      	b.n	801cf4a <__sflush_r+0xda>
 801cf76:	bf00      	nop
 801cf78:	20400001 	.word	0x20400001

0801cf7c <_fflush_r>:
 801cf7c:	b538      	push	{r3, r4, r5, lr}
 801cf7e:	690b      	ldr	r3, [r1, #16]
 801cf80:	4605      	mov	r5, r0
 801cf82:	460c      	mov	r4, r1
 801cf84:	b913      	cbnz	r3, 801cf8c <_fflush_r+0x10>
 801cf86:	2500      	movs	r5, #0
 801cf88:	4628      	mov	r0, r5
 801cf8a:	bd38      	pop	{r3, r4, r5, pc}
 801cf8c:	b118      	cbz	r0, 801cf96 <_fflush_r+0x1a>
 801cf8e:	6983      	ldr	r3, [r0, #24]
 801cf90:	b90b      	cbnz	r3, 801cf96 <_fflush_r+0x1a>
 801cf92:	f000 f887 	bl	801d0a4 <__sinit>
 801cf96:	4b14      	ldr	r3, [pc, #80]	; (801cfe8 <_fflush_r+0x6c>)
 801cf98:	429c      	cmp	r4, r3
 801cf9a:	d11b      	bne.n	801cfd4 <_fflush_r+0x58>
 801cf9c:	686c      	ldr	r4, [r5, #4]
 801cf9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cfa2:	2b00      	cmp	r3, #0
 801cfa4:	d0ef      	beq.n	801cf86 <_fflush_r+0xa>
 801cfa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801cfa8:	07d0      	lsls	r0, r2, #31
 801cfaa:	d404      	bmi.n	801cfb6 <_fflush_r+0x3a>
 801cfac:	0599      	lsls	r1, r3, #22
 801cfae:	d402      	bmi.n	801cfb6 <_fflush_r+0x3a>
 801cfb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cfb2:	f000 f927 	bl	801d204 <__retarget_lock_acquire_recursive>
 801cfb6:	4628      	mov	r0, r5
 801cfb8:	4621      	mov	r1, r4
 801cfba:	f7ff ff59 	bl	801ce70 <__sflush_r>
 801cfbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801cfc0:	07da      	lsls	r2, r3, #31
 801cfc2:	4605      	mov	r5, r0
 801cfc4:	d4e0      	bmi.n	801cf88 <_fflush_r+0xc>
 801cfc6:	89a3      	ldrh	r3, [r4, #12]
 801cfc8:	059b      	lsls	r3, r3, #22
 801cfca:	d4dd      	bmi.n	801cf88 <_fflush_r+0xc>
 801cfcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cfce:	f000 f91a 	bl	801d206 <__retarget_lock_release_recursive>
 801cfd2:	e7d9      	b.n	801cf88 <_fflush_r+0xc>
 801cfd4:	4b05      	ldr	r3, [pc, #20]	; (801cfec <_fflush_r+0x70>)
 801cfd6:	429c      	cmp	r4, r3
 801cfd8:	d101      	bne.n	801cfde <_fflush_r+0x62>
 801cfda:	68ac      	ldr	r4, [r5, #8]
 801cfdc:	e7df      	b.n	801cf9e <_fflush_r+0x22>
 801cfde:	4b04      	ldr	r3, [pc, #16]	; (801cff0 <_fflush_r+0x74>)
 801cfe0:	429c      	cmp	r4, r3
 801cfe2:	bf08      	it	eq
 801cfe4:	68ec      	ldreq	r4, [r5, #12]
 801cfe6:	e7da      	b.n	801cf9e <_fflush_r+0x22>
 801cfe8:	08097890 	.word	0x08097890
 801cfec:	080978b0 	.word	0x080978b0
 801cff0:	08097870 	.word	0x08097870

0801cff4 <std>:
 801cff4:	2300      	movs	r3, #0
 801cff6:	b510      	push	{r4, lr}
 801cff8:	4604      	mov	r4, r0
 801cffa:	e9c0 3300 	strd	r3, r3, [r0]
 801cffe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d002:	6083      	str	r3, [r0, #8]
 801d004:	8181      	strh	r1, [r0, #12]
 801d006:	6643      	str	r3, [r0, #100]	; 0x64
 801d008:	81c2      	strh	r2, [r0, #14]
 801d00a:	6183      	str	r3, [r0, #24]
 801d00c:	4619      	mov	r1, r3
 801d00e:	2208      	movs	r2, #8
 801d010:	305c      	adds	r0, #92	; 0x5c
 801d012:	f7ff fca9 	bl	801c968 <memset>
 801d016:	4b05      	ldr	r3, [pc, #20]	; (801d02c <std+0x38>)
 801d018:	6263      	str	r3, [r4, #36]	; 0x24
 801d01a:	4b05      	ldr	r3, [pc, #20]	; (801d030 <std+0x3c>)
 801d01c:	62a3      	str	r3, [r4, #40]	; 0x28
 801d01e:	4b05      	ldr	r3, [pc, #20]	; (801d034 <std+0x40>)
 801d020:	62e3      	str	r3, [r4, #44]	; 0x2c
 801d022:	4b05      	ldr	r3, [pc, #20]	; (801d038 <std+0x44>)
 801d024:	6224      	str	r4, [r4, #32]
 801d026:	6323      	str	r3, [r4, #48]	; 0x30
 801d028:	bd10      	pop	{r4, pc}
 801d02a:	bf00      	nop
 801d02c:	0801d955 	.word	0x0801d955
 801d030:	0801d977 	.word	0x0801d977
 801d034:	0801d9af 	.word	0x0801d9af
 801d038:	0801d9d3 	.word	0x0801d9d3

0801d03c <_cleanup_r>:
 801d03c:	4901      	ldr	r1, [pc, #4]	; (801d044 <_cleanup_r+0x8>)
 801d03e:	f000 b8c1 	b.w	801d1c4 <_fwalk_reent>
 801d042:	bf00      	nop
 801d044:	0801cf7d 	.word	0x0801cf7d

0801d048 <__sfmoreglue>:
 801d048:	b570      	push	{r4, r5, r6, lr}
 801d04a:	1e4a      	subs	r2, r1, #1
 801d04c:	2568      	movs	r5, #104	; 0x68
 801d04e:	4355      	muls	r5, r2
 801d050:	460e      	mov	r6, r1
 801d052:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801d056:	f7ff fcdf 	bl	801ca18 <_malloc_r>
 801d05a:	4604      	mov	r4, r0
 801d05c:	b140      	cbz	r0, 801d070 <__sfmoreglue+0x28>
 801d05e:	2100      	movs	r1, #0
 801d060:	e9c0 1600 	strd	r1, r6, [r0]
 801d064:	300c      	adds	r0, #12
 801d066:	60a0      	str	r0, [r4, #8]
 801d068:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801d06c:	f7ff fc7c 	bl	801c968 <memset>
 801d070:	4620      	mov	r0, r4
 801d072:	bd70      	pop	{r4, r5, r6, pc}

0801d074 <__sfp_lock_acquire>:
 801d074:	4801      	ldr	r0, [pc, #4]	; (801d07c <__sfp_lock_acquire+0x8>)
 801d076:	f000 b8c5 	b.w	801d204 <__retarget_lock_acquire_recursive>
 801d07a:	bf00      	nop
 801d07c:	2001dc6c 	.word	0x2001dc6c

0801d080 <__sfp_lock_release>:
 801d080:	4801      	ldr	r0, [pc, #4]	; (801d088 <__sfp_lock_release+0x8>)
 801d082:	f000 b8c0 	b.w	801d206 <__retarget_lock_release_recursive>
 801d086:	bf00      	nop
 801d088:	2001dc6c 	.word	0x2001dc6c

0801d08c <__sinit_lock_acquire>:
 801d08c:	4801      	ldr	r0, [pc, #4]	; (801d094 <__sinit_lock_acquire+0x8>)
 801d08e:	f000 b8b9 	b.w	801d204 <__retarget_lock_acquire_recursive>
 801d092:	bf00      	nop
 801d094:	2001dc67 	.word	0x2001dc67

0801d098 <__sinit_lock_release>:
 801d098:	4801      	ldr	r0, [pc, #4]	; (801d0a0 <__sinit_lock_release+0x8>)
 801d09a:	f000 b8b4 	b.w	801d206 <__retarget_lock_release_recursive>
 801d09e:	bf00      	nop
 801d0a0:	2001dc67 	.word	0x2001dc67

0801d0a4 <__sinit>:
 801d0a4:	b510      	push	{r4, lr}
 801d0a6:	4604      	mov	r4, r0
 801d0a8:	f7ff fff0 	bl	801d08c <__sinit_lock_acquire>
 801d0ac:	69a3      	ldr	r3, [r4, #24]
 801d0ae:	b11b      	cbz	r3, 801d0b8 <__sinit+0x14>
 801d0b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d0b4:	f7ff bff0 	b.w	801d098 <__sinit_lock_release>
 801d0b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801d0bc:	6523      	str	r3, [r4, #80]	; 0x50
 801d0be:	4b13      	ldr	r3, [pc, #76]	; (801d10c <__sinit+0x68>)
 801d0c0:	4a13      	ldr	r2, [pc, #76]	; (801d110 <__sinit+0x6c>)
 801d0c2:	681b      	ldr	r3, [r3, #0]
 801d0c4:	62a2      	str	r2, [r4, #40]	; 0x28
 801d0c6:	42a3      	cmp	r3, r4
 801d0c8:	bf04      	itt	eq
 801d0ca:	2301      	moveq	r3, #1
 801d0cc:	61a3      	streq	r3, [r4, #24]
 801d0ce:	4620      	mov	r0, r4
 801d0d0:	f000 f820 	bl	801d114 <__sfp>
 801d0d4:	6060      	str	r0, [r4, #4]
 801d0d6:	4620      	mov	r0, r4
 801d0d8:	f000 f81c 	bl	801d114 <__sfp>
 801d0dc:	60a0      	str	r0, [r4, #8]
 801d0de:	4620      	mov	r0, r4
 801d0e0:	f000 f818 	bl	801d114 <__sfp>
 801d0e4:	2200      	movs	r2, #0
 801d0e6:	60e0      	str	r0, [r4, #12]
 801d0e8:	2104      	movs	r1, #4
 801d0ea:	6860      	ldr	r0, [r4, #4]
 801d0ec:	f7ff ff82 	bl	801cff4 <std>
 801d0f0:	68a0      	ldr	r0, [r4, #8]
 801d0f2:	2201      	movs	r2, #1
 801d0f4:	2109      	movs	r1, #9
 801d0f6:	f7ff ff7d 	bl	801cff4 <std>
 801d0fa:	68e0      	ldr	r0, [r4, #12]
 801d0fc:	2202      	movs	r2, #2
 801d0fe:	2112      	movs	r1, #18
 801d100:	f7ff ff78 	bl	801cff4 <std>
 801d104:	2301      	movs	r3, #1
 801d106:	61a3      	str	r3, [r4, #24]
 801d108:	e7d2      	b.n	801d0b0 <__sinit+0xc>
 801d10a:	bf00      	nop
 801d10c:	080977b8 	.word	0x080977b8
 801d110:	0801d03d 	.word	0x0801d03d

0801d114 <__sfp>:
 801d114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d116:	4607      	mov	r7, r0
 801d118:	f7ff ffac 	bl	801d074 <__sfp_lock_acquire>
 801d11c:	4b1e      	ldr	r3, [pc, #120]	; (801d198 <__sfp+0x84>)
 801d11e:	681e      	ldr	r6, [r3, #0]
 801d120:	69b3      	ldr	r3, [r6, #24]
 801d122:	b913      	cbnz	r3, 801d12a <__sfp+0x16>
 801d124:	4630      	mov	r0, r6
 801d126:	f7ff ffbd 	bl	801d0a4 <__sinit>
 801d12a:	3648      	adds	r6, #72	; 0x48
 801d12c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801d130:	3b01      	subs	r3, #1
 801d132:	d503      	bpl.n	801d13c <__sfp+0x28>
 801d134:	6833      	ldr	r3, [r6, #0]
 801d136:	b30b      	cbz	r3, 801d17c <__sfp+0x68>
 801d138:	6836      	ldr	r6, [r6, #0]
 801d13a:	e7f7      	b.n	801d12c <__sfp+0x18>
 801d13c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801d140:	b9d5      	cbnz	r5, 801d178 <__sfp+0x64>
 801d142:	4b16      	ldr	r3, [pc, #88]	; (801d19c <__sfp+0x88>)
 801d144:	60e3      	str	r3, [r4, #12]
 801d146:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801d14a:	6665      	str	r5, [r4, #100]	; 0x64
 801d14c:	f000 f859 	bl	801d202 <__retarget_lock_init_recursive>
 801d150:	f7ff ff96 	bl	801d080 <__sfp_lock_release>
 801d154:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801d158:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801d15c:	6025      	str	r5, [r4, #0]
 801d15e:	61a5      	str	r5, [r4, #24]
 801d160:	2208      	movs	r2, #8
 801d162:	4629      	mov	r1, r5
 801d164:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801d168:	f7ff fbfe 	bl	801c968 <memset>
 801d16c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801d170:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801d174:	4620      	mov	r0, r4
 801d176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d178:	3468      	adds	r4, #104	; 0x68
 801d17a:	e7d9      	b.n	801d130 <__sfp+0x1c>
 801d17c:	2104      	movs	r1, #4
 801d17e:	4638      	mov	r0, r7
 801d180:	f7ff ff62 	bl	801d048 <__sfmoreglue>
 801d184:	4604      	mov	r4, r0
 801d186:	6030      	str	r0, [r6, #0]
 801d188:	2800      	cmp	r0, #0
 801d18a:	d1d5      	bne.n	801d138 <__sfp+0x24>
 801d18c:	f7ff ff78 	bl	801d080 <__sfp_lock_release>
 801d190:	230c      	movs	r3, #12
 801d192:	603b      	str	r3, [r7, #0]
 801d194:	e7ee      	b.n	801d174 <__sfp+0x60>
 801d196:	bf00      	nop
 801d198:	080977b8 	.word	0x080977b8
 801d19c:	ffff0001 	.word	0xffff0001

0801d1a0 <fiprintf>:
 801d1a0:	b40e      	push	{r1, r2, r3}
 801d1a2:	b503      	push	{r0, r1, lr}
 801d1a4:	4601      	mov	r1, r0
 801d1a6:	ab03      	add	r3, sp, #12
 801d1a8:	4805      	ldr	r0, [pc, #20]	; (801d1c0 <fiprintf+0x20>)
 801d1aa:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1ae:	6800      	ldr	r0, [r0, #0]
 801d1b0:	9301      	str	r3, [sp, #4]
 801d1b2:	f000 f8c3 	bl	801d33c <_vfiprintf_r>
 801d1b6:	b002      	add	sp, #8
 801d1b8:	f85d eb04 	ldr.w	lr, [sp], #4
 801d1bc:	b003      	add	sp, #12
 801d1be:	4770      	bx	lr
 801d1c0:	200000c8 	.word	0x200000c8

0801d1c4 <_fwalk_reent>:
 801d1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d1c8:	4606      	mov	r6, r0
 801d1ca:	4688      	mov	r8, r1
 801d1cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801d1d0:	2700      	movs	r7, #0
 801d1d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d1d6:	f1b9 0901 	subs.w	r9, r9, #1
 801d1da:	d505      	bpl.n	801d1e8 <_fwalk_reent+0x24>
 801d1dc:	6824      	ldr	r4, [r4, #0]
 801d1de:	2c00      	cmp	r4, #0
 801d1e0:	d1f7      	bne.n	801d1d2 <_fwalk_reent+0xe>
 801d1e2:	4638      	mov	r0, r7
 801d1e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d1e8:	89ab      	ldrh	r3, [r5, #12]
 801d1ea:	2b01      	cmp	r3, #1
 801d1ec:	d907      	bls.n	801d1fe <_fwalk_reent+0x3a>
 801d1ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d1f2:	3301      	adds	r3, #1
 801d1f4:	d003      	beq.n	801d1fe <_fwalk_reent+0x3a>
 801d1f6:	4629      	mov	r1, r5
 801d1f8:	4630      	mov	r0, r6
 801d1fa:	47c0      	blx	r8
 801d1fc:	4307      	orrs	r7, r0
 801d1fe:	3568      	adds	r5, #104	; 0x68
 801d200:	e7e9      	b.n	801d1d6 <_fwalk_reent+0x12>

0801d202 <__retarget_lock_init_recursive>:
 801d202:	4770      	bx	lr

0801d204 <__retarget_lock_acquire_recursive>:
 801d204:	4770      	bx	lr

0801d206 <__retarget_lock_release_recursive>:
 801d206:	4770      	bx	lr

0801d208 <__swhatbuf_r>:
 801d208:	b570      	push	{r4, r5, r6, lr}
 801d20a:	460e      	mov	r6, r1
 801d20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d210:	2900      	cmp	r1, #0
 801d212:	b096      	sub	sp, #88	; 0x58
 801d214:	4614      	mov	r4, r2
 801d216:	461d      	mov	r5, r3
 801d218:	da07      	bge.n	801d22a <__swhatbuf_r+0x22>
 801d21a:	2300      	movs	r3, #0
 801d21c:	602b      	str	r3, [r5, #0]
 801d21e:	89b3      	ldrh	r3, [r6, #12]
 801d220:	061a      	lsls	r2, r3, #24
 801d222:	d410      	bmi.n	801d246 <__swhatbuf_r+0x3e>
 801d224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d228:	e00e      	b.n	801d248 <__swhatbuf_r+0x40>
 801d22a:	466a      	mov	r2, sp
 801d22c:	f000 fc00 	bl	801da30 <_fstat_r>
 801d230:	2800      	cmp	r0, #0
 801d232:	dbf2      	blt.n	801d21a <__swhatbuf_r+0x12>
 801d234:	9a01      	ldr	r2, [sp, #4]
 801d236:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d23a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d23e:	425a      	negs	r2, r3
 801d240:	415a      	adcs	r2, r3
 801d242:	602a      	str	r2, [r5, #0]
 801d244:	e7ee      	b.n	801d224 <__swhatbuf_r+0x1c>
 801d246:	2340      	movs	r3, #64	; 0x40
 801d248:	2000      	movs	r0, #0
 801d24a:	6023      	str	r3, [r4, #0]
 801d24c:	b016      	add	sp, #88	; 0x58
 801d24e:	bd70      	pop	{r4, r5, r6, pc}

0801d250 <__smakebuf_r>:
 801d250:	898b      	ldrh	r3, [r1, #12]
 801d252:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d254:	079d      	lsls	r5, r3, #30
 801d256:	4606      	mov	r6, r0
 801d258:	460c      	mov	r4, r1
 801d25a:	d507      	bpl.n	801d26c <__smakebuf_r+0x1c>
 801d25c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d260:	6023      	str	r3, [r4, #0]
 801d262:	6123      	str	r3, [r4, #16]
 801d264:	2301      	movs	r3, #1
 801d266:	6163      	str	r3, [r4, #20]
 801d268:	b002      	add	sp, #8
 801d26a:	bd70      	pop	{r4, r5, r6, pc}
 801d26c:	ab01      	add	r3, sp, #4
 801d26e:	466a      	mov	r2, sp
 801d270:	f7ff ffca 	bl	801d208 <__swhatbuf_r>
 801d274:	9900      	ldr	r1, [sp, #0]
 801d276:	4605      	mov	r5, r0
 801d278:	4630      	mov	r0, r6
 801d27a:	f7ff fbcd 	bl	801ca18 <_malloc_r>
 801d27e:	b948      	cbnz	r0, 801d294 <__smakebuf_r+0x44>
 801d280:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d284:	059a      	lsls	r2, r3, #22
 801d286:	d4ef      	bmi.n	801d268 <__smakebuf_r+0x18>
 801d288:	f023 0303 	bic.w	r3, r3, #3
 801d28c:	f043 0302 	orr.w	r3, r3, #2
 801d290:	81a3      	strh	r3, [r4, #12]
 801d292:	e7e3      	b.n	801d25c <__smakebuf_r+0xc>
 801d294:	4b0d      	ldr	r3, [pc, #52]	; (801d2cc <__smakebuf_r+0x7c>)
 801d296:	62b3      	str	r3, [r6, #40]	; 0x28
 801d298:	89a3      	ldrh	r3, [r4, #12]
 801d29a:	6020      	str	r0, [r4, #0]
 801d29c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d2a0:	81a3      	strh	r3, [r4, #12]
 801d2a2:	9b00      	ldr	r3, [sp, #0]
 801d2a4:	6163      	str	r3, [r4, #20]
 801d2a6:	9b01      	ldr	r3, [sp, #4]
 801d2a8:	6120      	str	r0, [r4, #16]
 801d2aa:	b15b      	cbz	r3, 801d2c4 <__smakebuf_r+0x74>
 801d2ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d2b0:	4630      	mov	r0, r6
 801d2b2:	f000 fbcf 	bl	801da54 <_isatty_r>
 801d2b6:	b128      	cbz	r0, 801d2c4 <__smakebuf_r+0x74>
 801d2b8:	89a3      	ldrh	r3, [r4, #12]
 801d2ba:	f023 0303 	bic.w	r3, r3, #3
 801d2be:	f043 0301 	orr.w	r3, r3, #1
 801d2c2:	81a3      	strh	r3, [r4, #12]
 801d2c4:	89a0      	ldrh	r0, [r4, #12]
 801d2c6:	4305      	orrs	r5, r0
 801d2c8:	81a5      	strh	r5, [r4, #12]
 801d2ca:	e7cd      	b.n	801d268 <__smakebuf_r+0x18>
 801d2cc:	0801d03d 	.word	0x0801d03d

0801d2d0 <__malloc_lock>:
 801d2d0:	4801      	ldr	r0, [pc, #4]	; (801d2d8 <__malloc_lock+0x8>)
 801d2d2:	f7ff bf97 	b.w	801d204 <__retarget_lock_acquire_recursive>
 801d2d6:	bf00      	nop
 801d2d8:	2001dc68 	.word	0x2001dc68

0801d2dc <__malloc_unlock>:
 801d2dc:	4801      	ldr	r0, [pc, #4]	; (801d2e4 <__malloc_unlock+0x8>)
 801d2de:	f7ff bf92 	b.w	801d206 <__retarget_lock_release_recursive>
 801d2e2:	bf00      	nop
 801d2e4:	2001dc68 	.word	0x2001dc68

0801d2e8 <__sfputc_r>:
 801d2e8:	6893      	ldr	r3, [r2, #8]
 801d2ea:	3b01      	subs	r3, #1
 801d2ec:	2b00      	cmp	r3, #0
 801d2ee:	b410      	push	{r4}
 801d2f0:	6093      	str	r3, [r2, #8]
 801d2f2:	da08      	bge.n	801d306 <__sfputc_r+0x1e>
 801d2f4:	6994      	ldr	r4, [r2, #24]
 801d2f6:	42a3      	cmp	r3, r4
 801d2f8:	db01      	blt.n	801d2fe <__sfputc_r+0x16>
 801d2fa:	290a      	cmp	r1, #10
 801d2fc:	d103      	bne.n	801d306 <__sfputc_r+0x1e>
 801d2fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d302:	f7ff bcd7 	b.w	801ccb4 <__swbuf_r>
 801d306:	6813      	ldr	r3, [r2, #0]
 801d308:	1c58      	adds	r0, r3, #1
 801d30a:	6010      	str	r0, [r2, #0]
 801d30c:	7019      	strb	r1, [r3, #0]
 801d30e:	4608      	mov	r0, r1
 801d310:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d314:	4770      	bx	lr

0801d316 <__sfputs_r>:
 801d316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d318:	4606      	mov	r6, r0
 801d31a:	460f      	mov	r7, r1
 801d31c:	4614      	mov	r4, r2
 801d31e:	18d5      	adds	r5, r2, r3
 801d320:	42ac      	cmp	r4, r5
 801d322:	d101      	bne.n	801d328 <__sfputs_r+0x12>
 801d324:	2000      	movs	r0, #0
 801d326:	e007      	b.n	801d338 <__sfputs_r+0x22>
 801d328:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d32c:	463a      	mov	r2, r7
 801d32e:	4630      	mov	r0, r6
 801d330:	f7ff ffda 	bl	801d2e8 <__sfputc_r>
 801d334:	1c43      	adds	r3, r0, #1
 801d336:	d1f3      	bne.n	801d320 <__sfputs_r+0xa>
 801d338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d33c <_vfiprintf_r>:
 801d33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d340:	460d      	mov	r5, r1
 801d342:	b09d      	sub	sp, #116	; 0x74
 801d344:	4614      	mov	r4, r2
 801d346:	4698      	mov	r8, r3
 801d348:	4606      	mov	r6, r0
 801d34a:	b118      	cbz	r0, 801d354 <_vfiprintf_r+0x18>
 801d34c:	6983      	ldr	r3, [r0, #24]
 801d34e:	b90b      	cbnz	r3, 801d354 <_vfiprintf_r+0x18>
 801d350:	f7ff fea8 	bl	801d0a4 <__sinit>
 801d354:	4b89      	ldr	r3, [pc, #548]	; (801d57c <_vfiprintf_r+0x240>)
 801d356:	429d      	cmp	r5, r3
 801d358:	d11b      	bne.n	801d392 <_vfiprintf_r+0x56>
 801d35a:	6875      	ldr	r5, [r6, #4]
 801d35c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d35e:	07d9      	lsls	r1, r3, #31
 801d360:	d405      	bmi.n	801d36e <_vfiprintf_r+0x32>
 801d362:	89ab      	ldrh	r3, [r5, #12]
 801d364:	059a      	lsls	r2, r3, #22
 801d366:	d402      	bmi.n	801d36e <_vfiprintf_r+0x32>
 801d368:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d36a:	f7ff ff4b 	bl	801d204 <__retarget_lock_acquire_recursive>
 801d36e:	89ab      	ldrh	r3, [r5, #12]
 801d370:	071b      	lsls	r3, r3, #28
 801d372:	d501      	bpl.n	801d378 <_vfiprintf_r+0x3c>
 801d374:	692b      	ldr	r3, [r5, #16]
 801d376:	b9eb      	cbnz	r3, 801d3b4 <_vfiprintf_r+0x78>
 801d378:	4629      	mov	r1, r5
 801d37a:	4630      	mov	r0, r6
 801d37c:	f7ff fcec 	bl	801cd58 <__swsetup_r>
 801d380:	b1c0      	cbz	r0, 801d3b4 <_vfiprintf_r+0x78>
 801d382:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d384:	07dc      	lsls	r4, r3, #31
 801d386:	d50e      	bpl.n	801d3a6 <_vfiprintf_r+0x6a>
 801d388:	f04f 30ff 	mov.w	r0, #4294967295
 801d38c:	b01d      	add	sp, #116	; 0x74
 801d38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d392:	4b7b      	ldr	r3, [pc, #492]	; (801d580 <_vfiprintf_r+0x244>)
 801d394:	429d      	cmp	r5, r3
 801d396:	d101      	bne.n	801d39c <_vfiprintf_r+0x60>
 801d398:	68b5      	ldr	r5, [r6, #8]
 801d39a:	e7df      	b.n	801d35c <_vfiprintf_r+0x20>
 801d39c:	4b79      	ldr	r3, [pc, #484]	; (801d584 <_vfiprintf_r+0x248>)
 801d39e:	429d      	cmp	r5, r3
 801d3a0:	bf08      	it	eq
 801d3a2:	68f5      	ldreq	r5, [r6, #12]
 801d3a4:	e7da      	b.n	801d35c <_vfiprintf_r+0x20>
 801d3a6:	89ab      	ldrh	r3, [r5, #12]
 801d3a8:	0598      	lsls	r0, r3, #22
 801d3aa:	d4ed      	bmi.n	801d388 <_vfiprintf_r+0x4c>
 801d3ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d3ae:	f7ff ff2a 	bl	801d206 <__retarget_lock_release_recursive>
 801d3b2:	e7e9      	b.n	801d388 <_vfiprintf_r+0x4c>
 801d3b4:	2300      	movs	r3, #0
 801d3b6:	9309      	str	r3, [sp, #36]	; 0x24
 801d3b8:	2320      	movs	r3, #32
 801d3ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801d3be:	f8cd 800c 	str.w	r8, [sp, #12]
 801d3c2:	2330      	movs	r3, #48	; 0x30
 801d3c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801d588 <_vfiprintf_r+0x24c>
 801d3c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801d3cc:	f04f 0901 	mov.w	r9, #1
 801d3d0:	4623      	mov	r3, r4
 801d3d2:	469a      	mov	sl, r3
 801d3d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d3d8:	b10a      	cbz	r2, 801d3de <_vfiprintf_r+0xa2>
 801d3da:	2a25      	cmp	r2, #37	; 0x25
 801d3dc:	d1f9      	bne.n	801d3d2 <_vfiprintf_r+0x96>
 801d3de:	ebba 0b04 	subs.w	fp, sl, r4
 801d3e2:	d00b      	beq.n	801d3fc <_vfiprintf_r+0xc0>
 801d3e4:	465b      	mov	r3, fp
 801d3e6:	4622      	mov	r2, r4
 801d3e8:	4629      	mov	r1, r5
 801d3ea:	4630      	mov	r0, r6
 801d3ec:	f7ff ff93 	bl	801d316 <__sfputs_r>
 801d3f0:	3001      	adds	r0, #1
 801d3f2:	f000 80aa 	beq.w	801d54a <_vfiprintf_r+0x20e>
 801d3f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d3f8:	445a      	add	r2, fp
 801d3fa:	9209      	str	r2, [sp, #36]	; 0x24
 801d3fc:	f89a 3000 	ldrb.w	r3, [sl]
 801d400:	2b00      	cmp	r3, #0
 801d402:	f000 80a2 	beq.w	801d54a <_vfiprintf_r+0x20e>
 801d406:	2300      	movs	r3, #0
 801d408:	f04f 32ff 	mov.w	r2, #4294967295
 801d40c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d410:	f10a 0a01 	add.w	sl, sl, #1
 801d414:	9304      	str	r3, [sp, #16]
 801d416:	9307      	str	r3, [sp, #28]
 801d418:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801d41c:	931a      	str	r3, [sp, #104]	; 0x68
 801d41e:	4654      	mov	r4, sl
 801d420:	2205      	movs	r2, #5
 801d422:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d426:	4858      	ldr	r0, [pc, #352]	; (801d588 <_vfiprintf_r+0x24c>)
 801d428:	f7e2 fed2 	bl	80001d0 <memchr>
 801d42c:	9a04      	ldr	r2, [sp, #16]
 801d42e:	b9d8      	cbnz	r0, 801d468 <_vfiprintf_r+0x12c>
 801d430:	06d1      	lsls	r1, r2, #27
 801d432:	bf44      	itt	mi
 801d434:	2320      	movmi	r3, #32
 801d436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d43a:	0713      	lsls	r3, r2, #28
 801d43c:	bf44      	itt	mi
 801d43e:	232b      	movmi	r3, #43	; 0x2b
 801d440:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d444:	f89a 3000 	ldrb.w	r3, [sl]
 801d448:	2b2a      	cmp	r3, #42	; 0x2a
 801d44a:	d015      	beq.n	801d478 <_vfiprintf_r+0x13c>
 801d44c:	9a07      	ldr	r2, [sp, #28]
 801d44e:	4654      	mov	r4, sl
 801d450:	2000      	movs	r0, #0
 801d452:	f04f 0c0a 	mov.w	ip, #10
 801d456:	4621      	mov	r1, r4
 801d458:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d45c:	3b30      	subs	r3, #48	; 0x30
 801d45e:	2b09      	cmp	r3, #9
 801d460:	d94e      	bls.n	801d500 <_vfiprintf_r+0x1c4>
 801d462:	b1b0      	cbz	r0, 801d492 <_vfiprintf_r+0x156>
 801d464:	9207      	str	r2, [sp, #28]
 801d466:	e014      	b.n	801d492 <_vfiprintf_r+0x156>
 801d468:	eba0 0308 	sub.w	r3, r0, r8
 801d46c:	fa09 f303 	lsl.w	r3, r9, r3
 801d470:	4313      	orrs	r3, r2
 801d472:	9304      	str	r3, [sp, #16]
 801d474:	46a2      	mov	sl, r4
 801d476:	e7d2      	b.n	801d41e <_vfiprintf_r+0xe2>
 801d478:	9b03      	ldr	r3, [sp, #12]
 801d47a:	1d19      	adds	r1, r3, #4
 801d47c:	681b      	ldr	r3, [r3, #0]
 801d47e:	9103      	str	r1, [sp, #12]
 801d480:	2b00      	cmp	r3, #0
 801d482:	bfbb      	ittet	lt
 801d484:	425b      	neglt	r3, r3
 801d486:	f042 0202 	orrlt.w	r2, r2, #2
 801d48a:	9307      	strge	r3, [sp, #28]
 801d48c:	9307      	strlt	r3, [sp, #28]
 801d48e:	bfb8      	it	lt
 801d490:	9204      	strlt	r2, [sp, #16]
 801d492:	7823      	ldrb	r3, [r4, #0]
 801d494:	2b2e      	cmp	r3, #46	; 0x2e
 801d496:	d10c      	bne.n	801d4b2 <_vfiprintf_r+0x176>
 801d498:	7863      	ldrb	r3, [r4, #1]
 801d49a:	2b2a      	cmp	r3, #42	; 0x2a
 801d49c:	d135      	bne.n	801d50a <_vfiprintf_r+0x1ce>
 801d49e:	9b03      	ldr	r3, [sp, #12]
 801d4a0:	1d1a      	adds	r2, r3, #4
 801d4a2:	681b      	ldr	r3, [r3, #0]
 801d4a4:	9203      	str	r2, [sp, #12]
 801d4a6:	2b00      	cmp	r3, #0
 801d4a8:	bfb8      	it	lt
 801d4aa:	f04f 33ff 	movlt.w	r3, #4294967295
 801d4ae:	3402      	adds	r4, #2
 801d4b0:	9305      	str	r3, [sp, #20]
 801d4b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801d598 <_vfiprintf_r+0x25c>
 801d4b6:	7821      	ldrb	r1, [r4, #0]
 801d4b8:	2203      	movs	r2, #3
 801d4ba:	4650      	mov	r0, sl
 801d4bc:	f7e2 fe88 	bl	80001d0 <memchr>
 801d4c0:	b140      	cbz	r0, 801d4d4 <_vfiprintf_r+0x198>
 801d4c2:	2340      	movs	r3, #64	; 0x40
 801d4c4:	eba0 000a 	sub.w	r0, r0, sl
 801d4c8:	fa03 f000 	lsl.w	r0, r3, r0
 801d4cc:	9b04      	ldr	r3, [sp, #16]
 801d4ce:	4303      	orrs	r3, r0
 801d4d0:	3401      	adds	r4, #1
 801d4d2:	9304      	str	r3, [sp, #16]
 801d4d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d4d8:	482c      	ldr	r0, [pc, #176]	; (801d58c <_vfiprintf_r+0x250>)
 801d4da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d4de:	2206      	movs	r2, #6
 801d4e0:	f7e2 fe76 	bl	80001d0 <memchr>
 801d4e4:	2800      	cmp	r0, #0
 801d4e6:	d03f      	beq.n	801d568 <_vfiprintf_r+0x22c>
 801d4e8:	4b29      	ldr	r3, [pc, #164]	; (801d590 <_vfiprintf_r+0x254>)
 801d4ea:	bb1b      	cbnz	r3, 801d534 <_vfiprintf_r+0x1f8>
 801d4ec:	9b03      	ldr	r3, [sp, #12]
 801d4ee:	3307      	adds	r3, #7
 801d4f0:	f023 0307 	bic.w	r3, r3, #7
 801d4f4:	3308      	adds	r3, #8
 801d4f6:	9303      	str	r3, [sp, #12]
 801d4f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d4fa:	443b      	add	r3, r7
 801d4fc:	9309      	str	r3, [sp, #36]	; 0x24
 801d4fe:	e767      	b.n	801d3d0 <_vfiprintf_r+0x94>
 801d500:	fb0c 3202 	mla	r2, ip, r2, r3
 801d504:	460c      	mov	r4, r1
 801d506:	2001      	movs	r0, #1
 801d508:	e7a5      	b.n	801d456 <_vfiprintf_r+0x11a>
 801d50a:	2300      	movs	r3, #0
 801d50c:	3401      	adds	r4, #1
 801d50e:	9305      	str	r3, [sp, #20]
 801d510:	4619      	mov	r1, r3
 801d512:	f04f 0c0a 	mov.w	ip, #10
 801d516:	4620      	mov	r0, r4
 801d518:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d51c:	3a30      	subs	r2, #48	; 0x30
 801d51e:	2a09      	cmp	r2, #9
 801d520:	d903      	bls.n	801d52a <_vfiprintf_r+0x1ee>
 801d522:	2b00      	cmp	r3, #0
 801d524:	d0c5      	beq.n	801d4b2 <_vfiprintf_r+0x176>
 801d526:	9105      	str	r1, [sp, #20]
 801d528:	e7c3      	b.n	801d4b2 <_vfiprintf_r+0x176>
 801d52a:	fb0c 2101 	mla	r1, ip, r1, r2
 801d52e:	4604      	mov	r4, r0
 801d530:	2301      	movs	r3, #1
 801d532:	e7f0      	b.n	801d516 <_vfiprintf_r+0x1da>
 801d534:	ab03      	add	r3, sp, #12
 801d536:	9300      	str	r3, [sp, #0]
 801d538:	462a      	mov	r2, r5
 801d53a:	4b16      	ldr	r3, [pc, #88]	; (801d594 <_vfiprintf_r+0x258>)
 801d53c:	a904      	add	r1, sp, #16
 801d53e:	4630      	mov	r0, r6
 801d540:	f3af 8000 	nop.w
 801d544:	4607      	mov	r7, r0
 801d546:	1c78      	adds	r0, r7, #1
 801d548:	d1d6      	bne.n	801d4f8 <_vfiprintf_r+0x1bc>
 801d54a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d54c:	07d9      	lsls	r1, r3, #31
 801d54e:	d405      	bmi.n	801d55c <_vfiprintf_r+0x220>
 801d550:	89ab      	ldrh	r3, [r5, #12]
 801d552:	059a      	lsls	r2, r3, #22
 801d554:	d402      	bmi.n	801d55c <_vfiprintf_r+0x220>
 801d556:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d558:	f7ff fe55 	bl	801d206 <__retarget_lock_release_recursive>
 801d55c:	89ab      	ldrh	r3, [r5, #12]
 801d55e:	065b      	lsls	r3, r3, #25
 801d560:	f53f af12 	bmi.w	801d388 <_vfiprintf_r+0x4c>
 801d564:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d566:	e711      	b.n	801d38c <_vfiprintf_r+0x50>
 801d568:	ab03      	add	r3, sp, #12
 801d56a:	9300      	str	r3, [sp, #0]
 801d56c:	462a      	mov	r2, r5
 801d56e:	4b09      	ldr	r3, [pc, #36]	; (801d594 <_vfiprintf_r+0x258>)
 801d570:	a904      	add	r1, sp, #16
 801d572:	4630      	mov	r0, r6
 801d574:	f000 f880 	bl	801d678 <_printf_i>
 801d578:	e7e4      	b.n	801d544 <_vfiprintf_r+0x208>
 801d57a:	bf00      	nop
 801d57c:	08097890 	.word	0x08097890
 801d580:	080978b0 	.word	0x080978b0
 801d584:	08097870 	.word	0x08097870
 801d588:	080978d0 	.word	0x080978d0
 801d58c:	080978da 	.word	0x080978da
 801d590:	00000000 	.word	0x00000000
 801d594:	0801d317 	.word	0x0801d317
 801d598:	080978d6 	.word	0x080978d6

0801d59c <_printf_common>:
 801d59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d5a0:	4616      	mov	r6, r2
 801d5a2:	4699      	mov	r9, r3
 801d5a4:	688a      	ldr	r2, [r1, #8]
 801d5a6:	690b      	ldr	r3, [r1, #16]
 801d5a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d5ac:	4293      	cmp	r3, r2
 801d5ae:	bfb8      	it	lt
 801d5b0:	4613      	movlt	r3, r2
 801d5b2:	6033      	str	r3, [r6, #0]
 801d5b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801d5b8:	4607      	mov	r7, r0
 801d5ba:	460c      	mov	r4, r1
 801d5bc:	b10a      	cbz	r2, 801d5c2 <_printf_common+0x26>
 801d5be:	3301      	adds	r3, #1
 801d5c0:	6033      	str	r3, [r6, #0]
 801d5c2:	6823      	ldr	r3, [r4, #0]
 801d5c4:	0699      	lsls	r1, r3, #26
 801d5c6:	bf42      	ittt	mi
 801d5c8:	6833      	ldrmi	r3, [r6, #0]
 801d5ca:	3302      	addmi	r3, #2
 801d5cc:	6033      	strmi	r3, [r6, #0]
 801d5ce:	6825      	ldr	r5, [r4, #0]
 801d5d0:	f015 0506 	ands.w	r5, r5, #6
 801d5d4:	d106      	bne.n	801d5e4 <_printf_common+0x48>
 801d5d6:	f104 0a19 	add.w	sl, r4, #25
 801d5da:	68e3      	ldr	r3, [r4, #12]
 801d5dc:	6832      	ldr	r2, [r6, #0]
 801d5de:	1a9b      	subs	r3, r3, r2
 801d5e0:	42ab      	cmp	r3, r5
 801d5e2:	dc26      	bgt.n	801d632 <_printf_common+0x96>
 801d5e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801d5e8:	1e13      	subs	r3, r2, #0
 801d5ea:	6822      	ldr	r2, [r4, #0]
 801d5ec:	bf18      	it	ne
 801d5ee:	2301      	movne	r3, #1
 801d5f0:	0692      	lsls	r2, r2, #26
 801d5f2:	d42b      	bmi.n	801d64c <_printf_common+0xb0>
 801d5f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d5f8:	4649      	mov	r1, r9
 801d5fa:	4638      	mov	r0, r7
 801d5fc:	47c0      	blx	r8
 801d5fe:	3001      	adds	r0, #1
 801d600:	d01e      	beq.n	801d640 <_printf_common+0xa4>
 801d602:	6823      	ldr	r3, [r4, #0]
 801d604:	68e5      	ldr	r5, [r4, #12]
 801d606:	6832      	ldr	r2, [r6, #0]
 801d608:	f003 0306 	and.w	r3, r3, #6
 801d60c:	2b04      	cmp	r3, #4
 801d60e:	bf08      	it	eq
 801d610:	1aad      	subeq	r5, r5, r2
 801d612:	68a3      	ldr	r3, [r4, #8]
 801d614:	6922      	ldr	r2, [r4, #16]
 801d616:	bf0c      	ite	eq
 801d618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d61c:	2500      	movne	r5, #0
 801d61e:	4293      	cmp	r3, r2
 801d620:	bfc4      	itt	gt
 801d622:	1a9b      	subgt	r3, r3, r2
 801d624:	18ed      	addgt	r5, r5, r3
 801d626:	2600      	movs	r6, #0
 801d628:	341a      	adds	r4, #26
 801d62a:	42b5      	cmp	r5, r6
 801d62c:	d11a      	bne.n	801d664 <_printf_common+0xc8>
 801d62e:	2000      	movs	r0, #0
 801d630:	e008      	b.n	801d644 <_printf_common+0xa8>
 801d632:	2301      	movs	r3, #1
 801d634:	4652      	mov	r2, sl
 801d636:	4649      	mov	r1, r9
 801d638:	4638      	mov	r0, r7
 801d63a:	47c0      	blx	r8
 801d63c:	3001      	adds	r0, #1
 801d63e:	d103      	bne.n	801d648 <_printf_common+0xac>
 801d640:	f04f 30ff 	mov.w	r0, #4294967295
 801d644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d648:	3501      	adds	r5, #1
 801d64a:	e7c6      	b.n	801d5da <_printf_common+0x3e>
 801d64c:	18e1      	adds	r1, r4, r3
 801d64e:	1c5a      	adds	r2, r3, #1
 801d650:	2030      	movs	r0, #48	; 0x30
 801d652:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d656:	4422      	add	r2, r4
 801d658:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d65c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d660:	3302      	adds	r3, #2
 801d662:	e7c7      	b.n	801d5f4 <_printf_common+0x58>
 801d664:	2301      	movs	r3, #1
 801d666:	4622      	mov	r2, r4
 801d668:	4649      	mov	r1, r9
 801d66a:	4638      	mov	r0, r7
 801d66c:	47c0      	blx	r8
 801d66e:	3001      	adds	r0, #1
 801d670:	d0e6      	beq.n	801d640 <_printf_common+0xa4>
 801d672:	3601      	adds	r6, #1
 801d674:	e7d9      	b.n	801d62a <_printf_common+0x8e>
	...

0801d678 <_printf_i>:
 801d678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d67c:	460c      	mov	r4, r1
 801d67e:	4691      	mov	r9, r2
 801d680:	7e27      	ldrb	r7, [r4, #24]
 801d682:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d684:	2f78      	cmp	r7, #120	; 0x78
 801d686:	4680      	mov	r8, r0
 801d688:	469a      	mov	sl, r3
 801d68a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d68e:	d807      	bhi.n	801d6a0 <_printf_i+0x28>
 801d690:	2f62      	cmp	r7, #98	; 0x62
 801d692:	d80a      	bhi.n	801d6aa <_printf_i+0x32>
 801d694:	2f00      	cmp	r7, #0
 801d696:	f000 80d8 	beq.w	801d84a <_printf_i+0x1d2>
 801d69a:	2f58      	cmp	r7, #88	; 0x58
 801d69c:	f000 80a3 	beq.w	801d7e6 <_printf_i+0x16e>
 801d6a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801d6a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801d6a8:	e03a      	b.n	801d720 <_printf_i+0xa8>
 801d6aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801d6ae:	2b15      	cmp	r3, #21
 801d6b0:	d8f6      	bhi.n	801d6a0 <_printf_i+0x28>
 801d6b2:	a001      	add	r0, pc, #4	; (adr r0, 801d6b8 <_printf_i+0x40>)
 801d6b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801d6b8:	0801d711 	.word	0x0801d711
 801d6bc:	0801d725 	.word	0x0801d725
 801d6c0:	0801d6a1 	.word	0x0801d6a1
 801d6c4:	0801d6a1 	.word	0x0801d6a1
 801d6c8:	0801d6a1 	.word	0x0801d6a1
 801d6cc:	0801d6a1 	.word	0x0801d6a1
 801d6d0:	0801d725 	.word	0x0801d725
 801d6d4:	0801d6a1 	.word	0x0801d6a1
 801d6d8:	0801d6a1 	.word	0x0801d6a1
 801d6dc:	0801d6a1 	.word	0x0801d6a1
 801d6e0:	0801d6a1 	.word	0x0801d6a1
 801d6e4:	0801d831 	.word	0x0801d831
 801d6e8:	0801d755 	.word	0x0801d755
 801d6ec:	0801d813 	.word	0x0801d813
 801d6f0:	0801d6a1 	.word	0x0801d6a1
 801d6f4:	0801d6a1 	.word	0x0801d6a1
 801d6f8:	0801d853 	.word	0x0801d853
 801d6fc:	0801d6a1 	.word	0x0801d6a1
 801d700:	0801d755 	.word	0x0801d755
 801d704:	0801d6a1 	.word	0x0801d6a1
 801d708:	0801d6a1 	.word	0x0801d6a1
 801d70c:	0801d81b 	.word	0x0801d81b
 801d710:	680b      	ldr	r3, [r1, #0]
 801d712:	1d1a      	adds	r2, r3, #4
 801d714:	681b      	ldr	r3, [r3, #0]
 801d716:	600a      	str	r2, [r1, #0]
 801d718:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801d71c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d720:	2301      	movs	r3, #1
 801d722:	e0a3      	b.n	801d86c <_printf_i+0x1f4>
 801d724:	6825      	ldr	r5, [r4, #0]
 801d726:	6808      	ldr	r0, [r1, #0]
 801d728:	062e      	lsls	r6, r5, #24
 801d72a:	f100 0304 	add.w	r3, r0, #4
 801d72e:	d50a      	bpl.n	801d746 <_printf_i+0xce>
 801d730:	6805      	ldr	r5, [r0, #0]
 801d732:	600b      	str	r3, [r1, #0]
 801d734:	2d00      	cmp	r5, #0
 801d736:	da03      	bge.n	801d740 <_printf_i+0xc8>
 801d738:	232d      	movs	r3, #45	; 0x2d
 801d73a:	426d      	negs	r5, r5
 801d73c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d740:	485e      	ldr	r0, [pc, #376]	; (801d8bc <_printf_i+0x244>)
 801d742:	230a      	movs	r3, #10
 801d744:	e019      	b.n	801d77a <_printf_i+0x102>
 801d746:	f015 0f40 	tst.w	r5, #64	; 0x40
 801d74a:	6805      	ldr	r5, [r0, #0]
 801d74c:	600b      	str	r3, [r1, #0]
 801d74e:	bf18      	it	ne
 801d750:	b22d      	sxthne	r5, r5
 801d752:	e7ef      	b.n	801d734 <_printf_i+0xbc>
 801d754:	680b      	ldr	r3, [r1, #0]
 801d756:	6825      	ldr	r5, [r4, #0]
 801d758:	1d18      	adds	r0, r3, #4
 801d75a:	6008      	str	r0, [r1, #0]
 801d75c:	0628      	lsls	r0, r5, #24
 801d75e:	d501      	bpl.n	801d764 <_printf_i+0xec>
 801d760:	681d      	ldr	r5, [r3, #0]
 801d762:	e002      	b.n	801d76a <_printf_i+0xf2>
 801d764:	0669      	lsls	r1, r5, #25
 801d766:	d5fb      	bpl.n	801d760 <_printf_i+0xe8>
 801d768:	881d      	ldrh	r5, [r3, #0]
 801d76a:	4854      	ldr	r0, [pc, #336]	; (801d8bc <_printf_i+0x244>)
 801d76c:	2f6f      	cmp	r7, #111	; 0x6f
 801d76e:	bf0c      	ite	eq
 801d770:	2308      	moveq	r3, #8
 801d772:	230a      	movne	r3, #10
 801d774:	2100      	movs	r1, #0
 801d776:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801d77a:	6866      	ldr	r6, [r4, #4]
 801d77c:	60a6      	str	r6, [r4, #8]
 801d77e:	2e00      	cmp	r6, #0
 801d780:	bfa2      	ittt	ge
 801d782:	6821      	ldrge	r1, [r4, #0]
 801d784:	f021 0104 	bicge.w	r1, r1, #4
 801d788:	6021      	strge	r1, [r4, #0]
 801d78a:	b90d      	cbnz	r5, 801d790 <_printf_i+0x118>
 801d78c:	2e00      	cmp	r6, #0
 801d78e:	d04d      	beq.n	801d82c <_printf_i+0x1b4>
 801d790:	4616      	mov	r6, r2
 801d792:	fbb5 f1f3 	udiv	r1, r5, r3
 801d796:	fb03 5711 	mls	r7, r3, r1, r5
 801d79a:	5dc7      	ldrb	r7, [r0, r7]
 801d79c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d7a0:	462f      	mov	r7, r5
 801d7a2:	42bb      	cmp	r3, r7
 801d7a4:	460d      	mov	r5, r1
 801d7a6:	d9f4      	bls.n	801d792 <_printf_i+0x11a>
 801d7a8:	2b08      	cmp	r3, #8
 801d7aa:	d10b      	bne.n	801d7c4 <_printf_i+0x14c>
 801d7ac:	6823      	ldr	r3, [r4, #0]
 801d7ae:	07df      	lsls	r7, r3, #31
 801d7b0:	d508      	bpl.n	801d7c4 <_printf_i+0x14c>
 801d7b2:	6923      	ldr	r3, [r4, #16]
 801d7b4:	6861      	ldr	r1, [r4, #4]
 801d7b6:	4299      	cmp	r1, r3
 801d7b8:	bfde      	ittt	le
 801d7ba:	2330      	movle	r3, #48	; 0x30
 801d7bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d7c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 801d7c4:	1b92      	subs	r2, r2, r6
 801d7c6:	6122      	str	r2, [r4, #16]
 801d7c8:	f8cd a000 	str.w	sl, [sp]
 801d7cc:	464b      	mov	r3, r9
 801d7ce:	aa03      	add	r2, sp, #12
 801d7d0:	4621      	mov	r1, r4
 801d7d2:	4640      	mov	r0, r8
 801d7d4:	f7ff fee2 	bl	801d59c <_printf_common>
 801d7d8:	3001      	adds	r0, #1
 801d7da:	d14c      	bne.n	801d876 <_printf_i+0x1fe>
 801d7dc:	f04f 30ff 	mov.w	r0, #4294967295
 801d7e0:	b004      	add	sp, #16
 801d7e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d7e6:	4835      	ldr	r0, [pc, #212]	; (801d8bc <_printf_i+0x244>)
 801d7e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801d7ec:	6823      	ldr	r3, [r4, #0]
 801d7ee:	680e      	ldr	r6, [r1, #0]
 801d7f0:	061f      	lsls	r7, r3, #24
 801d7f2:	f856 5b04 	ldr.w	r5, [r6], #4
 801d7f6:	600e      	str	r6, [r1, #0]
 801d7f8:	d514      	bpl.n	801d824 <_printf_i+0x1ac>
 801d7fa:	07d9      	lsls	r1, r3, #31
 801d7fc:	bf44      	itt	mi
 801d7fe:	f043 0320 	orrmi.w	r3, r3, #32
 801d802:	6023      	strmi	r3, [r4, #0]
 801d804:	b91d      	cbnz	r5, 801d80e <_printf_i+0x196>
 801d806:	6823      	ldr	r3, [r4, #0]
 801d808:	f023 0320 	bic.w	r3, r3, #32
 801d80c:	6023      	str	r3, [r4, #0]
 801d80e:	2310      	movs	r3, #16
 801d810:	e7b0      	b.n	801d774 <_printf_i+0xfc>
 801d812:	6823      	ldr	r3, [r4, #0]
 801d814:	f043 0320 	orr.w	r3, r3, #32
 801d818:	6023      	str	r3, [r4, #0]
 801d81a:	2378      	movs	r3, #120	; 0x78
 801d81c:	4828      	ldr	r0, [pc, #160]	; (801d8c0 <_printf_i+0x248>)
 801d81e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801d822:	e7e3      	b.n	801d7ec <_printf_i+0x174>
 801d824:	065e      	lsls	r6, r3, #25
 801d826:	bf48      	it	mi
 801d828:	b2ad      	uxthmi	r5, r5
 801d82a:	e7e6      	b.n	801d7fa <_printf_i+0x182>
 801d82c:	4616      	mov	r6, r2
 801d82e:	e7bb      	b.n	801d7a8 <_printf_i+0x130>
 801d830:	680b      	ldr	r3, [r1, #0]
 801d832:	6826      	ldr	r6, [r4, #0]
 801d834:	6960      	ldr	r0, [r4, #20]
 801d836:	1d1d      	adds	r5, r3, #4
 801d838:	600d      	str	r5, [r1, #0]
 801d83a:	0635      	lsls	r5, r6, #24
 801d83c:	681b      	ldr	r3, [r3, #0]
 801d83e:	d501      	bpl.n	801d844 <_printf_i+0x1cc>
 801d840:	6018      	str	r0, [r3, #0]
 801d842:	e002      	b.n	801d84a <_printf_i+0x1d2>
 801d844:	0671      	lsls	r1, r6, #25
 801d846:	d5fb      	bpl.n	801d840 <_printf_i+0x1c8>
 801d848:	8018      	strh	r0, [r3, #0]
 801d84a:	2300      	movs	r3, #0
 801d84c:	6123      	str	r3, [r4, #16]
 801d84e:	4616      	mov	r6, r2
 801d850:	e7ba      	b.n	801d7c8 <_printf_i+0x150>
 801d852:	680b      	ldr	r3, [r1, #0]
 801d854:	1d1a      	adds	r2, r3, #4
 801d856:	600a      	str	r2, [r1, #0]
 801d858:	681e      	ldr	r6, [r3, #0]
 801d85a:	6862      	ldr	r2, [r4, #4]
 801d85c:	2100      	movs	r1, #0
 801d85e:	4630      	mov	r0, r6
 801d860:	f7e2 fcb6 	bl	80001d0 <memchr>
 801d864:	b108      	cbz	r0, 801d86a <_printf_i+0x1f2>
 801d866:	1b80      	subs	r0, r0, r6
 801d868:	6060      	str	r0, [r4, #4]
 801d86a:	6863      	ldr	r3, [r4, #4]
 801d86c:	6123      	str	r3, [r4, #16]
 801d86e:	2300      	movs	r3, #0
 801d870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d874:	e7a8      	b.n	801d7c8 <_printf_i+0x150>
 801d876:	6923      	ldr	r3, [r4, #16]
 801d878:	4632      	mov	r2, r6
 801d87a:	4649      	mov	r1, r9
 801d87c:	4640      	mov	r0, r8
 801d87e:	47d0      	blx	sl
 801d880:	3001      	adds	r0, #1
 801d882:	d0ab      	beq.n	801d7dc <_printf_i+0x164>
 801d884:	6823      	ldr	r3, [r4, #0]
 801d886:	079b      	lsls	r3, r3, #30
 801d888:	d413      	bmi.n	801d8b2 <_printf_i+0x23a>
 801d88a:	68e0      	ldr	r0, [r4, #12]
 801d88c:	9b03      	ldr	r3, [sp, #12]
 801d88e:	4298      	cmp	r0, r3
 801d890:	bfb8      	it	lt
 801d892:	4618      	movlt	r0, r3
 801d894:	e7a4      	b.n	801d7e0 <_printf_i+0x168>
 801d896:	2301      	movs	r3, #1
 801d898:	4632      	mov	r2, r6
 801d89a:	4649      	mov	r1, r9
 801d89c:	4640      	mov	r0, r8
 801d89e:	47d0      	blx	sl
 801d8a0:	3001      	adds	r0, #1
 801d8a2:	d09b      	beq.n	801d7dc <_printf_i+0x164>
 801d8a4:	3501      	adds	r5, #1
 801d8a6:	68e3      	ldr	r3, [r4, #12]
 801d8a8:	9903      	ldr	r1, [sp, #12]
 801d8aa:	1a5b      	subs	r3, r3, r1
 801d8ac:	42ab      	cmp	r3, r5
 801d8ae:	dcf2      	bgt.n	801d896 <_printf_i+0x21e>
 801d8b0:	e7eb      	b.n	801d88a <_printf_i+0x212>
 801d8b2:	2500      	movs	r5, #0
 801d8b4:	f104 0619 	add.w	r6, r4, #25
 801d8b8:	e7f5      	b.n	801d8a6 <_printf_i+0x22e>
 801d8ba:	bf00      	nop
 801d8bc:	080978e1 	.word	0x080978e1
 801d8c0:	080978f2 	.word	0x080978f2

0801d8c4 <_putc_r>:
 801d8c4:	b570      	push	{r4, r5, r6, lr}
 801d8c6:	460d      	mov	r5, r1
 801d8c8:	4614      	mov	r4, r2
 801d8ca:	4606      	mov	r6, r0
 801d8cc:	b118      	cbz	r0, 801d8d6 <_putc_r+0x12>
 801d8ce:	6983      	ldr	r3, [r0, #24]
 801d8d0:	b90b      	cbnz	r3, 801d8d6 <_putc_r+0x12>
 801d8d2:	f7ff fbe7 	bl	801d0a4 <__sinit>
 801d8d6:	4b1c      	ldr	r3, [pc, #112]	; (801d948 <_putc_r+0x84>)
 801d8d8:	429c      	cmp	r4, r3
 801d8da:	d124      	bne.n	801d926 <_putc_r+0x62>
 801d8dc:	6874      	ldr	r4, [r6, #4]
 801d8de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801d8e0:	07d8      	lsls	r0, r3, #31
 801d8e2:	d405      	bmi.n	801d8f0 <_putc_r+0x2c>
 801d8e4:	89a3      	ldrh	r3, [r4, #12]
 801d8e6:	0599      	lsls	r1, r3, #22
 801d8e8:	d402      	bmi.n	801d8f0 <_putc_r+0x2c>
 801d8ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d8ec:	f7ff fc8a 	bl	801d204 <__retarget_lock_acquire_recursive>
 801d8f0:	68a3      	ldr	r3, [r4, #8]
 801d8f2:	3b01      	subs	r3, #1
 801d8f4:	2b00      	cmp	r3, #0
 801d8f6:	60a3      	str	r3, [r4, #8]
 801d8f8:	da05      	bge.n	801d906 <_putc_r+0x42>
 801d8fa:	69a2      	ldr	r2, [r4, #24]
 801d8fc:	4293      	cmp	r3, r2
 801d8fe:	db1c      	blt.n	801d93a <_putc_r+0x76>
 801d900:	b2eb      	uxtb	r3, r5
 801d902:	2b0a      	cmp	r3, #10
 801d904:	d019      	beq.n	801d93a <_putc_r+0x76>
 801d906:	6823      	ldr	r3, [r4, #0]
 801d908:	1c5a      	adds	r2, r3, #1
 801d90a:	6022      	str	r2, [r4, #0]
 801d90c:	701d      	strb	r5, [r3, #0]
 801d90e:	b2ed      	uxtb	r5, r5
 801d910:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801d912:	07da      	lsls	r2, r3, #31
 801d914:	d405      	bmi.n	801d922 <_putc_r+0x5e>
 801d916:	89a3      	ldrh	r3, [r4, #12]
 801d918:	059b      	lsls	r3, r3, #22
 801d91a:	d402      	bmi.n	801d922 <_putc_r+0x5e>
 801d91c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d91e:	f7ff fc72 	bl	801d206 <__retarget_lock_release_recursive>
 801d922:	4628      	mov	r0, r5
 801d924:	bd70      	pop	{r4, r5, r6, pc}
 801d926:	4b09      	ldr	r3, [pc, #36]	; (801d94c <_putc_r+0x88>)
 801d928:	429c      	cmp	r4, r3
 801d92a:	d101      	bne.n	801d930 <_putc_r+0x6c>
 801d92c:	68b4      	ldr	r4, [r6, #8]
 801d92e:	e7d6      	b.n	801d8de <_putc_r+0x1a>
 801d930:	4b07      	ldr	r3, [pc, #28]	; (801d950 <_putc_r+0x8c>)
 801d932:	429c      	cmp	r4, r3
 801d934:	bf08      	it	eq
 801d936:	68f4      	ldreq	r4, [r6, #12]
 801d938:	e7d1      	b.n	801d8de <_putc_r+0x1a>
 801d93a:	4629      	mov	r1, r5
 801d93c:	4622      	mov	r2, r4
 801d93e:	4630      	mov	r0, r6
 801d940:	f7ff f9b8 	bl	801ccb4 <__swbuf_r>
 801d944:	4605      	mov	r5, r0
 801d946:	e7e3      	b.n	801d910 <_putc_r+0x4c>
 801d948:	08097890 	.word	0x08097890
 801d94c:	080978b0 	.word	0x080978b0
 801d950:	08097870 	.word	0x08097870

0801d954 <__sread>:
 801d954:	b510      	push	{r4, lr}
 801d956:	460c      	mov	r4, r1
 801d958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d95c:	f000 f89c 	bl	801da98 <_read_r>
 801d960:	2800      	cmp	r0, #0
 801d962:	bfab      	itete	ge
 801d964:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801d966:	89a3      	ldrhlt	r3, [r4, #12]
 801d968:	181b      	addge	r3, r3, r0
 801d96a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801d96e:	bfac      	ite	ge
 801d970:	6563      	strge	r3, [r4, #84]	; 0x54
 801d972:	81a3      	strhlt	r3, [r4, #12]
 801d974:	bd10      	pop	{r4, pc}

0801d976 <__swrite>:
 801d976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d97a:	461f      	mov	r7, r3
 801d97c:	898b      	ldrh	r3, [r1, #12]
 801d97e:	05db      	lsls	r3, r3, #23
 801d980:	4605      	mov	r5, r0
 801d982:	460c      	mov	r4, r1
 801d984:	4616      	mov	r6, r2
 801d986:	d505      	bpl.n	801d994 <__swrite+0x1e>
 801d988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d98c:	2302      	movs	r3, #2
 801d98e:	2200      	movs	r2, #0
 801d990:	f000 f870 	bl	801da74 <_lseek_r>
 801d994:	89a3      	ldrh	r3, [r4, #12]
 801d996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d99a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801d99e:	81a3      	strh	r3, [r4, #12]
 801d9a0:	4632      	mov	r2, r6
 801d9a2:	463b      	mov	r3, r7
 801d9a4:	4628      	mov	r0, r5
 801d9a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d9aa:	f000 b817 	b.w	801d9dc <_write_r>

0801d9ae <__sseek>:
 801d9ae:	b510      	push	{r4, lr}
 801d9b0:	460c      	mov	r4, r1
 801d9b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d9b6:	f000 f85d 	bl	801da74 <_lseek_r>
 801d9ba:	1c43      	adds	r3, r0, #1
 801d9bc:	89a3      	ldrh	r3, [r4, #12]
 801d9be:	bf15      	itete	ne
 801d9c0:	6560      	strne	r0, [r4, #84]	; 0x54
 801d9c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801d9c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801d9ca:	81a3      	strheq	r3, [r4, #12]
 801d9cc:	bf18      	it	ne
 801d9ce:	81a3      	strhne	r3, [r4, #12]
 801d9d0:	bd10      	pop	{r4, pc}

0801d9d2 <__sclose>:
 801d9d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d9d6:	f000 b81b 	b.w	801da10 <_close_r>
	...

0801d9dc <_write_r>:
 801d9dc:	b538      	push	{r3, r4, r5, lr}
 801d9de:	4d07      	ldr	r5, [pc, #28]	; (801d9fc <_write_r+0x20>)
 801d9e0:	4604      	mov	r4, r0
 801d9e2:	4608      	mov	r0, r1
 801d9e4:	4611      	mov	r1, r2
 801d9e6:	2200      	movs	r2, #0
 801d9e8:	602a      	str	r2, [r5, #0]
 801d9ea:	461a      	mov	r2, r3
 801d9ec:	f7e4 fc17 	bl	800221e <_write>
 801d9f0:	1c43      	adds	r3, r0, #1
 801d9f2:	d102      	bne.n	801d9fa <_write_r+0x1e>
 801d9f4:	682b      	ldr	r3, [r5, #0]
 801d9f6:	b103      	cbz	r3, 801d9fa <_write_r+0x1e>
 801d9f8:	6023      	str	r3, [r4, #0]
 801d9fa:	bd38      	pop	{r3, r4, r5, pc}
 801d9fc:	2001dc60 	.word	0x2001dc60

0801da00 <abort>:
 801da00:	b508      	push	{r3, lr}
 801da02:	2006      	movs	r0, #6
 801da04:	f000 f882 	bl	801db0c <raise>
 801da08:	2001      	movs	r0, #1
 801da0a:	f7e4 fbe1 	bl	80021d0 <_exit>
	...

0801da10 <_close_r>:
 801da10:	b538      	push	{r3, r4, r5, lr}
 801da12:	4d06      	ldr	r5, [pc, #24]	; (801da2c <_close_r+0x1c>)
 801da14:	2300      	movs	r3, #0
 801da16:	4604      	mov	r4, r0
 801da18:	4608      	mov	r0, r1
 801da1a:	602b      	str	r3, [r5, #0]
 801da1c:	f7e4 fc1b 	bl	8002256 <_close>
 801da20:	1c43      	adds	r3, r0, #1
 801da22:	d102      	bne.n	801da2a <_close_r+0x1a>
 801da24:	682b      	ldr	r3, [r5, #0]
 801da26:	b103      	cbz	r3, 801da2a <_close_r+0x1a>
 801da28:	6023      	str	r3, [r4, #0]
 801da2a:	bd38      	pop	{r3, r4, r5, pc}
 801da2c:	2001dc60 	.word	0x2001dc60

0801da30 <_fstat_r>:
 801da30:	b538      	push	{r3, r4, r5, lr}
 801da32:	4d07      	ldr	r5, [pc, #28]	; (801da50 <_fstat_r+0x20>)
 801da34:	2300      	movs	r3, #0
 801da36:	4604      	mov	r4, r0
 801da38:	4608      	mov	r0, r1
 801da3a:	4611      	mov	r1, r2
 801da3c:	602b      	str	r3, [r5, #0]
 801da3e:	f7e4 fc16 	bl	800226e <_fstat>
 801da42:	1c43      	adds	r3, r0, #1
 801da44:	d102      	bne.n	801da4c <_fstat_r+0x1c>
 801da46:	682b      	ldr	r3, [r5, #0]
 801da48:	b103      	cbz	r3, 801da4c <_fstat_r+0x1c>
 801da4a:	6023      	str	r3, [r4, #0]
 801da4c:	bd38      	pop	{r3, r4, r5, pc}
 801da4e:	bf00      	nop
 801da50:	2001dc60 	.word	0x2001dc60

0801da54 <_isatty_r>:
 801da54:	b538      	push	{r3, r4, r5, lr}
 801da56:	4d06      	ldr	r5, [pc, #24]	; (801da70 <_isatty_r+0x1c>)
 801da58:	2300      	movs	r3, #0
 801da5a:	4604      	mov	r4, r0
 801da5c:	4608      	mov	r0, r1
 801da5e:	602b      	str	r3, [r5, #0]
 801da60:	f7e4 fc15 	bl	800228e <_isatty>
 801da64:	1c43      	adds	r3, r0, #1
 801da66:	d102      	bne.n	801da6e <_isatty_r+0x1a>
 801da68:	682b      	ldr	r3, [r5, #0]
 801da6a:	b103      	cbz	r3, 801da6e <_isatty_r+0x1a>
 801da6c:	6023      	str	r3, [r4, #0]
 801da6e:	bd38      	pop	{r3, r4, r5, pc}
 801da70:	2001dc60 	.word	0x2001dc60

0801da74 <_lseek_r>:
 801da74:	b538      	push	{r3, r4, r5, lr}
 801da76:	4d07      	ldr	r5, [pc, #28]	; (801da94 <_lseek_r+0x20>)
 801da78:	4604      	mov	r4, r0
 801da7a:	4608      	mov	r0, r1
 801da7c:	4611      	mov	r1, r2
 801da7e:	2200      	movs	r2, #0
 801da80:	602a      	str	r2, [r5, #0]
 801da82:	461a      	mov	r2, r3
 801da84:	f7e4 fc0e 	bl	80022a4 <_lseek>
 801da88:	1c43      	adds	r3, r0, #1
 801da8a:	d102      	bne.n	801da92 <_lseek_r+0x1e>
 801da8c:	682b      	ldr	r3, [r5, #0]
 801da8e:	b103      	cbz	r3, 801da92 <_lseek_r+0x1e>
 801da90:	6023      	str	r3, [r4, #0]
 801da92:	bd38      	pop	{r3, r4, r5, pc}
 801da94:	2001dc60 	.word	0x2001dc60

0801da98 <_read_r>:
 801da98:	b538      	push	{r3, r4, r5, lr}
 801da9a:	4d07      	ldr	r5, [pc, #28]	; (801dab8 <_read_r+0x20>)
 801da9c:	4604      	mov	r4, r0
 801da9e:	4608      	mov	r0, r1
 801daa0:	4611      	mov	r1, r2
 801daa2:	2200      	movs	r2, #0
 801daa4:	602a      	str	r2, [r5, #0]
 801daa6:	461a      	mov	r2, r3
 801daa8:	f7e4 fb9c 	bl	80021e4 <_read>
 801daac:	1c43      	adds	r3, r0, #1
 801daae:	d102      	bne.n	801dab6 <_read_r+0x1e>
 801dab0:	682b      	ldr	r3, [r5, #0]
 801dab2:	b103      	cbz	r3, 801dab6 <_read_r+0x1e>
 801dab4:	6023      	str	r3, [r4, #0]
 801dab6:	bd38      	pop	{r3, r4, r5, pc}
 801dab8:	2001dc60 	.word	0x2001dc60

0801dabc <_raise_r>:
 801dabc:	291f      	cmp	r1, #31
 801dabe:	b538      	push	{r3, r4, r5, lr}
 801dac0:	4604      	mov	r4, r0
 801dac2:	460d      	mov	r5, r1
 801dac4:	d904      	bls.n	801dad0 <_raise_r+0x14>
 801dac6:	2316      	movs	r3, #22
 801dac8:	6003      	str	r3, [r0, #0]
 801daca:	f04f 30ff 	mov.w	r0, #4294967295
 801dace:	bd38      	pop	{r3, r4, r5, pc}
 801dad0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801dad2:	b112      	cbz	r2, 801dada <_raise_r+0x1e>
 801dad4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801dad8:	b94b      	cbnz	r3, 801daee <_raise_r+0x32>
 801dada:	4620      	mov	r0, r4
 801dadc:	f000 f830 	bl	801db40 <_getpid_r>
 801dae0:	462a      	mov	r2, r5
 801dae2:	4601      	mov	r1, r0
 801dae4:	4620      	mov	r0, r4
 801dae6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801daea:	f000 b817 	b.w	801db1c <_kill_r>
 801daee:	2b01      	cmp	r3, #1
 801daf0:	d00a      	beq.n	801db08 <_raise_r+0x4c>
 801daf2:	1c59      	adds	r1, r3, #1
 801daf4:	d103      	bne.n	801dafe <_raise_r+0x42>
 801daf6:	2316      	movs	r3, #22
 801daf8:	6003      	str	r3, [r0, #0]
 801dafa:	2001      	movs	r0, #1
 801dafc:	e7e7      	b.n	801dace <_raise_r+0x12>
 801dafe:	2400      	movs	r4, #0
 801db00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801db04:	4628      	mov	r0, r5
 801db06:	4798      	blx	r3
 801db08:	2000      	movs	r0, #0
 801db0a:	e7e0      	b.n	801dace <_raise_r+0x12>

0801db0c <raise>:
 801db0c:	4b02      	ldr	r3, [pc, #8]	; (801db18 <raise+0xc>)
 801db0e:	4601      	mov	r1, r0
 801db10:	6818      	ldr	r0, [r3, #0]
 801db12:	f7ff bfd3 	b.w	801dabc <_raise_r>
 801db16:	bf00      	nop
 801db18:	200000c8 	.word	0x200000c8

0801db1c <_kill_r>:
 801db1c:	b538      	push	{r3, r4, r5, lr}
 801db1e:	4d07      	ldr	r5, [pc, #28]	; (801db3c <_kill_r+0x20>)
 801db20:	2300      	movs	r3, #0
 801db22:	4604      	mov	r4, r0
 801db24:	4608      	mov	r0, r1
 801db26:	4611      	mov	r1, r2
 801db28:	602b      	str	r3, [r5, #0]
 801db2a:	f7e4 fb3f 	bl	80021ac <_kill>
 801db2e:	1c43      	adds	r3, r0, #1
 801db30:	d102      	bne.n	801db38 <_kill_r+0x1c>
 801db32:	682b      	ldr	r3, [r5, #0]
 801db34:	b103      	cbz	r3, 801db38 <_kill_r+0x1c>
 801db36:	6023      	str	r3, [r4, #0]
 801db38:	bd38      	pop	{r3, r4, r5, pc}
 801db3a:	bf00      	nop
 801db3c:	2001dc60 	.word	0x2001dc60

0801db40 <_getpid_r>:
 801db40:	f7e4 bb2c 	b.w	800219c <_getpid>

0801db44 <_init>:
 801db44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db46:	bf00      	nop
 801db48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db4a:	bc08      	pop	{r3}
 801db4c:	469e      	mov	lr, r3
 801db4e:	4770      	bx	lr

0801db50 <_fini>:
 801db50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db52:	bf00      	nop
 801db54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db56:	bc08      	pop	{r3}
 801db58:	469e      	mov	lr, r3
 801db5a:	4770      	bx	lr
