
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/ja/Desktop/work/FPGA/projekty/ALU/pa.fromHdl.tcl
# create_project -name ALU -dir "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/planAhead_run_2" -part xc3s1600efg484-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "przypisanie_pinow.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ja/Desktop/work/FPGA/projekty/ALU/przypisanie_pinow.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ALU.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RAR.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PC.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {OUT_VGA.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {OUT_REG.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Logic.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {IR.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {IN_REG.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DB.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CORE_M2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DCE_Q816.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top DCE_Q816 $srcset
# add_files [list {przypisanie_pinow.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1600efg484-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/ALU.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/RAR.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/PC.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/OUT_VGA.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/OUT_REG.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/MUX.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/Logic.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/IR.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/IN_REG.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/DB.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/CORE_M2.vhd" into library work
Parsing VHDL file "C:/Users/ja/Desktop/work/FPGA/projekty/ALU/DCE_Q816.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1600e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1600e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1600e/fg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1600e/fg484/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/ja/Desktop/work/FPGA/projekty/ALU/przypisanie_pinow.ucf]
Finished Parsing UCF File [C:/Users/ja/Desktop/work/FPGA/projekty/ALU/przypisanie_pinow.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5d16dfd0
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 558.238 ; gain = 175.633
update_compile_order -fileset sim_1
startgroup
set_property package_pin F4 [get_ports {CPUin[6]}]
set_property package_pin E3 [get_ports {CPUin[0]}]
set_property package_pin F2 [get_ports {CPUin[1]}]
set_property package_pin G5 [get_ports {CPUin[2]}]
set_property package_pin D1 [get_ports {CPUin[3]}]
set_property package_pin F3 [get_ports {CPUin[7]}]
set_property package_pin E4 [get_ports {CPUin[4]}]
set_property package_pin E1 [get_ports {CPUin[5]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {CPUout[4]}]
set_property package_pin H4 [get_ports {CPUout[5]}]
set_property package_pin H2 [get_ports {CPUout[6]}]
set_property package_pin J1 [get_ports {CPUout[7]}]
set_property package_pin G7 [get_ports {CPUout[2]}]
set_property package_pin J6 [get_ports {CPUout[3]}]
set_property package_pin H3 [get_ports {CPUout[0]}]
set_property package_pin H5 [get_ports {CPUout[1]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {CPUram_a[0]}]
set_property package_pin K8 [get_ports {CPUram_a[1]}]
set_property package_pin K4 [get_ports {CPUram_a[2]}]
set_property package_pin K5 [get_ports {CPUram_a[3]}]
set_property package_pin L5 [get_ports {CPUram_a[4]}]
set_property package_pin K7 [get_ports {CPUram_a[6]}]
set_property package_pin K1 [get_ports {CPUram_a[5]}]
set_property package_pin L7 [get_ports {CPUram_a[7]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {CPUram_we[6]}]
set_property package_pin P2 [get_ports {CPUram_we[7]}]
set_property package_pin N8 [get_ports {CPUram_we[0]}]
set_property package_pin N5 [get_ports {CPUram_we[1]}]
set_property package_pin P1 [get_ports {CPUram_we[3]}]
set_property package_pin P6 [get_ports {CPUram_we[4]}]
set_property package_pin R7 [get_ports {CPUram_we[5]}]
set_property package_pin N4 [get_ports {CPUram_we[2]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {CPUram_wy[6]}]
set_property package_pin U1 [get_ports {CPUram_wy[5]}]
set_property package_pin T4 [get_ports {CPUram_wy[7]}]
set_property package_pin U4 [get_ports {CPUram_wy[2]}]
set_property package_pin T5 [get_ports {CPUram_wy[0]}]
set_property package_pin W1 [get_ports {CPUram_wy[3]}]
set_property package_pin T7 [get_ports {CPUram_wy[1]}]
set_property package_pin T3 [get_ports {CPUram_wy[4]}]
endgroup
startgroup
set_property package_pin V11 [get_ports {CPUrom_a[14]}]
set_property package_pin W9 [get_ports {CPUrom_a[12]}]
set_property package_pin T9 [get_ports {CPUrom_a[10]}]
set_property package_pin R9 [get_ports {CPUrom_a[8]}]
set_property package_pin AB11 [get_ports {CPUrom_a[6]}]
set_property package_pin R10 [get_ports {CPUrom_a[4]}]
set_property package_pin Y9 [get_ports {CPUrom_a[2]}]
set_property package_pin T11 [get_ports {CPUrom_a[13]}]
set_property package_pin AB9 [get_ports {CPUrom_a[11]}]
set_property package_pin P10 [get_ports {CPUrom_a[9]}]
set_property package_pin U11 [get_ports {CPUrom_a[7]}]
set_property package_pin AA10 [get_ports {CPUrom_a[5]}]
set_property package_pin AB10 [get_ports {CPUrom_a[3]}]
set_property package_pin T10 [get_ports {CPUrom_a[0]}]
set_property package_pin U10 [get_ports {CPUrom_a[1]}]
set_property package_pin R11 [get_ports {CPUrom_a[15]}]
endgroup
startgroup
set_property package_pin AA17 [get_ports {CPUrom_db[3]}]
set_property package_pin AB19 [get_ports {CPUrom_db[4]}]
set_property package_pin W17 [get_ports {CPUrom_db[5]}]
set_property package_pin Y16 [get_ports {CPUrom_db[6]}]
set_property package_pin W16 [get_ports {CPUrom_db[7]}]
set_property package_pin AB18 [get_ports {CPUrom_db[0]}]
set_property package_pin Y17 [get_ports {CPUrom_db[1]}]
set_property package_pin AB17 [get_ports {CPUrom_db[2]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {CPUrom_ir[0]}]
set_property package_pin AB5 [get_ports {CPUrom_ir[3]}]
set_property package_pin W7 [get_ports {CPUrom_ir[2]}]
set_property package_pin AA6 [get_ports {CPUrom_ir[1]}]
set_property package_pin Y7 [get_ports {CPUrom_ir[4]}]
endgroup
startgroup
set_property package_pin N22 [get_ports {CPUvga[0]}]
set_property package_pin N16 [get_ports {CPUvga[1]}]
set_property package_pin N17 [get_ports {CPUvga[4]}]
set_property package_pin N20 [get_ports {CPUvga[5]}]
set_property package_pin M20 [get_ports {CPUvga[7]}]
set_property package_pin M15 [get_ports {CPUvga[6]}]
set_property package_pin M16 [get_ports {CPUvga[2]}]
set_property package_pin M22 [get_ports {CPUvga[3]}]
endgroup
startgroup
set_property package_pin D11 [get_ports CPUreset]
set_property package_pin J11 [get_ports CPUram_e]
set_property package_pin F10 [get_ports CPUclk]
set_property package_pin E11 [get_ports CPUram_clk]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 21 12:07:31 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
