
serial_debug_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001efc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002008  08002008  00012008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002088  08002088  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002088  08002088  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002088  08002088  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002088  08002088  00012088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800208c  0800208c  0001208c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002090  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  080020ec  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  080020ec  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006441  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000130a  00000000  00000000  00026509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000610  00000000  00000000  00027818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000049a  00000000  00000000  00027e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000160a5  00000000  00000000  000282c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000078fc  00000000  00000000  0003e367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000801b4  00000000  00000000  00045c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001c70  00000000  00000000  000c5e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000c7a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001ff0 	.word	0x08001ff0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08001ff0 	.word	0x08001ff0

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08a      	sub	sp, #40	; 0x28
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f9cd 	bl	80004f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f82b 	bl	80001b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f899 	bl	8000290 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 f86d 	bl	800023c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t MSG[35] = {'\0'};
 8000162:	2300      	movs	r3, #0
 8000164:	607b      	str	r3, [r7, #4]
 8000166:	f107 0308 	add.w	r3, r7, #8
 800016a:	221f      	movs	r2, #31
 800016c:	2100      	movs	r1, #0
 800016e:	4618      	mov	r0, r3
 8000170:	f001 faac 	bl	80016cc <memset>
  uint8_t X = 0;
 8000174:	2300      	movs	r3, #0
 8000176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf(MSG, "Hello Dudes! Tracing X = %d\r\n", X);
 800017a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800017e:	1d3b      	adds	r3, r7, #4
 8000180:	4909      	ldr	r1, [pc, #36]	; (80001a8 <main+0x5c>)
 8000182:	4618      	mov	r0, r3
 8000184:	f001 fa82 	bl	800168c <siprintf>
	  HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 8000188:	1d39      	adds	r1, r7, #4
 800018a:	2364      	movs	r3, #100	; 0x64
 800018c:	2223      	movs	r2, #35	; 0x23
 800018e:	4807      	ldr	r0, [pc, #28]	; (80001ac <main+0x60>)
 8000190:	f001 f8fc 	bl	800138c <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000194:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000198:	f000 fa0c 	bl	80005b4 <HAL_Delay>
	  X++;
 800019c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80001a0:	3301      	adds	r3, #1
 80001a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  {
 80001a6:	e7e8      	b.n	800017a <main+0x2e>
 80001a8:	08002008 	.word	0x08002008
 80001ac:	20000078 	.word	0x20000078

080001b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b090      	sub	sp, #64	; 0x40
 80001b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b6:	f107 0318 	add.w	r3, r7, #24
 80001ba:	2228      	movs	r2, #40	; 0x28
 80001bc:	2100      	movs	r1, #0
 80001be:	4618      	mov	r0, r3
 80001c0:	f001 fa84 	bl	80016cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]
 80001d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001d2:	2301      	movs	r3, #1
 80001d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e0:	2301      	movs	r3, #1
 80001e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e4:	2302      	movs	r3, #2
 80001e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f4:	f107 0318 	add.w	r3, r7, #24
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 fc67 	bl	8000acc <HAL_RCC_OscConfig>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	d001      	beq.n	8000208 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000204:	f000 f866 	bl	80002d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000208:	230f      	movs	r3, #15
 800020a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800020c:	2302      	movs	r3, #2
 800020e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000210:	2300      	movs	r3, #0
 8000212:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000218:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800021a:	2300      	movs	r3, #0
 800021c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	2102      	movs	r1, #2
 8000222:	4618      	mov	r0, r3
 8000224:	f000 fed4 	bl	8000fd0 <HAL_RCC_ClockConfig>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d001      	beq.n	8000232 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800022e:	f000 f851 	bl	80002d4 <Error_Handler>
  }
}
 8000232:	bf00      	nop
 8000234:	3740      	adds	r7, #64	; 0x40
 8000236:	46bd      	mov	sp, r7
 8000238:	bd80      	pop	{r7, pc}
	...

0800023c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000240:	4b11      	ldr	r3, [pc, #68]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000242:	4a12      	ldr	r2, [pc, #72]	; (800028c <MX_USART1_UART_Init+0x50>)
 8000244:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000246:	4b10      	ldr	r3, [pc, #64]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000248:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800024c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800024e:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000250:	2200      	movs	r2, #0
 8000252:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000254:	4b0c      	ldr	r3, [pc, #48]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000256:	2200      	movs	r2, #0
 8000258:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800025a:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 800025c:	2200      	movs	r2, #0
 800025e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000260:	4b09      	ldr	r3, [pc, #36]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000262:	220c      	movs	r2, #12
 8000264:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000266:	4b08      	ldr	r3, [pc, #32]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000268:	2200      	movs	r2, #0
 800026a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800026c:	4b06      	ldr	r3, [pc, #24]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 800026e:	2200      	movs	r2, #0
 8000270:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000272:	4805      	ldr	r0, [pc, #20]	; (8000288 <MX_USART1_UART_Init+0x4c>)
 8000274:	f001 f83a 	bl	80012ec <HAL_UART_Init>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800027e:	f000 f829 	bl	80002d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000282:	bf00      	nop
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	20000078 	.word	0x20000078
 800028c:	40013800 	.word	0x40013800

08000290 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000296:	4b0e      	ldr	r3, [pc, #56]	; (80002d0 <MX_GPIO_Init+0x40>)
 8000298:	699b      	ldr	r3, [r3, #24]
 800029a:	4a0d      	ldr	r2, [pc, #52]	; (80002d0 <MX_GPIO_Init+0x40>)
 800029c:	f043 0320 	orr.w	r3, r3, #32
 80002a0:	6193      	str	r3, [r2, #24]
 80002a2:	4b0b      	ldr	r3, [pc, #44]	; (80002d0 <MX_GPIO_Init+0x40>)
 80002a4:	699b      	ldr	r3, [r3, #24]
 80002a6:	f003 0320 	and.w	r3, r3, #32
 80002aa:	607b      	str	r3, [r7, #4]
 80002ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ae:	4b08      	ldr	r3, [pc, #32]	; (80002d0 <MX_GPIO_Init+0x40>)
 80002b0:	699b      	ldr	r3, [r3, #24]
 80002b2:	4a07      	ldr	r2, [pc, #28]	; (80002d0 <MX_GPIO_Init+0x40>)
 80002b4:	f043 0304 	orr.w	r3, r3, #4
 80002b8:	6193      	str	r3, [r2, #24]
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <MX_GPIO_Init+0x40>)
 80002bc:	699b      	ldr	r3, [r3, #24]
 80002be:	f003 0304 	and.w	r3, r3, #4
 80002c2:	603b      	str	r3, [r7, #0]
 80002c4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002c6:	bf00      	nop
 80002c8:	370c      	adds	r7, #12
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr
 80002d0:	40021000 	.word	0x40021000

080002d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002d8:	b672      	cpsid	i
}
 80002da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002dc:	e7fe      	b.n	80002dc <Error_Handler+0x8>
	...

080002e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b085      	sub	sp, #20
 80002e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002e6:	4b15      	ldr	r3, [pc, #84]	; (800033c <HAL_MspInit+0x5c>)
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	4a14      	ldr	r2, [pc, #80]	; (800033c <HAL_MspInit+0x5c>)
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	6193      	str	r3, [r2, #24]
 80002f2:	4b12      	ldr	r3, [pc, #72]	; (800033c <HAL_MspInit+0x5c>)
 80002f4:	699b      	ldr	r3, [r3, #24]
 80002f6:	f003 0301 	and.w	r3, r3, #1
 80002fa:	60bb      	str	r3, [r7, #8]
 80002fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002fe:	4b0f      	ldr	r3, [pc, #60]	; (800033c <HAL_MspInit+0x5c>)
 8000300:	69db      	ldr	r3, [r3, #28]
 8000302:	4a0e      	ldr	r2, [pc, #56]	; (800033c <HAL_MspInit+0x5c>)
 8000304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000308:	61d3      	str	r3, [r2, #28]
 800030a:	4b0c      	ldr	r3, [pc, #48]	; (800033c <HAL_MspInit+0x5c>)
 800030c:	69db      	ldr	r3, [r3, #28]
 800030e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000316:	4b0a      	ldr	r3, [pc, #40]	; (8000340 <HAL_MspInit+0x60>)
 8000318:	685b      	ldr	r3, [r3, #4]
 800031a:	60fb      	str	r3, [r7, #12]
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000322:	60fb      	str	r3, [r7, #12]
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800032a:	60fb      	str	r3, [r7, #12]
 800032c:	4a04      	ldr	r2, [pc, #16]	; (8000340 <HAL_MspInit+0x60>)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000332:	bf00      	nop
 8000334:	3714      	adds	r7, #20
 8000336:	46bd      	mov	sp, r7
 8000338:	bc80      	pop	{r7}
 800033a:	4770      	bx	lr
 800033c:	40021000 	.word	0x40021000
 8000340:	40010000 	.word	0x40010000

08000344 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b088      	sub	sp, #32
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800034c:	f107 0310 	add.w	r3, r7, #16
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
 8000354:	605a      	str	r2, [r3, #4]
 8000356:	609a      	str	r2, [r3, #8]
 8000358:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	4a1c      	ldr	r2, [pc, #112]	; (80003d0 <HAL_UART_MspInit+0x8c>)
 8000360:	4293      	cmp	r3, r2
 8000362:	d131      	bne.n	80003c8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000364:	4b1b      	ldr	r3, [pc, #108]	; (80003d4 <HAL_UART_MspInit+0x90>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a1a      	ldr	r2, [pc, #104]	; (80003d4 <HAL_UART_MspInit+0x90>)
 800036a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b18      	ldr	r3, [pc, #96]	; (80003d4 <HAL_UART_MspInit+0x90>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000378:	60fb      	str	r3, [r7, #12]
 800037a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800037c:	4b15      	ldr	r3, [pc, #84]	; (80003d4 <HAL_UART_MspInit+0x90>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a14      	ldr	r2, [pc, #80]	; (80003d4 <HAL_UART_MspInit+0x90>)
 8000382:	f043 0304 	orr.w	r3, r3, #4
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b12      	ldr	r3, [pc, #72]	; (80003d4 <HAL_UART_MspInit+0x90>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f003 0304 	and.w	r3, r3, #4
 8000390:	60bb      	str	r3, [r7, #8]
 8000392:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000394:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000398:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800039a:	2302      	movs	r3, #2
 800039c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800039e:	2303      	movs	r3, #3
 80003a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a2:	f107 0310 	add.w	r3, r7, #16
 80003a6:	4619      	mov	r1, r3
 80003a8:	480b      	ldr	r0, [pc, #44]	; (80003d8 <HAL_UART_MspInit+0x94>)
 80003aa:	f000 fa0b 	bl	80007c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80003ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003b4:	2300      	movs	r3, #0
 80003b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b8:	2300      	movs	r3, #0
 80003ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003bc:	f107 0310 	add.w	r3, r7, #16
 80003c0:	4619      	mov	r1, r3
 80003c2:	4805      	ldr	r0, [pc, #20]	; (80003d8 <HAL_UART_MspInit+0x94>)
 80003c4:	f000 f9fe 	bl	80007c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80003c8:	bf00      	nop
 80003ca:	3720      	adds	r7, #32
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40013800 	.word	0x40013800
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40010800 	.word	0x40010800

080003dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003e0:	e7fe      	b.n	80003e0 <NMI_Handler+0x4>

080003e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e6:	e7fe      	b.n	80003e6 <HardFault_Handler+0x4>

080003e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003ec:	e7fe      	b.n	80003ec <MemManage_Handler+0x4>

080003ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f2:	e7fe      	b.n	80003f2 <BusFault_Handler+0x4>

080003f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f8:	e7fe      	b.n	80003f8 <UsageFault_Handler+0x4>

080003fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fa:	b480      	push	{r7}
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003fe:	bf00      	nop
 8000400:	46bd      	mov	sp, r7
 8000402:	bc80      	pop	{r7}
 8000404:	4770      	bx	lr

08000406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	46bd      	mov	sp, r7
 800040e:	bc80      	pop	{r7}
 8000410:	4770      	bx	lr

08000412 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	bc80      	pop	{r7}
 800041c:	4770      	bx	lr

0800041e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041e:	b580      	push	{r7, lr}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000422:	f000 f8ab 	bl	800057c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b086      	sub	sp, #24
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000434:	4a14      	ldr	r2, [pc, #80]	; (8000488 <_sbrk+0x5c>)
 8000436:	4b15      	ldr	r3, [pc, #84]	; (800048c <_sbrk+0x60>)
 8000438:	1ad3      	subs	r3, r2, r3
 800043a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800043c:	697b      	ldr	r3, [r7, #20]
 800043e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000440:	4b13      	ldr	r3, [pc, #76]	; (8000490 <_sbrk+0x64>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d102      	bne.n	800044e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <_sbrk+0x64>)
 800044a:	4a12      	ldr	r2, [pc, #72]	; (8000494 <_sbrk+0x68>)
 800044c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800044e:	4b10      	ldr	r3, [pc, #64]	; (8000490 <_sbrk+0x64>)
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4413      	add	r3, r2
 8000456:	693a      	ldr	r2, [r7, #16]
 8000458:	429a      	cmp	r2, r3
 800045a:	d207      	bcs.n	800046c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800045c:	f001 f93e 	bl	80016dc <__errno>
 8000460:	4603      	mov	r3, r0
 8000462:	220c      	movs	r2, #12
 8000464:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000466:	f04f 33ff 	mov.w	r3, #4294967295
 800046a:	e009      	b.n	8000480 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800046c:	4b08      	ldr	r3, [pc, #32]	; (8000490 <_sbrk+0x64>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000472:	4b07      	ldr	r3, [pc, #28]	; (8000490 <_sbrk+0x64>)
 8000474:	681a      	ldr	r2, [r3, #0]
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4413      	add	r3, r2
 800047a:	4a05      	ldr	r2, [pc, #20]	; (8000490 <_sbrk+0x64>)
 800047c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800047e:	68fb      	ldr	r3, [r7, #12]
}
 8000480:	4618      	mov	r0, r3
 8000482:	3718      	adds	r7, #24
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	20005000 	.word	0x20005000
 800048c:	00000400 	.word	0x00000400
 8000490:	200000c0 	.word	0x200000c0
 8000494:	20000210 	.word	0x20000210

08000498 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004a4:	f7ff fff8 	bl	8000498 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a8:	480b      	ldr	r0, [pc, #44]	; (80004d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004aa:	490c      	ldr	r1, [pc, #48]	; (80004dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004ac:	4a0c      	ldr	r2, [pc, #48]	; (80004e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b0:	e002      	b.n	80004b8 <LoopCopyDataInit>

080004b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004b6:	3304      	adds	r3, #4

080004b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004bc:	d3f9      	bcc.n	80004b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004be:	4a09      	ldr	r2, [pc, #36]	; (80004e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004c0:	4c09      	ldr	r4, [pc, #36]	; (80004e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c4:	e001      	b.n	80004ca <LoopFillZerobss>

080004c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c8:	3204      	adds	r2, #4

080004ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004cc:	d3fb      	bcc.n	80004c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004ce:	f001 f90b 	bl	80016e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004d2:	f7ff fe3b 	bl	800014c <main>
  bx lr
 80004d6:	4770      	bx	lr
  ldr r0, =_sdata
 80004d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004dc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80004e0:	08002090 	.word	0x08002090
  ldr r2, =_sbss
 80004e4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80004e8:	20000210 	.word	0x20000210

080004ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004ec:	e7fe      	b.n	80004ec <ADC1_2_IRQHandler>
	...

080004f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4b08      	ldr	r3, [pc, #32]	; (8000518 <HAL_Init+0x28>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a07      	ldr	r2, [pc, #28]	; (8000518 <HAL_Init+0x28>)
 80004fa:	f043 0310 	orr.w	r3, r3, #16
 80004fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 f92b 	bl	800075c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000506:	200f      	movs	r0, #15
 8000508:	f000 f808 	bl	800051c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800050c:	f7ff fee8 	bl	80002e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40022000 	.word	0x40022000

0800051c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000524:	4b12      	ldr	r3, [pc, #72]	; (8000570 <HAL_InitTick+0x54>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b12      	ldr	r3, [pc, #72]	; (8000574 <HAL_InitTick+0x58>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000532:	fbb3 f3f1 	udiv	r3, r3, r1
 8000536:	fbb2 f3f3 	udiv	r3, r2, r3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f935 	bl	80007aa <HAL_SYSTICK_Config>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	e00e      	b.n	8000568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b0f      	cmp	r3, #15
 800054e:	d80a      	bhi.n	8000566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000550:	2200      	movs	r2, #0
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	f04f 30ff 	mov.w	r0, #4294967295
 8000558:	f000 f90b 	bl	8000772 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800055c:	4a06      	ldr	r2, [pc, #24]	; (8000578 <HAL_InitTick+0x5c>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000562:	2300      	movs	r3, #0
 8000564:	e000      	b.n	8000568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000566:	2301      	movs	r3, #1
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000000 	.word	0x20000000
 8000574:	20000008 	.word	0x20000008
 8000578:	20000004 	.word	0x20000004

0800057c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000580:	4b05      	ldr	r3, [pc, #20]	; (8000598 <HAL_IncTick+0x1c>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b05      	ldr	r3, [pc, #20]	; (800059c <HAL_IncTick+0x20>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4413      	add	r3, r2
 800058c:	4a03      	ldr	r2, [pc, #12]	; (800059c <HAL_IncTick+0x20>)
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	20000008 	.word	0x20000008
 800059c:	200000c4 	.word	0x200000c4

080005a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  return uwTick;
 80005a4:	4b02      	ldr	r3, [pc, #8]	; (80005b0 <HAL_GetTick+0x10>)
 80005a6:	681b      	ldr	r3, [r3, #0]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	200000c4 	.word	0x200000c4

080005b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005bc:	f7ff fff0 	bl	80005a0 <HAL_GetTick>
 80005c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005cc:	d005      	beq.n	80005da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005ce:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <HAL_Delay+0x44>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	461a      	mov	r2, r3
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	4413      	add	r3, r2
 80005d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005da:	bf00      	nop
 80005dc:	f7ff ffe0 	bl	80005a0 <HAL_GetTick>
 80005e0:	4602      	mov	r2, r0
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	1ad3      	subs	r3, r2, r3
 80005e6:	68fa      	ldr	r2, [r7, #12]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d8f7      	bhi.n	80005dc <HAL_Delay+0x28>
  {
  }
}
 80005ec:	bf00      	nop
 80005ee:	bf00      	nop
 80005f0:	3710      	adds	r7, #16
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	20000008 	.word	0x20000008

080005fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f003 0307 	and.w	r3, r3, #7
 800060a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800060c:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <__NVIC_SetPriorityGrouping+0x44>)
 800060e:	68db      	ldr	r3, [r3, #12]
 8000610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000612:	68ba      	ldr	r2, [r7, #8]
 8000614:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000618:	4013      	ands	r3, r2
 800061a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000624:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800062c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800062e:	4a04      	ldr	r2, [pc, #16]	; (8000640 <__NVIC_SetPriorityGrouping+0x44>)
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	60d3      	str	r3, [r2, #12]
}
 8000634:	bf00      	nop
 8000636:	3714      	adds	r7, #20
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000648:	4b04      	ldr	r3, [pc, #16]	; (800065c <__NVIC_GetPriorityGrouping+0x18>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	0a1b      	lsrs	r3, r3, #8
 800064e:	f003 0307 	and.w	r3, r3, #7
}
 8000652:	4618      	mov	r0, r3
 8000654:	46bd      	mov	sp, r7
 8000656:	bc80      	pop	{r7}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	6039      	str	r1, [r7, #0]
 800066a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800066c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000670:	2b00      	cmp	r3, #0
 8000672:	db0a      	blt.n	800068a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	b2da      	uxtb	r2, r3
 8000678:	490c      	ldr	r1, [pc, #48]	; (80006ac <__NVIC_SetPriority+0x4c>)
 800067a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067e:	0112      	lsls	r2, r2, #4
 8000680:	b2d2      	uxtb	r2, r2
 8000682:	440b      	add	r3, r1
 8000684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000688:	e00a      	b.n	80006a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	b2da      	uxtb	r2, r3
 800068e:	4908      	ldr	r1, [pc, #32]	; (80006b0 <__NVIC_SetPriority+0x50>)
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	f003 030f 	and.w	r3, r3, #15
 8000696:	3b04      	subs	r3, #4
 8000698:	0112      	lsls	r2, r2, #4
 800069a:	b2d2      	uxtb	r2, r2
 800069c:	440b      	add	r3, r1
 800069e:	761a      	strb	r2, [r3, #24]
}
 80006a0:	bf00      	nop
 80006a2:	370c      	adds	r7, #12
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bc80      	pop	{r7}
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	e000e100 	.word	0xe000e100
 80006b0:	e000ed00 	.word	0xe000ed00

080006b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b089      	sub	sp, #36	; 0x24
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	60f8      	str	r0, [r7, #12]
 80006bc:	60b9      	str	r1, [r7, #8]
 80006be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	f003 0307 	and.w	r3, r3, #7
 80006c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c8:	69fb      	ldr	r3, [r7, #28]
 80006ca:	f1c3 0307 	rsb	r3, r3, #7
 80006ce:	2b04      	cmp	r3, #4
 80006d0:	bf28      	it	cs
 80006d2:	2304      	movcs	r3, #4
 80006d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d6:	69fb      	ldr	r3, [r7, #28]
 80006d8:	3304      	adds	r3, #4
 80006da:	2b06      	cmp	r3, #6
 80006dc:	d902      	bls.n	80006e4 <NVIC_EncodePriority+0x30>
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3b03      	subs	r3, #3
 80006e2:	e000      	b.n	80006e6 <NVIC_EncodePriority+0x32>
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e8:	f04f 32ff 	mov.w	r2, #4294967295
 80006ec:	69bb      	ldr	r3, [r7, #24]
 80006ee:	fa02 f303 	lsl.w	r3, r2, r3
 80006f2:	43da      	mvns	r2, r3
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	401a      	ands	r2, r3
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006fc:	f04f 31ff 	mov.w	r1, #4294967295
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	fa01 f303 	lsl.w	r3, r1, r3
 8000706:	43d9      	mvns	r1, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070c:	4313      	orrs	r3, r2
         );
}
 800070e:	4618      	mov	r0, r3
 8000710:	3724      	adds	r7, #36	; 0x24
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr

08000718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3b01      	subs	r3, #1
 8000724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000728:	d301      	bcc.n	800072e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800072a:	2301      	movs	r3, #1
 800072c:	e00f      	b.n	800074e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072e:	4a0a      	ldr	r2, [pc, #40]	; (8000758 <SysTick_Config+0x40>)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000736:	210f      	movs	r1, #15
 8000738:	f04f 30ff 	mov.w	r0, #4294967295
 800073c:	f7ff ff90 	bl	8000660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000740:	4b05      	ldr	r3, [pc, #20]	; (8000758 <SysTick_Config+0x40>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000746:	4b04      	ldr	r3, [pc, #16]	; (8000758 <SysTick_Config+0x40>)
 8000748:	2207      	movs	r2, #7
 800074a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	e000e010 	.word	0xe000e010

0800075c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ff49 	bl	80005fc <__NVIC_SetPriorityGrouping>
}
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000772:	b580      	push	{r7, lr}
 8000774:	b086      	sub	sp, #24
 8000776:	af00      	add	r7, sp, #0
 8000778:	4603      	mov	r3, r0
 800077a:	60b9      	str	r1, [r7, #8]
 800077c:	607a      	str	r2, [r7, #4]
 800077e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000784:	f7ff ff5e 	bl	8000644 <__NVIC_GetPriorityGrouping>
 8000788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	68b9      	ldr	r1, [r7, #8]
 800078e:	6978      	ldr	r0, [r7, #20]
 8000790:	f7ff ff90 	bl	80006b4 <NVIC_EncodePriority>
 8000794:	4602      	mov	r2, r0
 8000796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800079a:	4611      	mov	r1, r2
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ff5f 	bl	8000660 <__NVIC_SetPriority>
}
 80007a2:	bf00      	nop
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b082      	sub	sp, #8
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff ffb0 	bl	8000718 <SysTick_Config>
 80007b8:	4603      	mov	r3, r0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b08b      	sub	sp, #44	; 0x2c
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ce:	2300      	movs	r3, #0
 80007d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007d2:	2300      	movs	r3, #0
 80007d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007d6:	e169      	b.n	8000aac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007d8:	2201      	movs	r2, #1
 80007da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007dc:	fa02 f303 	lsl.w	r3, r2, r3
 80007e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	69fa      	ldr	r2, [r7, #28]
 80007e8:	4013      	ands	r3, r2
 80007ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007ec:	69ba      	ldr	r2, [r7, #24]
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	f040 8158 	bne.w	8000aa6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	4a9a      	ldr	r2, [pc, #616]	; (8000a64 <HAL_GPIO_Init+0x2a0>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d05e      	beq.n	80008be <HAL_GPIO_Init+0xfa>
 8000800:	4a98      	ldr	r2, [pc, #608]	; (8000a64 <HAL_GPIO_Init+0x2a0>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d875      	bhi.n	80008f2 <HAL_GPIO_Init+0x12e>
 8000806:	4a98      	ldr	r2, [pc, #608]	; (8000a68 <HAL_GPIO_Init+0x2a4>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d058      	beq.n	80008be <HAL_GPIO_Init+0xfa>
 800080c:	4a96      	ldr	r2, [pc, #600]	; (8000a68 <HAL_GPIO_Init+0x2a4>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d86f      	bhi.n	80008f2 <HAL_GPIO_Init+0x12e>
 8000812:	4a96      	ldr	r2, [pc, #600]	; (8000a6c <HAL_GPIO_Init+0x2a8>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d052      	beq.n	80008be <HAL_GPIO_Init+0xfa>
 8000818:	4a94      	ldr	r2, [pc, #592]	; (8000a6c <HAL_GPIO_Init+0x2a8>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d869      	bhi.n	80008f2 <HAL_GPIO_Init+0x12e>
 800081e:	4a94      	ldr	r2, [pc, #592]	; (8000a70 <HAL_GPIO_Init+0x2ac>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d04c      	beq.n	80008be <HAL_GPIO_Init+0xfa>
 8000824:	4a92      	ldr	r2, [pc, #584]	; (8000a70 <HAL_GPIO_Init+0x2ac>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d863      	bhi.n	80008f2 <HAL_GPIO_Init+0x12e>
 800082a:	4a92      	ldr	r2, [pc, #584]	; (8000a74 <HAL_GPIO_Init+0x2b0>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d046      	beq.n	80008be <HAL_GPIO_Init+0xfa>
 8000830:	4a90      	ldr	r2, [pc, #576]	; (8000a74 <HAL_GPIO_Init+0x2b0>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d85d      	bhi.n	80008f2 <HAL_GPIO_Init+0x12e>
 8000836:	2b12      	cmp	r3, #18
 8000838:	d82a      	bhi.n	8000890 <HAL_GPIO_Init+0xcc>
 800083a:	2b12      	cmp	r3, #18
 800083c:	d859      	bhi.n	80008f2 <HAL_GPIO_Init+0x12e>
 800083e:	a201      	add	r2, pc, #4	; (adr r2, 8000844 <HAL_GPIO_Init+0x80>)
 8000840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000844:	080008bf 	.word	0x080008bf
 8000848:	08000899 	.word	0x08000899
 800084c:	080008ab 	.word	0x080008ab
 8000850:	080008ed 	.word	0x080008ed
 8000854:	080008f3 	.word	0x080008f3
 8000858:	080008f3 	.word	0x080008f3
 800085c:	080008f3 	.word	0x080008f3
 8000860:	080008f3 	.word	0x080008f3
 8000864:	080008f3 	.word	0x080008f3
 8000868:	080008f3 	.word	0x080008f3
 800086c:	080008f3 	.word	0x080008f3
 8000870:	080008f3 	.word	0x080008f3
 8000874:	080008f3 	.word	0x080008f3
 8000878:	080008f3 	.word	0x080008f3
 800087c:	080008f3 	.word	0x080008f3
 8000880:	080008f3 	.word	0x080008f3
 8000884:	080008f3 	.word	0x080008f3
 8000888:	080008a1 	.word	0x080008a1
 800088c:	080008b5 	.word	0x080008b5
 8000890:	4a79      	ldr	r2, [pc, #484]	; (8000a78 <HAL_GPIO_Init+0x2b4>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d013      	beq.n	80008be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000896:	e02c      	b.n	80008f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	623b      	str	r3, [r7, #32]
          break;
 800089e:	e029      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	68db      	ldr	r3, [r3, #12]
 80008a4:	3304      	adds	r3, #4
 80008a6:	623b      	str	r3, [r7, #32]
          break;
 80008a8:	e024      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	68db      	ldr	r3, [r3, #12]
 80008ae:	3308      	adds	r3, #8
 80008b0:	623b      	str	r3, [r7, #32]
          break;
 80008b2:	e01f      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	330c      	adds	r3, #12
 80008ba:	623b      	str	r3, [r7, #32]
          break;
 80008bc:	e01a      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	689b      	ldr	r3, [r3, #8]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d102      	bne.n	80008cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008c6:	2304      	movs	r3, #4
 80008c8:	623b      	str	r3, [r7, #32]
          break;
 80008ca:	e013      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d105      	bne.n	80008e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008d4:	2308      	movs	r3, #8
 80008d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	69fa      	ldr	r2, [r7, #28]
 80008dc:	611a      	str	r2, [r3, #16]
          break;
 80008de:	e009      	b.n	80008f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008e0:	2308      	movs	r3, #8
 80008e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	69fa      	ldr	r2, [r7, #28]
 80008e8:	615a      	str	r2, [r3, #20]
          break;
 80008ea:	e003      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008ec:	2300      	movs	r3, #0
 80008ee:	623b      	str	r3, [r7, #32]
          break;
 80008f0:	e000      	b.n	80008f4 <HAL_GPIO_Init+0x130>
          break;
 80008f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	2bff      	cmp	r3, #255	; 0xff
 80008f8:	d801      	bhi.n	80008fe <HAL_GPIO_Init+0x13a>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	e001      	b.n	8000902 <HAL_GPIO_Init+0x13e>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3304      	adds	r3, #4
 8000902:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000904:	69bb      	ldr	r3, [r7, #24]
 8000906:	2bff      	cmp	r3, #255	; 0xff
 8000908:	d802      	bhi.n	8000910 <HAL_GPIO_Init+0x14c>
 800090a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800090c:	009b      	lsls	r3, r3, #2
 800090e:	e002      	b.n	8000916 <HAL_GPIO_Init+0x152>
 8000910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000912:	3b08      	subs	r3, #8
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	210f      	movs	r1, #15
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	fa01 f303 	lsl.w	r3, r1, r3
 8000924:	43db      	mvns	r3, r3
 8000926:	401a      	ands	r2, r3
 8000928:	6a39      	ldr	r1, [r7, #32]
 800092a:	693b      	ldr	r3, [r7, #16]
 800092c:	fa01 f303 	lsl.w	r3, r1, r3
 8000930:	431a      	orrs	r2, r3
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093e:	2b00      	cmp	r3, #0
 8000940:	f000 80b1 	beq.w	8000aa6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000944:	4b4d      	ldr	r3, [pc, #308]	; (8000a7c <HAL_GPIO_Init+0x2b8>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	4a4c      	ldr	r2, [pc, #304]	; (8000a7c <HAL_GPIO_Init+0x2b8>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b4a      	ldr	r3, [pc, #296]	; (8000a7c <HAL_GPIO_Init+0x2b8>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f003 0301 	and.w	r3, r3, #1
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800095c:	4a48      	ldr	r2, [pc, #288]	; (8000a80 <HAL_GPIO_Init+0x2bc>)
 800095e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000960:	089b      	lsrs	r3, r3, #2
 8000962:	3302      	adds	r3, #2
 8000964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000968:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800096c:	f003 0303 	and.w	r3, r3, #3
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	220f      	movs	r2, #15
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4013      	ands	r3, r2
 800097e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a40      	ldr	r2, [pc, #256]	; (8000a84 <HAL_GPIO_Init+0x2c0>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d013      	beq.n	80009b0 <HAL_GPIO_Init+0x1ec>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a3f      	ldr	r2, [pc, #252]	; (8000a88 <HAL_GPIO_Init+0x2c4>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d00d      	beq.n	80009ac <HAL_GPIO_Init+0x1e8>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a3e      	ldr	r2, [pc, #248]	; (8000a8c <HAL_GPIO_Init+0x2c8>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d007      	beq.n	80009a8 <HAL_GPIO_Init+0x1e4>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a3d      	ldr	r2, [pc, #244]	; (8000a90 <HAL_GPIO_Init+0x2cc>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d101      	bne.n	80009a4 <HAL_GPIO_Init+0x1e0>
 80009a0:	2303      	movs	r3, #3
 80009a2:	e006      	b.n	80009b2 <HAL_GPIO_Init+0x1ee>
 80009a4:	2304      	movs	r3, #4
 80009a6:	e004      	b.n	80009b2 <HAL_GPIO_Init+0x1ee>
 80009a8:	2302      	movs	r3, #2
 80009aa:	e002      	b.n	80009b2 <HAL_GPIO_Init+0x1ee>
 80009ac:	2301      	movs	r3, #1
 80009ae:	e000      	b.n	80009b2 <HAL_GPIO_Init+0x1ee>
 80009b0:	2300      	movs	r3, #0
 80009b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009b4:	f002 0203 	and.w	r2, r2, #3
 80009b8:	0092      	lsls	r2, r2, #2
 80009ba:	4093      	lsls	r3, r2
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	4313      	orrs	r3, r2
 80009c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009c2:	492f      	ldr	r1, [pc, #188]	; (8000a80 <HAL_GPIO_Init+0x2bc>)
 80009c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c6:	089b      	lsrs	r3, r3, #2
 80009c8:	3302      	adds	r3, #2
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d006      	beq.n	80009ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009dc:	4b2d      	ldr	r3, [pc, #180]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 80009de:	689a      	ldr	r2, [r3, #8]
 80009e0:	492c      	ldr	r1, [pc, #176]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	608b      	str	r3, [r1, #8]
 80009e8:	e006      	b.n	80009f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009ea:	4b2a      	ldr	r3, [pc, #168]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 80009ec:	689a      	ldr	r2, [r3, #8]
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	43db      	mvns	r3, r3
 80009f2:	4928      	ldr	r1, [pc, #160]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 80009f4:	4013      	ands	r3, r2
 80009f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d006      	beq.n	8000a12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a04:	4b23      	ldr	r3, [pc, #140]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a06:	68da      	ldr	r2, [r3, #12]
 8000a08:	4922      	ldr	r1, [pc, #136]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	60cb      	str	r3, [r1, #12]
 8000a10:	e006      	b.n	8000a20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a12:	4b20      	ldr	r3, [pc, #128]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a14:	68da      	ldr	r2, [r3, #12]
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	491e      	ldr	r1, [pc, #120]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d006      	beq.n	8000a3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a2c:	4b19      	ldr	r3, [pc, #100]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a2e:	685a      	ldr	r2, [r3, #4]
 8000a30:	4918      	ldr	r1, [pc, #96]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	604b      	str	r3, [r1, #4]
 8000a38:	e006      	b.n	8000a48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a3a:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a3c:	685a      	ldr	r2, [r3, #4]
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	43db      	mvns	r3, r3
 8000a42:	4914      	ldr	r1, [pc, #80]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a44:	4013      	ands	r3, r2
 8000a46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d021      	beq.n	8000a98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a54:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	490e      	ldr	r1, [pc, #56]	; (8000a94 <HAL_GPIO_Init+0x2d0>)
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	600b      	str	r3, [r1, #0]
 8000a60:	e021      	b.n	8000aa6 <HAL_GPIO_Init+0x2e2>
 8000a62:	bf00      	nop
 8000a64:	10320000 	.word	0x10320000
 8000a68:	10310000 	.word	0x10310000
 8000a6c:	10220000 	.word	0x10220000
 8000a70:	10210000 	.word	0x10210000
 8000a74:	10120000 	.word	0x10120000
 8000a78:	10110000 	.word	0x10110000
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	40010000 	.word	0x40010000
 8000a84:	40010800 	.word	0x40010800
 8000a88:	40010c00 	.word	0x40010c00
 8000a8c:	40011000 	.word	0x40011000
 8000a90:	40011400 	.word	0x40011400
 8000a94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a98:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <HAL_GPIO_Init+0x304>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	4909      	ldr	r1, [pc, #36]	; (8000ac8 <HAL_GPIO_Init+0x304>)
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	f47f ae8e 	bne.w	80007d8 <HAL_GPIO_Init+0x14>
  }
}
 8000abc:	bf00      	nop
 8000abe:	bf00      	nop
 8000ac0:	372c      	adds	r7, #44	; 0x2c
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr
 8000ac8:	40010400 	.word	0x40010400

08000acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d101      	bne.n	8000ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ada:	2301      	movs	r3, #1
 8000adc:	e272      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f000 8087 	beq.w	8000bfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000aec:	4b92      	ldr	r3, [pc, #584]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 030c 	and.w	r3, r3, #12
 8000af4:	2b04      	cmp	r3, #4
 8000af6:	d00c      	beq.n	8000b12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000af8:	4b8f      	ldr	r3, [pc, #572]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f003 030c 	and.w	r3, r3, #12
 8000b00:	2b08      	cmp	r3, #8
 8000b02:	d112      	bne.n	8000b2a <HAL_RCC_OscConfig+0x5e>
 8000b04:	4b8c      	ldr	r3, [pc, #560]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b10:	d10b      	bne.n	8000b2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b12:	4b89      	ldr	r3, [pc, #548]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d06c      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x12c>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d168      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e24c      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b32:	d106      	bne.n	8000b42 <HAL_RCC_OscConfig+0x76>
 8000b34:	4b80      	ldr	r3, [pc, #512]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a7f      	ldr	r2, [pc, #508]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	e02e      	b.n	8000ba0 <HAL_RCC_OscConfig+0xd4>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d10c      	bne.n	8000b64 <HAL_RCC_OscConfig+0x98>
 8000b4a:	4b7b      	ldr	r3, [pc, #492]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a7a      	ldr	r2, [pc, #488]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b54:	6013      	str	r3, [r2, #0]
 8000b56:	4b78      	ldr	r3, [pc, #480]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a77      	ldr	r2, [pc, #476]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b60:	6013      	str	r3, [r2, #0]
 8000b62:	e01d      	b.n	8000ba0 <HAL_RCC_OscConfig+0xd4>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b6c:	d10c      	bne.n	8000b88 <HAL_RCC_OscConfig+0xbc>
 8000b6e:	4b72      	ldr	r3, [pc, #456]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a71      	ldr	r2, [pc, #452]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b78:	6013      	str	r3, [r2, #0]
 8000b7a:	4b6f      	ldr	r3, [pc, #444]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a6e      	ldr	r2, [pc, #440]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b84:	6013      	str	r3, [r2, #0]
 8000b86:	e00b      	b.n	8000ba0 <HAL_RCC_OscConfig+0xd4>
 8000b88:	4b6b      	ldr	r3, [pc, #428]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a6a      	ldr	r2, [pc, #424]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b92:	6013      	str	r3, [r2, #0]
 8000b94:	4b68      	ldr	r3, [pc, #416]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a67      	ldr	r2, [pc, #412]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000b9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d013      	beq.n	8000bd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fcfa 	bl	80005a0 <HAL_GetTick>
 8000bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bae:	e008      	b.n	8000bc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb0:	f7ff fcf6 	bl	80005a0 <HAL_GetTick>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	2b64      	cmp	r3, #100	; 0x64
 8000bbc:	d901      	bls.n	8000bc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e200      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc2:	4b5d      	ldr	r3, [pc, #372]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d0f0      	beq.n	8000bb0 <HAL_RCC_OscConfig+0xe4>
 8000bce:	e014      	b.n	8000bfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd0:	f7ff fce6 	bl	80005a0 <HAL_GetTick>
 8000bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bd6:	e008      	b.n	8000bea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bd8:	f7ff fce2 	bl	80005a0 <HAL_GetTick>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	2b64      	cmp	r3, #100	; 0x64
 8000be4:	d901      	bls.n	8000bea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000be6:	2303      	movs	r3, #3
 8000be8:	e1ec      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bea:	4b53      	ldr	r3, [pc, #332]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d1f0      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x10c>
 8000bf6:	e000      	b.n	8000bfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 0302 	and.w	r3, r3, #2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d063      	beq.n	8000cce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c06:	4b4c      	ldr	r3, [pc, #304]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f003 030c 	and.w	r3, r3, #12
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d00b      	beq.n	8000c2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c12:	4b49      	ldr	r3, [pc, #292]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f003 030c 	and.w	r3, r3, #12
 8000c1a:	2b08      	cmp	r3, #8
 8000c1c:	d11c      	bne.n	8000c58 <HAL_RCC_OscConfig+0x18c>
 8000c1e:	4b46      	ldr	r3, [pc, #280]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d116      	bne.n	8000c58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c2a:	4b43      	ldr	r3, [pc, #268]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0302 	and.w	r3, r3, #2
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d005      	beq.n	8000c42 <HAL_RCC_OscConfig+0x176>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	691b      	ldr	r3, [r3, #16]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d001      	beq.n	8000c42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e1c0      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c42:	4b3d      	ldr	r3, [pc, #244]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	4939      	ldr	r1, [pc, #228]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c52:	4313      	orrs	r3, r2
 8000c54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c56:	e03a      	b.n	8000cce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	691b      	ldr	r3, [r3, #16]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d020      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c60:	4b36      	ldr	r3, [pc, #216]	; (8000d3c <HAL_RCC_OscConfig+0x270>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c66:	f7ff fc9b 	bl	80005a0 <HAL_GetTick>
 8000c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c6c:	e008      	b.n	8000c80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c6e:	f7ff fc97 	bl	80005a0 <HAL_GetTick>
 8000c72:	4602      	mov	r2, r0
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d901      	bls.n	8000c80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	e1a1      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c80:	4b2d      	ldr	r3, [pc, #180]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d0f0      	beq.n	8000c6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c8c:	4b2a      	ldr	r3, [pc, #168]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	695b      	ldr	r3, [r3, #20]
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	4927      	ldr	r1, [pc, #156]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	600b      	str	r3, [r1, #0]
 8000ca0:	e015      	b.n	8000cce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ca2:	4b26      	ldr	r3, [pc, #152]	; (8000d3c <HAL_RCC_OscConfig+0x270>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fc7a 	bl	80005a0 <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cb0:	f7ff fc76 	bl	80005a0 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e180      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cc2:	4b1d      	ldr	r3, [pc, #116]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1f0      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0308 	and.w	r3, r3, #8
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d03a      	beq.n	8000d50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	699b      	ldr	r3, [r3, #24]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d019      	beq.n	8000d16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ce2:	4b17      	ldr	r3, [pc, #92]	; (8000d40 <HAL_RCC_OscConfig+0x274>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce8:	f7ff fc5a 	bl	80005a0 <HAL_GetTick>
 8000cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cee:	e008      	b.n	8000d02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cf0:	f7ff fc56 	bl	80005a0 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e160      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d02:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <HAL_RCC_OscConfig+0x26c>)
 8000d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f0      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f000 face 	bl	80012b0 <RCC_Delay>
 8000d14:	e01c      	b.n	8000d50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d16:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <HAL_RCC_OscConfig+0x274>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d1c:	f7ff fc40 	bl	80005a0 <HAL_GetTick>
 8000d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d22:	e00f      	b.n	8000d44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d24:	f7ff fc3c 	bl	80005a0 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d908      	bls.n	8000d44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d32:	2303      	movs	r3, #3
 8000d34:	e146      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	42420000 	.word	0x42420000
 8000d40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d44:	4b92      	ldr	r3, [pc, #584]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d1e9      	bne.n	8000d24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f003 0304 	and.w	r3, r3, #4
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	f000 80a6 	beq.w	8000eaa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d62:	4b8b      	ldr	r3, [pc, #556]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d10d      	bne.n	8000d8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d6e:	4b88      	ldr	r3, [pc, #544]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000d70:	69db      	ldr	r3, [r3, #28]
 8000d72:	4a87      	ldr	r2, [pc, #540]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d78:	61d3      	str	r3, [r2, #28]
 8000d7a:	4b85      	ldr	r3, [pc, #532]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000d7c:	69db      	ldr	r3, [r3, #28]
 8000d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d86:	2301      	movs	r3, #1
 8000d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d8a:	4b82      	ldr	r3, [pc, #520]	; (8000f94 <HAL_RCC_OscConfig+0x4c8>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d118      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d96:	4b7f      	ldr	r3, [pc, #508]	; (8000f94 <HAL_RCC_OscConfig+0x4c8>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a7e      	ldr	r2, [pc, #504]	; (8000f94 <HAL_RCC_OscConfig+0x4c8>)
 8000d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000da2:	f7ff fbfd 	bl	80005a0 <HAL_GetTick>
 8000da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da8:	e008      	b.n	8000dbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000daa:	f7ff fbf9 	bl	80005a0 <HAL_GetTick>
 8000dae:	4602      	mov	r2, r0
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	2b64      	cmp	r3, #100	; 0x64
 8000db6:	d901      	bls.n	8000dbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000db8:	2303      	movs	r3, #3
 8000dba:	e103      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dbc:	4b75      	ldr	r3, [pc, #468]	; (8000f94 <HAL_RCC_OscConfig+0x4c8>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d0f0      	beq.n	8000daa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d106      	bne.n	8000dde <HAL_RCC_OscConfig+0x312>
 8000dd0:	4b6f      	ldr	r3, [pc, #444]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000dd2:	6a1b      	ldr	r3, [r3, #32]
 8000dd4:	4a6e      	ldr	r2, [pc, #440]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	6213      	str	r3, [r2, #32]
 8000ddc:	e02d      	b.n	8000e3a <HAL_RCC_OscConfig+0x36e>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d10c      	bne.n	8000e00 <HAL_RCC_OscConfig+0x334>
 8000de6:	4b6a      	ldr	r3, [pc, #424]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000de8:	6a1b      	ldr	r3, [r3, #32]
 8000dea:	4a69      	ldr	r2, [pc, #420]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000dec:	f023 0301 	bic.w	r3, r3, #1
 8000df0:	6213      	str	r3, [r2, #32]
 8000df2:	4b67      	ldr	r3, [pc, #412]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000df4:	6a1b      	ldr	r3, [r3, #32]
 8000df6:	4a66      	ldr	r2, [pc, #408]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000df8:	f023 0304 	bic.w	r3, r3, #4
 8000dfc:	6213      	str	r3, [r2, #32]
 8000dfe:	e01c      	b.n	8000e3a <HAL_RCC_OscConfig+0x36e>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	2b05      	cmp	r3, #5
 8000e06:	d10c      	bne.n	8000e22 <HAL_RCC_OscConfig+0x356>
 8000e08:	4b61      	ldr	r3, [pc, #388]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e0a:	6a1b      	ldr	r3, [r3, #32]
 8000e0c:	4a60      	ldr	r2, [pc, #384]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	f043 0304 	orr.w	r3, r3, #4
 8000e12:	6213      	str	r3, [r2, #32]
 8000e14:	4b5e      	ldr	r3, [pc, #376]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e16:	6a1b      	ldr	r3, [r3, #32]
 8000e18:	4a5d      	ldr	r2, [pc, #372]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e1a:	f043 0301 	orr.w	r3, r3, #1
 8000e1e:	6213      	str	r3, [r2, #32]
 8000e20:	e00b      	b.n	8000e3a <HAL_RCC_OscConfig+0x36e>
 8000e22:	4b5b      	ldr	r3, [pc, #364]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	6a1b      	ldr	r3, [r3, #32]
 8000e26:	4a5a      	ldr	r2, [pc, #360]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e28:	f023 0301 	bic.w	r3, r3, #1
 8000e2c:	6213      	str	r3, [r2, #32]
 8000e2e:	4b58      	ldr	r3, [pc, #352]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e30:	6a1b      	ldr	r3, [r3, #32]
 8000e32:	4a57      	ldr	r2, [pc, #348]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e34:	f023 0304 	bic.w	r3, r3, #4
 8000e38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d015      	beq.n	8000e6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e42:	f7ff fbad 	bl	80005a0 <HAL_GetTick>
 8000e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e48:	e00a      	b.n	8000e60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e4a:	f7ff fba9 	bl	80005a0 <HAL_GetTick>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d901      	bls.n	8000e60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e0b1      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e60:	4b4b      	ldr	r3, [pc, #300]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e62:	6a1b      	ldr	r3, [r3, #32]
 8000e64:	f003 0302 	and.w	r3, r3, #2
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0ee      	beq.n	8000e4a <HAL_RCC_OscConfig+0x37e>
 8000e6c:	e014      	b.n	8000e98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e6e:	f7ff fb97 	bl	80005a0 <HAL_GetTick>
 8000e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e74:	e00a      	b.n	8000e8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e76:	f7ff fb93 	bl	80005a0 <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d901      	bls.n	8000e8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	e09b      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e8c:	4b40      	ldr	r3, [pc, #256]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	f003 0302 	and.w	r3, r3, #2
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d1ee      	bne.n	8000e76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e98:	7dfb      	ldrb	r3, [r7, #23]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d105      	bne.n	8000eaa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e9e:	4b3c      	ldr	r3, [pc, #240]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	4a3b      	ldr	r2, [pc, #236]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f000 8087 	beq.w	8000fc2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000eb4:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f003 030c 	and.w	r3, r3, #12
 8000ebc:	2b08      	cmp	r3, #8
 8000ebe:	d061      	beq.n	8000f84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	69db      	ldr	r3, [r3, #28]
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d146      	bne.n	8000f56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ec8:	4b33      	ldr	r3, [pc, #204]	; (8000f98 <HAL_RCC_OscConfig+0x4cc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ece:	f7ff fb67 	bl	80005a0 <HAL_GetTick>
 8000ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ed4:	e008      	b.n	8000ee8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ed6:	f7ff fb63 	bl	80005a0 <HAL_GetTick>
 8000eda:	4602      	mov	r2, r0
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d901      	bls.n	8000ee8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	e06d      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ee8:	4b29      	ldr	r3, [pc, #164]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d1f0      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000efc:	d108      	bne.n	8000f10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000efe:	4b24      	ldr	r3, [pc, #144]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	4921      	ldr	r1, [pc, #132]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f10:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6a19      	ldr	r1, [r3, #32]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f20:	430b      	orrs	r3, r1
 8000f22:	491b      	ldr	r1, [pc, #108]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000f24:	4313      	orrs	r3, r2
 8000f26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f28:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <HAL_RCC_OscConfig+0x4cc>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2e:	f7ff fb37 	bl	80005a0 <HAL_GetTick>
 8000f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f34:	e008      	b.n	8000f48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f36:	f7ff fb33 	bl	80005a0 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e03d      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0f0      	beq.n	8000f36 <HAL_RCC_OscConfig+0x46a>
 8000f54:	e035      	b.n	8000fc2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <HAL_RCC_OscConfig+0x4cc>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5c:	f7ff fb20 	bl	80005a0 <HAL_GetTick>
 8000f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f64:	f7ff fb1c 	bl	80005a0 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e026      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <HAL_RCC_OscConfig+0x4c4>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1f0      	bne.n	8000f64 <HAL_RCC_OscConfig+0x498>
 8000f82:	e01e      	b.n	8000fc2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	69db      	ldr	r3, [r3, #28]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d107      	bne.n	8000f9c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e019      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40007000 	.word	0x40007000
 8000f98:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_RCC_OscConfig+0x500>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d106      	bne.n	8000fbe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d001      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e000      	b.n	8000fc4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e0d0      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fe4:	4b6a      	ldr	r3, [pc, #424]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f003 0307 	and.w	r3, r3, #7
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d910      	bls.n	8001014 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ff2:	4b67      	ldr	r3, [pc, #412]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f023 0207 	bic.w	r2, r3, #7
 8000ffa:	4965      	ldr	r1, [pc, #404]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001002:	4b63      	ldr	r3, [pc, #396]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	683a      	ldr	r2, [r7, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	d001      	beq.n	8001014 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e0b8      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	2b00      	cmp	r3, #0
 800101e:	d020      	beq.n	8001062 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	2b00      	cmp	r3, #0
 800102a:	d005      	beq.n	8001038 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800102c:	4b59      	ldr	r3, [pc, #356]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	4a58      	ldr	r2, [pc, #352]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 8001032:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001036:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0308 	and.w	r3, r3, #8
 8001040:	2b00      	cmp	r3, #0
 8001042:	d005      	beq.n	8001050 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001044:	4b53      	ldr	r3, [pc, #332]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	4a52      	ldr	r2, [pc, #328]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800104a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800104e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001050:	4b50      	ldr	r3, [pc, #320]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	494d      	ldr	r1, [pc, #308]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800105e:	4313      	orrs	r3, r2
 8001060:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	d040      	beq.n	80010f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d107      	bne.n	8001086 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001076:	4b47      	ldr	r3, [pc, #284]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d115      	bne.n	80010ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e07f      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b02      	cmp	r3, #2
 800108c:	d107      	bne.n	800109e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800108e:	4b41      	ldr	r3, [pc, #260]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d109      	bne.n	80010ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e073      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109e:	4b3d      	ldr	r3, [pc, #244]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d101      	bne.n	80010ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e06b      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010ae:	4b39      	ldr	r3, [pc, #228]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f023 0203 	bic.w	r2, r3, #3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	4936      	ldr	r1, [pc, #216]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010c0:	f7ff fa6e 	bl	80005a0 <HAL_GetTick>
 80010c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010c6:	e00a      	b.n	80010de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010c8:	f7ff fa6a 	bl	80005a0 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d901      	bls.n	80010de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e053      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f003 020c 	and.w	r2, r3, #12
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d1eb      	bne.n	80010c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010f0:	4b27      	ldr	r3, [pc, #156]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0307 	and.w	r3, r3, #7
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d210      	bcs.n	8001120 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fe:	4b24      	ldr	r3, [pc, #144]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f023 0207 	bic.w	r2, r3, #7
 8001106:	4922      	ldr	r1, [pc, #136]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800110e:	4b20      	ldr	r3, [pc, #128]	; (8001190 <HAL_RCC_ClockConfig+0x1c0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d001      	beq.n	8001120 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e032      	b.n	8001186 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0304 	and.w	r3, r3, #4
 8001128:	2b00      	cmp	r3, #0
 800112a:	d008      	beq.n	800113e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800112c:	4b19      	ldr	r3, [pc, #100]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	4916      	ldr	r1, [pc, #88]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	4313      	orrs	r3, r2
 800113c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0308 	and.w	r3, r3, #8
 8001146:	2b00      	cmp	r3, #0
 8001148:	d009      	beq.n	800115e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800114a:	4b12      	ldr	r3, [pc, #72]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	691b      	ldr	r3, [r3, #16]
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	490e      	ldr	r1, [pc, #56]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 800115a:	4313      	orrs	r3, r2
 800115c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800115e:	f000 f821 	bl	80011a4 <HAL_RCC_GetSysClockFreq>
 8001162:	4602      	mov	r2, r0
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_RCC_ClockConfig+0x1c4>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	091b      	lsrs	r3, r3, #4
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	490a      	ldr	r1, [pc, #40]	; (8001198 <HAL_RCC_ClockConfig+0x1c8>)
 8001170:	5ccb      	ldrb	r3, [r1, r3]
 8001172:	fa22 f303 	lsr.w	r3, r2, r3
 8001176:	4a09      	ldr	r2, [pc, #36]	; (800119c <HAL_RCC_ClockConfig+0x1cc>)
 8001178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800117a:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <HAL_RCC_ClockConfig+0x1d0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff f9cc 	bl	800051c <HAL_InitTick>

  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40022000 	.word	0x40022000
 8001194:	40021000 	.word	0x40021000
 8001198:	08002028 	.word	0x08002028
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000004 	.word	0x20000004

080011a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b087      	sub	sp, #28
 80011a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011be:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <HAL_RCC_GetSysClockFreq+0x94>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	d002      	beq.n	80011d4 <HAL_RCC_GetSysClockFreq+0x30>
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d003      	beq.n	80011da <HAL_RCC_GetSysClockFreq+0x36>
 80011d2:	e027      	b.n	8001224 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011d4:	4b19      	ldr	r3, [pc, #100]	; (800123c <HAL_RCC_GetSysClockFreq+0x98>)
 80011d6:	613b      	str	r3, [r7, #16]
      break;
 80011d8:	e027      	b.n	800122a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	0c9b      	lsrs	r3, r3, #18
 80011de:	f003 030f 	and.w	r3, r3, #15
 80011e2:	4a17      	ldr	r2, [pc, #92]	; (8001240 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011e4:	5cd3      	ldrb	r3, [r2, r3]
 80011e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d010      	beq.n	8001214 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011f2:	4b11      	ldr	r3, [pc, #68]	; (8001238 <HAL_RCC_GetSysClockFreq+0x94>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	0c5b      	lsrs	r3, r3, #17
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	4a11      	ldr	r2, [pc, #68]	; (8001244 <HAL_RCC_GetSysClockFreq+0xa0>)
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a0d      	ldr	r2, [pc, #52]	; (800123c <HAL_RCC_GetSysClockFreq+0x98>)
 8001206:	fb03 f202 	mul.w	r2, r3, r2
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	e004      	b.n	800121e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001218:	fb02 f303 	mul.w	r3, r2, r3
 800121c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	613b      	str	r3, [r7, #16]
      break;
 8001222:	e002      	b.n	800122a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <HAL_RCC_GetSysClockFreq+0x98>)
 8001226:	613b      	str	r3, [r7, #16]
      break;
 8001228:	bf00      	nop
    }
  }
  return sysclockfreq;
 800122a:	693b      	ldr	r3, [r7, #16]
}
 800122c:	4618      	mov	r0, r3
 800122e:	371c      	adds	r7, #28
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000
 800123c:	007a1200 	.word	0x007a1200
 8001240:	08002040 	.word	0x08002040
 8001244:	08002050 	.word	0x08002050
 8001248:	003d0900 	.word	0x003d0900

0800124c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001250:	4b02      	ldr	r3, [pc, #8]	; (800125c <HAL_RCC_GetHCLKFreq+0x10>)
 8001252:	681b      	ldr	r3, [r3, #0]
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	20000000 	.word	0x20000000

08001260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001264:	f7ff fff2 	bl	800124c <HAL_RCC_GetHCLKFreq>
 8001268:	4602      	mov	r2, r0
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	0a1b      	lsrs	r3, r3, #8
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	4903      	ldr	r1, [pc, #12]	; (8001284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001276:	5ccb      	ldrb	r3, [r1, r3]
 8001278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800127c:	4618      	mov	r0, r3
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40021000 	.word	0x40021000
 8001284:	08002038 	.word	0x08002038

08001288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800128c:	f7ff ffde 	bl	800124c <HAL_RCC_GetHCLKFreq>
 8001290:	4602      	mov	r2, r0
 8001292:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	0adb      	lsrs	r3, r3, #11
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	4903      	ldr	r1, [pc, #12]	; (80012ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800129e:	5ccb      	ldrb	r3, [r1, r3]
 80012a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40021000 	.word	0x40021000
 80012ac:	08002038 	.word	0x08002038

080012b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <RCC_Delay+0x34>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a0a      	ldr	r2, [pc, #40]	; (80012e8 <RCC_Delay+0x38>)
 80012be:	fba2 2303 	umull	r2, r3, r2, r3
 80012c2:	0a5b      	lsrs	r3, r3, #9
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80012cc:	bf00      	nop
  }
  while (Delay --);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	1e5a      	subs	r2, r3, #1
 80012d2:	60fa      	str	r2, [r7, #12]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1f9      	bne.n	80012cc <RCC_Delay+0x1c>
}
 80012d8:	bf00      	nop
 80012da:	bf00      	nop
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	20000000 	.word	0x20000000
 80012e8:	10624dd3 	.word	0x10624dd3

080012ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e042      	b.n	8001384 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b00      	cmp	r3, #0
 8001308:	d106      	bne.n	8001318 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff f816 	bl	8000344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2224      	movs	r2, #36	; 0x24
 800131c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	68da      	ldr	r2, [r3, #12]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800132e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 f91d 	bl	8001570 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	691a      	ldr	r2, [r3, #16]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001344:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	695a      	ldr	r2, [r3, #20]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001354:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	68da      	ldr	r2, [r3, #12]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001364:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2220      	movs	r2, #32
 8001370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2220      	movs	r2, #32
 8001378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	; 0x28
 8001390:	af02      	add	r7, sp, #8
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	4613      	mov	r3, r2
 800139a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b20      	cmp	r3, #32
 80013aa:	d16d      	bne.n	8001488 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <HAL_UART_Transmit+0x2c>
 80013b2:	88fb      	ldrh	r3, [r7, #6]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e066      	b.n	800148a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2200      	movs	r2, #0
 80013c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2221      	movs	r2, #33	; 0x21
 80013c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80013ca:	f7ff f8e9 	bl	80005a0 <HAL_GetTick>
 80013ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	88fa      	ldrh	r2, [r7, #6]
 80013d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	88fa      	ldrh	r2, [r7, #6]
 80013da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013e4:	d108      	bne.n	80013f8 <HAL_UART_Transmit+0x6c>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d104      	bne.n	80013f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	61bb      	str	r3, [r7, #24]
 80013f6:	e003      	b.n	8001400 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001400:	e02a      	b.n	8001458 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	2200      	movs	r2, #0
 800140a:	2180      	movs	r1, #128	; 0x80
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f000 f840 	bl	8001492 <UART_WaitOnFlagUntilTimeout>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e036      	b.n	800148a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d10b      	bne.n	800143a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	461a      	mov	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001430:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	3302      	adds	r3, #2
 8001436:	61bb      	str	r3, [r7, #24]
 8001438:	e007      	b.n	800144a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	781a      	ldrb	r2, [r3, #0]
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	3301      	adds	r3, #1
 8001448:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800144e:	b29b      	uxth	r3, r3
 8001450:	3b01      	subs	r3, #1
 8001452:	b29a      	uxth	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800145c:	b29b      	uxth	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1cf      	bne.n	8001402 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	2200      	movs	r2, #0
 800146a:	2140      	movs	r1, #64	; 0x40
 800146c:	68f8      	ldr	r0, [r7, #12]
 800146e:	f000 f810 	bl	8001492 <UART_WaitOnFlagUntilTimeout>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e006      	b.n	800148a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2220      	movs	r2, #32
 8001480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001484:	2300      	movs	r3, #0
 8001486:	e000      	b.n	800148a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001488:	2302      	movs	r3, #2
  }
}
 800148a:	4618      	mov	r0, r3
 800148c:	3720      	adds	r7, #32
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b090      	sub	sp, #64	; 0x40
 8001496:	af00      	add	r7, sp, #0
 8001498:	60f8      	str	r0, [r7, #12]
 800149a:	60b9      	str	r1, [r7, #8]
 800149c:	603b      	str	r3, [r7, #0]
 800149e:	4613      	mov	r3, r2
 80014a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80014a2:	e050      	b.n	8001546 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014aa:	d04c      	beq.n	8001546 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80014ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d007      	beq.n	80014c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80014b2:	f7ff f875 	bl	80005a0 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80014be:	429a      	cmp	r2, r3
 80014c0:	d241      	bcs.n	8001546 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	330c      	adds	r3, #12
 80014c8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014cc:	e853 3f00 	ldrex	r3, [r3]
 80014d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80014d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80014d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	330c      	adds	r3, #12
 80014e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80014e2:	637a      	str	r2, [r7, #52]	; 0x34
 80014e4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80014e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014ea:	e841 2300 	strex	r3, r2, [r1]
 80014ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80014f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1e5      	bne.n	80014c2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	3314      	adds	r3, #20
 80014fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	e853 3f00 	ldrex	r3, [r3]
 8001504:	613b      	str	r3, [r7, #16]
   return(result);
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	f023 0301 	bic.w	r3, r3, #1
 800150c:	63bb      	str	r3, [r7, #56]	; 0x38
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	3314      	adds	r3, #20
 8001514:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001516:	623a      	str	r2, [r7, #32]
 8001518:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800151a:	69f9      	ldr	r1, [r7, #28]
 800151c:	6a3a      	ldr	r2, [r7, #32]
 800151e:	e841 2300 	strex	r3, r2, [r1]
 8001522:	61bb      	str	r3, [r7, #24]
   return(result);
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1e5      	bne.n	80014f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2220      	movs	r2, #32
 800152e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2220      	movs	r2, #32
 8001536:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e00f      	b.n	8001566 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	4013      	ands	r3, r2
 8001550:	68ba      	ldr	r2, [r7, #8]
 8001552:	429a      	cmp	r2, r3
 8001554:	bf0c      	ite	eq
 8001556:	2301      	moveq	r3, #1
 8001558:	2300      	movne	r3, #0
 800155a:	b2db      	uxtb	r3, r3
 800155c:	461a      	mov	r2, r3
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	429a      	cmp	r2, r3
 8001562:	d09f      	beq.n	80014a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3740      	adds	r7, #64	; 0x40
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	68da      	ldr	r2, [r3, #12]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	689a      	ldr	r2, [r3, #8]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	4313      	orrs	r3, r2
 800159e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80015aa:	f023 030c 	bic.w	r3, r3, #12
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	6812      	ldr	r2, [r2, #0]
 80015b2:	68b9      	ldr	r1, [r7, #8]
 80015b4:	430b      	orrs	r3, r1
 80015b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	699a      	ldr	r2, [r3, #24]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	430a      	orrs	r2, r1
 80015cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a2c      	ldr	r2, [pc, #176]	; (8001684 <UART_SetConfig+0x114>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d103      	bne.n	80015e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80015d8:	f7ff fe56 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	e002      	b.n	80015e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80015e0:	f7ff fe3e 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 80015e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	4613      	mov	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	009a      	lsls	r2, r3, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fc:	4a22      	ldr	r2, [pc, #136]	; (8001688 <UART_SetConfig+0x118>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	0119      	lsls	r1, r3, #4
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	4613      	mov	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	009a      	lsls	r2, r3, #2
 8001610:	441a      	add	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fbb2 f2f3 	udiv	r2, r2, r3
 800161c:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <UART_SetConfig+0x118>)
 800161e:	fba3 0302 	umull	r0, r3, r3, r2
 8001622:	095b      	lsrs	r3, r3, #5
 8001624:	2064      	movs	r0, #100	; 0x64
 8001626:	fb00 f303 	mul.w	r3, r0, r3
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	011b      	lsls	r3, r3, #4
 800162e:	3332      	adds	r3, #50	; 0x32
 8001630:	4a15      	ldr	r2, [pc, #84]	; (8001688 <UART_SetConfig+0x118>)
 8001632:	fba2 2303 	umull	r2, r3, r2, r3
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800163c:	4419      	add	r1, r3
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	4613      	mov	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	4413      	add	r3, r2
 8001646:	009a      	lsls	r2, r3, #2
 8001648:	441a      	add	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	fbb2 f2f3 	udiv	r2, r2, r3
 8001654:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <UART_SetConfig+0x118>)
 8001656:	fba3 0302 	umull	r0, r3, r3, r2
 800165a:	095b      	lsrs	r3, r3, #5
 800165c:	2064      	movs	r0, #100	; 0x64
 800165e:	fb00 f303 	mul.w	r3, r0, r3
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	3332      	adds	r3, #50	; 0x32
 8001668:	4a07      	ldr	r2, [pc, #28]	; (8001688 <UART_SetConfig+0x118>)
 800166a:	fba2 2303 	umull	r2, r3, r2, r3
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	f003 020f 	and.w	r2, r3, #15
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	440a      	add	r2, r1
 800167a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40013800 	.word	0x40013800
 8001688:	51eb851f 	.word	0x51eb851f

0800168c <siprintf>:
 800168c:	b40e      	push	{r1, r2, r3}
 800168e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001692:	b500      	push	{lr}
 8001694:	b09c      	sub	sp, #112	; 0x70
 8001696:	ab1d      	add	r3, sp, #116	; 0x74
 8001698:	9002      	str	r0, [sp, #8]
 800169a:	9006      	str	r0, [sp, #24]
 800169c:	9107      	str	r1, [sp, #28]
 800169e:	9104      	str	r1, [sp, #16]
 80016a0:	4808      	ldr	r0, [pc, #32]	; (80016c4 <siprintf+0x38>)
 80016a2:	4909      	ldr	r1, [pc, #36]	; (80016c8 <siprintf+0x3c>)
 80016a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80016a8:	9105      	str	r1, [sp, #20]
 80016aa:	6800      	ldr	r0, [r0, #0]
 80016ac:	a902      	add	r1, sp, #8
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	f000 f98e 	bl	80019d0 <_svfiprintf_r>
 80016b4:	2200      	movs	r2, #0
 80016b6:	9b02      	ldr	r3, [sp, #8]
 80016b8:	701a      	strb	r2, [r3, #0]
 80016ba:	b01c      	add	sp, #112	; 0x70
 80016bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80016c0:	b003      	add	sp, #12
 80016c2:	4770      	bx	lr
 80016c4:	20000058 	.word	0x20000058
 80016c8:	ffff0208 	.word	0xffff0208

080016cc <memset>:
 80016cc:	4603      	mov	r3, r0
 80016ce:	4402      	add	r2, r0
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d100      	bne.n	80016d6 <memset+0xa>
 80016d4:	4770      	bx	lr
 80016d6:	f803 1b01 	strb.w	r1, [r3], #1
 80016da:	e7f9      	b.n	80016d0 <memset+0x4>

080016dc <__errno>:
 80016dc:	4b01      	ldr	r3, [pc, #4]	; (80016e4 <__errno+0x8>)
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000058 	.word	0x20000058

080016e8 <__libc_init_array>:
 80016e8:	b570      	push	{r4, r5, r6, lr}
 80016ea:	2600      	movs	r6, #0
 80016ec:	4d0c      	ldr	r5, [pc, #48]	; (8001720 <__libc_init_array+0x38>)
 80016ee:	4c0d      	ldr	r4, [pc, #52]	; (8001724 <__libc_init_array+0x3c>)
 80016f0:	1b64      	subs	r4, r4, r5
 80016f2:	10a4      	asrs	r4, r4, #2
 80016f4:	42a6      	cmp	r6, r4
 80016f6:	d109      	bne.n	800170c <__libc_init_array+0x24>
 80016f8:	f000 fc7a 	bl	8001ff0 <_init>
 80016fc:	2600      	movs	r6, #0
 80016fe:	4d0a      	ldr	r5, [pc, #40]	; (8001728 <__libc_init_array+0x40>)
 8001700:	4c0a      	ldr	r4, [pc, #40]	; (800172c <__libc_init_array+0x44>)
 8001702:	1b64      	subs	r4, r4, r5
 8001704:	10a4      	asrs	r4, r4, #2
 8001706:	42a6      	cmp	r6, r4
 8001708:	d105      	bne.n	8001716 <__libc_init_array+0x2e>
 800170a:	bd70      	pop	{r4, r5, r6, pc}
 800170c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001710:	4798      	blx	r3
 8001712:	3601      	adds	r6, #1
 8001714:	e7ee      	b.n	80016f4 <__libc_init_array+0xc>
 8001716:	f855 3b04 	ldr.w	r3, [r5], #4
 800171a:	4798      	blx	r3
 800171c:	3601      	adds	r6, #1
 800171e:	e7f2      	b.n	8001706 <__libc_init_array+0x1e>
 8001720:	08002088 	.word	0x08002088
 8001724:	08002088 	.word	0x08002088
 8001728:	08002088 	.word	0x08002088
 800172c:	0800208c 	.word	0x0800208c

08001730 <__retarget_lock_acquire_recursive>:
 8001730:	4770      	bx	lr

08001732 <__retarget_lock_release_recursive>:
 8001732:	4770      	bx	lr

08001734 <_free_r>:
 8001734:	b538      	push	{r3, r4, r5, lr}
 8001736:	4605      	mov	r5, r0
 8001738:	2900      	cmp	r1, #0
 800173a:	d040      	beq.n	80017be <_free_r+0x8a>
 800173c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001740:	1f0c      	subs	r4, r1, #4
 8001742:	2b00      	cmp	r3, #0
 8001744:	bfb8      	it	lt
 8001746:	18e4      	addlt	r4, r4, r3
 8001748:	f000 f8dc 	bl	8001904 <__malloc_lock>
 800174c:	4a1c      	ldr	r2, [pc, #112]	; (80017c0 <_free_r+0x8c>)
 800174e:	6813      	ldr	r3, [r2, #0]
 8001750:	b933      	cbnz	r3, 8001760 <_free_r+0x2c>
 8001752:	6063      	str	r3, [r4, #4]
 8001754:	6014      	str	r4, [r2, #0]
 8001756:	4628      	mov	r0, r5
 8001758:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800175c:	f000 b8d8 	b.w	8001910 <__malloc_unlock>
 8001760:	42a3      	cmp	r3, r4
 8001762:	d908      	bls.n	8001776 <_free_r+0x42>
 8001764:	6820      	ldr	r0, [r4, #0]
 8001766:	1821      	adds	r1, r4, r0
 8001768:	428b      	cmp	r3, r1
 800176a:	bf01      	itttt	eq
 800176c:	6819      	ldreq	r1, [r3, #0]
 800176e:	685b      	ldreq	r3, [r3, #4]
 8001770:	1809      	addeq	r1, r1, r0
 8001772:	6021      	streq	r1, [r4, #0]
 8001774:	e7ed      	b.n	8001752 <_free_r+0x1e>
 8001776:	461a      	mov	r2, r3
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	b10b      	cbz	r3, 8001780 <_free_r+0x4c>
 800177c:	42a3      	cmp	r3, r4
 800177e:	d9fa      	bls.n	8001776 <_free_r+0x42>
 8001780:	6811      	ldr	r1, [r2, #0]
 8001782:	1850      	adds	r0, r2, r1
 8001784:	42a0      	cmp	r0, r4
 8001786:	d10b      	bne.n	80017a0 <_free_r+0x6c>
 8001788:	6820      	ldr	r0, [r4, #0]
 800178a:	4401      	add	r1, r0
 800178c:	1850      	adds	r0, r2, r1
 800178e:	4283      	cmp	r3, r0
 8001790:	6011      	str	r1, [r2, #0]
 8001792:	d1e0      	bne.n	8001756 <_free_r+0x22>
 8001794:	6818      	ldr	r0, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	4408      	add	r0, r1
 800179a:	6010      	str	r0, [r2, #0]
 800179c:	6053      	str	r3, [r2, #4]
 800179e:	e7da      	b.n	8001756 <_free_r+0x22>
 80017a0:	d902      	bls.n	80017a8 <_free_r+0x74>
 80017a2:	230c      	movs	r3, #12
 80017a4:	602b      	str	r3, [r5, #0]
 80017a6:	e7d6      	b.n	8001756 <_free_r+0x22>
 80017a8:	6820      	ldr	r0, [r4, #0]
 80017aa:	1821      	adds	r1, r4, r0
 80017ac:	428b      	cmp	r3, r1
 80017ae:	bf01      	itttt	eq
 80017b0:	6819      	ldreq	r1, [r3, #0]
 80017b2:	685b      	ldreq	r3, [r3, #4]
 80017b4:	1809      	addeq	r1, r1, r0
 80017b6:	6021      	streq	r1, [r4, #0]
 80017b8:	6063      	str	r3, [r4, #4]
 80017ba:	6054      	str	r4, [r2, #4]
 80017bc:	e7cb      	b.n	8001756 <_free_r+0x22>
 80017be:	bd38      	pop	{r3, r4, r5, pc}
 80017c0:	20000208 	.word	0x20000208

080017c4 <sbrk_aligned>:
 80017c4:	b570      	push	{r4, r5, r6, lr}
 80017c6:	4e0e      	ldr	r6, [pc, #56]	; (8001800 <sbrk_aligned+0x3c>)
 80017c8:	460c      	mov	r4, r1
 80017ca:	6831      	ldr	r1, [r6, #0]
 80017cc:	4605      	mov	r5, r0
 80017ce:	b911      	cbnz	r1, 80017d6 <sbrk_aligned+0x12>
 80017d0:	f000 fbaa 	bl	8001f28 <_sbrk_r>
 80017d4:	6030      	str	r0, [r6, #0]
 80017d6:	4621      	mov	r1, r4
 80017d8:	4628      	mov	r0, r5
 80017da:	f000 fba5 	bl	8001f28 <_sbrk_r>
 80017de:	1c43      	adds	r3, r0, #1
 80017e0:	d00a      	beq.n	80017f8 <sbrk_aligned+0x34>
 80017e2:	1cc4      	adds	r4, r0, #3
 80017e4:	f024 0403 	bic.w	r4, r4, #3
 80017e8:	42a0      	cmp	r0, r4
 80017ea:	d007      	beq.n	80017fc <sbrk_aligned+0x38>
 80017ec:	1a21      	subs	r1, r4, r0
 80017ee:	4628      	mov	r0, r5
 80017f0:	f000 fb9a 	bl	8001f28 <_sbrk_r>
 80017f4:	3001      	adds	r0, #1
 80017f6:	d101      	bne.n	80017fc <sbrk_aligned+0x38>
 80017f8:	f04f 34ff 	mov.w	r4, #4294967295
 80017fc:	4620      	mov	r0, r4
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
 8001800:	2000020c 	.word	0x2000020c

08001804 <_malloc_r>:
 8001804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001808:	1ccd      	adds	r5, r1, #3
 800180a:	f025 0503 	bic.w	r5, r5, #3
 800180e:	3508      	adds	r5, #8
 8001810:	2d0c      	cmp	r5, #12
 8001812:	bf38      	it	cc
 8001814:	250c      	movcc	r5, #12
 8001816:	2d00      	cmp	r5, #0
 8001818:	4607      	mov	r7, r0
 800181a:	db01      	blt.n	8001820 <_malloc_r+0x1c>
 800181c:	42a9      	cmp	r1, r5
 800181e:	d905      	bls.n	800182c <_malloc_r+0x28>
 8001820:	230c      	movs	r3, #12
 8001822:	2600      	movs	r6, #0
 8001824:	603b      	str	r3, [r7, #0]
 8001826:	4630      	mov	r0, r6
 8001828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800182c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001900 <_malloc_r+0xfc>
 8001830:	f000 f868 	bl	8001904 <__malloc_lock>
 8001834:	f8d8 3000 	ldr.w	r3, [r8]
 8001838:	461c      	mov	r4, r3
 800183a:	bb5c      	cbnz	r4, 8001894 <_malloc_r+0x90>
 800183c:	4629      	mov	r1, r5
 800183e:	4638      	mov	r0, r7
 8001840:	f7ff ffc0 	bl	80017c4 <sbrk_aligned>
 8001844:	1c43      	adds	r3, r0, #1
 8001846:	4604      	mov	r4, r0
 8001848:	d155      	bne.n	80018f6 <_malloc_r+0xf2>
 800184a:	f8d8 4000 	ldr.w	r4, [r8]
 800184e:	4626      	mov	r6, r4
 8001850:	2e00      	cmp	r6, #0
 8001852:	d145      	bne.n	80018e0 <_malloc_r+0xdc>
 8001854:	2c00      	cmp	r4, #0
 8001856:	d048      	beq.n	80018ea <_malloc_r+0xe6>
 8001858:	6823      	ldr	r3, [r4, #0]
 800185a:	4631      	mov	r1, r6
 800185c:	4638      	mov	r0, r7
 800185e:	eb04 0903 	add.w	r9, r4, r3
 8001862:	f000 fb61 	bl	8001f28 <_sbrk_r>
 8001866:	4581      	cmp	r9, r0
 8001868:	d13f      	bne.n	80018ea <_malloc_r+0xe6>
 800186a:	6821      	ldr	r1, [r4, #0]
 800186c:	4638      	mov	r0, r7
 800186e:	1a6d      	subs	r5, r5, r1
 8001870:	4629      	mov	r1, r5
 8001872:	f7ff ffa7 	bl	80017c4 <sbrk_aligned>
 8001876:	3001      	adds	r0, #1
 8001878:	d037      	beq.n	80018ea <_malloc_r+0xe6>
 800187a:	6823      	ldr	r3, [r4, #0]
 800187c:	442b      	add	r3, r5
 800187e:	6023      	str	r3, [r4, #0]
 8001880:	f8d8 3000 	ldr.w	r3, [r8]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d038      	beq.n	80018fa <_malloc_r+0xf6>
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	42a2      	cmp	r2, r4
 800188c:	d12b      	bne.n	80018e6 <_malloc_r+0xe2>
 800188e:	2200      	movs	r2, #0
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	e00f      	b.n	80018b4 <_malloc_r+0xb0>
 8001894:	6822      	ldr	r2, [r4, #0]
 8001896:	1b52      	subs	r2, r2, r5
 8001898:	d41f      	bmi.n	80018da <_malloc_r+0xd6>
 800189a:	2a0b      	cmp	r2, #11
 800189c:	d917      	bls.n	80018ce <_malloc_r+0xca>
 800189e:	1961      	adds	r1, r4, r5
 80018a0:	42a3      	cmp	r3, r4
 80018a2:	6025      	str	r5, [r4, #0]
 80018a4:	bf18      	it	ne
 80018a6:	6059      	strne	r1, [r3, #4]
 80018a8:	6863      	ldr	r3, [r4, #4]
 80018aa:	bf08      	it	eq
 80018ac:	f8c8 1000 	streq.w	r1, [r8]
 80018b0:	5162      	str	r2, [r4, r5]
 80018b2:	604b      	str	r3, [r1, #4]
 80018b4:	4638      	mov	r0, r7
 80018b6:	f104 060b 	add.w	r6, r4, #11
 80018ba:	f000 f829 	bl	8001910 <__malloc_unlock>
 80018be:	f026 0607 	bic.w	r6, r6, #7
 80018c2:	1d23      	adds	r3, r4, #4
 80018c4:	1af2      	subs	r2, r6, r3
 80018c6:	d0ae      	beq.n	8001826 <_malloc_r+0x22>
 80018c8:	1b9b      	subs	r3, r3, r6
 80018ca:	50a3      	str	r3, [r4, r2]
 80018cc:	e7ab      	b.n	8001826 <_malloc_r+0x22>
 80018ce:	42a3      	cmp	r3, r4
 80018d0:	6862      	ldr	r2, [r4, #4]
 80018d2:	d1dd      	bne.n	8001890 <_malloc_r+0x8c>
 80018d4:	f8c8 2000 	str.w	r2, [r8]
 80018d8:	e7ec      	b.n	80018b4 <_malloc_r+0xb0>
 80018da:	4623      	mov	r3, r4
 80018dc:	6864      	ldr	r4, [r4, #4]
 80018de:	e7ac      	b.n	800183a <_malloc_r+0x36>
 80018e0:	4634      	mov	r4, r6
 80018e2:	6876      	ldr	r6, [r6, #4]
 80018e4:	e7b4      	b.n	8001850 <_malloc_r+0x4c>
 80018e6:	4613      	mov	r3, r2
 80018e8:	e7cc      	b.n	8001884 <_malloc_r+0x80>
 80018ea:	230c      	movs	r3, #12
 80018ec:	4638      	mov	r0, r7
 80018ee:	603b      	str	r3, [r7, #0]
 80018f0:	f000 f80e 	bl	8001910 <__malloc_unlock>
 80018f4:	e797      	b.n	8001826 <_malloc_r+0x22>
 80018f6:	6025      	str	r5, [r4, #0]
 80018f8:	e7dc      	b.n	80018b4 <_malloc_r+0xb0>
 80018fa:	605b      	str	r3, [r3, #4]
 80018fc:	deff      	udf	#255	; 0xff
 80018fe:	bf00      	nop
 8001900:	20000208 	.word	0x20000208

08001904 <__malloc_lock>:
 8001904:	4801      	ldr	r0, [pc, #4]	; (800190c <__malloc_lock+0x8>)
 8001906:	f7ff bf13 	b.w	8001730 <__retarget_lock_acquire_recursive>
 800190a:	bf00      	nop
 800190c:	20000204 	.word	0x20000204

08001910 <__malloc_unlock>:
 8001910:	4801      	ldr	r0, [pc, #4]	; (8001918 <__malloc_unlock+0x8>)
 8001912:	f7ff bf0e 	b.w	8001732 <__retarget_lock_release_recursive>
 8001916:	bf00      	nop
 8001918:	20000204 	.word	0x20000204

0800191c <__ssputs_r>:
 800191c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001920:	461f      	mov	r7, r3
 8001922:	688e      	ldr	r6, [r1, #8]
 8001924:	4682      	mov	sl, r0
 8001926:	42be      	cmp	r6, r7
 8001928:	460c      	mov	r4, r1
 800192a:	4690      	mov	r8, r2
 800192c:	680b      	ldr	r3, [r1, #0]
 800192e:	d82c      	bhi.n	800198a <__ssputs_r+0x6e>
 8001930:	898a      	ldrh	r2, [r1, #12]
 8001932:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001936:	d026      	beq.n	8001986 <__ssputs_r+0x6a>
 8001938:	6965      	ldr	r5, [r4, #20]
 800193a:	6909      	ldr	r1, [r1, #16]
 800193c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001940:	eba3 0901 	sub.w	r9, r3, r1
 8001944:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001948:	1c7b      	adds	r3, r7, #1
 800194a:	444b      	add	r3, r9
 800194c:	106d      	asrs	r5, r5, #1
 800194e:	429d      	cmp	r5, r3
 8001950:	bf38      	it	cc
 8001952:	461d      	movcc	r5, r3
 8001954:	0553      	lsls	r3, r2, #21
 8001956:	d527      	bpl.n	80019a8 <__ssputs_r+0x8c>
 8001958:	4629      	mov	r1, r5
 800195a:	f7ff ff53 	bl	8001804 <_malloc_r>
 800195e:	4606      	mov	r6, r0
 8001960:	b360      	cbz	r0, 80019bc <__ssputs_r+0xa0>
 8001962:	464a      	mov	r2, r9
 8001964:	6921      	ldr	r1, [r4, #16]
 8001966:	f000 fafd 	bl	8001f64 <memcpy>
 800196a:	89a3      	ldrh	r3, [r4, #12]
 800196c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001974:	81a3      	strh	r3, [r4, #12]
 8001976:	6126      	str	r6, [r4, #16]
 8001978:	444e      	add	r6, r9
 800197a:	6026      	str	r6, [r4, #0]
 800197c:	463e      	mov	r6, r7
 800197e:	6165      	str	r5, [r4, #20]
 8001980:	eba5 0509 	sub.w	r5, r5, r9
 8001984:	60a5      	str	r5, [r4, #8]
 8001986:	42be      	cmp	r6, r7
 8001988:	d900      	bls.n	800198c <__ssputs_r+0x70>
 800198a:	463e      	mov	r6, r7
 800198c:	4632      	mov	r2, r6
 800198e:	4641      	mov	r1, r8
 8001990:	6820      	ldr	r0, [r4, #0]
 8001992:	f000 faaf 	bl	8001ef4 <memmove>
 8001996:	2000      	movs	r0, #0
 8001998:	68a3      	ldr	r3, [r4, #8]
 800199a:	1b9b      	subs	r3, r3, r6
 800199c:	60a3      	str	r3, [r4, #8]
 800199e:	6823      	ldr	r3, [r4, #0]
 80019a0:	4433      	add	r3, r6
 80019a2:	6023      	str	r3, [r4, #0]
 80019a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019a8:	462a      	mov	r2, r5
 80019aa:	f000 fae9 	bl	8001f80 <_realloc_r>
 80019ae:	4606      	mov	r6, r0
 80019b0:	2800      	cmp	r0, #0
 80019b2:	d1e0      	bne.n	8001976 <__ssputs_r+0x5a>
 80019b4:	4650      	mov	r0, sl
 80019b6:	6921      	ldr	r1, [r4, #16]
 80019b8:	f7ff febc 	bl	8001734 <_free_r>
 80019bc:	230c      	movs	r3, #12
 80019be:	f8ca 3000 	str.w	r3, [sl]
 80019c2:	89a3      	ldrh	r3, [r4, #12]
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295
 80019c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019cc:	81a3      	strh	r3, [r4, #12]
 80019ce:	e7e9      	b.n	80019a4 <__ssputs_r+0x88>

080019d0 <_svfiprintf_r>:
 80019d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019d4:	4698      	mov	r8, r3
 80019d6:	898b      	ldrh	r3, [r1, #12]
 80019d8:	4607      	mov	r7, r0
 80019da:	061b      	lsls	r3, r3, #24
 80019dc:	460d      	mov	r5, r1
 80019de:	4614      	mov	r4, r2
 80019e0:	b09d      	sub	sp, #116	; 0x74
 80019e2:	d50e      	bpl.n	8001a02 <_svfiprintf_r+0x32>
 80019e4:	690b      	ldr	r3, [r1, #16]
 80019e6:	b963      	cbnz	r3, 8001a02 <_svfiprintf_r+0x32>
 80019e8:	2140      	movs	r1, #64	; 0x40
 80019ea:	f7ff ff0b 	bl	8001804 <_malloc_r>
 80019ee:	6028      	str	r0, [r5, #0]
 80019f0:	6128      	str	r0, [r5, #16]
 80019f2:	b920      	cbnz	r0, 80019fe <_svfiprintf_r+0x2e>
 80019f4:	230c      	movs	r3, #12
 80019f6:	603b      	str	r3, [r7, #0]
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295
 80019fc:	e0d0      	b.n	8001ba0 <_svfiprintf_r+0x1d0>
 80019fe:	2340      	movs	r3, #64	; 0x40
 8001a00:	616b      	str	r3, [r5, #20]
 8001a02:	2300      	movs	r3, #0
 8001a04:	9309      	str	r3, [sp, #36]	; 0x24
 8001a06:	2320      	movs	r3, #32
 8001a08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001a0c:	2330      	movs	r3, #48	; 0x30
 8001a0e:	f04f 0901 	mov.w	r9, #1
 8001a12:	f8cd 800c 	str.w	r8, [sp, #12]
 8001a16:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001bb8 <_svfiprintf_r+0x1e8>
 8001a1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001a1e:	4623      	mov	r3, r4
 8001a20:	469a      	mov	sl, r3
 8001a22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001a26:	b10a      	cbz	r2, 8001a2c <_svfiprintf_r+0x5c>
 8001a28:	2a25      	cmp	r2, #37	; 0x25
 8001a2a:	d1f9      	bne.n	8001a20 <_svfiprintf_r+0x50>
 8001a2c:	ebba 0b04 	subs.w	fp, sl, r4
 8001a30:	d00b      	beq.n	8001a4a <_svfiprintf_r+0x7a>
 8001a32:	465b      	mov	r3, fp
 8001a34:	4622      	mov	r2, r4
 8001a36:	4629      	mov	r1, r5
 8001a38:	4638      	mov	r0, r7
 8001a3a:	f7ff ff6f 	bl	800191c <__ssputs_r>
 8001a3e:	3001      	adds	r0, #1
 8001a40:	f000 80a9 	beq.w	8001b96 <_svfiprintf_r+0x1c6>
 8001a44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001a46:	445a      	add	r2, fp
 8001a48:	9209      	str	r2, [sp, #36]	; 0x24
 8001a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 80a1 	beq.w	8001b96 <_svfiprintf_r+0x1c6>
 8001a54:	2300      	movs	r3, #0
 8001a56:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001a5e:	f10a 0a01 	add.w	sl, sl, #1
 8001a62:	9304      	str	r3, [sp, #16]
 8001a64:	9307      	str	r3, [sp, #28]
 8001a66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001a6a:	931a      	str	r3, [sp, #104]	; 0x68
 8001a6c:	4654      	mov	r4, sl
 8001a6e:	2205      	movs	r2, #5
 8001a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a74:	4850      	ldr	r0, [pc, #320]	; (8001bb8 <_svfiprintf_r+0x1e8>)
 8001a76:	f000 fa67 	bl	8001f48 <memchr>
 8001a7a:	9a04      	ldr	r2, [sp, #16]
 8001a7c:	b9d8      	cbnz	r0, 8001ab6 <_svfiprintf_r+0xe6>
 8001a7e:	06d0      	lsls	r0, r2, #27
 8001a80:	bf44      	itt	mi
 8001a82:	2320      	movmi	r3, #32
 8001a84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001a88:	0711      	lsls	r1, r2, #28
 8001a8a:	bf44      	itt	mi
 8001a8c:	232b      	movmi	r3, #43	; 0x2b
 8001a8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001a92:	f89a 3000 	ldrb.w	r3, [sl]
 8001a96:	2b2a      	cmp	r3, #42	; 0x2a
 8001a98:	d015      	beq.n	8001ac6 <_svfiprintf_r+0xf6>
 8001a9a:	4654      	mov	r4, sl
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f04f 0c0a 	mov.w	ip, #10
 8001aa2:	9a07      	ldr	r2, [sp, #28]
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001aaa:	3b30      	subs	r3, #48	; 0x30
 8001aac:	2b09      	cmp	r3, #9
 8001aae:	d94d      	bls.n	8001b4c <_svfiprintf_r+0x17c>
 8001ab0:	b1b0      	cbz	r0, 8001ae0 <_svfiprintf_r+0x110>
 8001ab2:	9207      	str	r2, [sp, #28]
 8001ab4:	e014      	b.n	8001ae0 <_svfiprintf_r+0x110>
 8001ab6:	eba0 0308 	sub.w	r3, r0, r8
 8001aba:	fa09 f303 	lsl.w	r3, r9, r3
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	46a2      	mov	sl, r4
 8001ac2:	9304      	str	r3, [sp, #16]
 8001ac4:	e7d2      	b.n	8001a6c <_svfiprintf_r+0x9c>
 8001ac6:	9b03      	ldr	r3, [sp, #12]
 8001ac8:	1d19      	adds	r1, r3, #4
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	9103      	str	r1, [sp, #12]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	bfbb      	ittet	lt
 8001ad2:	425b      	neglt	r3, r3
 8001ad4:	f042 0202 	orrlt.w	r2, r2, #2
 8001ad8:	9307      	strge	r3, [sp, #28]
 8001ada:	9307      	strlt	r3, [sp, #28]
 8001adc:	bfb8      	it	lt
 8001ade:	9204      	strlt	r2, [sp, #16]
 8001ae0:	7823      	ldrb	r3, [r4, #0]
 8001ae2:	2b2e      	cmp	r3, #46	; 0x2e
 8001ae4:	d10c      	bne.n	8001b00 <_svfiprintf_r+0x130>
 8001ae6:	7863      	ldrb	r3, [r4, #1]
 8001ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8001aea:	d134      	bne.n	8001b56 <_svfiprintf_r+0x186>
 8001aec:	9b03      	ldr	r3, [sp, #12]
 8001aee:	3402      	adds	r4, #2
 8001af0:	1d1a      	adds	r2, r3, #4
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	9203      	str	r2, [sp, #12]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	bfb8      	it	lt
 8001afa:	f04f 33ff 	movlt.w	r3, #4294967295
 8001afe:	9305      	str	r3, [sp, #20]
 8001b00:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8001bbc <_svfiprintf_r+0x1ec>
 8001b04:	2203      	movs	r2, #3
 8001b06:	4650      	mov	r0, sl
 8001b08:	7821      	ldrb	r1, [r4, #0]
 8001b0a:	f000 fa1d 	bl	8001f48 <memchr>
 8001b0e:	b138      	cbz	r0, 8001b20 <_svfiprintf_r+0x150>
 8001b10:	2240      	movs	r2, #64	; 0x40
 8001b12:	9b04      	ldr	r3, [sp, #16]
 8001b14:	eba0 000a 	sub.w	r0, r0, sl
 8001b18:	4082      	lsls	r2, r0
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	3401      	adds	r4, #1
 8001b1e:	9304      	str	r3, [sp, #16]
 8001b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b24:	2206      	movs	r2, #6
 8001b26:	4826      	ldr	r0, [pc, #152]	; (8001bc0 <_svfiprintf_r+0x1f0>)
 8001b28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001b2c:	f000 fa0c 	bl	8001f48 <memchr>
 8001b30:	2800      	cmp	r0, #0
 8001b32:	d038      	beq.n	8001ba6 <_svfiprintf_r+0x1d6>
 8001b34:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <_svfiprintf_r+0x1f4>)
 8001b36:	bb1b      	cbnz	r3, 8001b80 <_svfiprintf_r+0x1b0>
 8001b38:	9b03      	ldr	r3, [sp, #12]
 8001b3a:	3307      	adds	r3, #7
 8001b3c:	f023 0307 	bic.w	r3, r3, #7
 8001b40:	3308      	adds	r3, #8
 8001b42:	9303      	str	r3, [sp, #12]
 8001b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001b46:	4433      	add	r3, r6
 8001b48:	9309      	str	r3, [sp, #36]	; 0x24
 8001b4a:	e768      	b.n	8001a1e <_svfiprintf_r+0x4e>
 8001b4c:	460c      	mov	r4, r1
 8001b4e:	2001      	movs	r0, #1
 8001b50:	fb0c 3202 	mla	r2, ip, r2, r3
 8001b54:	e7a6      	b.n	8001aa4 <_svfiprintf_r+0xd4>
 8001b56:	2300      	movs	r3, #0
 8001b58:	f04f 0c0a 	mov.w	ip, #10
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	3401      	adds	r4, #1
 8001b60:	9305      	str	r3, [sp, #20]
 8001b62:	4620      	mov	r0, r4
 8001b64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001b68:	3a30      	subs	r2, #48	; 0x30
 8001b6a:	2a09      	cmp	r2, #9
 8001b6c:	d903      	bls.n	8001b76 <_svfiprintf_r+0x1a6>
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0c6      	beq.n	8001b00 <_svfiprintf_r+0x130>
 8001b72:	9105      	str	r1, [sp, #20]
 8001b74:	e7c4      	b.n	8001b00 <_svfiprintf_r+0x130>
 8001b76:	4604      	mov	r4, r0
 8001b78:	2301      	movs	r3, #1
 8001b7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8001b7e:	e7f0      	b.n	8001b62 <_svfiprintf_r+0x192>
 8001b80:	ab03      	add	r3, sp, #12
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	462a      	mov	r2, r5
 8001b86:	4638      	mov	r0, r7
 8001b88:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <_svfiprintf_r+0x1f8>)
 8001b8a:	a904      	add	r1, sp, #16
 8001b8c:	f3af 8000 	nop.w
 8001b90:	1c42      	adds	r2, r0, #1
 8001b92:	4606      	mov	r6, r0
 8001b94:	d1d6      	bne.n	8001b44 <_svfiprintf_r+0x174>
 8001b96:	89ab      	ldrh	r3, [r5, #12]
 8001b98:	065b      	lsls	r3, r3, #25
 8001b9a:	f53f af2d 	bmi.w	80019f8 <_svfiprintf_r+0x28>
 8001b9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ba0:	b01d      	add	sp, #116	; 0x74
 8001ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ba6:	ab03      	add	r3, sp, #12
 8001ba8:	9300      	str	r3, [sp, #0]
 8001baa:	462a      	mov	r2, r5
 8001bac:	4638      	mov	r0, r7
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <_svfiprintf_r+0x1f8>)
 8001bb0:	a904      	add	r1, sp, #16
 8001bb2:	f000 f87d 	bl	8001cb0 <_printf_i>
 8001bb6:	e7eb      	b.n	8001b90 <_svfiprintf_r+0x1c0>
 8001bb8:	08002052 	.word	0x08002052
 8001bbc:	08002058 	.word	0x08002058
 8001bc0:	0800205c 	.word	0x0800205c
 8001bc4:	00000000 	.word	0x00000000
 8001bc8:	0800191d 	.word	0x0800191d

08001bcc <_printf_common>:
 8001bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bd0:	4616      	mov	r6, r2
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	688a      	ldr	r2, [r1, #8]
 8001bd6:	690b      	ldr	r3, [r1, #16]
 8001bd8:	4607      	mov	r7, r0
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	bfb8      	it	lt
 8001bde:	4613      	movlt	r3, r2
 8001be0:	6033      	str	r3, [r6, #0]
 8001be2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001be6:	460c      	mov	r4, r1
 8001be8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001bec:	b10a      	cbz	r2, 8001bf2 <_printf_common+0x26>
 8001bee:	3301      	adds	r3, #1
 8001bf0:	6033      	str	r3, [r6, #0]
 8001bf2:	6823      	ldr	r3, [r4, #0]
 8001bf4:	0699      	lsls	r1, r3, #26
 8001bf6:	bf42      	ittt	mi
 8001bf8:	6833      	ldrmi	r3, [r6, #0]
 8001bfa:	3302      	addmi	r3, #2
 8001bfc:	6033      	strmi	r3, [r6, #0]
 8001bfe:	6825      	ldr	r5, [r4, #0]
 8001c00:	f015 0506 	ands.w	r5, r5, #6
 8001c04:	d106      	bne.n	8001c14 <_printf_common+0x48>
 8001c06:	f104 0a19 	add.w	sl, r4, #25
 8001c0a:	68e3      	ldr	r3, [r4, #12]
 8001c0c:	6832      	ldr	r2, [r6, #0]
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	42ab      	cmp	r3, r5
 8001c12:	dc2b      	bgt.n	8001c6c <_printf_common+0xa0>
 8001c14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001c18:	1e13      	subs	r3, r2, #0
 8001c1a:	6822      	ldr	r2, [r4, #0]
 8001c1c:	bf18      	it	ne
 8001c1e:	2301      	movne	r3, #1
 8001c20:	0692      	lsls	r2, r2, #26
 8001c22:	d430      	bmi.n	8001c86 <_printf_common+0xba>
 8001c24:	4649      	mov	r1, r9
 8001c26:	4638      	mov	r0, r7
 8001c28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001c2c:	47c0      	blx	r8
 8001c2e:	3001      	adds	r0, #1
 8001c30:	d023      	beq.n	8001c7a <_printf_common+0xae>
 8001c32:	6823      	ldr	r3, [r4, #0]
 8001c34:	6922      	ldr	r2, [r4, #16]
 8001c36:	f003 0306 	and.w	r3, r3, #6
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	bf14      	ite	ne
 8001c3e:	2500      	movne	r5, #0
 8001c40:	6833      	ldreq	r3, [r6, #0]
 8001c42:	f04f 0600 	mov.w	r6, #0
 8001c46:	bf08      	it	eq
 8001c48:	68e5      	ldreq	r5, [r4, #12]
 8001c4a:	f104 041a 	add.w	r4, r4, #26
 8001c4e:	bf08      	it	eq
 8001c50:	1aed      	subeq	r5, r5, r3
 8001c52:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001c56:	bf08      	it	eq
 8001c58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	bfc4      	itt	gt
 8001c60:	1a9b      	subgt	r3, r3, r2
 8001c62:	18ed      	addgt	r5, r5, r3
 8001c64:	42b5      	cmp	r5, r6
 8001c66:	d11a      	bne.n	8001c9e <_printf_common+0xd2>
 8001c68:	2000      	movs	r0, #0
 8001c6a:	e008      	b.n	8001c7e <_printf_common+0xb2>
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	4652      	mov	r2, sl
 8001c70:	4649      	mov	r1, r9
 8001c72:	4638      	mov	r0, r7
 8001c74:	47c0      	blx	r8
 8001c76:	3001      	adds	r0, #1
 8001c78:	d103      	bne.n	8001c82 <_printf_common+0xb6>
 8001c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c82:	3501      	adds	r5, #1
 8001c84:	e7c1      	b.n	8001c0a <_printf_common+0x3e>
 8001c86:	2030      	movs	r0, #48	; 0x30
 8001c88:	18e1      	adds	r1, r4, r3
 8001c8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001c94:	4422      	add	r2, r4
 8001c96:	3302      	adds	r3, #2
 8001c98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001c9c:	e7c2      	b.n	8001c24 <_printf_common+0x58>
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	4622      	mov	r2, r4
 8001ca2:	4649      	mov	r1, r9
 8001ca4:	4638      	mov	r0, r7
 8001ca6:	47c0      	blx	r8
 8001ca8:	3001      	adds	r0, #1
 8001caa:	d0e6      	beq.n	8001c7a <_printf_common+0xae>
 8001cac:	3601      	adds	r6, #1
 8001cae:	e7d9      	b.n	8001c64 <_printf_common+0x98>

08001cb0 <_printf_i>:
 8001cb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001cb4:	7e0f      	ldrb	r7, [r1, #24]
 8001cb6:	4691      	mov	r9, r2
 8001cb8:	2f78      	cmp	r7, #120	; 0x78
 8001cba:	4680      	mov	r8, r0
 8001cbc:	460c      	mov	r4, r1
 8001cbe:	469a      	mov	sl, r3
 8001cc0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001cc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001cc6:	d807      	bhi.n	8001cd8 <_printf_i+0x28>
 8001cc8:	2f62      	cmp	r7, #98	; 0x62
 8001cca:	d80a      	bhi.n	8001ce2 <_printf_i+0x32>
 8001ccc:	2f00      	cmp	r7, #0
 8001cce:	f000 80d5 	beq.w	8001e7c <_printf_i+0x1cc>
 8001cd2:	2f58      	cmp	r7, #88	; 0x58
 8001cd4:	f000 80c1 	beq.w	8001e5a <_printf_i+0x1aa>
 8001cd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001cdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001ce0:	e03a      	b.n	8001d58 <_printf_i+0xa8>
 8001ce2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001ce6:	2b15      	cmp	r3, #21
 8001ce8:	d8f6      	bhi.n	8001cd8 <_printf_i+0x28>
 8001cea:	a101      	add	r1, pc, #4	; (adr r1, 8001cf0 <_printf_i+0x40>)
 8001cec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001cf0:	08001d49 	.word	0x08001d49
 8001cf4:	08001d5d 	.word	0x08001d5d
 8001cf8:	08001cd9 	.word	0x08001cd9
 8001cfc:	08001cd9 	.word	0x08001cd9
 8001d00:	08001cd9 	.word	0x08001cd9
 8001d04:	08001cd9 	.word	0x08001cd9
 8001d08:	08001d5d 	.word	0x08001d5d
 8001d0c:	08001cd9 	.word	0x08001cd9
 8001d10:	08001cd9 	.word	0x08001cd9
 8001d14:	08001cd9 	.word	0x08001cd9
 8001d18:	08001cd9 	.word	0x08001cd9
 8001d1c:	08001e63 	.word	0x08001e63
 8001d20:	08001d89 	.word	0x08001d89
 8001d24:	08001e1d 	.word	0x08001e1d
 8001d28:	08001cd9 	.word	0x08001cd9
 8001d2c:	08001cd9 	.word	0x08001cd9
 8001d30:	08001e85 	.word	0x08001e85
 8001d34:	08001cd9 	.word	0x08001cd9
 8001d38:	08001d89 	.word	0x08001d89
 8001d3c:	08001cd9 	.word	0x08001cd9
 8001d40:	08001cd9 	.word	0x08001cd9
 8001d44:	08001e25 	.word	0x08001e25
 8001d48:	682b      	ldr	r3, [r5, #0]
 8001d4a:	1d1a      	adds	r2, r3, #4
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	602a      	str	r2, [r5, #0]
 8001d50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e0a0      	b.n	8001e9e <_printf_i+0x1ee>
 8001d5c:	6820      	ldr	r0, [r4, #0]
 8001d5e:	682b      	ldr	r3, [r5, #0]
 8001d60:	0607      	lsls	r7, r0, #24
 8001d62:	f103 0104 	add.w	r1, r3, #4
 8001d66:	6029      	str	r1, [r5, #0]
 8001d68:	d501      	bpl.n	8001d6e <_printf_i+0xbe>
 8001d6a:	681e      	ldr	r6, [r3, #0]
 8001d6c:	e003      	b.n	8001d76 <_printf_i+0xc6>
 8001d6e:	0646      	lsls	r6, r0, #25
 8001d70:	d5fb      	bpl.n	8001d6a <_printf_i+0xba>
 8001d72:	f9b3 6000 	ldrsh.w	r6, [r3]
 8001d76:	2e00      	cmp	r6, #0
 8001d78:	da03      	bge.n	8001d82 <_printf_i+0xd2>
 8001d7a:	232d      	movs	r3, #45	; 0x2d
 8001d7c:	4276      	negs	r6, r6
 8001d7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d82:	230a      	movs	r3, #10
 8001d84:	4859      	ldr	r0, [pc, #356]	; (8001eec <_printf_i+0x23c>)
 8001d86:	e012      	b.n	8001dae <_printf_i+0xfe>
 8001d88:	682b      	ldr	r3, [r5, #0]
 8001d8a:	6820      	ldr	r0, [r4, #0]
 8001d8c:	1d19      	adds	r1, r3, #4
 8001d8e:	6029      	str	r1, [r5, #0]
 8001d90:	0605      	lsls	r5, r0, #24
 8001d92:	d501      	bpl.n	8001d98 <_printf_i+0xe8>
 8001d94:	681e      	ldr	r6, [r3, #0]
 8001d96:	e002      	b.n	8001d9e <_printf_i+0xee>
 8001d98:	0641      	lsls	r1, r0, #25
 8001d9a:	d5fb      	bpl.n	8001d94 <_printf_i+0xe4>
 8001d9c:	881e      	ldrh	r6, [r3, #0]
 8001d9e:	2f6f      	cmp	r7, #111	; 0x6f
 8001da0:	bf0c      	ite	eq
 8001da2:	2308      	moveq	r3, #8
 8001da4:	230a      	movne	r3, #10
 8001da6:	4851      	ldr	r0, [pc, #324]	; (8001eec <_printf_i+0x23c>)
 8001da8:	2100      	movs	r1, #0
 8001daa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001dae:	6865      	ldr	r5, [r4, #4]
 8001db0:	2d00      	cmp	r5, #0
 8001db2:	bfa8      	it	ge
 8001db4:	6821      	ldrge	r1, [r4, #0]
 8001db6:	60a5      	str	r5, [r4, #8]
 8001db8:	bfa4      	itt	ge
 8001dba:	f021 0104 	bicge.w	r1, r1, #4
 8001dbe:	6021      	strge	r1, [r4, #0]
 8001dc0:	b90e      	cbnz	r6, 8001dc6 <_printf_i+0x116>
 8001dc2:	2d00      	cmp	r5, #0
 8001dc4:	d04b      	beq.n	8001e5e <_printf_i+0x1ae>
 8001dc6:	4615      	mov	r5, r2
 8001dc8:	fbb6 f1f3 	udiv	r1, r6, r3
 8001dcc:	fb03 6711 	mls	r7, r3, r1, r6
 8001dd0:	5dc7      	ldrb	r7, [r0, r7]
 8001dd2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001dd6:	4637      	mov	r7, r6
 8001dd8:	42bb      	cmp	r3, r7
 8001dda:	460e      	mov	r6, r1
 8001ddc:	d9f4      	bls.n	8001dc8 <_printf_i+0x118>
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d10b      	bne.n	8001dfa <_printf_i+0x14a>
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	07de      	lsls	r6, r3, #31
 8001de6:	d508      	bpl.n	8001dfa <_printf_i+0x14a>
 8001de8:	6923      	ldr	r3, [r4, #16]
 8001dea:	6861      	ldr	r1, [r4, #4]
 8001dec:	4299      	cmp	r1, r3
 8001dee:	bfde      	ittt	le
 8001df0:	2330      	movle	r3, #48	; 0x30
 8001df2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001df6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001dfa:	1b52      	subs	r2, r2, r5
 8001dfc:	6122      	str	r2, [r4, #16]
 8001dfe:	464b      	mov	r3, r9
 8001e00:	4621      	mov	r1, r4
 8001e02:	4640      	mov	r0, r8
 8001e04:	f8cd a000 	str.w	sl, [sp]
 8001e08:	aa03      	add	r2, sp, #12
 8001e0a:	f7ff fedf 	bl	8001bcc <_printf_common>
 8001e0e:	3001      	adds	r0, #1
 8001e10:	d14a      	bne.n	8001ea8 <_printf_i+0x1f8>
 8001e12:	f04f 30ff 	mov.w	r0, #4294967295
 8001e16:	b004      	add	sp, #16
 8001e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e1c:	6823      	ldr	r3, [r4, #0]
 8001e1e:	f043 0320 	orr.w	r3, r3, #32
 8001e22:	6023      	str	r3, [r4, #0]
 8001e24:	2778      	movs	r7, #120	; 0x78
 8001e26:	4832      	ldr	r0, [pc, #200]	; (8001ef0 <_printf_i+0x240>)
 8001e28:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001e2c:	6823      	ldr	r3, [r4, #0]
 8001e2e:	6829      	ldr	r1, [r5, #0]
 8001e30:	061f      	lsls	r7, r3, #24
 8001e32:	f851 6b04 	ldr.w	r6, [r1], #4
 8001e36:	d402      	bmi.n	8001e3e <_printf_i+0x18e>
 8001e38:	065f      	lsls	r7, r3, #25
 8001e3a:	bf48      	it	mi
 8001e3c:	b2b6      	uxthmi	r6, r6
 8001e3e:	07df      	lsls	r7, r3, #31
 8001e40:	bf48      	it	mi
 8001e42:	f043 0320 	orrmi.w	r3, r3, #32
 8001e46:	6029      	str	r1, [r5, #0]
 8001e48:	bf48      	it	mi
 8001e4a:	6023      	strmi	r3, [r4, #0]
 8001e4c:	b91e      	cbnz	r6, 8001e56 <_printf_i+0x1a6>
 8001e4e:	6823      	ldr	r3, [r4, #0]
 8001e50:	f023 0320 	bic.w	r3, r3, #32
 8001e54:	6023      	str	r3, [r4, #0]
 8001e56:	2310      	movs	r3, #16
 8001e58:	e7a6      	b.n	8001da8 <_printf_i+0xf8>
 8001e5a:	4824      	ldr	r0, [pc, #144]	; (8001eec <_printf_i+0x23c>)
 8001e5c:	e7e4      	b.n	8001e28 <_printf_i+0x178>
 8001e5e:	4615      	mov	r5, r2
 8001e60:	e7bd      	b.n	8001dde <_printf_i+0x12e>
 8001e62:	682b      	ldr	r3, [r5, #0]
 8001e64:	6826      	ldr	r6, [r4, #0]
 8001e66:	1d18      	adds	r0, r3, #4
 8001e68:	6961      	ldr	r1, [r4, #20]
 8001e6a:	6028      	str	r0, [r5, #0]
 8001e6c:	0635      	lsls	r5, r6, #24
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	d501      	bpl.n	8001e76 <_printf_i+0x1c6>
 8001e72:	6019      	str	r1, [r3, #0]
 8001e74:	e002      	b.n	8001e7c <_printf_i+0x1cc>
 8001e76:	0670      	lsls	r0, r6, #25
 8001e78:	d5fb      	bpl.n	8001e72 <_printf_i+0x1c2>
 8001e7a:	8019      	strh	r1, [r3, #0]
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	4615      	mov	r5, r2
 8001e80:	6123      	str	r3, [r4, #16]
 8001e82:	e7bc      	b.n	8001dfe <_printf_i+0x14e>
 8001e84:	682b      	ldr	r3, [r5, #0]
 8001e86:	2100      	movs	r1, #0
 8001e88:	1d1a      	adds	r2, r3, #4
 8001e8a:	602a      	str	r2, [r5, #0]
 8001e8c:	681d      	ldr	r5, [r3, #0]
 8001e8e:	6862      	ldr	r2, [r4, #4]
 8001e90:	4628      	mov	r0, r5
 8001e92:	f000 f859 	bl	8001f48 <memchr>
 8001e96:	b108      	cbz	r0, 8001e9c <_printf_i+0x1ec>
 8001e98:	1b40      	subs	r0, r0, r5
 8001e9a:	6060      	str	r0, [r4, #4]
 8001e9c:	6863      	ldr	r3, [r4, #4]
 8001e9e:	6123      	str	r3, [r4, #16]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ea6:	e7aa      	b.n	8001dfe <_printf_i+0x14e>
 8001ea8:	462a      	mov	r2, r5
 8001eaa:	4649      	mov	r1, r9
 8001eac:	4640      	mov	r0, r8
 8001eae:	6923      	ldr	r3, [r4, #16]
 8001eb0:	47d0      	blx	sl
 8001eb2:	3001      	adds	r0, #1
 8001eb4:	d0ad      	beq.n	8001e12 <_printf_i+0x162>
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	079b      	lsls	r3, r3, #30
 8001eba:	d413      	bmi.n	8001ee4 <_printf_i+0x234>
 8001ebc:	68e0      	ldr	r0, [r4, #12]
 8001ebe:	9b03      	ldr	r3, [sp, #12]
 8001ec0:	4298      	cmp	r0, r3
 8001ec2:	bfb8      	it	lt
 8001ec4:	4618      	movlt	r0, r3
 8001ec6:	e7a6      	b.n	8001e16 <_printf_i+0x166>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	4632      	mov	r2, r6
 8001ecc:	4649      	mov	r1, r9
 8001ece:	4640      	mov	r0, r8
 8001ed0:	47d0      	blx	sl
 8001ed2:	3001      	adds	r0, #1
 8001ed4:	d09d      	beq.n	8001e12 <_printf_i+0x162>
 8001ed6:	3501      	adds	r5, #1
 8001ed8:	68e3      	ldr	r3, [r4, #12]
 8001eda:	9903      	ldr	r1, [sp, #12]
 8001edc:	1a5b      	subs	r3, r3, r1
 8001ede:	42ab      	cmp	r3, r5
 8001ee0:	dcf2      	bgt.n	8001ec8 <_printf_i+0x218>
 8001ee2:	e7eb      	b.n	8001ebc <_printf_i+0x20c>
 8001ee4:	2500      	movs	r5, #0
 8001ee6:	f104 0619 	add.w	r6, r4, #25
 8001eea:	e7f5      	b.n	8001ed8 <_printf_i+0x228>
 8001eec:	08002063 	.word	0x08002063
 8001ef0:	08002074 	.word	0x08002074

08001ef4 <memmove>:
 8001ef4:	4288      	cmp	r0, r1
 8001ef6:	b510      	push	{r4, lr}
 8001ef8:	eb01 0402 	add.w	r4, r1, r2
 8001efc:	d902      	bls.n	8001f04 <memmove+0x10>
 8001efe:	4284      	cmp	r4, r0
 8001f00:	4623      	mov	r3, r4
 8001f02:	d807      	bhi.n	8001f14 <memmove+0x20>
 8001f04:	1e43      	subs	r3, r0, #1
 8001f06:	42a1      	cmp	r1, r4
 8001f08:	d008      	beq.n	8001f1c <memmove+0x28>
 8001f0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001f0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001f12:	e7f8      	b.n	8001f06 <memmove+0x12>
 8001f14:	4601      	mov	r1, r0
 8001f16:	4402      	add	r2, r0
 8001f18:	428a      	cmp	r2, r1
 8001f1a:	d100      	bne.n	8001f1e <memmove+0x2a>
 8001f1c:	bd10      	pop	{r4, pc}
 8001f1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001f22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001f26:	e7f7      	b.n	8001f18 <memmove+0x24>

08001f28 <_sbrk_r>:
 8001f28:	b538      	push	{r3, r4, r5, lr}
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	4d05      	ldr	r5, [pc, #20]	; (8001f44 <_sbrk_r+0x1c>)
 8001f2e:	4604      	mov	r4, r0
 8001f30:	4608      	mov	r0, r1
 8001f32:	602b      	str	r3, [r5, #0]
 8001f34:	f7fe fa7a 	bl	800042c <_sbrk>
 8001f38:	1c43      	adds	r3, r0, #1
 8001f3a:	d102      	bne.n	8001f42 <_sbrk_r+0x1a>
 8001f3c:	682b      	ldr	r3, [r5, #0]
 8001f3e:	b103      	cbz	r3, 8001f42 <_sbrk_r+0x1a>
 8001f40:	6023      	str	r3, [r4, #0]
 8001f42:	bd38      	pop	{r3, r4, r5, pc}
 8001f44:	20000200 	.word	0x20000200

08001f48 <memchr>:
 8001f48:	4603      	mov	r3, r0
 8001f4a:	b510      	push	{r4, lr}
 8001f4c:	b2c9      	uxtb	r1, r1
 8001f4e:	4402      	add	r2, r0
 8001f50:	4293      	cmp	r3, r2
 8001f52:	4618      	mov	r0, r3
 8001f54:	d101      	bne.n	8001f5a <memchr+0x12>
 8001f56:	2000      	movs	r0, #0
 8001f58:	e003      	b.n	8001f62 <memchr+0x1a>
 8001f5a:	7804      	ldrb	r4, [r0, #0]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	428c      	cmp	r4, r1
 8001f60:	d1f6      	bne.n	8001f50 <memchr+0x8>
 8001f62:	bd10      	pop	{r4, pc}

08001f64 <memcpy>:
 8001f64:	440a      	add	r2, r1
 8001f66:	4291      	cmp	r1, r2
 8001f68:	f100 33ff 	add.w	r3, r0, #4294967295
 8001f6c:	d100      	bne.n	8001f70 <memcpy+0xc>
 8001f6e:	4770      	bx	lr
 8001f70:	b510      	push	{r4, lr}
 8001f72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001f76:	4291      	cmp	r1, r2
 8001f78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001f7c:	d1f9      	bne.n	8001f72 <memcpy+0xe>
 8001f7e:	bd10      	pop	{r4, pc}

08001f80 <_realloc_r>:
 8001f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f84:	4680      	mov	r8, r0
 8001f86:	4614      	mov	r4, r2
 8001f88:	460e      	mov	r6, r1
 8001f8a:	b921      	cbnz	r1, 8001f96 <_realloc_r+0x16>
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f92:	f7ff bc37 	b.w	8001804 <_malloc_r>
 8001f96:	b92a      	cbnz	r2, 8001fa4 <_realloc_r+0x24>
 8001f98:	f7ff fbcc 	bl	8001734 <_free_r>
 8001f9c:	4625      	mov	r5, r4
 8001f9e:	4628      	mov	r0, r5
 8001fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fa4:	f000 f81b 	bl	8001fde <_malloc_usable_size_r>
 8001fa8:	4284      	cmp	r4, r0
 8001faa:	4607      	mov	r7, r0
 8001fac:	d802      	bhi.n	8001fb4 <_realloc_r+0x34>
 8001fae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001fb2:	d812      	bhi.n	8001fda <_realloc_r+0x5a>
 8001fb4:	4621      	mov	r1, r4
 8001fb6:	4640      	mov	r0, r8
 8001fb8:	f7ff fc24 	bl	8001804 <_malloc_r>
 8001fbc:	4605      	mov	r5, r0
 8001fbe:	2800      	cmp	r0, #0
 8001fc0:	d0ed      	beq.n	8001f9e <_realloc_r+0x1e>
 8001fc2:	42bc      	cmp	r4, r7
 8001fc4:	4622      	mov	r2, r4
 8001fc6:	4631      	mov	r1, r6
 8001fc8:	bf28      	it	cs
 8001fca:	463a      	movcs	r2, r7
 8001fcc:	f7ff ffca 	bl	8001f64 <memcpy>
 8001fd0:	4631      	mov	r1, r6
 8001fd2:	4640      	mov	r0, r8
 8001fd4:	f7ff fbae 	bl	8001734 <_free_r>
 8001fd8:	e7e1      	b.n	8001f9e <_realloc_r+0x1e>
 8001fda:	4635      	mov	r5, r6
 8001fdc:	e7df      	b.n	8001f9e <_realloc_r+0x1e>

08001fde <_malloc_usable_size_r>:
 8001fde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fe2:	1f18      	subs	r0, r3, #4
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bfbc      	itt	lt
 8001fe8:	580b      	ldrlt	r3, [r1, r0]
 8001fea:	18c0      	addlt	r0, r0, r3
 8001fec:	4770      	bx	lr
	...

08001ff0 <_init>:
 8001ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ff2:	bf00      	nop
 8001ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ff6:	bc08      	pop	{r3}
 8001ff8:	469e      	mov	lr, r3
 8001ffa:	4770      	bx	lr

08001ffc <_fini>:
 8001ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ffe:	bf00      	nop
 8002000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002002:	bc08      	pop	{r3}
 8002004:	469e      	mov	lr, r3
 8002006:	4770      	bx	lr
