
---------- Begin Simulation Statistics ----------
final_tick                               120337667500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174034                       # Simulator instruction rate (inst/s)
host_mem_usage                                8655372                       # Number of bytes of host memory used
host_op_rate                                   199219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2873.01                       # Real time elapsed on the host
host_tick_rate                               41885575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000004                       # Number of instructions simulated
sim_ops                                     572359046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120338                       # Number of seconds simulated
sim_ticks                                120337667500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 181095696                       # number of cc regfile reads
system.cpu.cc_regfile_writes                183371386                       # number of cc regfile writes
system.cpu.committedInsts                   500000004                       # Number of Instructions Simulated
system.cpu.committedOps                     572359046                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.481351                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.481351                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              3                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                         9249692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1316377                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                101888959                       # Number of branches executed
system.cpu.iew.exec_nop                       4040648                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.461065                       # Inst execution rate
system.cpu.iew.exec_refs                    157134454                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   70356693                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2583629                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              83660986                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1821                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            811954                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             71391542                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           601846009                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              86777761                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2492601                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             592317634                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1553                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                168663                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1232789                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                170544                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5215                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       925035                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         391342                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 548865859                       # num instructions consuming a value
system.cpu.iew.wb_count                     586649324                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560873                       # average fanout of values written-back
system.cpu.iew.wb_producers                 307844102                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.437513                       # insts written-back per cycle
system.cpu.iew.wb_sent                      586891430                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                661283917                       # number of integer regfile reads
system.cpu.int_regfile_writes               416640994                       # number of integer regfile writes
system.cpu.ipc                               2.077487                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.077487                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            691388      0.12%      0.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             416728286     70.06%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2176250      0.37%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                496283      0.08%     70.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3150181      0.53%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              507961      0.09%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1718627      0.29%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc            3012262      0.51%     72.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt             541451      0.09%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                16933      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              1374854      0.23%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              4851540      0.82%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              602673      0.10%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift            1071804      0.18%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             87283388     14.67%     88.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            70586358     11.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              594810239                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    18210190                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030615                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4020643     22.08%     22.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 198380      1.09%     23.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1341      0.01%     23.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              5193715     28.52%     51.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                15349      0.08%     51.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt              2132422     11.71%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     72      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2918110     16.02%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3730158     20.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              574263029                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1370186837                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    556672680                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         588202688                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  597803539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 594810239                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1822                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25446210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            337525                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            591                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20367327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     231425645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.570200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.228105                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            54938315     23.74%     23.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            36960759     15.97%     39.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33641806     14.54%     54.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31137518     13.45%     67.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            24203021     10.46%     78.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            22376719      9.67%     87.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            14883367      6.43%     94.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7115687      3.07%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             6168453      2.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       231425645                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.471422                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               38066012                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           69406997                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     29976644                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          35053928                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2221393                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1513487                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             83660986                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            71391542                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1322731352                       # number of misc regfile reads
system.cpu.misc_regfile_writes                5278338                       # number of misc regfile writes
system.cpu.numCycles                        240675337                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 7350992                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                2451045                       # number of predicate regfile writes
system.cpu.timesIdled                          111188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 28759882                       # number of vector regfile reads
system.cpu.vec_regfile_writes                19994455                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   838                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       540801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1213060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       816398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        41205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1633133                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          41205                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               106595441                       # Number of BP lookups
system.cpu.branchPred.condPredicted          78263816                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1420514                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50167423                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49393023                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.456369                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 7647973                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                464                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2173459                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2165750                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7709                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1197                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25444920                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1224158                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    227703060                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.530956                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.963656                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        80629602     35.41%     35.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        45672278     20.06%     55.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        24493280     10.76%     66.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11927062      5.24%     71.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8457070      3.71%     75.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7291066      3.20%     78.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         6645421      2.92%     81.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         4987906      2.19%     83.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        37599375     16.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    227703060                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            503947460                       # Number of instructions committed
system.cpu.commit.opsCommitted              576306502                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   148769099                       # Number of memory references committed
system.cpu.commit.loads                      79395126                       # Number of loads committed
system.cpu.commit.amos                            190                       # Number of atomic instructions committed
system.cpu.commit.membars                         113                       # Number of memory barriers committed
system.cpu.commit.branches                   98920901                       # Number of branches committed
system.cpu.commit.vector                     28705588                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   506006398                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               7327448                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       691318      0.12%      0.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    408340497     70.85%     70.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2165871      0.38%     71.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       496276      0.09%     71.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      2762372      0.48%     71.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp       503113      0.09%     72.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult      1509339      0.26%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc      2734340      0.47%     72.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt       503113      0.09%     72.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        13784      0.00%     72.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      1363014      0.24%     73.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      4823551      0.84%     73.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     73.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       567002      0.10%     74.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift      1063813      0.18%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     79395126     13.78%     87.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     69373973     12.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    576306502                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      37599375                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    144703869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        144703869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    144703869                       # number of overall hits
system.cpu.dcache.overall_hits::total       144703869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1594726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1594726                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1594726                       # number of overall misses
system.cpu.dcache.overall_misses::total       1594726                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  61299884193                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  61299884193                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  61299884193                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  61299884193                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    146298595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    146298595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    146298595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    146298595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38439.132611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38439.132611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38439.132611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38439.132611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        57182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1840                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.077174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           63                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            7                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                 69813                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                  833                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       379288                       # number of writebacks
system.cpu.dcache.writebacks::total            379288                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1272369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1272369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1272369                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1272369                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       322357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       322357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       322357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       322357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10980415494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10980415494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10980415494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10980415494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34062.903843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34062.903843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34062.903843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34062.903843                       # average overall mshr miss latency
system.cpu.dcache.replacements                 309475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77789462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77789462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       296022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        296022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3017644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3017644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78085484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78085484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10193.987271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10193.987271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       214500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       214500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        81522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1240003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1240003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15210.654793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15210.654793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     66914407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       66914407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1298695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1298695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  58281952694                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  58281952694                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     68213102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     68213102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44877.321229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44877.321229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1057869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1057869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9740134495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9740134495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40444.696565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40444.696565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       286999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       286999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31888.777778                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31888.777778                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       277999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       277999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30888.777778                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30888.777778                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       180000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       180000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data          175                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             175                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data           15                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total            15                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       214000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       214000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          190                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          190                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.078947                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.078947                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 14266.666667                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 14266.666667                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data           15                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total           15                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       199000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       199000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 13266.666667                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 13266.666667                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -187172.677872                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 50676.132522                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data  1583.629141                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total  1583.629141                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses      3356176                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses      3356176                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -50160.724018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           145096824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            391502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            370.615793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -50160.724018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data   -97.970164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total   -97.970164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1170700387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1170700387                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 71809037                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              42347928                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 113354942                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2680949                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1232789                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             49222059                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                196406                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              611334466                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                955243                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           81953171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      540905056                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   106595441                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           59206746                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     148042895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2858360                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           215                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  75707947                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                835523                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          231425645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.666388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.138158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                109634158     47.37%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13103164      5.66%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 14420022      6.23%     59.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11347347      4.90%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 15113487      6.53%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 13738169      5.94%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  7515216      3.25%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5583350      2.41%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 40970732     17.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            231425645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.442901                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.247447                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     75210956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         75210956                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     75210956                       # number of overall hits
system.cpu.icache.overall_hits::total        75210956                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       496991                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         496991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       496991                       # number of overall misses
system.cpu.icache.overall_misses::total        496991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36403980998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36403980998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36403980998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36403980998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     75707947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     75707947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     75707947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     75707947                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73248.773113                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73248.773113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73248.773113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73248.773113                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1976                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                 62002                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks       123498                       # number of writebacks
system.cpu.icache.writebacks::total            123498                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1945                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1945                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1945                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1945                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       495046                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       495046                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       495046                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       495046                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35808940999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35808940999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35808940999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35808940999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006539                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006539                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006539                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006539                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72334.572947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72334.572947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72334.572947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72334.572947                       # average overall mshr miss latency
system.cpu.icache.replacements                  61492                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     75210956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        75210956                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       496991                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        496991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36403980998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36403980998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     75707947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     75707947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73248.773113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73248.773113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1945                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1945                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       495046                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       495046                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35808940999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35808940999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72334.572947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72334.572947                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -37897.003292                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst 221251.731212                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst  6914.116600                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total  6914.116600                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses      1495510                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses      1495510                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -220747.172878                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            75768000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            557044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            136.017981                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -220747.172878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst  -431.146822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total  -431.146822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         605725580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        605725580                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3043876                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4265842                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3398                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5215                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2017550                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              4698913                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 120337667500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1232789                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 73754500                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3674543                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       34730393                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 113950750                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4082670                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              608258682                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                527791                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 169769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 315936                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1030061                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           649079438                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   980980474                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                673218241                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 31962342                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups              4904150                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             611893077                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 37186233                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 1362796                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 858                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14083956                       # count of insts added to the skid buffer
system.cpu.rob.reads                        791796204                       # The number of ROB reads
system.cpu.rob.writes                      1207231375                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000004                       # Number of Instructions committed
system.cpu.thread0.numOps                   572359046                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                61745                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               234804                       # number of demand (read+write) hits
system.l2.demand_hits::total                   296549                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               61745                       # number of overall hits
system.l2.overall_hits::.cpu.data              234804                       # number of overall hits
system.l2.overall_hits::total                  296549                       # number of overall hits
system.l2.demand_misses::.cpu.inst             433301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              86423                       # number of demand (read+write) misses
system.l2.demand_misses::total                 519724                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst            433301                       # number of overall misses
system.l2.overall_misses::.cpu.data             86423                       # number of overall misses
system.l2.overall_misses::total                519724                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst  34370807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7967737000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42338544000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst  34370807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7967737000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42338544000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           495046                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           321227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               816273                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          495046                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          321227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              816273                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.875274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.269040                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.636704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.875274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.269040                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.636704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79323.165652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92194.635687                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81463.515250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79323.165652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92194.635687                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81463.515250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    151967                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              105154                       # number of writebacks
system.l2.writebacks::total                    105154                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  84                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 84                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst        433301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         86339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            519640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       433301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        86339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       193626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           713266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst  30037797000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7098313500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37136110500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  30037797000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7098313500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  10605350222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47741460722                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.875274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.268779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.636601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.875274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.268779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873808                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69323.165652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82214.451175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71465.072935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69323.165652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82214.451175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 54772.345770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66933.599417                       # average overall mshr miss latency
system.l2.replacements                         106443                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       240494                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           240494                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       240494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       240494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       130476                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           130476                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       130476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       130476                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       434360                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        434360                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       193626                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         193626                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  10605350222                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  10605350222                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 54772.345770                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 54772.345770                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              653                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  653                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        57500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        57500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          679                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              679                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.038292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.038292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  2211.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2211.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.038292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.038292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19096.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19096.153846                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            156424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           83279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               83279                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7674834500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7674834500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        239703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            239703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.347426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92158.101082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92158.101082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           83                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               83                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        83196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6836893000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6836893000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.347080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.347080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82178.145584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82178.145584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          61745                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data          78380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             140125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst       433301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         3144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           436445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst  34370807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data    292902500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  34663709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       495046                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data        81524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         576570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.875274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.038565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.756968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79323.165652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 93162.372774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79422.858550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       433301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         3143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       436444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  30037797000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data    261420500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  30299217500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.875274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.038553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.756966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69323.165652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 83175.469297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69422.921383                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           310                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               310                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          159                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             159                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          469                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           469                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.339019                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.339019                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2998000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2998000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.339019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.339019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18855.345912                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18855.345912                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  990860                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              990869                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    9                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                708955                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 102953.635784                       # Cycle average of tags in use
system.l2.tags.total_refs                      831331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    394590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.106822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4777000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   102673.358719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   280.277065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.783336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.785474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           425                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       127417                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003242                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994331                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26524702                       # Number of tag accesses
system.l2.tags.data_accesses                 26524702                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    105154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    433301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     86336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    152461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005334167652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5513                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5513                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1434564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99772                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      672101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105154                       # Number of write requests accepted
system.mem_ctrls.readBursts                    672101                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105154                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                672101                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  509232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   19122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   5545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.908761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.688142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3713.084263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         5512     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::270336-278527            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5513                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.063486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.898338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.603300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1156     20.97%     20.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      2.00%     22.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1598     28.99%     51.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              771     13.99%     65.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              552     10.01%     75.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              381      6.91%     82.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              329      5.97%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              222      4.03%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              163      2.96%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              118      2.14%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               64      1.16%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               20      0.36%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               13      0.24%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5513                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                43014464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6729856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    357.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  120306140000                       # Total gap between requests
system.mem_ctrls.avgGap                     154783.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst     27731264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5525504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      9757504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6726208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 230445417.267207711935                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 45916661.962888717651                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 81084370.361424863338                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 55894452.167273394763                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       433301                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        86336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       152464                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       105154                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst  12127460561                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3508530126                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   5778532904                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3922123089450                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27988.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40638.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     37900.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  37298848.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst     27731264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5525504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      9757696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      43014464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst     27731264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     27731264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6729856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6729856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       433301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        86336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       152464                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         672101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       105154                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        105154                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    230445417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     45916662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     81085966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        357448045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    230445417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    230445417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     55924767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        55924767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     55924767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    230445417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     45916662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     81085966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       413372812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               672098                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              105097                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         7640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         7454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         7420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         7402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         7418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         7400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         7395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         7404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         7363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         7270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         7415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       133454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        69226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        65704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         7367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       193128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         7461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         7514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         3217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         3204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9658185375                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2239430536                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21414523591                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14370.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31862.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              592185                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90106                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        94904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   524.113631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   357.701400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   360.109730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14189     14.95%     14.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17585     18.53%     33.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6013      6.34%     39.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7003      7.38%     47.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7623      8.03%     55.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6161      6.49%     61.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        14560     15.34%     77.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3544      3.73%     80.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18226     19.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        94904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              43014272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6726208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              357.446450                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               55.894452                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    33411190.175997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    58983601.118403                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   334126655.855965                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  124782267.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10445347519.067633                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 15262928591.516949                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 28741370787.222855                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  55000950612.077629                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   457.055150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87730552580                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5409250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27197864920                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    114579829.727985                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    202277468.635223                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1509372561.379085                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  123147441.312000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10445347519.067633                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 55200636891.615982                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1170160996.300980                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  68765522708.030746                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   571.438055                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3142482490                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5409250000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 111785935010                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             588908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105154                       # Transaction distribution
system.membus.trans_dist::CleanEvict           435616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83193                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588908                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1885161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1885161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     49744320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                49744320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            672290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  672290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              672290                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1878836866                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3619952561                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            576570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       345648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       130477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          446029                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           282391                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             679                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           239703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          239703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        576570                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          469                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1484626                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       965929                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2450555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     35618688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     40364928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               75983616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          388834                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6729856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1206256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.181641                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1165050     96.58%     96.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41206      3.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1206256                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 120337667500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1408401387                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         742709219                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         482415499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
