<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_631" tag="SCHEDULE" content="Option &apos;relax_ii_for_timing&apos; is enabled, will increase II to preserve clock frequency constraints."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;mandelbrotHLS/mandel.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;mandelbrotHLS/pretest.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 174.555 ; gain = 82.930"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 174.555 ; gain = 82.930"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 257.250 ; gain = 165.625"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 338.242 ; gain = 246.617"/>
	<Message severity="INFO" prefix="[XFORM 203-501]" key="XFORM_UNROLL_STATUS_326" tag="" content="Unrolling loop &apos;x_for&apos; (mandelbrotHLS/mandel.cpp:83) in function &apos;calc&apos; partially (and skipping exit check) with a factor of 8."/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mandelbrotHLS/pretest.cpp:12:12) to (mandelbrotHLS/pretest.cpp:26:1) in function &apos;pretest&apos;... converting 24 basic blocks."/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mandelbrotHLS/mandel.cpp:29:66) to (mandelbrotHLS/mandel.cpp:34:17) in function &apos;mandel_calc&apos;... converting 13 basic blocks."/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mandelbrotHLS/mandel.cpp:36:30) to (mandelbrotHLS/mandel.cpp:38:21) in function &apos;mandel_calc&apos;... converting 11 basic blocks."/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mandelbrotHLS/mandel.cpp:83:53) to (mandelbrotHLS/mandel.cpp:83:43) in function &apos;calc&apos;... converting 33 basic blocks."/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mandelbrotHLS/mandel.cpp:94:13) to (mandelbrotHLS/mandel.cpp:81:42) in function &apos;calc&apos;... converting 5 basic blocks."/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (mandelbrotHLS/mandel.cpp:69:5) in function &apos;calc&apos;... converting 5 basic blocks."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 456.148 ; gain = 364.523"/>
	<Message severity="INFO" prefix="[XFORM 203-811]" key="XFORM_BUS_BURST_INFER_STATUS_265" tag="AXI,SDX_AXI" content="Inferring bus burst write of length 8 on port &apos;buf&apos; (mandelbrotHLS/mandel.cpp:89:32)."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 487.605 ; gain = 395.980"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;calc&apos; ..."/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;calc/buf&apos; to &apos;calc/buf_r&apos; to avoid the conflict with HDL keywords or other object names."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;pretest&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node ret_V_4 mapped to expression  {add c {mul a b}}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_11 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_5 mapped to expression  {mul {add d a} b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_5 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_10 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_9 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating True dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Auxiliary dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Ternary mapping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Lut Grouping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Node latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Relative time constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Protocol constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Precedence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Supporting dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Pipeline constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating DSP mapping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Supporting dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Resource constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Cycle time constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Blocking node constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Chaining constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Operation gating constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Variable bound constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating PHI node constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_22" tag="" content="Start checking consistency (resolving sdc graph) ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_21" tag="" content="Finished checking consistency."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_19" tag="" content="Start scheduling optimization (solving LP) ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_18" tag="" content="Finished scheduling optimization."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_16" tag="" content="Start constructing STG ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_15" tag="" content="Finished constructing STG."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 60.939 seconds; current allocated memory: 425.326 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_696" tag="" content="Start micro-architecture refinement ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_706" tag="" content="Current cost: 3959.4"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_702" tag="" content=" Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_700" tag="" content="  0      0      0      0      0     133    43     3959.4"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  1     70     34      1      0     133    43     2386.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  2     49     29      0      0     133    43     2014.6"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  3     38     30      0      0     133    43     1958.8"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  4     37     31      0      0     133    43     1958.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  5     33     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  6     35     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  7     33     28      0      0     133    43     1967.6"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  8     35     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  9     34     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  10    35     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  11    33     28      0      0     133    43     1967.6"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  12    35     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  13    34     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  14    35     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  15    33     28      0      0     133    43     1967.6"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  16    35     29      0      0     133    43     1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_703" tag="" content="Final cost: 1955.2"/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_694" tag="" content="Done micro-architecture refinement; elapsed 4.58 sec."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 4.825 seconds; current allocated memory: 426.344 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mandel_calc&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_18 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_17 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node r_V_19 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating True dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Auxiliary dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Ternary mapping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Lut Grouping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Node latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Relative time constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Protocol constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Precedence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Supporting dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Pipeline constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating DSP mapping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Supporting dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Resource constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Cycle time constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Blocking node constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Chaining constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Operation gating constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Variable bound constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating PHI node constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_22" tag="" content="Start checking consistency (resolving sdc graph) ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_21" tag="" content="Finished checking consistency."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_19" tag="" content="Start scheduling optimization (solving LP) ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_18" tag="" content="Finished scheduling optimization."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_16" tag="" content="Start constructing STG ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_15" tag="" content="Finished constructing STG."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.674 seconds; current allocated memory: 426.979 MB."/>
	<Message severity="INFO" prefix="[HLS 200-434]" key="HLS 200-434" tag="SDX" content="Only 0 loops out of a total 1 loops have been pipelined in this design."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_696" tag="" content="Start micro-architecture refinement ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_706" tag="" content="Current cost: 6025.85"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_702" tag="" content=" Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_700" tag="" content="  0      0      0      0      0     172    69     6025.85"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  1     77     48      0      0     172    69     5052.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  2     57     33      0      0     172    69     4558.25"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  3     40     29      0      0     172    69     4449.05"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  4     37     31      0      0     172    69     4470.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  5     38     31      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  6     37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  7     37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  8     37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  9     37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  10    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  11    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  12    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  13    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  14    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  15    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  16    37     33      0      0     172    69     4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_703" tag="" content="Final cost: 4467.65"/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_694" tag="" content="Done micro-architecture refinement; elapsed 7.22 sec."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 7.554 seconds; current allocated memory: 428.799 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;calc&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_7 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_6 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_5 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_4 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_3 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_2 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118_1 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_2" tag="" content="Root Node mul_ln1118 mapped to expression  {mul a b}, but failed in bitwidth check."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating True dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Auxiliary dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Ternary mapping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Lut Grouping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Node latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Relative time constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Protocol constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Precedence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Supporting dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Pipeline constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating DSP mapping constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Supporting dependence constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Resource constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Latency constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Cycle time constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Blocking node constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Chaining constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Operation gating constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating Variable bound constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_11" tag="" content="Generating PHI node constraints ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_22" tag="" content="Start checking consistency (resolving sdc graph) ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_21" tag="" content="Finished checking consistency."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_19" tag="" content="Start scheduling optimization (solving LP) ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_18" tag="" content="Finished scheduling optimization."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_16" tag="" content="Start constructing STG ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_15" tag="" content="Finished constructing STG."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 1.007 seconds; current allocated memory: 430.002 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_696" tag="" content="Start micro-architecture refinement ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_706" tag="" content="Current cost: 44209.3"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_702" tag="" content=" Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_700" tag="" content="  0      0      0      0      0     272    112    44209.3"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  1     42     20      0      0     272    112    43834.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  2     52     24      0      0     272    112    43615.7"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  3     40     25      0      0     272    112    43416.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  4     39     31      0      0     272    112    43285.9"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  5     38     30      0      0     272    112    43164.9"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  6     37     29      0      0     272    112    43043.9"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  7     36     28      0      0     272    112    42922.9"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  8     34     26      0      0     272    112    42835.9"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  9     30     23      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  10    31     24      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  11    29     22      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  12    30     23      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  13    31     24      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  14    29     22      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  15    30     23      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_704" tag="" content="  16    31     24      0      0     272    112    42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_703" tag="" content="Final cost: 42845.1"/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_694" tag="" content="Done micro-architecture refinement; elapsed 17.311 sec."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 18.186 seconds; current allocated memory: 441.811 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;pretest&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;calc_mul_41s_40s_81_6_1&apos; to &apos;calc_mul_41s_40s_bkb&apos; due to the length limit 20"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;calc_mul_40s_40s_80_6_1&apos; to &apos;calc_mul_40s_40s_cud&apos; due to the length limit 20"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;calc_mul_40s_40s_cud&apos;: 1 instance(s)."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;calc_mul_41s_40s_bkb&apos;: 1 instance(s)."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;pretest&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 2.006 seconds; current allocated memory: 444.265 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mandel_calc&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;calc_mul_40s_41s_81_6_1&apos; to &apos;calc_mul_40s_41s_dEe&apos; due to the length limit 20"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;calc_mul_40s_40s_cud&apos;: 1 instance(s)."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;calc_mul_40s_41s_dEe&apos;: 1 instance(s)."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mandel_calc&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 1.143 seconds; current allocated memory: 445.857 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;calc&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/gmem&apos; to &apos;m_axi&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/setup&apos; to &apos;s_axilite &amp; ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/X0_V&apos; to &apos;s_axilite &amp; ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/Y0_V&apos; to &apos;s_axilite &amp; ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/X1_V&apos; to &apos;s_axilite &amp; ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/width_V&apos; to &apos;s_axilite &amp; ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/maxWidth_V&apos; to &apos;s_axilite &amp; ap_vld&apos; (register)."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/unroll&apos; to &apos;s_axilite &amp; ap_vld&apos; (register)."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/maxIter&apos; to &apos;s_axilite &amp; ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/buf_r&apos; to &apos;m_axi&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/LEDControl&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;calc/LED&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;calc&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;return&apos;, &apos;setup&apos;, &apos;Y0_V&apos;, &apos;X1_V&apos;, &apos;width_V&apos;, &apos;maxWidth_V&apos;, &apos;unroll&apos; and &apos;maxIter&apos; to AXI-Lite port in_parms."/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;calc_sdiv_41ns_13ns_41_45_seq_1&apos; to &apos;calc_sdiv_41ns_13eOg&apos; due to the length limit 20"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;calc_mul_12ns_40s_52_6_1&apos; to &apos;calc_mul_12ns_40sfYi&apos; due to the length limit 20"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;calc_mul_12ns_40sfYi&apos;: 8 instance(s)."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;calc_sdiv_41ns_13eOg&apos;: 1 instance(s)."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;calc&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 1.804 seconds; current allocated memory: 449.413 MB."/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;calc_mul_41s_40s_bkb_MulnS_0&apos;"/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;calc_mul_40s_40s_cud_MulnS_1&apos;"/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;calc_mul_40s_41s_dEe_MulnS_2&apos;"/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;calc_sdiv_41ns_13eOg_div&apos;"/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;calc_mul_12ns_40sfYi_MulnS_3&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:47 . Memory (MB): peak = 537.512 ; gain = 445.887"/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for calc."/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for calc."/>
</Messages>
