Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  7 08:06:13 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/SoC/caravel-soc_fpga-lab-main/lab-caravel_fir/lab4-2/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (60)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                 1374        0.132        0.000                      0                 1374        2.850        0.000                       0                   438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 5.000}        9.100           109.890         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.031        0.000                      0                 1374        0.132        0.000                      0                 1374        2.850        0.000                       0                   438  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_153
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_143
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_142
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_141
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_140
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_139
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_138
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_137
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_136
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/fir/multi_result_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.100ns  (wb_clk_i rise@9.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.933ns (65.872%)  route 2.556ns (34.128%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 11.228 - 9.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/wb_axi/data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_proj_example/wb_axi/data_RAM/r_A_reg[0]/Q
                         net (fo=32, unplaced)        1.036     3.970    user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=1, unplaced)         0.665     4.930    user_proj_example/wb_axi/fir/multi_result0_0[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.054 r  user_proj_example/wb_axi/fir/multi_result0__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.854    user_proj_example/wb_axi/fir/data_Do[16]
                                                                      r  user_proj_example/wb_axi/fir/multi_result0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036     9.890 r  user_proj_example/wb_axi/fir/multi_result0__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     9.945    user_proj_example/wb_axi/fir/multi_result0__0_n_135
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      9.100     9.100 r  
                                                      0.000     9.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     9.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     9.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.698    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.789 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439    11.228    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  user_proj_example/wb_axi/fir/multi_result_reg/CLK
                         clock pessimism              0.184    11.411    
                         clock uncertainty           -0.035    11.376    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.976    user_proj_example/wb_axi/fir/multi_result_reg
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[0]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_112
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[10]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[10]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_102
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[11]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[11]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_101
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[12]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[12]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_100
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[13]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[13]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_99
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[14]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[14]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_98
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[15]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_97
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[16]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[16]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_96
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[16]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[17]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[17]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[17]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_95
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_proj_example/wb_axi/fir/Yn_lock_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            user_proj_example/wb_axi/wbs_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/wb_axi/fir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/wb_axi/fir/Yn_lock_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  user_proj_example/wb_axi/fir/Yn_lock_reg[18]/Q
                         net (fo=1, unplaced)         0.131     0.956    user_proj_example/wb_axi/fir/Yn_lock[18]
                                                                      r  user_proj_example/wb_axi/fir/wbs_data[18]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.054 r  user_proj_example/wb_axi/fir/wbs_data[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    user_proj_example/wb_axi/fir_n_94
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/wb_axi/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/wb_axi/wbs_data_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    user_proj_example/wb_axi/wbs_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.100
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.100       6.156                user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.100       6.156                user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.100       6.945                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.100       6.946                user_proj_example/wb_axi/fir/multi_result0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.100       6.946                user_proj_example/wb_axi/fir/multi_result_reg/CLK
Min Period        n/a     FDCE/C              n/a            1.000         9.100       8.100                user_proj_example/exmemfir/FSM_sequential_curr_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.100       8.100                user_proj_example/exmemfir/FSM_sequential_curr_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.100       8.100                user_proj_example/exmemfir/fsm_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.100       8.100                user_proj_example/exmemfir/fsm_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.100       8.100                user_proj_example/exmemfir/fsm_cnt_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.100       2.850                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                user_proj_example/wb_axi/data_RAM/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/wbs_adr_i[27]
                                                                      r  user_proj_example/exmemfir/wbs_ack_o_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.571    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[20]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[22]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.978ns (60.545%)  route 2.592ns (39.455%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/wb_axi/wbs_dat_o[0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[24]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.136 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.936    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.571 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     6.571    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    wb_rst_i_IBUF
                                                                      f  io_oeb_OBUF[36]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[10]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[11]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[12]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[13]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[14]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOADO[15]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOBDO[1]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            io_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.584     2.456    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     4.910 r  user_proj_example/exmemfir/user_bram/RAM_reg/DOBDO[2]
                         net (fo=2, unplaced)         0.800     5.710    io_out_OBUF[18]
                                                                      r  io_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  io_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.345    io_out[18]
                                                                      r  io_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[0]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][0]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[10]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][10]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[12]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][12]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[14]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][14]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[16]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][16]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[18]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][18]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[18]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[20]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][20]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[20]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[22]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][22]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[22]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[24]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][24]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[24]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_proj_example/exmemfir/wbs_rd_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.290%)  route 0.535ns (27.710%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.114     0.678    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_proj_example/exmemfir/wbs_rd_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_proj_example/exmemfir/wbs_rd_data_reg[26]/Q
                         net (fo=1, unplaced)         0.198     1.023    user_proj_example/wb_axi/wbs_dat_o[31][26]
                                                                      r  user_proj_example/wb_axi/wbs_dat_o_OBUF[26]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.121 r  user_proj_example/wb_axi/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.458    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.609 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.609    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           623 Endpoints
Min Delay           623 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_18/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[0]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_8/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[10]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_7/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[11]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_6/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[12]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_5/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[13]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_4/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[14]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_3/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[15]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_17/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[1]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_16/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[2]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.468ns (29.137%)  route 3.569ns (70.863%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_proj_example/wb_axi/fir/wbs_cyc_i_IBUF
                                                                      r  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_proj_example/wb_axi/fir/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    user_proj_example/exmemfir/user_bram/RAM_reg_1
                                                                      f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  user_proj_example/exmemfir/user_bram/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     3.012    user_proj_example/exmemfir/user_bram/wbs_adr_i[27]
                                                                      f  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.136 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_40/O
                         net (fo=38, unplaced)        0.977     4.113    user_proj_example/exmemfir/user_bram/RAM_reg_i_40_n_0
                                                                      r  user_proj_example/exmemfir/user_bram/RAM_reg_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.237 r  user_proj_example/exmemfir/user_bram/RAM_reg_i_15/O
                         net (fo=1, unplaced)         0.800     5.037    user_proj_example/exmemfir/user_bram/bram_Di[3]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.439     2.128    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_proj_example/exmemfir/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    user_proj_example/exmemfir/wb_rst_i_IBUF
                         FDCE                                         f  user_proj_example/exmemfir/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/exmemfir/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_proj_example/exmemfir/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    user_proj_example/exmemfir/wb_rst_i_IBUF
                         FDCE                                         f  user_proj_example/exmemfir/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/exmemfir/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_proj_example/exmemfir/fsm_cnt_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    user_proj_example/exmemfir/wb_rst_i_IBUF
                         FDCE                                         f  user_proj_example/exmemfir/fsm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/exmemfir/fsm_cnt_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_proj_example/exmemfir/fsm_cnt_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    user_proj_example/exmemfir/wb_rst_i_IBUF
                         FDCE                                         f  user_proj_example/exmemfir/fsm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/exmemfir/fsm_cnt_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_proj_example/exmemfir/fsm_cnt_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    user_proj_example/exmemfir/wb_rst_i_IBUF
                         FDCE                                         f  user_proj_example/exmemfir/fsm_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/exmemfir/fsm_cnt_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_proj_example/exmemfir/fsm_cnt_reg[3]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=173, unplaced)       0.337     0.538    user_proj_example/exmemfir/wb_rst_i_IBUF
                         FDCE                                         f  user_proj_example/exmemfir/fsm_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  user_proj_example/exmemfir/fsm_cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=13, unplaced)        0.337     0.538    user_proj_example/exmemfir/user_bram/wbs_adr_i_IBUF[5]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_proj_example/exmemfir/user_bram/wbs_adr_i_IBUF[6]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    user_proj_example/exmemfir/user_bram/wbs_adr_i_IBUF[0]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=9.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    user_proj_example/exmemfir/user_bram/wbs_adr_i_IBUF[1]
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=437, unplaced)       0.259     1.032    user_proj_example/exmemfir/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_proj_example/exmemfir/user_bram/RAM_reg/CLKARDCLK





