
peloro4_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001474  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001580  08001580  00011580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080015ac  080015ac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080015ac  080015ac  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080015ac  080015ac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080015ac  080015ac  000115ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080015b0  080015b0  000115b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080015b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  080015c0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  080015c0  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005d2a  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001076  00000000  00000000  00025d5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000678  00000000  00000000  00026dd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000600  00000000  00000000  00027450  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001284c  00000000  00000000  00027a50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005477  00000000  00000000  0003a29c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000664b0  00000000  00000000  0003f713  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a5bc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019ac  00000000  00000000  000a5c40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001568 	.word	0x08001568

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001568 	.word	0x08001568

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f9bc 	bl	80004cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f810 	bl	8000178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f882 	bl	8000260 <MX_GPIO_Init>
  MX_I2C1_Init();
 800015c:	f000 f852 	bl	8000204 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000160:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <main+0x28>)
 8000166:	f000 fc8b 	bl	8000a80 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 800016a:	2064      	movs	r0, #100	; 0x64
 800016c:	f000 fa10 	bl	8000590 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000170:	e7f6      	b.n	8000160 <main+0x14>
 8000172:	bf00      	nop
 8000174:	40011000 	.word	0x40011000

08000178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b090      	sub	sp, #64	; 0x40
 800017c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800017e:	f107 0318 	add.w	r3, r7, #24
 8000182:	2228      	movs	r2, #40	; 0x28
 8000184:	2100      	movs	r1, #0
 8000186:	4618      	mov	r0, r3
 8000188:	f001 f9e6 	bl	8001558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800018c:	1d3b      	adds	r3, r7, #4
 800018e:	2200      	movs	r2, #0
 8000190:	601a      	str	r2, [r3, #0]
 8000192:	605a      	str	r2, [r3, #4]
 8000194:	609a      	str	r2, [r3, #8]
 8000196:	60da      	str	r2, [r3, #12]
 8000198:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800019a:	2301      	movs	r3, #1
 800019c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800019e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001a4:	2300      	movs	r3, #0
 80001a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a8:	2301      	movs	r3, #1
 80001aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ac:	2302      	movs	r3, #2
 80001ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001bc:	f107 0318 	add.w	r3, r7, #24
 80001c0:	4618      	mov	r0, r3
 80001c2:	f000 fd9d 	bl	8000d00 <HAL_RCC_OscConfig>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d001      	beq.n	80001d0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001cc:	f000 f894 	bl	80002f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d0:	230f      	movs	r3, #15
 80001d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d4:	2302      	movs	r3, #2
 80001d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d8:	2300      	movs	r3, #0
 80001da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e2:	2300      	movs	r3, #0
 80001e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2102      	movs	r1, #2
 80001ea:	4618      	mov	r0, r3
 80001ec:	f001 f808 	bl	8001200 <HAL_RCC_ClockConfig>
 80001f0:	4603      	mov	r3, r0
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d001      	beq.n	80001fa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001f6:	f000 f87f 	bl	80002f8 <Error_Handler>
  }
}
 80001fa:	bf00      	nop
 80001fc:	3740      	adds	r7, #64	; 0x40
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
	...

08000204 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_I2C1_Init+0x50>)
 800020a:	4a13      	ldr	r2, [pc, #76]	; (8000258 <MX_I2C1_Init+0x54>)
 800020c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800020e:	4b11      	ldr	r3, [pc, #68]	; (8000254 <MX_I2C1_Init+0x50>)
 8000210:	4a12      	ldr	r2, [pc, #72]	; (800025c <MX_I2C1_Init+0x58>)
 8000212:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000214:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_I2C1_Init+0x50>)
 8000216:	2200      	movs	r2, #0
 8000218:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <MX_I2C1_Init+0x50>)
 800021c:	2200      	movs	r2, #0
 800021e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <MX_I2C1_Init+0x50>)
 8000222:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000226:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000228:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <MX_I2C1_Init+0x50>)
 800022a:	2200      	movs	r2, #0
 800022c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800022e:	4b09      	ldr	r3, [pc, #36]	; (8000254 <MX_I2C1_Init+0x50>)
 8000230:	2200      	movs	r2, #0
 8000232:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000234:	4b07      	ldr	r3, [pc, #28]	; (8000254 <MX_I2C1_Init+0x50>)
 8000236:	2200      	movs	r2, #0
 8000238:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800023a:	4b06      	ldr	r3, [pc, #24]	; (8000254 <MX_I2C1_Init+0x50>)
 800023c:	2200      	movs	r2, #0
 800023e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <MX_I2C1_Init+0x50>)
 8000242:	f000 fc35 	bl	8000ab0 <HAL_I2C_Init>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d001      	beq.n	8000250 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800024c:	f000 f854 	bl	80002f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000250:	bf00      	nop
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000028 	.word	0x20000028
 8000258:	40005400 	.word	0x40005400
 800025c:	000186a0 	.word	0x000186a0

08000260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b088      	sub	sp, #32
 8000264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000266:	f107 0310 	add.w	r3, r7, #16
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
 800026e:	605a      	str	r2, [r3, #4]
 8000270:	609a      	str	r2, [r3, #8]
 8000272:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000274:	4b1e      	ldr	r3, [pc, #120]	; (80002f0 <MX_GPIO_Init+0x90>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	4a1d      	ldr	r2, [pc, #116]	; (80002f0 <MX_GPIO_Init+0x90>)
 800027a:	f043 0310 	orr.w	r3, r3, #16
 800027e:	6193      	str	r3, [r2, #24]
 8000280:	4b1b      	ldr	r3, [pc, #108]	; (80002f0 <MX_GPIO_Init+0x90>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	f003 0310 	and.w	r3, r3, #16
 8000288:	60fb      	str	r3, [r7, #12]
 800028a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <MX_GPIO_Init+0x90>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	4a17      	ldr	r2, [pc, #92]	; (80002f0 <MX_GPIO_Init+0x90>)
 8000292:	f043 0320 	orr.w	r3, r3, #32
 8000296:	6193      	str	r3, [r2, #24]
 8000298:	4b15      	ldr	r3, [pc, #84]	; (80002f0 <MX_GPIO_Init+0x90>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	f003 0320 	and.w	r3, r3, #32
 80002a0:	60bb      	str	r3, [r7, #8]
 80002a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002a4:	4b12      	ldr	r3, [pc, #72]	; (80002f0 <MX_GPIO_Init+0x90>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	4a11      	ldr	r2, [pc, #68]	; (80002f0 <MX_GPIO_Init+0x90>)
 80002aa:	f043 0308 	orr.w	r3, r3, #8
 80002ae:	6193      	str	r3, [r2, #24]
 80002b0:	4b0f      	ldr	r3, [pc, #60]	; (80002f0 <MX_GPIO_Init+0x90>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	f003 0308 	and.w	r3, r3, #8
 80002b8:	607b      	str	r3, [r7, #4]
 80002ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80002bc:	2200      	movs	r2, #0
 80002be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c2:	480c      	ldr	r0, [pc, #48]	; (80002f4 <MX_GPIO_Init+0x94>)
 80002c4:	f000 fbc4 	bl	8000a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ce:	2301      	movs	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d2:	2300      	movs	r3, #0
 80002d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002d6:	2302      	movs	r3, #2
 80002d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002da:	f107 0310 	add.w	r3, r7, #16
 80002de:	4619      	mov	r1, r3
 80002e0:	4804      	ldr	r0, [pc, #16]	; (80002f4 <MX_GPIO_Init+0x94>)
 80002e2:	f000 fa5b 	bl	800079c <HAL_GPIO_Init>

}
 80002e6:	bf00      	nop
 80002e8:	3720      	adds	r7, #32
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40021000 	.word	0x40021000
 80002f4:	40011000 	.word	0x40011000

080002f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr

08000304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <HAL_MspInit+0x40>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	4a0d      	ldr	r2, [pc, #52]	; (8000344 <HAL_MspInit+0x40>)
 8000310:	f043 0301 	orr.w	r3, r3, #1
 8000314:	6193      	str	r3, [r2, #24]
 8000316:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <HAL_MspInit+0x40>)
 8000318:	699b      	ldr	r3, [r3, #24]
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	607b      	str	r3, [r7, #4]
 8000320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000322:	4b08      	ldr	r3, [pc, #32]	; (8000344 <HAL_MspInit+0x40>)
 8000324:	69db      	ldr	r3, [r3, #28]
 8000326:	4a07      	ldr	r2, [pc, #28]	; (8000344 <HAL_MspInit+0x40>)
 8000328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800032c:	61d3      	str	r3, [r2, #28]
 800032e:	4b05      	ldr	r3, [pc, #20]	; (8000344 <HAL_MspInit+0x40>)
 8000330:	69db      	ldr	r3, [r3, #28]
 8000332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000336:	603b      	str	r3, [r7, #0]
 8000338:	683b      	ldr	r3, [r7, #0]
  //__HAL_AFIO_REMAP_SWJ_DISABLE();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr
 8000344:	40021000 	.word	0x40021000

08000348 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b088      	sub	sp, #32
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000350:	f107 0310 	add.w	r3, r7, #16
 8000354:	2200      	movs	r2, #0
 8000356:	601a      	str	r2, [r3, #0]
 8000358:	605a      	str	r2, [r3, #4]
 800035a:	609a      	str	r2, [r3, #8]
 800035c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a15      	ldr	r2, [pc, #84]	; (80003b8 <HAL_I2C_MspInit+0x70>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d123      	bne.n	80003b0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000368:	4b14      	ldr	r3, [pc, #80]	; (80003bc <HAL_I2C_MspInit+0x74>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	4a13      	ldr	r2, [pc, #76]	; (80003bc <HAL_I2C_MspInit+0x74>)
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	6193      	str	r3, [r2, #24]
 8000374:	4b11      	ldr	r3, [pc, #68]	; (80003bc <HAL_I2C_MspInit+0x74>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0308 	and.w	r3, r3, #8
 800037c:	60fb      	str	r3, [r7, #12]
 800037e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000380:	23c0      	movs	r3, #192	; 0xc0
 8000382:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000384:	2312      	movs	r3, #18
 8000386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000388:	2303      	movs	r3, #3
 800038a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800038c:	f107 0310 	add.w	r3, r7, #16
 8000390:	4619      	mov	r1, r3
 8000392:	480b      	ldr	r0, [pc, #44]	; (80003c0 <HAL_I2C_MspInit+0x78>)
 8000394:	f000 fa02 	bl	800079c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000398:	4b08      	ldr	r3, [pc, #32]	; (80003bc <HAL_I2C_MspInit+0x74>)
 800039a:	69db      	ldr	r3, [r3, #28]
 800039c:	4a07      	ldr	r2, [pc, #28]	; (80003bc <HAL_I2C_MspInit+0x74>)
 800039e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003a2:	61d3      	str	r3, [r2, #28]
 80003a4:	4b05      	ldr	r3, [pc, #20]	; (80003bc <HAL_I2C_MspInit+0x74>)
 80003a6:	69db      	ldr	r3, [r3, #28]
 80003a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80003ac:	60bb      	str	r3, [r7, #8]
 80003ae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80003b0:	bf00      	nop
 80003b2:	3720      	adds	r7, #32
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	40005400 	.word	0x40005400
 80003bc:	40021000 	.word	0x40021000
 80003c0:	40010c00 	.word	0x40010c00

080003c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003c8:	bf00      	nop
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bc80      	pop	{r7}
 80003ce:	4770      	bx	lr

080003d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003d4:	e7fe      	b.n	80003d4 <HardFault_Handler+0x4>

080003d6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003da:	e7fe      	b.n	80003da <MemManage_Handler+0x4>

080003dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003e0:	e7fe      	b.n	80003e0 <BusFault_Handler+0x4>

080003e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e6:	e7fe      	b.n	80003e6 <UsageFault_Handler+0x4>

080003e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr

080003f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000410:	f000 f8a2 	bl	8000558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}

08000418 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800041c:	4b15      	ldr	r3, [pc, #84]	; (8000474 <SystemInit+0x5c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a14      	ldr	r2, [pc, #80]	; (8000474 <SystemInit+0x5c>)
 8000422:	f043 0301 	orr.w	r3, r3, #1
 8000426:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000428:	4b12      	ldr	r3, [pc, #72]	; (8000474 <SystemInit+0x5c>)
 800042a:	685a      	ldr	r2, [r3, #4]
 800042c:	4911      	ldr	r1, [pc, #68]	; (8000474 <SystemInit+0x5c>)
 800042e:	4b12      	ldr	r3, [pc, #72]	; (8000478 <SystemInit+0x60>)
 8000430:	4013      	ands	r3, r2
 8000432:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <SystemInit+0x5c>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a0e      	ldr	r2, [pc, #56]	; (8000474 <SystemInit+0x5c>)
 800043a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800043e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000442:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <SystemInit+0x5c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <SystemInit+0x5c>)
 800044a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800044e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <SystemInit+0x5c>)
 8000452:	685b      	ldr	r3, [r3, #4]
 8000454:	4a07      	ldr	r2, [pc, #28]	; (8000474 <SystemInit+0x5c>)
 8000456:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800045a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SystemInit+0x5c>)
 800045e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000462:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000464:	4b05      	ldr	r3, [pc, #20]	; (800047c <SystemInit+0x64>)
 8000466:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800046a:	609a      	str	r2, [r3, #8]
#endif 
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	40021000 	.word	0x40021000
 8000478:	f8ff0000 	.word	0xf8ff0000
 800047c:	e000ed00 	.word	0xe000ed00

08000480 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000480:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000482:	e003      	b.n	800048c <LoopCopyDataInit>

08000484 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000486:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000488:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800048a:	3104      	adds	r1, #4

0800048c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800048c:	480a      	ldr	r0, [pc, #40]	; (80004b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000490:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000492:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000494:	d3f6      	bcc.n	8000484 <CopyDataInit>
  ldr r2, =_sbss
 8000496:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000498:	e002      	b.n	80004a0 <LoopFillZerobss>

0800049a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800049c:	f842 3b04 	str.w	r3, [r2], #4

080004a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004a4:	d3f9      	bcc.n	800049a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004a6:	f7ff ffb7 	bl	8000418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004aa:	f001 f831 	bl	8001510 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ae:	f7ff fe4d 	bl	800014c <main>
  bx lr
 80004b2:	4770      	bx	lr
  ldr r3, =_sidata
 80004b4:	080015b4 	.word	0x080015b4
  ldr r0, =_sdata
 80004b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80004bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80004c0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80004c4:	20000080 	.word	0x20000080

080004c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004c8:	e7fe      	b.n	80004c8 <ADC1_2_IRQHandler>
	...

080004cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004d0:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <HAL_Init+0x28>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a07      	ldr	r2, [pc, #28]	; (80004f4 <HAL_Init+0x28>)
 80004d6:	f043 0310 	orr.w	r3, r3, #16
 80004da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004dc:	2003      	movs	r0, #3
 80004de:	f000 f929 	bl	8000734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004e2:	2000      	movs	r0, #0
 80004e4:	f000 f808 	bl	80004f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004e8:	f7ff ff0c 	bl	8000304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004ec:	2300      	movs	r3, #0
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40022000 	.word	0x40022000

080004f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000500:	4b12      	ldr	r3, [pc, #72]	; (800054c <HAL_InitTick+0x54>)
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	4b12      	ldr	r3, [pc, #72]	; (8000550 <HAL_InitTick+0x58>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	4619      	mov	r1, r3
 800050a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000512:	fbb2 f3f3 	udiv	r3, r2, r3
 8000516:	4618      	mov	r0, r3
 8000518:	f000 f933 	bl	8000782 <HAL_SYSTICK_Config>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000522:	2301      	movs	r3, #1
 8000524:	e00e      	b.n	8000544 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2b0f      	cmp	r3, #15
 800052a:	d80a      	bhi.n	8000542 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800052c:	2200      	movs	r2, #0
 800052e:	6879      	ldr	r1, [r7, #4]
 8000530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000534:	f000 f909 	bl	800074a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000538:	4a06      	ldr	r2, [pc, #24]	; (8000554 <HAL_InitTick+0x5c>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800053e:	2300      	movs	r3, #0
 8000540:	e000      	b.n	8000544 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000542:	2301      	movs	r3, #1
}
 8000544:	4618      	mov	r0, r3
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000000 	.word	0x20000000
 8000550:	20000008 	.word	0x20000008
 8000554:	20000004 	.word	0x20000004

08000558 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800055c:	4b05      	ldr	r3, [pc, #20]	; (8000574 <HAL_IncTick+0x1c>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	461a      	mov	r2, r3
 8000562:	4b05      	ldr	r3, [pc, #20]	; (8000578 <HAL_IncTick+0x20>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4413      	add	r3, r2
 8000568:	4a03      	ldr	r2, [pc, #12]	; (8000578 <HAL_IncTick+0x20>)
 800056a:	6013      	str	r3, [r2, #0]
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	bc80      	pop	{r7}
 8000572:	4770      	bx	lr
 8000574:	20000008 	.word	0x20000008
 8000578:	2000007c 	.word	0x2000007c

0800057c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  return uwTick;
 8000580:	4b02      	ldr	r3, [pc, #8]	; (800058c <HAL_GetTick+0x10>)
 8000582:	681b      	ldr	r3, [r3, #0]
}
 8000584:	4618      	mov	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr
 800058c:	2000007c 	.word	0x2000007c

08000590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000598:	f7ff fff0 	bl	800057c <HAL_GetTick>
 800059c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80005a8:	d005      	beq.n	80005b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <HAL_Delay+0x40>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	461a      	mov	r2, r3
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	4413      	add	r3, r2
 80005b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005b6:	bf00      	nop
 80005b8:	f7ff ffe0 	bl	800057c <HAL_GetTick>
 80005bc:	4602      	mov	r2, r0
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	1ad3      	subs	r3, r2, r3
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d8f7      	bhi.n	80005b8 <HAL_Delay+0x28>
  {
  }
}
 80005c8:	bf00      	nop
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000008 	.word	0x20000008

080005d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	f003 0307 	and.w	r3, r3, #7
 80005e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e4:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <__NVIC_SetPriorityGrouping+0x44>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ea:	68ba      	ldr	r2, [r7, #8]
 80005ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005f0:	4013      	ands	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000606:	4a04      	ldr	r2, [pc, #16]	; (8000618 <__NVIC_SetPriorityGrouping+0x44>)
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	60d3      	str	r3, [r2, #12]
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	e000ed00 	.word	0xe000ed00

0800061c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000620:	4b04      	ldr	r3, [pc, #16]	; (8000634 <__NVIC_GetPriorityGrouping+0x18>)
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	0a1b      	lsrs	r3, r3, #8
 8000626:	f003 0307 	and.w	r3, r3, #7
}
 800062a:	4618      	mov	r0, r3
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	6039      	str	r1, [r7, #0]
 8000642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000648:	2b00      	cmp	r3, #0
 800064a:	db0a      	blt.n	8000662 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	b2da      	uxtb	r2, r3
 8000650:	490c      	ldr	r1, [pc, #48]	; (8000684 <__NVIC_SetPriority+0x4c>)
 8000652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000656:	0112      	lsls	r2, r2, #4
 8000658:	b2d2      	uxtb	r2, r2
 800065a:	440b      	add	r3, r1
 800065c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000660:	e00a      	b.n	8000678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	b2da      	uxtb	r2, r3
 8000666:	4908      	ldr	r1, [pc, #32]	; (8000688 <__NVIC_SetPriority+0x50>)
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	f003 030f 	and.w	r3, r3, #15
 800066e:	3b04      	subs	r3, #4
 8000670:	0112      	lsls	r2, r2, #4
 8000672:	b2d2      	uxtb	r2, r2
 8000674:	440b      	add	r3, r1
 8000676:	761a      	strb	r2, [r3, #24]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000e100 	.word	0xe000e100
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800068c:	b480      	push	{r7}
 800068e:	b089      	sub	sp, #36	; 0x24
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	f003 0307 	and.w	r3, r3, #7
 800069e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	f1c3 0307 	rsb	r3, r3, #7
 80006a6:	2b04      	cmp	r3, #4
 80006a8:	bf28      	it	cs
 80006aa:	2304      	movcs	r3, #4
 80006ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	3304      	adds	r3, #4
 80006b2:	2b06      	cmp	r3, #6
 80006b4:	d902      	bls.n	80006bc <NVIC_EncodePriority+0x30>
 80006b6:	69fb      	ldr	r3, [r7, #28]
 80006b8:	3b03      	subs	r3, #3
 80006ba:	e000      	b.n	80006be <NVIC_EncodePriority+0x32>
 80006bc:	2300      	movs	r3, #0
 80006be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ca:	43da      	mvns	r2, r3
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	401a      	ands	r2, r3
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	fa01 f303 	lsl.w	r3, r1, r3
 80006de:	43d9      	mvns	r1, r3
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	4313      	orrs	r3, r2
         );
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3724      	adds	r7, #36	; 0x24
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000700:	d301      	bcc.n	8000706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2301      	movs	r3, #1
 8000704:	e00f      	b.n	8000726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000706:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <SysTick_Config+0x40>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3b01      	subs	r3, #1
 800070c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800070e:	210f      	movs	r1, #15
 8000710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000714:	f7ff ff90 	bl	8000638 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000718:	4b05      	ldr	r3, [pc, #20]	; (8000730 <SysTick_Config+0x40>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800071e:	4b04      	ldr	r3, [pc, #16]	; (8000730 <SysTick_Config+0x40>)
 8000720:	2207      	movs	r2, #7
 8000722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	e000e010 	.word	0xe000e010

08000734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff49 	bl	80005d4 <__NVIC_SetPriorityGrouping>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800074a:	b580      	push	{r7, lr}
 800074c:	b086      	sub	sp, #24
 800074e:	af00      	add	r7, sp, #0
 8000750:	4603      	mov	r3, r0
 8000752:	60b9      	str	r1, [r7, #8]
 8000754:	607a      	str	r2, [r7, #4]
 8000756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800075c:	f7ff ff5e 	bl	800061c <__NVIC_GetPriorityGrouping>
 8000760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000762:	687a      	ldr	r2, [r7, #4]
 8000764:	68b9      	ldr	r1, [r7, #8]
 8000766:	6978      	ldr	r0, [r7, #20]
 8000768:	f7ff ff90 	bl	800068c <NVIC_EncodePriority>
 800076c:	4602      	mov	r2, r0
 800076e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000772:	4611      	mov	r1, r2
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff5f 	bl	8000638 <__NVIC_SetPriority>
}
 800077a:	bf00      	nop
 800077c:	3718      	adds	r7, #24
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	b082      	sub	sp, #8
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff ffb0 	bl	80006f0 <SysTick_Config>
 8000790:	4603      	mov	r3, r0
}
 8000792:	4618      	mov	r0, r3
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800079c:	b480      	push	{r7}
 800079e:	b08b      	sub	sp, #44	; 0x2c
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007a6:	2300      	movs	r3, #0
 80007a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007aa:	2300      	movs	r3, #0
 80007ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ae:	e127      	b.n	8000a00 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007b0:	2201      	movs	r2, #1
 80007b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007b4:	fa02 f303 	lsl.w	r3, r2, r3
 80007b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	69fa      	ldr	r2, [r7, #28]
 80007c0:	4013      	ands	r3, r2
 80007c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007c4:	69ba      	ldr	r2, [r7, #24]
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	f040 8116 	bne.w	80009fa <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	2b12      	cmp	r3, #18
 80007d4:	d034      	beq.n	8000840 <HAL_GPIO_Init+0xa4>
 80007d6:	2b12      	cmp	r3, #18
 80007d8:	d80d      	bhi.n	80007f6 <HAL_GPIO_Init+0x5a>
 80007da:	2b02      	cmp	r3, #2
 80007dc:	d02b      	beq.n	8000836 <HAL_GPIO_Init+0x9a>
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d804      	bhi.n	80007ec <HAL_GPIO_Init+0x50>
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d031      	beq.n	800084a <HAL_GPIO_Init+0xae>
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d01c      	beq.n	8000824 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007ea:	e048      	b.n	800087e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d043      	beq.n	8000878 <HAL_GPIO_Init+0xdc>
 80007f0:	2b11      	cmp	r3, #17
 80007f2:	d01b      	beq.n	800082c <HAL_GPIO_Init+0x90>
          break;
 80007f4:	e043      	b.n	800087e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007f6:	4a89      	ldr	r2, [pc, #548]	; (8000a1c <HAL_GPIO_Init+0x280>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d026      	beq.n	800084a <HAL_GPIO_Init+0xae>
 80007fc:	4a87      	ldr	r2, [pc, #540]	; (8000a1c <HAL_GPIO_Init+0x280>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d806      	bhi.n	8000810 <HAL_GPIO_Init+0x74>
 8000802:	4a87      	ldr	r2, [pc, #540]	; (8000a20 <HAL_GPIO_Init+0x284>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d020      	beq.n	800084a <HAL_GPIO_Init+0xae>
 8000808:	4a86      	ldr	r2, [pc, #536]	; (8000a24 <HAL_GPIO_Init+0x288>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d01d      	beq.n	800084a <HAL_GPIO_Init+0xae>
          break;
 800080e:	e036      	b.n	800087e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000810:	4a85      	ldr	r2, [pc, #532]	; (8000a28 <HAL_GPIO_Init+0x28c>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d019      	beq.n	800084a <HAL_GPIO_Init+0xae>
 8000816:	4a85      	ldr	r2, [pc, #532]	; (8000a2c <HAL_GPIO_Init+0x290>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d016      	beq.n	800084a <HAL_GPIO_Init+0xae>
 800081c:	4a84      	ldr	r2, [pc, #528]	; (8000a30 <HAL_GPIO_Init+0x294>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d013      	beq.n	800084a <HAL_GPIO_Init+0xae>
          break;
 8000822:	e02c      	b.n	800087e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	623b      	str	r3, [r7, #32]
          break;
 800082a:	e028      	b.n	800087e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	3304      	adds	r3, #4
 8000832:	623b      	str	r3, [r7, #32]
          break;
 8000834:	e023      	b.n	800087e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	68db      	ldr	r3, [r3, #12]
 800083a:	3308      	adds	r3, #8
 800083c:	623b      	str	r3, [r7, #32]
          break;
 800083e:	e01e      	b.n	800087e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	68db      	ldr	r3, [r3, #12]
 8000844:	330c      	adds	r3, #12
 8000846:	623b      	str	r3, [r7, #32]
          break;
 8000848:	e019      	b.n	800087e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d102      	bne.n	8000858 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000852:	2304      	movs	r3, #4
 8000854:	623b      	str	r3, [r7, #32]
          break;
 8000856:	e012      	b.n	800087e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d105      	bne.n	800086c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000860:	2308      	movs	r3, #8
 8000862:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	69fa      	ldr	r2, [r7, #28]
 8000868:	611a      	str	r2, [r3, #16]
          break;
 800086a:	e008      	b.n	800087e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800086c:	2308      	movs	r3, #8
 800086e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	69fa      	ldr	r2, [r7, #28]
 8000874:	615a      	str	r2, [r3, #20]
          break;
 8000876:	e002      	b.n	800087e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000878:	2300      	movs	r3, #0
 800087a:	623b      	str	r3, [r7, #32]
          break;
 800087c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800087e:	69bb      	ldr	r3, [r7, #24]
 8000880:	2bff      	cmp	r3, #255	; 0xff
 8000882:	d801      	bhi.n	8000888 <HAL_GPIO_Init+0xec>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	e001      	b.n	800088c <HAL_GPIO_Init+0xf0>
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3304      	adds	r3, #4
 800088c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	2bff      	cmp	r3, #255	; 0xff
 8000892:	d802      	bhi.n	800089a <HAL_GPIO_Init+0xfe>
 8000894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	e002      	b.n	80008a0 <HAL_GPIO_Init+0x104>
 800089a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800089c:	3b08      	subs	r3, #8
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	210f      	movs	r1, #15
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	fa01 f303 	lsl.w	r3, r1, r3
 80008ae:	43db      	mvns	r3, r3
 80008b0:	401a      	ands	r2, r3
 80008b2:	6a39      	ldr	r1, [r7, #32]
 80008b4:	693b      	ldr	r3, [r7, #16]
 80008b6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ba:	431a      	orrs	r2, r3
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	f000 8096 	beq.w	80009fa <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008ce:	4b59      	ldr	r3, [pc, #356]	; (8000a34 <HAL_GPIO_Init+0x298>)
 80008d0:	699b      	ldr	r3, [r3, #24]
 80008d2:	4a58      	ldr	r2, [pc, #352]	; (8000a34 <HAL_GPIO_Init+0x298>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6193      	str	r3, [r2, #24]
 80008da:	4b56      	ldr	r3, [pc, #344]	; (8000a34 <HAL_GPIO_Init+0x298>)
 80008dc:	699b      	ldr	r3, [r3, #24]
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	60bb      	str	r3, [r7, #8]
 80008e4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008e6:	4a54      	ldr	r2, [pc, #336]	; (8000a38 <HAL_GPIO_Init+0x29c>)
 80008e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ea:	089b      	lsrs	r3, r3, #2
 80008ec:	3302      	adds	r3, #2
 80008ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008f2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f6:	f003 0303 	and.w	r3, r3, #3
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	220f      	movs	r2, #15
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43db      	mvns	r3, r3
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	4013      	ands	r3, r2
 8000908:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4a4b      	ldr	r2, [pc, #300]	; (8000a3c <HAL_GPIO_Init+0x2a0>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d013      	beq.n	800093a <HAL_GPIO_Init+0x19e>
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4a4a      	ldr	r2, [pc, #296]	; (8000a40 <HAL_GPIO_Init+0x2a4>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d00d      	beq.n	8000936 <HAL_GPIO_Init+0x19a>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a49      	ldr	r2, [pc, #292]	; (8000a44 <HAL_GPIO_Init+0x2a8>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d007      	beq.n	8000932 <HAL_GPIO_Init+0x196>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a48      	ldr	r2, [pc, #288]	; (8000a48 <HAL_GPIO_Init+0x2ac>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d101      	bne.n	800092e <HAL_GPIO_Init+0x192>
 800092a:	2303      	movs	r3, #3
 800092c:	e006      	b.n	800093c <HAL_GPIO_Init+0x1a0>
 800092e:	2304      	movs	r3, #4
 8000930:	e004      	b.n	800093c <HAL_GPIO_Init+0x1a0>
 8000932:	2302      	movs	r3, #2
 8000934:	e002      	b.n	800093c <HAL_GPIO_Init+0x1a0>
 8000936:	2301      	movs	r3, #1
 8000938:	e000      	b.n	800093c <HAL_GPIO_Init+0x1a0>
 800093a:	2300      	movs	r3, #0
 800093c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800093e:	f002 0203 	and.w	r2, r2, #3
 8000942:	0092      	lsls	r2, r2, #2
 8000944:	4093      	lsls	r3, r2
 8000946:	68fa      	ldr	r2, [r7, #12]
 8000948:	4313      	orrs	r3, r2
 800094a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800094c:	493a      	ldr	r1, [pc, #232]	; (8000a38 <HAL_GPIO_Init+0x29c>)
 800094e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000950:	089b      	lsrs	r3, r3, #2
 8000952:	3302      	adds	r3, #2
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000962:	2b00      	cmp	r3, #0
 8000964:	d006      	beq.n	8000974 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000966:	4b39      	ldr	r3, [pc, #228]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	4938      	ldr	r1, [pc, #224]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	4313      	orrs	r3, r2
 8000970:	600b      	str	r3, [r1, #0]
 8000972:	e006      	b.n	8000982 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000974:	4b35      	ldr	r3, [pc, #212]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	43db      	mvns	r3, r3
 800097c:	4933      	ldr	r1, [pc, #204]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 800097e:	4013      	ands	r3, r2
 8000980:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d006      	beq.n	800099c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800098e:	4b2f      	ldr	r3, [pc, #188]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 8000990:	685a      	ldr	r2, [r3, #4]
 8000992:	492e      	ldr	r1, [pc, #184]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 8000994:	69bb      	ldr	r3, [r7, #24]
 8000996:	4313      	orrs	r3, r2
 8000998:	604b      	str	r3, [r1, #4]
 800099a:	e006      	b.n	80009aa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800099c:	4b2b      	ldr	r3, [pc, #172]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 800099e:	685a      	ldr	r2, [r3, #4]
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	43db      	mvns	r3, r3
 80009a4:	4929      	ldr	r1, [pc, #164]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009a6:	4013      	ands	r3, r2
 80009a8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d006      	beq.n	80009c4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009b6:	4b25      	ldr	r3, [pc, #148]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009b8:	689a      	ldr	r2, [r3, #8]
 80009ba:	4924      	ldr	r1, [pc, #144]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009bc:	69bb      	ldr	r3, [r7, #24]
 80009be:	4313      	orrs	r3, r2
 80009c0:	608b      	str	r3, [r1, #8]
 80009c2:	e006      	b.n	80009d2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009c4:	4b21      	ldr	r3, [pc, #132]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009c6:	689a      	ldr	r2, [r3, #8]
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	43db      	mvns	r3, r3
 80009cc:	491f      	ldr	r1, [pc, #124]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009ce:	4013      	ands	r3, r2
 80009d0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d006      	beq.n	80009ec <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009de:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009e0:	68da      	ldr	r2, [r3, #12]
 80009e2:	491a      	ldr	r1, [pc, #104]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	60cb      	str	r3, [r1, #12]
 80009ea:	e006      	b.n	80009fa <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009ec:	4b17      	ldr	r3, [pc, #92]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009ee:	68da      	ldr	r2, [r3, #12]
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	43db      	mvns	r3, r3
 80009f4:	4915      	ldr	r1, [pc, #84]	; (8000a4c <HAL_GPIO_Init+0x2b0>)
 80009f6:	4013      	ands	r3, r2
 80009f8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80009fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fc:	3301      	adds	r3, #1
 80009fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a06:	fa22 f303 	lsr.w	r3, r2, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f47f aed0 	bne.w	80007b0 <HAL_GPIO_Init+0x14>
  }
}
 8000a10:	bf00      	nop
 8000a12:	372c      	adds	r7, #44	; 0x2c
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	10210000 	.word	0x10210000
 8000a20:	10110000 	.word	0x10110000
 8000a24:	10120000 	.word	0x10120000
 8000a28:	10310000 	.word	0x10310000
 8000a2c:	10320000 	.word	0x10320000
 8000a30:	10220000 	.word	0x10220000
 8000a34:	40021000 	.word	0x40021000
 8000a38:	40010000 	.word	0x40010000
 8000a3c:	40010800 	.word	0x40010800
 8000a40:	40010c00 	.word	0x40010c00
 8000a44:	40011000 	.word	0x40011000
 8000a48:	40011400 	.word	0x40011400
 8000a4c:	40010400 	.word	0x40010400

08000a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	807b      	strh	r3, [r7, #2]
 8000a5c:	4613      	mov	r3, r2
 8000a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a60:	787b      	ldrb	r3, [r7, #1]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d003      	beq.n	8000a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a66:	887a      	ldrh	r2, [r7, #2]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a6c:	e003      	b.n	8000a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	041a      	lsls	r2, r3, #16
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	611a      	str	r2, [r3, #16]
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	460b      	mov	r3, r1
 8000a8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	68da      	ldr	r2, [r3, #12]
 8000a90:	887b      	ldrh	r3, [r7, #2]
 8000a92:	4013      	ands	r3, r2
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d003      	beq.n	8000aa0 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a98:	887a      	ldrh	r2, [r7, #2]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000a9e:	e002      	b.n	8000aa6 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000aa0:	887a      	ldrh	r2, [r7, #2]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	611a      	str	r2, [r3, #16]
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr

08000ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d101      	bne.n	8000ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e10f      	b.n	8000ce2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d106      	bne.n	8000adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f7ff fc36 	bl	8000348 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2224      	movs	r2, #36	; 0x24
 8000ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f022 0201 	bic.w	r2, r2, #1
 8000af2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000af4:	f000 fcda 	bl	80014ac <HAL_RCC_GetPCLK1Freq>
 8000af8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	4a7b      	ldr	r2, [pc, #492]	; (8000cec <HAL_I2C_Init+0x23c>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d807      	bhi.n	8000b14 <HAL_I2C_Init+0x64>
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	4a7a      	ldr	r2, [pc, #488]	; (8000cf0 <HAL_I2C_Init+0x240>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	bf94      	ite	ls
 8000b0c:	2301      	movls	r3, #1
 8000b0e:	2300      	movhi	r3, #0
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	e006      	b.n	8000b22 <HAL_I2C_Init+0x72>
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	4a77      	ldr	r2, [pc, #476]	; (8000cf4 <HAL_I2C_Init+0x244>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	bf94      	ite	ls
 8000b1c:	2301      	movls	r3, #1
 8000b1e:	2300      	movhi	r3, #0
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e0db      	b.n	8000ce2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	4a72      	ldr	r2, [pc, #456]	; (8000cf8 <HAL_I2C_Init+0x248>)
 8000b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b32:	0c9b      	lsrs	r3, r3, #18
 8000b34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	68ba      	ldr	r2, [r7, #8]
 8000b46:	430a      	orrs	r2, r1
 8000b48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	6a1b      	ldr	r3, [r3, #32]
 8000b50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	4a64      	ldr	r2, [pc, #400]	; (8000cec <HAL_I2C_Init+0x23c>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d802      	bhi.n	8000b64 <HAL_I2C_Init+0xb4>
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	3301      	adds	r3, #1
 8000b62:	e009      	b.n	8000b78 <HAL_I2C_Init+0xc8>
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000b6a:	fb02 f303 	mul.w	r3, r2, r3
 8000b6e:	4a63      	ldr	r2, [pc, #396]	; (8000cfc <HAL_I2C_Init+0x24c>)
 8000b70:	fba2 2303 	umull	r2, r3, r2, r3
 8000b74:	099b      	lsrs	r3, r3, #6
 8000b76:	3301      	adds	r3, #1
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	6812      	ldr	r2, [r2, #0]
 8000b7c:	430b      	orrs	r3, r1
 8000b7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	69db      	ldr	r3, [r3, #28]
 8000b86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000b8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	4956      	ldr	r1, [pc, #344]	; (8000cec <HAL_I2C_Init+0x23c>)
 8000b94:	428b      	cmp	r3, r1
 8000b96:	d80d      	bhi.n	8000bb4 <HAL_I2C_Init+0x104>
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	1e59      	subs	r1, r3, #1
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bac:	2b04      	cmp	r3, #4
 8000bae:	bf38      	it	cc
 8000bb0:	2304      	movcc	r3, #4
 8000bb2:	e04f      	b.n	8000c54 <HAL_I2C_Init+0x1a4>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d111      	bne.n	8000be0 <HAL_I2C_Init+0x130>
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	1e58      	subs	r0, r3, #1
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6859      	ldr	r1, [r3, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	440b      	add	r3, r1
 8000bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8000bce:	3301      	adds	r3, #1
 8000bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	bf0c      	ite	eq
 8000bd8:	2301      	moveq	r3, #1
 8000bda:	2300      	movne	r3, #0
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	e012      	b.n	8000c06 <HAL_I2C_Init+0x156>
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	1e58      	subs	r0, r3, #1
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6859      	ldr	r1, [r3, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	440b      	add	r3, r1
 8000bee:	0099      	lsls	r1, r3, #2
 8000bf0:	440b      	add	r3, r1
 8000bf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	bf0c      	ite	eq
 8000c00:	2301      	moveq	r3, #1
 8000c02:	2300      	movne	r3, #0
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_I2C_Init+0x15e>
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e022      	b.n	8000c54 <HAL_I2C_Init+0x1a4>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d10e      	bne.n	8000c34 <HAL_I2C_Init+0x184>
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	1e58      	subs	r0, r3, #1
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6859      	ldr	r1, [r3, #4]
 8000c1e:	460b      	mov	r3, r1
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	440b      	add	r3, r1
 8000c24:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c28:	3301      	adds	r3, #1
 8000c2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c32:	e00f      	b.n	8000c54 <HAL_I2C_Init+0x1a4>
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	1e58      	subs	r0, r3, #1
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6859      	ldr	r1, [r3, #4]
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	440b      	add	r3, r1
 8000c42:	0099      	lsls	r1, r3, #2
 8000c44:	440b      	add	r3, r1
 8000c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c54:	6879      	ldr	r1, [r7, #4]
 8000c56:	6809      	ldr	r1, [r1, #0]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	69da      	ldr	r2, [r3, #28]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6a1b      	ldr	r3, [r3, #32]
 8000c6e:	431a      	orrs	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	430a      	orrs	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000c82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	6911      	ldr	r1, [r2, #16]
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	68d2      	ldr	r2, [r2, #12]
 8000c8e:	4311      	orrs	r1, r2
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	6812      	ldr	r2, [r2, #0]
 8000c94:	430b      	orrs	r3, r1
 8000c96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	695a      	ldr	r2, [r3, #20]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	431a      	orrs	r2, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f042 0201 	orr.w	r2, r2, #1
 8000cc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2220      	movs	r2, #32
 8000cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3710      	adds	r7, #16
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	000186a0 	.word	0x000186a0
 8000cf0:	001e847f 	.word	0x001e847f
 8000cf4:	003d08ff 	.word	0x003d08ff
 8000cf8:	431bde83 	.word	0x431bde83
 8000cfc:	10624dd3 	.word	0x10624dd3

08000d00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e26c      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 8087 	beq.w	8000e2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d20:	4b92      	ldr	r3, [pc, #584]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f003 030c 	and.w	r3, r3, #12
 8000d28:	2b04      	cmp	r3, #4
 8000d2a:	d00c      	beq.n	8000d46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d2c:	4b8f      	ldr	r3, [pc, #572]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 030c 	and.w	r3, r3, #12
 8000d34:	2b08      	cmp	r3, #8
 8000d36:	d112      	bne.n	8000d5e <HAL_RCC_OscConfig+0x5e>
 8000d38:	4b8c      	ldr	r3, [pc, #560]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d44:	d10b      	bne.n	8000d5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d46:	4b89      	ldr	r3, [pc, #548]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d06c      	beq.n	8000e2c <HAL_RCC_OscConfig+0x12c>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d168      	bne.n	8000e2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e246      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d66:	d106      	bne.n	8000d76 <HAL_RCC_OscConfig+0x76>
 8000d68:	4b80      	ldr	r3, [pc, #512]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a7f      	ldr	r2, [pc, #508]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	e02e      	b.n	8000dd4 <HAL_RCC_OscConfig+0xd4>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d10c      	bne.n	8000d98 <HAL_RCC_OscConfig+0x98>
 8000d7e:	4b7b      	ldr	r3, [pc, #492]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a7a      	ldr	r2, [pc, #488]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	4b78      	ldr	r3, [pc, #480]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a77      	ldr	r2, [pc, #476]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000d90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d94:	6013      	str	r3, [r2, #0]
 8000d96:	e01d      	b.n	8000dd4 <HAL_RCC_OscConfig+0xd4>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000da0:	d10c      	bne.n	8000dbc <HAL_RCC_OscConfig+0xbc>
 8000da2:	4b72      	ldr	r3, [pc, #456]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a71      	ldr	r2, [pc, #452]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000da8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	4b6f      	ldr	r3, [pc, #444]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a6e      	ldr	r2, [pc, #440]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	e00b      	b.n	8000dd4 <HAL_RCC_OscConfig+0xd4>
 8000dbc:	4b6b      	ldr	r3, [pc, #428]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a6a      	ldr	r2, [pc, #424]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dc6:	6013      	str	r3, [r2, #0]
 8000dc8:	4b68      	ldr	r3, [pc, #416]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a67      	ldr	r2, [pc, #412]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000dce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d013      	beq.n	8000e04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ddc:	f7ff fbce 	bl	800057c <HAL_GetTick>
 8000de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000de2:	e008      	b.n	8000df6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000de4:	f7ff fbca 	bl	800057c <HAL_GetTick>
 8000de8:	4602      	mov	r2, r0
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	2b64      	cmp	r3, #100	; 0x64
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e1fa      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df6:	4b5d      	ldr	r3, [pc, #372]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0f0      	beq.n	8000de4 <HAL_RCC_OscConfig+0xe4>
 8000e02:	e014      	b.n	8000e2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e04:	f7ff fbba 	bl	800057c <HAL_GetTick>
 8000e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e0a:	e008      	b.n	8000e1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e0c:	f7ff fbb6 	bl	800057c <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b64      	cmp	r3, #100	; 0x64
 8000e18:	d901      	bls.n	8000e1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e1e6      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e1e:	4b53      	ldr	r3, [pc, #332]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d1f0      	bne.n	8000e0c <HAL_RCC_OscConfig+0x10c>
 8000e2a:	e000      	b.n	8000e2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0302 	and.w	r3, r3, #2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d063      	beq.n	8000f02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e3a:	4b4c      	ldr	r3, [pc, #304]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 030c 	and.w	r3, r3, #12
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d00b      	beq.n	8000e5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e46:	4b49      	ldr	r3, [pc, #292]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 030c 	and.w	r3, r3, #12
 8000e4e:	2b08      	cmp	r3, #8
 8000e50:	d11c      	bne.n	8000e8c <HAL_RCC_OscConfig+0x18c>
 8000e52:	4b46      	ldr	r3, [pc, #280]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d116      	bne.n	8000e8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e5e:	4b43      	ldr	r3, [pc, #268]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d005      	beq.n	8000e76 <HAL_RCC_OscConfig+0x176>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	691b      	ldr	r3, [r3, #16]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d001      	beq.n	8000e76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e1ba      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e76:	4b3d      	ldr	r3, [pc, #244]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	695b      	ldr	r3, [r3, #20]
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	4939      	ldr	r1, [pc, #228]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000e86:	4313      	orrs	r3, r2
 8000e88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e8a:	e03a      	b.n	8000f02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d020      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e94:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <HAL_RCC_OscConfig+0x270>)
 8000e96:	2201      	movs	r2, #1
 8000e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9a:	f7ff fb6f 	bl	800057c <HAL_GetTick>
 8000e9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ea0:	e008      	b.n	8000eb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ea2:	f7ff fb6b 	bl	800057c <HAL_GetTick>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d901      	bls.n	8000eb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e19b      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb4:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f003 0302 	and.w	r3, r3, #2
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d0f0      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ec0:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	695b      	ldr	r3, [r3, #20]
 8000ecc:	00db      	lsls	r3, r3, #3
 8000ece:	4927      	ldr	r1, [pc, #156]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	600b      	str	r3, [r1, #0]
 8000ed4:	e015      	b.n	8000f02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ed6:	4b26      	ldr	r3, [pc, #152]	; (8000f70 <HAL_RCC_OscConfig+0x270>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff fb4e 	bl	800057c <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ee4:	f7ff fb4a 	bl	800057c <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e17a      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f0      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0308 	and.w	r3, r3, #8
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d03a      	beq.n	8000f84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d019      	beq.n	8000f4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f16:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <HAL_RCC_OscConfig+0x274>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1c:	f7ff fb2e 	bl	800057c <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f22:	e008      	b.n	8000f36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f24:	f7ff fb2a 	bl	800057c <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e15a      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f36:	4b0d      	ldr	r3, [pc, #52]	; (8000f6c <HAL_RCC_OscConfig+0x26c>)
 8000f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3a:	f003 0302 	and.w	r3, r3, #2
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d0f0      	beq.n	8000f24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f42:	2001      	movs	r0, #1
 8000f44:	f000 fac6 	bl	80014d4 <RCC_Delay>
 8000f48:	e01c      	b.n	8000f84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <HAL_RCC_OscConfig+0x274>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f50:	f7ff fb14 	bl	800057c <HAL_GetTick>
 8000f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f56:	e00f      	b.n	8000f78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f58:	f7ff fb10 	bl	800057c <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d908      	bls.n	8000f78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e140      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	42420000 	.word	0x42420000
 8000f74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f78:	4b9e      	ldr	r3, [pc, #632]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8000f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1e9      	bne.n	8000f58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 0304 	and.w	r3, r3, #4
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	f000 80a6 	beq.w	80010de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f92:	2300      	movs	r3, #0
 8000f94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f96:	4b97      	ldr	r3, [pc, #604]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d10d      	bne.n	8000fbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fa2:	4b94      	ldr	r3, [pc, #592]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	4a93      	ldr	r2, [pc, #588]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8000fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fac:	61d3      	str	r3, [r2, #28]
 8000fae:	4b91      	ldr	r3, [pc, #580]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fbe:	4b8e      	ldr	r3, [pc, #568]	; (80011f8 <HAL_RCC_OscConfig+0x4f8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d118      	bne.n	8000ffc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fca:	4b8b      	ldr	r3, [pc, #556]	; (80011f8 <HAL_RCC_OscConfig+0x4f8>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a8a      	ldr	r2, [pc, #552]	; (80011f8 <HAL_RCC_OscConfig+0x4f8>)
 8000fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fd6:	f7ff fad1 	bl	800057c <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fde:	f7ff facd 	bl	800057c <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b64      	cmp	r3, #100	; 0x64
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e0fd      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff0:	4b81      	ldr	r3, [pc, #516]	; (80011f8 <HAL_RCC_OscConfig+0x4f8>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f0      	beq.n	8000fde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d106      	bne.n	8001012 <HAL_RCC_OscConfig+0x312>
 8001004:	4b7b      	ldr	r3, [pc, #492]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	4a7a      	ldr	r2, [pc, #488]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	6213      	str	r3, [r2, #32]
 8001010:	e02d      	b.n	800106e <HAL_RCC_OscConfig+0x36e>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10c      	bne.n	8001034 <HAL_RCC_OscConfig+0x334>
 800101a:	4b76      	ldr	r3, [pc, #472]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800101c:	6a1b      	ldr	r3, [r3, #32]
 800101e:	4a75      	ldr	r2, [pc, #468]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001020:	f023 0301 	bic.w	r3, r3, #1
 8001024:	6213      	str	r3, [r2, #32]
 8001026:	4b73      	ldr	r3, [pc, #460]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	4a72      	ldr	r2, [pc, #456]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800102c:	f023 0304 	bic.w	r3, r3, #4
 8001030:	6213      	str	r3, [r2, #32]
 8001032:	e01c      	b.n	800106e <HAL_RCC_OscConfig+0x36e>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	2b05      	cmp	r3, #5
 800103a:	d10c      	bne.n	8001056 <HAL_RCC_OscConfig+0x356>
 800103c:	4b6d      	ldr	r3, [pc, #436]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	4a6c      	ldr	r2, [pc, #432]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6213      	str	r3, [r2, #32]
 8001048:	4b6a      	ldr	r3, [pc, #424]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800104a:	6a1b      	ldr	r3, [r3, #32]
 800104c:	4a69      	ldr	r2, [pc, #420]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800104e:	f043 0301 	orr.w	r3, r3, #1
 8001052:	6213      	str	r3, [r2, #32]
 8001054:	e00b      	b.n	800106e <HAL_RCC_OscConfig+0x36e>
 8001056:	4b67      	ldr	r3, [pc, #412]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4a66      	ldr	r2, [pc, #408]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800105c:	f023 0301 	bic.w	r3, r3, #1
 8001060:	6213      	str	r3, [r2, #32]
 8001062:	4b64      	ldr	r3, [pc, #400]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	4a63      	ldr	r2, [pc, #396]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001068:	f023 0304 	bic.w	r3, r3, #4
 800106c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d015      	beq.n	80010a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001076:	f7ff fa81 	bl	800057c <HAL_GetTick>
 800107a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800107c:	e00a      	b.n	8001094 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800107e:	f7ff fa7d 	bl	800057c <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	f241 3288 	movw	r2, #5000	; 0x1388
 800108c:	4293      	cmp	r3, r2
 800108e:	d901      	bls.n	8001094 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e0ab      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001094:	4b57      	ldr	r3, [pc, #348]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	f003 0302 	and.w	r3, r3, #2
 800109c:	2b00      	cmp	r3, #0
 800109e:	d0ee      	beq.n	800107e <HAL_RCC_OscConfig+0x37e>
 80010a0:	e014      	b.n	80010cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a2:	f7ff fa6b 	bl	800057c <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010a8:	e00a      	b.n	80010c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010aa:	f7ff fa67 	bl	800057c <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e095      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010c0:	4b4c      	ldr	r3, [pc, #304]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 80010c2:	6a1b      	ldr	r3, [r3, #32]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ee      	bne.n	80010aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010cc:	7dfb      	ldrb	r3, [r7, #23]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d105      	bne.n	80010de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010d2:	4b48      	ldr	r3, [pc, #288]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	4a47      	ldr	r2, [pc, #284]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 80010d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f000 8081 	beq.w	80011ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010e8:	4b42      	ldr	r3, [pc, #264]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 030c 	and.w	r3, r3, #12
 80010f0:	2b08      	cmp	r3, #8
 80010f2:	d061      	beq.n	80011b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	69db      	ldr	r3, [r3, #28]
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d146      	bne.n	800118a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010fc:	4b3f      	ldr	r3, [pc, #252]	; (80011fc <HAL_RCC_OscConfig+0x4fc>)
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001102:	f7ff fa3b 	bl	800057c <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800110a:	f7ff fa37 	bl	800057c <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e067      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800111c:	4b35      	ldr	r3, [pc, #212]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d1f0      	bne.n	800110a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a1b      	ldr	r3, [r3, #32]
 800112c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001130:	d108      	bne.n	8001144 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001132:	4b30      	ldr	r3, [pc, #192]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	492d      	ldr	r1, [pc, #180]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001140:	4313      	orrs	r3, r2
 8001142:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001144:	4b2b      	ldr	r3, [pc, #172]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a19      	ldr	r1, [r3, #32]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	430b      	orrs	r3, r1
 8001156:	4927      	ldr	r1, [pc, #156]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 8001158:	4313      	orrs	r3, r2
 800115a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800115c:	4b27      	ldr	r3, [pc, #156]	; (80011fc <HAL_RCC_OscConfig+0x4fc>)
 800115e:	2201      	movs	r2, #1
 8001160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001162:	f7ff fa0b 	bl	800057c <HAL_GetTick>
 8001166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800116a:	f7ff fa07 	bl	800057c <HAL_GetTick>
 800116e:	4602      	mov	r2, r0
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e037      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800117c:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f0      	beq.n	800116a <HAL_RCC_OscConfig+0x46a>
 8001188:	e02f      	b.n	80011ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800118a:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <HAL_RCC_OscConfig+0x4fc>)
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001190:	f7ff f9f4 	bl	800057c <HAL_GetTick>
 8001194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001196:	e008      	b.n	80011aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001198:	f7ff f9f0 	bl	800057c <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d901      	bls.n	80011aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e020      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011aa:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1f0      	bne.n	8001198 <HAL_RCC_OscConfig+0x498>
 80011b6:	e018      	b.n	80011ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d101      	bne.n	80011c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e013      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011c4:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <HAL_RCC_OscConfig+0x4f4>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d106      	bne.n	80011e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d001      	beq.n	80011ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40007000 	.word	0x40007000
 80011fc:	42420060 	.word	0x42420060

08001200 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0d0      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001214:	4b6a      	ldr	r3, [pc, #424]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0307 	and.w	r3, r3, #7
 800121c:	683a      	ldr	r2, [r7, #0]
 800121e:	429a      	cmp	r2, r3
 8001220:	d910      	bls.n	8001244 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001222:	4b67      	ldr	r3, [pc, #412]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 0207 	bic.w	r2, r3, #7
 800122a:	4965      	ldr	r1, [pc, #404]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	4313      	orrs	r3, r2
 8001230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001232:	4b63      	ldr	r3, [pc, #396]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d001      	beq.n	8001244 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e0b8      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d020      	beq.n	8001292 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	2b00      	cmp	r3, #0
 800125a:	d005      	beq.n	8001268 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800125c:	4b59      	ldr	r3, [pc, #356]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	4a58      	ldr	r2, [pc, #352]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001262:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001266:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0308 	and.w	r3, r3, #8
 8001270:	2b00      	cmp	r3, #0
 8001272:	d005      	beq.n	8001280 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001274:	4b53      	ldr	r3, [pc, #332]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	4a52      	ldr	r2, [pc, #328]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800127a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800127e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001280:	4b50      	ldr	r3, [pc, #320]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	494d      	ldr	r1, [pc, #308]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800128e:	4313      	orrs	r3, r2
 8001290:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	2b00      	cmp	r3, #0
 800129c:	d040      	beq.n	8001320 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d107      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a6:	4b47      	ldr	r3, [pc, #284]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d115      	bne.n	80012de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e07f      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d107      	bne.n	80012ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012be:	4b41      	ldr	r3, [pc, #260]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d109      	bne.n	80012de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e073      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ce:	4b3d      	ldr	r3, [pc, #244]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e06b      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012de:	4b39      	ldr	r3, [pc, #228]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f023 0203 	bic.w	r2, r3, #3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4936      	ldr	r1, [pc, #216]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012f0:	f7ff f944 	bl	800057c <HAL_GetTick>
 80012f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012f6:	e00a      	b.n	800130e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f8:	f7ff f940 	bl	800057c <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	f241 3288 	movw	r2, #5000	; 0x1388
 8001306:	4293      	cmp	r3, r2
 8001308:	d901      	bls.n	800130e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e053      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800130e:	4b2d      	ldr	r3, [pc, #180]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f003 020c 	and.w	r2, r3, #12
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	429a      	cmp	r2, r3
 800131e:	d1eb      	bne.n	80012f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001320:	4b27      	ldr	r3, [pc, #156]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0307 	and.w	r3, r3, #7
 8001328:	683a      	ldr	r2, [r7, #0]
 800132a:	429a      	cmp	r2, r3
 800132c:	d210      	bcs.n	8001350 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132e:	4b24      	ldr	r3, [pc, #144]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f023 0207 	bic.w	r2, r3, #7
 8001336:	4922      	ldr	r1, [pc, #136]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	4313      	orrs	r3, r2
 800133c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800133e:	4b20      	ldr	r3, [pc, #128]	; (80013c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	683a      	ldr	r2, [r7, #0]
 8001348:	429a      	cmp	r2, r3
 800134a:	d001      	beq.n	8001350 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e032      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	2b00      	cmp	r3, #0
 800135a:	d008      	beq.n	800136e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800135c:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	4916      	ldr	r1, [pc, #88]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800136a:	4313      	orrs	r3, r2
 800136c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0308 	and.w	r3, r3, #8
 8001376:	2b00      	cmp	r3, #0
 8001378:	d009      	beq.n	800138e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	691b      	ldr	r3, [r3, #16]
 8001386:	00db      	lsls	r3, r3, #3
 8001388:	490e      	ldr	r1, [pc, #56]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 800138a:	4313      	orrs	r3, r2
 800138c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800138e:	f000 f821 	bl	80013d4 <HAL_RCC_GetSysClockFreq>
 8001392:	4601      	mov	r1, r0
 8001394:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	091b      	lsrs	r3, r3, #4
 800139a:	f003 030f 	and.w	r3, r3, #15
 800139e:	4a0a      	ldr	r2, [pc, #40]	; (80013c8 <HAL_RCC_ClockConfig+0x1c8>)
 80013a0:	5cd3      	ldrb	r3, [r2, r3]
 80013a2:	fa21 f303 	lsr.w	r3, r1, r3
 80013a6:	4a09      	ldr	r2, [pc, #36]	; (80013cc <HAL_RCC_ClockConfig+0x1cc>)
 80013a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013aa:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <HAL_RCC_ClockConfig+0x1d0>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff f8a2 	bl	80004f8 <HAL_InitTick>

  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40022000 	.word	0x40022000
 80013c4:	40021000 	.word	0x40021000
 80013c8:	08001594 	.word	0x08001594
 80013cc:	20000000 	.word	0x20000000
 80013d0:	20000004 	.word	0x20000004

080013d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013d4:	b490      	push	{r4, r7}
 80013d6:	b08a      	sub	sp, #40	; 0x28
 80013d8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013da:	4b2a      	ldr	r3, [pc, #168]	; (8001484 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013dc:	1d3c      	adds	r4, r7, #4
 80013de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013e4:	4b28      	ldr	r3, [pc, #160]	; (8001488 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013e6:	881b      	ldrh	r3, [r3, #0]
 80013e8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
 80013ee:	2300      	movs	r3, #0
 80013f0:	61bb      	str	r3, [r7, #24]
 80013f2:	2300      	movs	r3, #0
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013fe:	4b23      	ldr	r3, [pc, #140]	; (800148c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f003 030c 	and.w	r3, r3, #12
 800140a:	2b04      	cmp	r3, #4
 800140c:	d002      	beq.n	8001414 <HAL_RCC_GetSysClockFreq+0x40>
 800140e:	2b08      	cmp	r3, #8
 8001410:	d003      	beq.n	800141a <HAL_RCC_GetSysClockFreq+0x46>
 8001412:	e02d      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001414:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001416:	623b      	str	r3, [r7, #32]
      break;
 8001418:	e02d      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	0c9b      	lsrs	r3, r3, #18
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001426:	4413      	add	r3, r2
 8001428:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800142c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d013      	beq.n	8001460 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001438:	4b14      	ldr	r3, [pc, #80]	; (800148c <HAL_RCC_GetSysClockFreq+0xb8>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	0c5b      	lsrs	r3, r3, #17
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001446:	4413      	add	r3, r2
 8001448:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800144c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001452:	fb02 f203 	mul.w	r2, r2, r3
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	fbb2 f3f3 	udiv	r3, r2, r3
 800145c:	627b      	str	r3, [r7, #36]	; 0x24
 800145e:	e004      	b.n	800146a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	4a0c      	ldr	r2, [pc, #48]	; (8001494 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001464:	fb02 f303 	mul.w	r3, r2, r3
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800146a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146c:	623b      	str	r3, [r7, #32]
      break;
 800146e:	e002      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001470:	4b07      	ldr	r3, [pc, #28]	; (8001490 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001472:	623b      	str	r3, [r7, #32]
      break;
 8001474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001476:	6a3b      	ldr	r3, [r7, #32]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3728      	adds	r7, #40	; 0x28
 800147c:	46bd      	mov	sp, r7
 800147e:	bc90      	pop	{r4, r7}
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	08001580 	.word	0x08001580
 8001488:	08001590 	.word	0x08001590
 800148c:	40021000 	.word	0x40021000
 8001490:	007a1200 	.word	0x007a1200
 8001494:	003d0900 	.word	0x003d0900

08001498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800149c:	4b02      	ldr	r3, [pc, #8]	; (80014a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	20000000 	.word	0x20000000

080014ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014b0:	f7ff fff2 	bl	8001498 <HAL_RCC_GetHCLKFreq>
 80014b4:	4601      	mov	r1, r0
 80014b6:	4b05      	ldr	r3, [pc, #20]	; (80014cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	0a1b      	lsrs	r3, r3, #8
 80014bc:	f003 0307 	and.w	r3, r3, #7
 80014c0:	4a03      	ldr	r2, [pc, #12]	; (80014d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014c2:	5cd3      	ldrb	r3, [r2, r3]
 80014c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40021000 	.word	0x40021000
 80014d0:	080015a4 	.word	0x080015a4

080014d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <RCC_Delay+0x34>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0a      	ldr	r2, [pc, #40]	; (800150c <RCC_Delay+0x38>)
 80014e2:	fba2 2303 	umull	r2, r3, r2, r3
 80014e6:	0a5b      	lsrs	r3, r3, #9
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	fb02 f303 	mul.w	r3, r2, r3
 80014ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014f0:	bf00      	nop
  }
  while (Delay --);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	1e5a      	subs	r2, r3, #1
 80014f6:	60fa      	str	r2, [r7, #12]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1f9      	bne.n	80014f0 <RCC_Delay+0x1c>
}
 80014fc:	bf00      	nop
 80014fe:	3714      	adds	r7, #20
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	20000000 	.word	0x20000000
 800150c:	10624dd3 	.word	0x10624dd3

08001510 <__libc_init_array>:
 8001510:	b570      	push	{r4, r5, r6, lr}
 8001512:	2500      	movs	r5, #0
 8001514:	4e0c      	ldr	r6, [pc, #48]	; (8001548 <__libc_init_array+0x38>)
 8001516:	4c0d      	ldr	r4, [pc, #52]	; (800154c <__libc_init_array+0x3c>)
 8001518:	1ba4      	subs	r4, r4, r6
 800151a:	10a4      	asrs	r4, r4, #2
 800151c:	42a5      	cmp	r5, r4
 800151e:	d109      	bne.n	8001534 <__libc_init_array+0x24>
 8001520:	f000 f822 	bl	8001568 <_init>
 8001524:	2500      	movs	r5, #0
 8001526:	4e0a      	ldr	r6, [pc, #40]	; (8001550 <__libc_init_array+0x40>)
 8001528:	4c0a      	ldr	r4, [pc, #40]	; (8001554 <__libc_init_array+0x44>)
 800152a:	1ba4      	subs	r4, r4, r6
 800152c:	10a4      	asrs	r4, r4, #2
 800152e:	42a5      	cmp	r5, r4
 8001530:	d105      	bne.n	800153e <__libc_init_array+0x2e>
 8001532:	bd70      	pop	{r4, r5, r6, pc}
 8001534:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001538:	4798      	blx	r3
 800153a:	3501      	adds	r5, #1
 800153c:	e7ee      	b.n	800151c <__libc_init_array+0xc>
 800153e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001542:	4798      	blx	r3
 8001544:	3501      	adds	r5, #1
 8001546:	e7f2      	b.n	800152e <__libc_init_array+0x1e>
 8001548:	080015ac 	.word	0x080015ac
 800154c:	080015ac 	.word	0x080015ac
 8001550:	080015ac 	.word	0x080015ac
 8001554:	080015b0 	.word	0x080015b0

08001558 <memset>:
 8001558:	4603      	mov	r3, r0
 800155a:	4402      	add	r2, r0
 800155c:	4293      	cmp	r3, r2
 800155e:	d100      	bne.n	8001562 <memset+0xa>
 8001560:	4770      	bx	lr
 8001562:	f803 1b01 	strb.w	r1, [r3], #1
 8001566:	e7f9      	b.n	800155c <memset+0x4>

08001568 <_init>:
 8001568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800156a:	bf00      	nop
 800156c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800156e:	bc08      	pop	{r3}
 8001570:	469e      	mov	lr, r3
 8001572:	4770      	bx	lr

08001574 <_fini>:
 8001574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001576:	bf00      	nop
 8001578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800157a:	bc08      	pop	{r3}
 800157c:	469e      	mov	lr, r3
 800157e:	4770      	bx	lr
