/**********************************************************************

    Western Digital WD11C00-17 PC/XT Host Interface Logic Device

    Copyright MESS Team.
    Visit http://mamedev.org for licensing and usage restrictions.

**********************************************************************/

#pragma once

#ifndef __WD11C00_17__
#define __WD11C00_17__


#include "emu.h"



//**************************************************************************
//  INTERFACE CONFIGURATION MACROS
//**************************************************************************

#define MCFG_WD11C00_17_ADD(_tag, _clock, _config) \
    MCFG_DEVICE_ADD(_tag, WD11C00_17, _clock) \
	MCFG_DEVICE_CONFIG(_config)


#define WD11C00_17_INTERFACE(_name) \
	const wd11c00_17_interface (_name) =



//**************************************************************************
//  TYPE DEFINITIONS
//**************************************************************************

// ======================> wd11c00_17_interface

struct wd11c00_17_interface
{
	devcb_write_line	m_out_irq5_cb;
	devcb_write_line	m_out_drq3_cb;
	devcb_write_line	m_out_mr_cb;
	devcb_write_line	m_out_busy_cb;
	devcb_write_line	m_out_req_cb;
	devcb_write_line	m_out_ra3_cb;
	devcb_read8			m_in_rd322_cb;
	devcb_read8			m_in_ramcs_cb;
	devcb_write8		m_out_ramwr_cb;
	devcb_read8			m_in_cs1010_cb;
	devcb_write8		m_out_cs1010_cb;
};


// ======================> wd11c00_17_device

class wd11c00_17_device :	public device_t,
							public wd11c00_17_interface
{
public:
	// construction/destruction
	wd11c00_17_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);

	DECLARE_READ8_MEMBER( io_r );
	DECLARE_WRITE8_MEMBER( io_w );

	UINT8 dack_r();
	void dack_w(UINT8 data);

	DECLARE_READ8_MEMBER( read );
	DECLARE_WRITE8_MEMBER( write );

	DECLARE_WRITE_LINE_MEMBER( ireq_w );
	DECLARE_WRITE_LINE_MEMBER( io_w );
	DECLARE_WRITE_LINE_MEMBER( cd_w );
	DECLARE_WRITE_LINE_MEMBER( clct_w );
	DECLARE_WRITE_LINE_MEMBER( mode_w );

	DECLARE_READ_LINE_MEMBER( busy_r );
	DECLARE_READ_LINE_MEMBER( ecc_not_0_r );

protected:
	// device-level overrides
	virtual void device_start();
	virtual void device_reset();
    virtual void device_config_complete();

private:
	inline void check_interrupt();
	inline void increment_address();
	inline UINT8 read_data();
	inline void write_data(UINT8 data);
	inline void software_reset();
	inline void select();

	devcb_resolved_write_line	m_out_irq5_func;
	devcb_resolved_write_line	m_out_drq3_func;
	devcb_resolved_write_line	m_out_mr_func;
	devcb_resolved_write_line	m_out_busy_func;
	devcb_resolved_write_line	m_out_req_func;
	devcb_resolved_write_line	m_out_ra3_func;
	devcb_resolved_read8		m_in_rd322_func;
	devcb_resolved_read8		m_in_ramcs_func;
	devcb_resolved_write8		m_out_ramwr_func;
	devcb_resolved_read8		m_in_cs1010_func;
	devcb_resolved_write8		m_out_cs1010_func;

	UINT8 m_status;
	UINT8 m_mask;

	offs_t m_ra;

	int m_mode;
	int m_ecc_not_0;

	int m_irq5;
	int m_drq3;
	int m_busy;
	int m_req;
	int m_ra3;
};


// device type definition
extern const device_type WD11C00_17;

#endif
