================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Mar 25 17:24:37 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         ADPCM
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              4550
FF:               2633
DSP:              50
BRAM:             6
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 5.231       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                           | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                           | 4550 | 2633 | 50  | 6    |      |     |        |      |         |          |        |
|   (inst)                       | 20   | 913  |     |      |      |     |        |      |         |          |        |
|   accumc_U                     | 32   | 32   |     |      |      |     |        |      |         |          |        |
|   accumd_U                     | 100  | 32   |     |      |      |     |        |      |         |          |        |
|   dec_del_bph_U                | 78   | 32   |     |      |      |     |        |      |         |          |        |
|   dec_del_bpl_U                | 105  | 32   |     |      |      |     |        |      |         |          |        |
|   dec_del_dhx_U                | 40   |      |     | 1    |      |     |        |      |         |          |        |
|   dec_del_dltx_U               |      |      |     | 1    |      |     |        |      |         |          |        |
|   delay_bph_U                  | 121  | 32   |     |      |      |     |        |      |         |          |        |
|   delay_bpl_U                  | 105  | 32   |     |      |      |     |        |      |         |          |        |
|   delay_dhx_U                  | 16   |      |     | 1    |      |     |        |      |         |          |        |
|   delay_dltx_U                 | 8    |      |     | 1    |      |     |        |      |         |          |        |
|   grp_decode_fu_399            | 1668 | 496  | 20  |      |      |     |        |      |         |          |        |
|     (grp_decode_fu_399)        | 705  | 377  |     |      |      |     |        |      |         |          |        |
|       mul_16s_32s_48_1_1_U44   | 46   |      | 2   |      |      |     |        |      |         |          |        |
|     grp_upzero_fu_443          | 132  | 63   | 1   |      |      |     |        |      |         |          |        |
|       (grp_upzero_fu_443)      | 108  | 63   |     |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U55   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_14s_15ns_29_1_1_U120   | 94   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U110    | 169  |      | 2   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U111    | 62   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U116   | 78   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U117   | 16   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_32s_47_1_1_U112    | 25   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U113    | 143  |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U114    | 65   |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_7s_39_1_1_U115     | 151  |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_14_1_1_U119        | 2    |      |     |      |      |     |        |      |         |          |        |
|   grp_encode_fu_333            | 1988 | 967  | 30  |      |      |     |        |      |         |          |        |
|     (grp_encode_fu_333)        | 638  | 715  |     |      |      |     |        |      |         |          |        |
|     grp_filtez_fu_430          | 229  | 56   | 2   |      |      |     |        |      |         |          |        |
|       (grp_filtez_fu_430)      | 183  | 56   |     |      |      |     |        |      |         |          |        |
|       mul_16s_32s_48_1_1_U44   | 46   |      | 2   |      |      |     |        |      |         |          |        |
|     grp_quantl_fu_440          | 107  | 70   | 1   |      |      |     |        |      |         |          |        |
|       (grp_quantl_fu_440)      | 40   | 59   |     |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_30_1_1_U48 | 27   |      | 1   |      |      |     |        |      |         |          |        |
|       quant26bt_neg_U          | 31   | 5    |     |      |      |     |        |      |         |          |        |
|       quant26bt_pos_U          | 9    | 6    |     |      |      |     |        |      |         |          |        |
|     grp_upzero_fu_452          | 79   | 63   | 1   |      |      |     |        |      |         |          |        |
|       (grp_upzero_fu_452)      | 55   | 63   |     |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U55   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     grp_upzero_fu_461          | 75   | 63   | 1   |      |      |     |        |      |         |          |        |
|       (grp_upzero_fu_461)      | 51   | 63   |     |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U55   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_14s_15ns_29_1_1_U71    | 47   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_15ns_11ns_25_1_1_U68   |      |      | 1   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U60     | 139  |      | 2   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U61     | 48   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U69    | 48   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_32s_47_1_1_U62     | 25   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U63     | 100  |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U64     | 63   |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U65     | 102  |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U66     | 63   |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_7s_39_1_1_U67      | 228  |      |     |      |      |     |        |      |         |          |        |
|   grp_reset_fu_243             | 37   | 20   |     |      |      |     |        |      |         |          |        |
|   h_U                          |      | 12   |     |      |      |     |        |      |         |          |        |
|   ilb_table_U                  | 122  | 22   |     |      |      |     |        |      |         |          |        |
|   tqmf_U                       | 66   |      |     | 2    |      |     |        |      |         |          |        |
|   wl_code_table_U              | 76   | 11   |     |      |      |     |        |      |         |          |        |
+--------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.52%  | OK     |
| FD                                                        | 50%       | 0.15%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
| CARRY8                                                    | 25%       | 0.31%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.84%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.22%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.53%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 83     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.16   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                            |                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.769 | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK | grp_decode_fu_399/apl2_8_reg_2188_reg[16]/D |           23 |         36 |          5.182 |          3.650 |        1.532 |
| Path2 | 2.769 | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK | grp_decode_fu_399/apl2_reg_2157_reg[16]/D   |           23 |         36 |          5.182 |          3.650 |        1.532 |
| Path3 | 2.795 | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK | grp_decode_fu_399/apl2_8_reg_2188_reg[15]/D |           22 |         36 |          5.156 |          3.628 |        1.528 |
| Path4 | 2.795 | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK | grp_decode_fu_399/apl2_reg_2157_reg[15]/D   |           22 |         36 |          5.156 |          3.628 |        1.528 |
| Path5 | 2.798 | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK | grp_decode_fu_399/apl2_8_reg_2188_reg[13]/D |           22 |         36 |          5.153 |          3.626 |        1.527 |
+-------+-------+----------------------------------------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------+------------------------+
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71                   | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_34__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_16__6                | CLB.LUT.LUT3           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4         | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[7]_i_2              | CLB.LUT.LUT4           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_25            | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_13            | CLB.LUT.LUT6           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1         | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[16]_i_1         | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/apl2_8_reg_2188_reg[16]                                     | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------+------------------------+
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71                   | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_34__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_16__6                | CLB.LUT.LUT3           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4         | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[7]_i_2                | CLB.LUT.LUT4           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_25              | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_13              | CLB.LUT.LUT6           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1           | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[16]_i_1           | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/apl2_reg_2157_reg[16]                                       | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------+------------------------+
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71                   | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_34__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_16__6                | CLB.LUT.LUT3           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4         | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[7]_i_2              | CLB.LUT.LUT4           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_25            | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_13            | CLB.LUT.LUT6           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1         | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/apl2_8_reg_2188_reg[15]                                     | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------+------------------------+
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71                   | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_34__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_16__6                | CLB.LUT.LUT3           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4         | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[7]_i_2                | CLB.LUT.LUT4           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_25              | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_13              | CLB.LUT.LUT6           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1           | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/apl2_reg_2157_reg[15]                                       | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------+------------------------+
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71                   | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_34__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_16__6                | CLB.LUT.LUT3           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4         | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4                | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[7]_i_2              | CLB.LUT.LUT4           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_25            | CLB.LUT.LUT2           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_13            | CLB.LUT.LUT6           |
    | grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1         | CLB.CARRY.CARRY8       |
    | grp_decode_fu_399/apl2_8_reg_2188_reg[13]                                     | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/adpcm_main_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/adpcm_main_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/adpcm_main_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/adpcm_main_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/adpcm_main_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/adpcm_main_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


