$date
	Sat Jan 17 17:22:04 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux21_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
1!
$end
#10000
0!
0"
#20000
1!
1$
1#
1"
#30000
