# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/i2c_adc_user.vhd" \
"../../../../Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd" \
"../../../../Lab3.srcs/sim_1/new/i2c_adc_user_tb.vhd" \

# Do not sort compile order
nosort
