// Seed: 3795954264
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_7;
  supply0 id_13, id_14, id_15 = -1, id_16, id_17;
endmodule
module module_1 (
    inout uwire id_0,
    inout wire id_1,
    output logic id_2,
    output wor id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_6 = -1;
  parameter id_9 = -1;
  bit id_10;
  assign id_3 = id_5;
  wire [1 : -1 'h0] id_11;
  localparam id_12 = id_9;
  assign id_1 = id_1;
  assign id_8 = -1;
  assign id_3 = id_10;
  logic [-1 : -1] id_13;
  localparam id_14 = id_9;
  wire id_15;
  ;
  always id_2 <= id_9;
  always begin : LABEL_0
    id_10 <= id_12 ? -1 * 1 : id_9;
  end
endmodule
