// Seed: 3132500778
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output wand id_6
);
  logic id_8;
  assign id_8 = 1;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd76,
    parameter id_7 = 32'd50
) (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output wand id_3,
    output supply0 id_4,
    output supply0 _id_5,
    input supply1 id_6,
    output tri _id_7
);
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_2,
      id_6,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_9[id_7 : id_5];
  ;
endmodule
