//
// Written by Synplify Pro 
// Product Version "S-2021.09M"
// Program "Synplify Pro", Mapper "map202109act, Build 055R"
// Fri Sep 20 09:45:50 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/std.vhd "
// file 1 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 2 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 3 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 4 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 5 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 6 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/arith.vhd "
// file 7 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 8 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd/hyperents.vhd "
// file 9 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/WB2AHBL.vhd "
// file 10 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_package.vhd "
// file 11 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd "
// file 12 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd "
// file 13 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd "
// file 14 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd "
// file 15 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd "
// file 16 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd "
// file 17 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd "
// file 18 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd "
// file 19 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS_syn.vhd "
// file 20 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd "
// file 21 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd "
// file 22 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd "
// file 23 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd "
// file 24 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd "
// file 25 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd "
// file 26 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd "
// file 27 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd "
// file 28 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd "
// file 29 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_decompressor.vhd "
// file 30 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd "
// file 31 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd "
// file 32 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd "
// file 33 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_pmp.vhd "
// file 34 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu.vhd "
// file 35 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd "
// file 36 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd "
// file 37 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd "
// file 38 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd "
// file 39 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd "
// file 40 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd "
// file 41 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_bootloader_image.vhd "
// file 42 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_boot_rom.vhd "
// file 43 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cfs.vhd "
// file 44 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_crc.vhd "
// file 45 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dcache.vhd "
// file 46 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_debug_dm.vhd "
// file 47 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_debug_dtm.vhd "
// file 48 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dma.vhd "
// file 49 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gptmr.vhd "
// file 50 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_icache.vhd "
// file 51 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_imem.entity.vhd "
// file 52 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_imem.default.vhd "
// file 53 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd "
// file 54 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_neoled.vhd "
// file 55 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_onewire.vhd "
// file 56 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_pwm.vhd "
// file 57 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sdi.vhd "
// file 58 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_slink.vhd "
// file 59 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_spi.vhd "
// file 60 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_trng.vhd "
// file 61 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_twi.vhd "
// file 62 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wdt.vhd "
// file 63 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_xip.vhd "
// file 64 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_xirq.vhd "
// file 65 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd "
// file 66 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd "
// file 67 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd "
// file 68 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd "
// file 69 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd "
// file 70 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd "
// file 71 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd "
// file 72 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd "
// file 73 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS.vhd "
// file 74 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/top_sb.vhd "
// file 75 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top/top.vhd "
// file 76 "\/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/nlconst.dat "
// file 77 "\/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc "

`timescale 100 ps/100 ps
module neorv32_fifo_2_17_false_false_1 (
  state_ns_5,
  state_ns_0,
  rdata_1,
  un1_neorv32_core_bus_switch_inst_1,
  un1_neorv32_cpu_inst_0,
  state_0,
  N_981_i,
  N_279_i_1z,
  restart_2,
  full_0,
  pce,
  N_35_0,
  N_232_mux,
  N_233_mux,
  N_1856_i,
  N_234_mux,
  N_231_mux,
  N_1847_i,
  N_1848_i,
  N_212_mux,
  N_1850_i,
  N_213_mux,
  N_29_0,
  N_1861_i,
  N_113,
  N_1860_i,
  N_32_0,
  N_288_i,
  top_sb_0_FIC_0_CLK,
  rstn_sys,
  N_283,
  pc
)
;
input state_ns_5 ;
output state_ns_0 ;
output [15:0] rdata_1 ;
input [33:32] un1_neorv32_core_bus_switch_inst_1 ;
output un1_neorv32_cpu_inst_0 ;
input state_0 ;
output N_981_i ;
output N_279_i_1z ;
input restart_2 ;
input full_0 ;
output pce ;
input N_35_0 ;
input N_232_mux ;
input N_233_mux ;
input N_1856_i ;
input N_234_mux ;
input N_231_mux ;
input N_1847_i ;
input N_1848_i ;
input N_212_mux ;
input N_1850_i ;
input N_213_mux ;
input N_29_0 ;
input N_1861_i ;
input N_113 ;
input N_1860_i ;
input N_32_0 ;
input N_288_i ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
output N_283 ;
input pc ;
wire state_ns_5 ;
wire state_ns_0 ;
wire un1_neorv32_cpu_inst_0 ;
wire state_0 ;
wire N_981_i ;
wire N_279_i_1z ;
wire restart_2 ;
wire full_0 ;
wire pce ;
wire N_35_0 ;
wire N_232_mux ;
wire N_233_mux ;
wire N_1856_i ;
wire N_234_mux ;
wire N_231_mux ;
wire N_1847_i ;
wire N_1848_i ;
wire N_212_mux ;
wire N_1850_i ;
wire N_213_mux ;
wire N_29_0 ;
wire N_1861_i ;
wire N_113 ;
wire N_1860_i ;
wire N_32_0 ;
wire N_288_i ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire N_283 ;
wire pc ;
wire [1:0] r_pnt;
wire [0:0] r_pnt_2_fast_0_0;
wire [1:1] r_pnt_2_fast_0;
wire [1:0] w_pnt;
wire [0:0] w_pnt_3_fast_0_0;
wire [1:1] w_pnt_3_fast_0;
wire [0:0] r_pnt_fast;
wire [0:0] r_pnt_2_fast_fast_0;
wire [0:0] w_pnt_fast;
wire [0:0] w_pnt_3_fast_fast_0;
wire [15:0] data_1;
wire [15:0] data_0;
wire CO0_0 ;
wire VCC ;
wire GND ;
wire data_0_1_sqmuxa ;
wire state2 ;
wire full ;
// @28:114
  CFG2 \pointer_update.fifo.r_pnt_2_fast_0[0]  (
	.A(state_ns_5),
	.B(r_pnt[0]),
	.Y(r_pnt_2_fast_0_0[0])
);
defparam \pointer_update.fifo.r_pnt_2_fast_0[0] .INIT=4'h6;
// @28:114
  CFG3 \pointer_update.fifo.r_pnt_2_fast[1]  (
	.A(r_pnt[1]),
	.B(r_pnt[0]),
	.C(state_ns_5),
	.Y(r_pnt_2_fast_0[1])
);
defparam \pointer_update.fifo.r_pnt_2_fast[1] .INIT=8'h6A;
// @28:108
  CFG3 \pointer_update.fifo.w_pnt_3_fast_0[0]  (
	.A(w_pnt[0]),
	.B(pc),
	.C(N_283),
	.Y(w_pnt_3_fast_0_0[0])
);
defparam \pointer_update.fifo.w_pnt_3_fast_0[0] .INIT=8'hA6;
// @28:108
  CFG2 \pointer_update.fifo.w_pnt_3_fast[1]  (
	.A(CO0_0),
	.B(w_pnt[1]),
	.Y(w_pnt_3_fast_0[1])
);
defparam \pointer_update.fifo.w_pnt_3_fast[1] .INIT=4'h6;
// @28:114
  CFG2 \pointer_update.fifo.r_pnt_2_fast_fast[0]  (
	.A(state_ns_5),
	.B(r_pnt_fast[0]),
	.Y(r_pnt_2_fast_fast_0[0])
);
defparam \pointer_update.fifo.r_pnt_2_fast_fast[0] .INIT=4'h6;
// @28:108
  CFG3 \pointer_update.fifo.w_pnt_3_fast_fast[0]  (
	.A(w_pnt_fast[0]),
	.B(pc),
	.C(N_283),
	.Y(w_pnt_3_fast_fast_0[0])
);
defparam \pointer_update.fifo.w_pnt_3_fast_fast[0] .INIT=8'hA6;
// @28:103
  SLE \fifo.w_pnt_fast[0]  (
	.Q(w_pnt_fast[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(w_pnt_3_fast_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.r_pnt_fast[0]  (
	.Q(r_pnt_fast[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(r_pnt_2_fast_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:149
  SLE \fifo.data_1[14]  (
	.Q(data_1[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_32_0),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[13]  (
	.Q(data_1[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1860_i),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[12]  (
	.Q(data_1[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_113),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[11]  (
	.Q(data_1[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1861_i),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[10]  (
	.Q(data_1[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_29_0),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[9]  (
	.Q(data_1[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_213_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[8]  (
	.Q(data_1[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1850_i),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[7]  (
	.Q(data_1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_212_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[6]  (
	.Q(data_1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1848_i),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[5]  (
	.Q(data_1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1847_i),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[4]  (
	.Q(data_1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_231_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[3]  (
	.Q(data_1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_234_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[2]  (
	.Q(data_1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1856_i),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[1]  (
	.Q(data_1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_233_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[0]  (
	.Q(data_1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_232_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[13]  (
	.Q(data_0[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1860_i),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[12]  (
	.Q(data_0[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_113),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[11]  (
	.Q(data_0[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1861_i),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[10]  (
	.Q(data_0[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_29_0),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[9]  (
	.Q(data_0[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_213_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[8]  (
	.Q(data_0[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1850_i),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_212_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1848_i),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1847_i),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_231_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_234_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1856_i),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_233_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_232_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[15]  (
	.Q(data_1[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_35_0),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[15]  (
	.Q(data_0[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_35_0),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[14]  (
	.Q(data_0[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_32_0),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:103
  SLE \fifo.w_pnt[1]  (
	.Q(w_pnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(w_pnt_3_fast_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.w_pnt[0]  (
	.Q(w_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(w_pnt_3_fast_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.r_pnt[1]  (
	.Q(r_pnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(r_pnt_2_fast_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.r_pnt[0]  (
	.Q(r_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(r_pnt_2_fast_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @30:363
  CFG2 \fetch_engine_fsm.fetch_engine.state2_RNIGULE  (
	.A(state2),
	.B(state_0),
	.Y(un1_neorv32_cpu_inst_0)
);
defparam \fetch_engine_fsm.fetch_engine.state2_RNIGULE .INIT=4'h8;
// @30:397
  CFG2 \fetch_engine.pc_0_sqmuxa_i_a3  (
	.A(un1_neorv32_core_bus_switch_inst_1[33]),
	.B(un1_neorv32_core_bus_switch_inst_1[32]),
	.Y(N_283)
);
defparam \fetch_engine.pc_0_sqmuxa_i_a3 .INIT=4'h1;
// @28:181
  CFG3 \rdata_o[15]  (
	.A(data_0[15]),
	.B(r_pnt[0]),
	.C(data_1[15]),
	.Y(rdata_1[15])
);
defparam \rdata_o[15] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[14]  (
	.A(data_0[14]),
	.B(r_pnt[0]),
	.C(data_1[14]),
	.Y(rdata_1[14])
);
defparam \rdata_o[14] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[13]  (
	.A(data_0[13]),
	.B(r_pnt[0]),
	.C(data_1[13]),
	.Y(rdata_1[13])
);
defparam \rdata_o[13] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[12]  (
	.A(data_0[12]),
	.B(r_pnt[0]),
	.C(data_1[12]),
	.Y(rdata_1[12])
);
defparam \rdata_o[12] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[11]  (
	.A(data_0[11]),
	.B(r_pnt[0]),
	.C(data_1[11]),
	.Y(rdata_1[11])
);
defparam \rdata_o[11] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[10]  (
	.A(data_0[10]),
	.B(r_pnt[0]),
	.C(data_1[10]),
	.Y(rdata_1[10])
);
defparam \rdata_o[10] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[9]  (
	.A(data_0[9]),
	.B(r_pnt[0]),
	.C(data_1[9]),
	.Y(rdata_1[9])
);
defparam \rdata_o[9] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[8]  (
	.A(data_0[8]),
	.B(r_pnt[0]),
	.C(data_1[8]),
	.Y(rdata_1[8])
);
defparam \rdata_o[8] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[7]  (
	.A(data_0[7]),
	.B(r_pnt[0]),
	.C(data_1[7]),
	.Y(rdata_1[7])
);
defparam \rdata_o[7] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[6]  (
	.A(data_0[6]),
	.B(r_pnt[0]),
	.C(data_1[6]),
	.Y(rdata_1[6])
);
defparam \rdata_o[6] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[5]  (
	.A(data_0[5]),
	.B(r_pnt[0]),
	.C(data_1[5]),
	.Y(rdata_1[5])
);
defparam \rdata_o[5] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[4]  (
	.A(data_0[4]),
	.B(r_pnt[0]),
	.C(data_1[4]),
	.Y(rdata_1[4])
);
defparam \rdata_o[4] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[3]  (
	.A(data_0[3]),
	.B(r_pnt[0]),
	.C(data_1[3]),
	.Y(rdata_1[3])
);
defparam \rdata_o[3] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[2]  (
	.A(data_0[2]),
	.B(r_pnt[0]),
	.C(data_1[2]),
	.Y(rdata_1[2])
);
defparam \rdata_o[2] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[1]  (
	.A(data_0[1]),
	.B(r_pnt[0]),
	.C(data_1[1]),
	.Y(rdata_1[1])
);
defparam \rdata_o[1] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[0]  (
	.A(data_0[0]),
	.B(r_pnt[0]),
	.C(data_1[0]),
	.Y(rdata_1[0])
);
defparam \rdata_o[0] .INIT=8'hE2;
// @28:125
  CFG4 \check_large.fifo.full  (
	.A(w_pnt_fast[0]),
	.B(w_pnt[1]),
	.C(r_pnt_fast[0]),
	.D(r_pnt[1]),
	.Y(full)
);
defparam \check_large.fifo.full .INIT=16'h2184;
// @30:363
  CFG4 \fetch_engine_fsm.fetch_engine.state2_RNIL88C1  (
	.A(pc),
	.B(un1_neorv32_cpu_inst_0),
	.C(un1_neorv32_core_bus_switch_inst_1[32]),
	.D(un1_neorv32_core_bus_switch_inst_1[33]),
	.Y(state_ns_0)
);
defparam \fetch_engine_fsm.fetch_engine.state2_RNIL88C1 .INIT=16'h444E;
// @34:178
  CFG4 \fetch_engine.pclde  (
	.A(pc),
	.B(state_0),
	.C(un1_neorv32_core_bus_switch_inst_1[33]),
	.D(un1_neorv32_core_bus_switch_inst_1[32]),
	.Y(pce)
);
defparam \fetch_engine.pclde .INIT=16'h3331;
// @28:111
  CFG4 \fifo.w_pnt_RNI1NN21[0]  (
	.A(pc),
	.B(w_pnt[0]),
	.C(un1_neorv32_core_bus_switch_inst_1[33]),
	.D(un1_neorv32_core_bus_switch_inst_1[32]),
	.Y(CO0_0)
);
defparam \fifo.w_pnt_RNI1NN21[0] .INIT=16'h8880;
// @30:391
  CFG2 \fetch_engine_fsm.fetch_engine.state2  (
	.A(full_0),
	.B(full),
	.Y(state2)
);
defparam \fetch_engine_fsm.fetch_engine.state2 .INIT=4'h1;
// @28:103
  CFG4 \fifo.data_0_1_sqmuxa  (
	.A(pc),
	.B(w_pnt[0]),
	.C(un1_neorv32_core_bus_switch_inst_1[33]),
	.D(un1_neorv32_core_bus_switch_inst_1[32]),
	.Y(data_0_1_sqmuxa)
);
defparam \fifo.data_0_1_sqmuxa .INIT=16'h2220;
// @30:363
  CFG3 N_279_i (
	.A(pc),
	.B(restart_2),
	.C(state_0),
	.Y(N_279_i_1z)
);
defparam N_279_i.INIT=8'hC8;
// @30:363
  CFG4 \fetch_engine.pc_0_sqmuxa_i_a3_RNIQPRD1  (
	.A(un1_neorv32_cpu_inst_0),
	.B(pc),
	.C(N_283),
	.D(restart_2),
	.Y(N_981_i)
);
defparam \fetch_engine.pc_0_sqmuxa_i_a3_RNIQPRD1 .INIT=16'h1115;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_2_17_false_false_1 */

module neorv32_fifo_2_17_false_false_0 (
  avail_0,
  un1_neorv32_core_bus_switch_inst_1,
  rdata_0,
  state_ns_0,
  full,
  N_214_mux,
  N_215_mux,
  N_216_mux,
  N_217_mux,
  N_218_mux,
  N_219_mux,
  N_220_mux,
  N_221_mux,
  N_65_0,
  N_68_0,
  N_222_mux,
  N_226_mux,
  N_227_mux,
  N_228_mux,
  N_229_mux,
  N_230_mux,
  N_288_i,
  top_sb_0_FIC_0_CLK,
  rstn_sys,
  N_283,
  pc
)
;
output avail_0 ;
input [33:32] un1_neorv32_core_bus_switch_inst_1 ;
output [16:0] rdata_0 ;
input state_ns_0 ;
output full ;
input N_214_mux ;
input N_215_mux ;
input N_216_mux ;
input N_217_mux ;
input N_218_mux ;
input N_219_mux ;
input N_220_mux ;
input N_221_mux ;
input N_65_0 ;
input N_68_0 ;
input N_222_mux ;
input N_226_mux ;
input N_227_mux ;
input N_228_mux ;
input N_229_mux ;
input N_230_mux ;
input N_288_i ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
input N_283 ;
input pc ;
wire avail_0 ;
wire state_ns_0 ;
wire full ;
wire N_214_mux ;
wire N_215_mux ;
wire N_216_mux ;
wire N_217_mux ;
wire N_218_mux ;
wire N_219_mux ;
wire N_220_mux ;
wire N_221_mux ;
wire N_65_0 ;
wire N_68_0 ;
wire N_222_mux ;
wire N_226_mux ;
wire N_227_mux ;
wire N_228_mux ;
wire N_229_mux ;
wire N_230_mux ;
wire N_288_i ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire N_283 ;
wire pc ;
wire [1:0] r_pnt;
wire [0:0] r_pnt_2_fast_0;
wire [1:1] r_pnt_2_fast;
wire [1:0] w_pnt;
wire [0:0] w_pnt_3_fast_0;
wire [1:1] w_pnt_3_fast;
wire [0:0] r_pnt_fast;
wire [0:0] r_pnt_2_fast_fast;
wire [0:0] w_pnt_fast;
wire [0:0] w_pnt_3_fast_fast;
wire [16:0] data_0;
wire [16:0] data_1;
wire CO0_0 ;
wire VCC ;
wire GND ;
wire data_0_1_sqmuxa ;
// @28:114
  CFG2 \pointer_update.fifo.r_pnt_2_fast_0[0]  (
	.A(state_ns_0),
	.B(r_pnt[0]),
	.Y(r_pnt_2_fast_0[0])
);
defparam \pointer_update.fifo.r_pnt_2_fast_0[0] .INIT=4'h6;
// @28:114
  CFG3 \pointer_update.fifo.r_pnt_2_fast[1]  (
	.A(r_pnt[1]),
	.B(r_pnt[0]),
	.C(state_ns_0),
	.Y(r_pnt_2_fast[1])
);
defparam \pointer_update.fifo.r_pnt_2_fast[1] .INIT=8'h6A;
// @28:108
  CFG3 \pointer_update.fifo.w_pnt_3_fast_0[0]  (
	.A(w_pnt[0]),
	.B(pc),
	.C(N_283),
	.Y(w_pnt_3_fast_0[0])
);
defparam \pointer_update.fifo.w_pnt_3_fast_0[0] .INIT=8'hA6;
// @28:108
  CFG2 \pointer_update.fifo.w_pnt_3_fast[1]  (
	.A(CO0_0),
	.B(w_pnt[1]),
	.Y(w_pnt_3_fast[1])
);
defparam \pointer_update.fifo.w_pnt_3_fast[1] .INIT=4'h6;
// @28:114
  CFG2 \pointer_update.fifo.r_pnt_2_fast_fast[0]  (
	.A(state_ns_0),
	.B(r_pnt_fast[0]),
	.Y(r_pnt_2_fast_fast[0])
);
defparam \pointer_update.fifo.r_pnt_2_fast_fast[0] .INIT=4'h6;
// @28:108
  CFG3 \pointer_update.fifo.w_pnt_3_fast_fast[0]  (
	.A(w_pnt_fast[0]),
	.B(pc),
	.C(N_283),
	.Y(w_pnt_3_fast_fast[0])
);
defparam \pointer_update.fifo.w_pnt_3_fast_fast[0] .INIT=8'hA6;
// @28:103
  SLE \fifo.w_pnt_fast[0]  (
	.Q(w_pnt_fast[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(w_pnt_3_fast_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.r_pnt_fast[0]  (
	.Q(r_pnt_fast[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(r_pnt_2_fast_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:149
  SLE \fifo.data_0[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_230_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_229_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_228_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_227_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_226_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[2]  (
	.Q(data_1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_228_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[1]  (
	.Q(data_1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_227_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[0]  (
	.Q(data_1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_226_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[16]  (
	.Q(data_0[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un1_neorv32_core_bus_switch_inst_1[33]),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[15]  (
	.Q(data_0[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_222_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[14]  (
	.Q(data_0[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_68_0),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[13]  (
	.Q(data_0[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_65_0),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[12]  (
	.Q(data_0[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_221_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[11]  (
	.Q(data_0[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_220_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[10]  (
	.Q(data_0[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_219_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[9]  (
	.Q(data_0[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_218_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[8]  (
	.Q(data_0[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_217_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_216_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_215_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_0[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_214_mux),
	.EN(data_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[16]  (
	.Q(data_1[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un1_neorv32_core_bus_switch_inst_1[33]),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[15]  (
	.Q(data_1[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_222_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[14]  (
	.Q(data_1[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_68_0),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[13]  (
	.Q(data_1[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_65_0),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[12]  (
	.Q(data_1[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_221_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[11]  (
	.Q(data_1[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_220_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[10]  (
	.Q(data_1[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_219_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[9]  (
	.Q(data_1[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_218_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[8]  (
	.Q(data_1[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_217_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[7]  (
	.Q(data_1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_216_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[6]  (
	.Q(data_1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_215_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[5]  (
	.Q(data_1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_214_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[4]  (
	.Q(data_1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_230_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:149
  SLE \fifo.data_1[3]  (
	.Q(data_1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_229_mux),
	.EN(CO0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:103
  SLE \fifo.w_pnt[1]  (
	.Q(w_pnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(w_pnt_3_fast[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.w_pnt[0]  (
	.Q(w_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(w_pnt_3_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.r_pnt[1]  (
	.Q(r_pnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(r_pnt_2_fast[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:103
  SLE \fifo.r_pnt[0]  (
	.Q(r_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(r_pnt_2_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_288_i)
);
// @28:181
  CFG3 \rdata_o[16]  (
	.A(data_0[16]),
	.B(r_pnt[0]),
	.C(data_1[16]),
	.Y(rdata_0[16])
);
defparam \rdata_o[16] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[7]  (
	.A(data_0[7]),
	.B(r_pnt[0]),
	.C(data_1[7]),
	.Y(rdata_0[7])
);
defparam \rdata_o[7] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[8]  (
	.A(data_0[8]),
	.B(r_pnt[0]),
	.C(data_1[8]),
	.Y(rdata_0[8])
);
defparam \rdata_o[8] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[9]  (
	.A(data_0[9]),
	.B(r_pnt[0]),
	.C(data_1[9]),
	.Y(rdata_0[9])
);
defparam \rdata_o[9] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[11]  (
	.A(data_0[11]),
	.B(r_pnt[0]),
	.C(data_1[11]),
	.Y(rdata_0[11])
);
defparam \rdata_o[11] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[15]  (
	.A(data_0[15]),
	.B(r_pnt[0]),
	.C(data_1[15]),
	.Y(rdata_0[15])
);
defparam \rdata_o[15] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[14]  (
	.A(data_0[14]),
	.B(r_pnt[0]),
	.C(data_1[14]),
	.Y(rdata_0[14])
);
defparam \rdata_o[14] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[13]  (
	.A(data_0[13]),
	.B(r_pnt[0]),
	.C(data_1[13]),
	.Y(rdata_0[13])
);
defparam \rdata_o[13] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[12]  (
	.A(data_0[12]),
	.B(r_pnt[0]),
	.C(data_1[12]),
	.Y(rdata_0[12])
);
defparam \rdata_o[12] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[10]  (
	.A(data_0[10]),
	.B(r_pnt[0]),
	.C(data_1[10]),
	.Y(rdata_0[10])
);
defparam \rdata_o[10] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[6]  (
	.A(data_0[6]),
	.B(r_pnt[0]),
	.C(data_1[6]),
	.Y(rdata_0[6])
);
defparam \rdata_o[6] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[5]  (
	.A(data_0[5]),
	.B(r_pnt[0]),
	.C(data_1[5]),
	.Y(rdata_0[5])
);
defparam \rdata_o[5] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[4]  (
	.A(data_0[4]),
	.B(r_pnt[0]),
	.C(data_1[4]),
	.Y(rdata_0[4])
);
defparam \rdata_o[4] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[3]  (
	.A(data_0[3]),
	.B(r_pnt[0]),
	.C(data_1[3]),
	.Y(rdata_0[3])
);
defparam \rdata_o[3] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[2]  (
	.A(data_0[2]),
	.B(r_pnt[0]),
	.C(data_1[2]),
	.Y(rdata_0[2])
);
defparam \rdata_o[2] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[1]  (
	.A(data_0[1]),
	.B(r_pnt[0]),
	.C(data_1[1]),
	.Y(rdata_0[1])
);
defparam \rdata_o[1] .INIT=8'hE2;
// @28:181
  CFG3 \rdata_o[0]  (
	.A(data_0[0]),
	.B(r_pnt[0]),
	.C(data_1[0]),
	.Y(rdata_0[0])
);
defparam \rdata_o[0] .INIT=8'hE2;
// @28:125
  CFG4 \check_large.fifo.full  (
	.A(w_pnt_fast[0]),
	.B(r_pnt_fast[0]),
	.C(w_pnt[1]),
	.D(r_pnt[1]),
	.Y(full)
);
defparam \check_large.fifo.full .INIT=16'h0990;
// @28:111
  CFG4 \fifo.w_pnt_RNI0K3V[0]  (
	.A(pc),
	.B(w_pnt[0]),
	.C(un1_neorv32_core_bus_switch_inst_1[33]),
	.D(un1_neorv32_core_bus_switch_inst_1[32]),
	.Y(CO0_0)
);
defparam \fifo.w_pnt_RNI0K3V[0] .INIT=16'h8880;
// @28:103
  CFG4 \fifo.data_0_1_sqmuxa  (
	.A(pc),
	.B(w_pnt[0]),
	.C(un1_neorv32_core_bus_switch_inst_1[33]),
	.D(un1_neorv32_core_bus_switch_inst_1[32]),
	.Y(data_0_1_sqmuxa)
);
defparam \fifo.data_0_1_sqmuxa .INIT=16'h2220;
// @30:629
  CFG4 \fifo.w_pnt_RNI43H11[1]  (
	.A(w_pnt[1]),
	.B(r_pnt[1]),
	.C(w_pnt[0]),
	.D(r_pnt[0]),
	.Y(avail_0)
);
defparam \fifo.w_pnt_RNI43H11[1] .INIT=16'h6FF6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_2_17_false_false_0 */

module neorv32_cpu_control (
  un1_neorv32_cpu_inst_0,
  un1_neorv32_core_bus_switch_inst_1,
  alu_add,
  alu_cmp_0,
  un1_cmp_0_data_tmp_0,
  rs1,
  imm,
  rf_mux,
  csr_rdata,
  alu_op,
  link_pc,
  curr_pc,
  addr_0,
  xcsr_addr_4,
  xcsr_addr_3,
  xcsr_addr_2,
  xcsr_addr_1,
  xcsr_addr_0,
  xcsr_addr_10,
  addr,
  rf_rd,
  ir_funct3_i,
  ir_funct3_0,
  rf_rs1,
  alu_cp_trig_0,
  N_230_mux,
  N_229_mux,
  N_228_mux,
  N_227_mux,
  N_226_mux,
  N_222_mux,
  N_68_0,
  N_65_0,
  N_221_mux,
  N_220_mux,
  N_219_mux,
  N_218_mux,
  N_217_mux,
  N_216_mux,
  N_215_mux,
  N_214_mux,
  N_32_0,
  N_1860_i,
  N_113_0,
  N_1861_i,
  N_29_0,
  N_213_mux,
  N_1850_i,
  N_212_mux,
  N_1848_i,
  N_1847_i,
  N_231_mux,
  N_234_mux,
  N_1856_i,
  N_233_mux,
  N_232_mux,
  N_35_0,
  misaligned,
  un1_ma_store_o,
  arbiter_err,
  un2_ma_load_o,
  lsu_wait_i,
  un2_rd_zero,
  rf_wb_en_2,
  cp_done,
  uart0_tx,
  uart0_rx,
  cpu_trap,
  un2_rd_zero_0,
  mtime_irq,
  lsu_mo_we,
  alu_opa_mux,
  alu_opb_mux,
  lsu_rw,
  rf_zero_we,
  alu_unsigned,
  lsu_req,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
output un1_neorv32_cpu_inst_0 ;
input [33:32] un1_neorv32_core_bus_switch_inst_1 ;
input [31:1] alu_add ;
input alu_cmp_0 ;
input un1_cmp_0_data_tmp_0 ;
input [31:0] rs1 ;
output [31:0] imm ;
output [1:0] rf_mux ;
output [31:0] csr_rdata ;
output [2:0] alu_op ;
output [31:1] link_pc ;
output [31:1] curr_pc ;
input [31:2] addr_0 ;
output xcsr_addr_4 ;
output xcsr_addr_3 ;
output xcsr_addr_2 ;
output xcsr_addr_1 ;
output xcsr_addr_0 ;
output xcsr_addr_10 ;
inout [31:0] addr /* synthesis syn_tristate = 1 */ ;
output [4:0] rf_rd ;
output [1:0] ir_funct3_i ;
output ir_funct3_0 ;
output [4:0] rf_rs1 ;
output alu_cp_trig_0 ;
input N_230_mux ;
input N_229_mux ;
input N_228_mux ;
input N_227_mux ;
input N_226_mux ;
input N_222_mux ;
input N_68_0 ;
input N_65_0 ;
input N_221_mux ;
input N_220_mux ;
input N_219_mux ;
input N_218_mux ;
input N_217_mux ;
input N_216_mux ;
input N_215_mux ;
input N_214_mux ;
input N_32_0 ;
input N_1860_i ;
input N_113_0 ;
input N_1861_i ;
input N_29_0 ;
input N_213_mux ;
input N_1850_i ;
input N_212_mux ;
input N_1848_i ;
input N_1847_i ;
input N_231_mux ;
input N_234_mux ;
input N_1856_i ;
input N_233_mux ;
input N_232_mux ;
input N_35_0 ;
input misaligned ;
input un1_ma_store_o ;
input arbiter_err ;
input un2_ma_load_o ;
input lsu_wait_i ;
input un2_rd_zero ;
output rf_wb_en_2 ;
input cp_done ;
input uart0_tx ;
input uart0_rx ;
output cpu_trap ;
output un2_rd_zero_0 ;
input mtime_irq ;
output lsu_mo_we ;
output alu_opa_mux ;
output alu_opb_mux ;
output lsu_rw ;
output rf_zero_we ;
output alu_unsigned ;
output lsu_req ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire un1_neorv32_cpu_inst_0 ;
wire alu_cmp_0 ;
wire un1_cmp_0_data_tmp_0 ;
wire xcsr_addr_4 ;
wire xcsr_addr_3 ;
wire xcsr_addr_2 ;
wire xcsr_addr_1 ;
wire xcsr_addr_0 ;
wire xcsr_addr_10 ;
wire ir_funct3_0 ;
wire alu_cp_trig_0 ;
wire N_230_mux ;
wire N_229_mux ;
wire N_228_mux ;
wire N_227_mux ;
wire N_226_mux ;
wire N_222_mux ;
wire N_68_0 ;
wire N_65_0 ;
wire N_221_mux ;
wire N_220_mux ;
wire N_219_mux ;
wire N_218_mux ;
wire N_217_mux ;
wire N_216_mux ;
wire N_215_mux ;
wire N_214_mux ;
wire N_32_0 ;
wire N_1860_i ;
wire N_113_0 ;
wire N_1861_i ;
wire N_29_0 ;
wire N_213_mux ;
wire N_1850_i ;
wire N_212_mux ;
wire N_1848_i ;
wire N_1847_i ;
wire N_231_mux ;
wire N_234_mux ;
wire N_1856_i ;
wire N_233_mux ;
wire N_232_mux ;
wire N_35_0 ;
wire misaligned ;
wire un1_ma_store_o ;
wire arbiter_err ;
wire un2_ma_load_o ;
wire lsu_wait_i ;
wire un2_rd_zero ;
wire rf_wb_en_2 ;
wire cp_done ;
wire uart0_tx ;
wire uart0_rx ;
wire cpu_trap ;
wire un2_rd_zero_0 ;
wire mtime_irq ;
wire lsu_mo_we ;
wire alu_opa_mux ;
wire alu_opb_mux ;
wire lsu_rw ;
wire rf_zero_we ;
wire alu_unsigned ;
wire lsu_req ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [6:0] cause;
wire [31:2] pc_s;
wire [31:0] hi_0;
wire [31:0] hi_0_lm;
wire [31:0] hi_2;
wire [31:0] hi_2_lm;
wire [31:0] lo_0_Z;
wire [31:0] lo_0_lm;
wire [31:0] lo_2_Z;
wire [31:0] lo_2_lm;
wire [12:0] state_Z;
wire [31:0] ir;
wire [0:0] env_pending3_i;
wire [0:0] ovf_2;
wire [32:32] nxt_2;
wire [0:0] ovf_0;
wire [32:32] nxt_0;
wire [12:0] state_ns;
wire [5:5] state_RNO;
wire [0:0] state_0;
wire [31:0] xcsr_wdata_o_Z;
wire [28:28] xcsr_wdata_o;
wire [31:0] mtvec;
wire [31:0] mscratch;
wire [6:1] irq_pnd;
wire [16:0] rdata_0;
wire [6:6] irq_pnd_9;
wire [5:5] irq_pnd_8;
wire [15:0] rdata_1;
wire [31:0] mtval;
wire [31:0] mtinst;
wire [31:1] next_pc;
wire [31:1] next_pc_9;
wire [6:2] mtvec_7;
wire [31:1] mepc;
wire [31:1] mepc_8;
wire [5:0] mcause;
wire [5:0] mcause_8;
wire [15:0] mie_firq;
wire [31:0] rdata_6;
wire [9:0] cnt;
wire [8:0] exc_buf;
wire [4:4] exc_buf_11;
wire [3:3] exc_buf_9;
wire [2:2] exc_buf_5;
wire [1:1] exc_buf_10;
wire [3:2] mip_firq_nclr;
wire [3:2] mip_firq_nclr_6;
wire [4:0] cause_34;
wire [30:0] imm_o_17;
wire [6:1] irq_buf;
wire [6:6] irq_buf_8;
wire [5:5] irq_buf_7;
wire [1:1] irq_buf_4;
wire [2:1] mcountinhibit;
wire [1:1] state_RNI5CJ6_FCO;
wire [1:1] state_RNI5CJ6_S;
wire [1:1] state_RNI5CJ6_Y;
wire [30:2] pc_cry;
wire [2:2] pc_RNI19FQ_Y;
wire [3:3] pc_RNIV7BE1_Y;
wire [4:4] pc_RNIV8722_Y;
wire [5:5] pc_RNI1C3M2_Y;
wire [6:6] pc_RNI5HV93_Y;
wire [7:7] pc_RNIBORT3_Y;
wire [8:8] pc_RNIJ1OH4_Y;
wire [9:9] next_pc_RNITCK55_Y;
wire [10:10] pc_RNIN5S16_Y;
wire [11:11] pc_RNIJ04U6_Y;
wire [12:12] pc_RNIHTBQ7_Y;
wire [13:13] pc_RNIHSJM8_Y;
wire [14:14] pc_RNIJTRI9_Y;
wire [15:15] pc_RNIN04FA_Y;
wire [16:16] pc_RNIT5CBB_Y;
wire [17:17] pc_RNI5DK7C_Y;
wire [18:18] pc_RNIFMS3D_Y;
wire [19:19] pc_RNIR150E_Y;
wire [20:20] pc_RNINUESE_Y;
wire [21:21] pc_RNILTOOF_Y;
wire [22:22] pc_RNILU2LG_Y;
wire [23:23] pc_RNIN1DHH_Y;
wire [24:24] pc_RNIR6NDI_Y;
wire [25:25] pc_RNI1E1AJ_Y;
wire [26:26] pc_RNI9NB6K_Y;
wire [27:27] pc_RNIJ2M2L_Y;
wire [28:28] pc_RNIVF0VL_Y;
wire [29:29] pc_RNIDVARM_Y;
wire [31:31] pc_RNO_FCO;
wire [31:31] pc_RNO_Y;
wire [30:30] pc_RNIB0NNN_Y;
wire [0:0] hi_0_RNI9347_FCO;
wire [0:0] hi_0_RNI9347_S;
wire [0:0] hi_0_RNI9347_Y;
wire [30:1] hi_0_cry;
wire [31:1] hi_0_s;
wire [1:1] hi_0_RNIJ78E_Y;
wire [2:2] hi_0_RNIUCCL_Y;
wire [3:3] hi_0_RNIAJGS_Y;
wire [4:4] hi_0_RNINQK31_Y;
wire [5:5] hi_0_RNI53PA1_Y;
wire [6:6] hi_0_RNIKCTH1_Y;
wire [7:7] hi_0_RNI4N1P1_Y;
wire [8:8] hi_0_RNIL2602_Y;
wire [9:9] hi_0_RNI7FA72_Y;
wire [10:10] hi_0_RNI1IHI2_Y;
wire [11:11] hi_0_RNISLOT2_Y;
wire [12:12] hi_0_RNIOQV83_Y;
wire [13:13] hi_0_RNIL07K3_Y;
wire [14:14] hi_0_RNIJ7EV3_Y;
wire [15:15] hi_0_RNIIFLA4_Y;
wire [16:16] hi_0_RNIIOSL4_Y;
wire [17:17] hi_0_RNIJ2415_Y;
wire [18:18] hi_0_RNILDBC5_Y;
wire [19:19] hi_0_RNIOPIN5_Y;
wire [20:20] hi_0_RNIJUQ26_Y;
wire [21:21] hi_0_RNIF43E6_Y;
wire [22:22] hi_0_RNICBBP6_Y;
wire [23:23] hi_0_RNIAJJ47_Y;
wire [24:24] hi_0_RNI9SRF7_Y;
wire [25:25] hi_0_RNI964R7_Y;
wire [26:26] hi_0_RNIAHC68_Y;
wire [27:27] hi_0_RNICTKH8_Y;
wire [28:28] hi_0_RNIFATS8_Y;
wire [29:29] hi_0_RNIJO589_Y;
wire [31:31] hi_0_RNO_0_FCO;
wire [31:31] hi_0_RNO_0_Y;
wire [30:30] hi_0_RNIFVEJ9_Y;
wire [0:0] hi_2_RNIB9A9_FCO;
wire [0:0] hi_2_RNIB9A9_S;
wire [0:0] hi_2_RNIB9A9_Y;
wire [30:1] hi_2_cry;
wire [31:1] hi_2_s;
wire [1:1] hi_2_RNINJKI_Y;
wire [2:2] hi_2_RNI4VUR_Y;
wire [3:3] hi_2_RNIIB951_Y;
wire [4:4] hi_2_RNI1PJE1_Y;
wire [5:5] hi_2_RNIH7UN1_Y;
wire [6:6] hi_2_RNI2N812_Y;
wire [7:7] hi_2_RNIK7JA2_Y;
wire [8:8] hi_2_RNI7PTJ2_Y;
wire [9:9] hi_2_RNIRB8T2_Y;
wire [10:10] hi_2_RNINMR03_Y;
wire [11:11] hi_2_RNIK2F43_Y;
wire [12:12] hi_2_RNIIF283_Y;
wire [13:13] hi_2_RNIHTLB3_Y;
wire [14:14] hi_2_RNIHC9F3_Y;
wire [15:15] hi_2_RNIISSI3_Y;
wire [16:16] hi_2_RNIKDGM3_Y;
wire [17:17] hi_2_RNINV3Q3_Y;
wire [18:18] hi_2_RNIRINT3_Y;
wire [19:19] hi_2_RNI07B14_Y;
wire [20:20] hi_2_RNITJV44_Y;
wire [21:21] hi_2_RNIR1K84_Y;
wire [22:22] hi_2_RNIQG8C4_Y;
wire [23:23] hi_2_RNIQ0TF4_Y;
wire [24:24] hi_2_RNIRHHJ4_Y;
wire [25:25] hi_2_RNIT36N4_Y;
wire [26:26] hi_2_RNI0NQQ4_Y;
wire [27:27] hi_2_RNI4BFU4_Y;
wire [28:28] hi_2_RNI90425_Y;
wire [29:29] hi_2_RNIFMO55_Y;
wire [31:31] hi_2_RNO_0_FCO;
wire [31:31] hi_2_RNO_0_Y;
wire [30:30] hi_2_RNID5E95_Y;
wire [0:0] inc_RNI36HC_FCO;
wire [0:0] inc_RNI36HC_S;
wire [0:0] inc_RNI36HC_Y;
wire [30:0] lo_0_cry;
wire [31:0] lo_0_s;
wire [0:0] lo_0_RNIMVEJ_Y;
wire [1:1] lo_0_RNIAQCQ_Y;
wire [2:2] lo_0_RNIVLA11_Y;
wire [3:3] lo_0_RNILI881_Y;
wire [4:4] lo_0_RNICG6F1_Y;
wire [5:5] lo_0_RNI4F4M1_Y;
wire [6:6] lo_0_RNITE2T1_Y;
wire [7:7] lo_0_RNINF042_Y;
wire [8:8] lo_0_RNIIHUA2_Y;
wire [9:9] lo_0_RNIEKSH2_Y;
wire [10:10] lo_0_RNIINJM2_Y;
wire [11:11] lo_0_RNINRAR2_Y;
wire [12:12] lo_0_RNIT0203_Y;
wire [13:13] lo_0_RNI47P43_Y;
wire [14:14] lo_0_RNICEG93_Y;
wire [15:15] lo_0_RNILM7E3_Y;
wire [16:16] lo_0_RNIVVUI3_Y;
wire [17:17] lo_0_RNIAAMN3_Y;
wire [18:18] lo_0_RNIMLDS3_Y;
wire [19:19] lo_0_RNI32514_Y;
wire [20:20] lo_0_RNI87T54_Y;
wire [21:21] lo_0_RNIEDLA4_Y;
wire [22:22] lo_0_RNILKDF4_Y;
wire [23:23] lo_0_RNITS5K4_Y;
wire [24:24] lo_0_RNI66UO4_Y;
wire [25:25] lo_0_RNIGGMT4_Y;
wire [26:26] lo_0_RNIRRE25_Y;
wire [27:27] lo_0_RNI78775_Y;
wire [28:28] lo_0_RNIKLVB5_Y;
wire [29:29] lo_0_RNI24OG5_Y;
wire [30:30] lo_0_RNI8BHL5_Y;
wire [31:31] lo_0_RNIFJAQ5_Y;
wire [2:2] inc_RNI58HC_FCO;
wire [2:2] inc_RNI58HC_S;
wire [2:2] inc_RNI58HC_Y;
wire [30:0] lo_2_cry;
wire [31:0] lo_2_s;
wire [0:0] lo_2_RNIQ7LL_Y;
wire [1:1] lo_2_RNIG8PU_Y;
wire [2:2] lo_2_RNI7AT71_Y;
wire [3:3] lo_2_RNIVC1H1_Y;
wire [4:4] lo_2_RNIOG5Q1_Y;
wire [5:5] lo_2_RNIIL932_Y;
wire [6:6] lo_2_RNIDRDC2_Y;
wire [7:7] lo_2_RNI92IL2_Y;
wire [8:8] lo_2_RNI6AMU2_Y;
wire [9:9] lo_2_RNI4JQ73_Y;
wire [10:10] lo_2_RNIAUTK3_Y;
wire [11:11] lo_2_RNIHA124_Y;
wire [12:12] lo_2_RNIPN4F4_Y;
wire [13:13] lo_2_RNI268S4_Y;
wire [14:14] lo_2_RNICLB95_Y;
wire [15:15] lo_2_RNIN5FM5_Y;
wire [16:16] lo_2_RNI3NI36_Y;
wire [17:17] lo_2_RNIG9MG6_Y;
wire [18:18] lo_2_RNIUSPT6_Y;
wire [19:19] lo_2_RNIDHTA7_Y;
wire [20:20] lo_2_RNIKU1O7_Y;
wire [21:21] lo_2_RNISC658_Y;
wire [22:22] lo_2_RNI5SAI8_Y;
wire [23:23] lo_2_RNIFCFV8_Y;
wire [24:24] lo_2_RNIQTJC9_Y;
wire [25:25] lo_2_RNI6GOP9_Y;
wire [26:26] lo_2_RNIJ3T6A_Y;
wire [27:27] lo_2_RNI1O1KA_Y;
wire [28:28] lo_2_RNIGD61B_Y;
wire [29:29] lo_2_RNI04BEB_Y;
wire [30:30] lo_2_RNI8JGRB_Y;
wire [31:31] lo_2_RNIH3M8C_Y;
wire [31:2] rdata_6_0_iv_0;
wire [2:0] we_hi;
wire [1:0] rdata_6_1_iv_2;
wire [1:0] rdata_6_1_iv_0;
wire [0:0] rdata_6_1_iv_7;
wire [0:0] rdata_6_1_iv_1_0;
wire [12:8] rdata_6_0_iv_1_0;
wire [31:2] rdata_6_0_iv_4;
wire [30:3] rdata_6_0_iv_6;
wire [30:30] rdata_6_0_iv_7_1;
wire [31:2] rdata_6_0_iv_7;
wire [28:28] rdata_6_0_iv_2_1;
wire [31:2] rdata_6_0_iv_2;
wire [11:1] imm_o_17_1;
wire [1:1] exc_buf_10_a2;
wire [1:1] exc_buf_10_a1_0;
wire [31:0] tmp_v_Z;
wire [25:1] pc_m;
wire [31:1] next_pc_9_iv_0;
wire [5:5] state_ns_i_a3_0_0;
wire [31:2] mepc_8_1;
wire [1:1] cause_34_m9;
wire [6:2] next_pc_4_m;
wire [0:0] state_ns_0_1;
wire [4:4] exc_buf_11_0_a2_0_1;
wire [3:3] exc_buf_9_0_a2_0_1;
wire [5:5] state_ns_i_a3_0_2;
wire [1:1] exc_buf_10_a0_1;
wire [2:0] we_lo;
wire [0:0] cause_34_m10;
wire [0:0] cause_34_1;
wire [30:3] rdata_6_0_iv_3;
wire [31:2] rdata_6_0_iv_1;
wire [1:0] rdata_6_1_iv_1;
wire [5:5] state_ns_i_0;
wire [1:1] exc_buf_10_a1_1;
wire [0:0] avail;
wire [4:1] lo_0_m;
wire [29:4] hi_0_m;
wire [0:0] state_ns_0_4;
wire [31:2] rdata_6_0_iv_5;
wire [1:0] rdata_6_1_iv_4;
wire [30:7] rdata_6_0_iv_9;
wire [28:3] rdata_6_0_iv_8;
wire [1:1] rdata_6_1_iv_6;
wire [1:1] exc_buf_1;
wire [0:0] state_ns_0_6;
wire [1:1] exc_buf_10_a3;
wire restart ;
wire N_288_i ;
wire N_286_i ;
wire VCC ;
wire pce ;
wire GND ;
wire hi_0e ;
wire hi_2e ;
wire lo_2 ;
wire inc_3 ;
wire lo_0 ;
wire inc_2 ;
wire lsu_req_1_sqmuxa ;
wire alu_unsigned_i_m2 ;
wire we ;
wire we_4 ;
wire alu_opb_mux2 ;
wire rf_wb_en_0_sqmuxa_2 ;
wire alu_opa_mux2 ;
wire N_138 ;
wire env_pending ;
wire wakeup ;
wire tmp_v ;
wire rf_wb_en ;
wire rf_wb_en_0 ;
wire N_279_i ;
wire N_1008_i ;
wire N_1003_i ;
wire N_97_mux ;
wire N_1339_i ;
wire N_40 ;
wire pc ;
wire N_981_i ;
wire mie_mti ;
wire mie_mei_1_sqmuxa ;
wire minstretcfg_minh ;
wire minstretcfg_minh_1_sqmuxa ;
wire minstretcfg_uinh ;
wire mtvec3 ;
wire mtvec_1_sqmuxa ;
wire mstatus_mie ;
wire mstatus_mie_7 ;
wire mstatus_mie24_i ;
wire mstatus_mpie ;
wire mstatus_mpie_7 ;
wire mscratch_1_sqmuxa ;
wire mcyclecfg_minh ;
wire mcyclecfg_minh_1_sqmuxa ;
wire mcyclecfg_uinh ;
wire mie_mei ;
wire mie_msi ;
wire N_89_mux ;
wire mstatus_mie22 ;
wire un11_cpu_extension_riscv_sdext ;
wire state_4_i ;
wire env_enter_0_sqmuxa_2_i ;
wire env_enter_0_sqmuxa_1_i ;
wire N_101_mux ;
wire N_104_mux_i ;
wire N_106_mux ;
wire cnt_add_cry_5_0_S ;
wire cnt_add_cry_4_0_S ;
wire cnt_add_cry_3_0_S ;
wire cnt_add_cry_2_0_S ;
wire cnt_add_cry_1_0_S ;
wire cnt_add_axb_0_i ;
wire N_1833_i ;
wire N_1832_i ;
wire N_1835_i ;
wire N_1834_i ;
wire N_1831_i ;
wire N_45_i ;
wire cnt_add_s_9_S ;
wire cnt_add_cry_8_0_S ;
wire cnt_add_cry_7_0_S ;
wire cnt_add_cry_6_0_S ;
wire N_245_i ;
wire N_244_i ;
wire mcountinhibit_1_sqmuxa ;
wire cnt_add_cry_0 ;
wire cnt_add_cry_0_0_S ;
wire cnt_add_cry_0_0_Y ;
wire cnt_add_cry_1 ;
wire cnt_add_cry_1_0_Y ;
wire cnt_add_cry_2 ;
wire cnt_add_cry_2_0_Y ;
wire cnt_add_cry_3 ;
wire cnt_add_cry_3_0_Y ;
wire cnt_add_cry_4 ;
wire cnt_add_cry_4_0_Y ;
wire cnt_add_cry_5 ;
wire cnt_add_cry_5_0_Y ;
wire cnt_add_cry_6 ;
wire cnt_add_cry_6_0_Y ;
wire cnt_add_cry_7 ;
wire cnt_add_cry_7_0_Y ;
wire cnt_add_s_9_FCO ;
wire cnt_add_s_9_Y ;
wire cnt_add_cry_8 ;
wire cnt_add_cry_8_0_Y ;
wire pc_s_1_469_FCO ;
wire pc_s_1_469_S ;
wire pc_s_1_469_Y ;
wire pc_cry_1 ;
wire pc_cry_1_S ;
wire pc_cry_1_Y ;
wire pc_cry_2 ;
wire pc_cry_2_S ;
wire pc_cry_2_Y ;
wire pc_cry_3 ;
wire pc_cry_3_S ;
wire pc_cry_3_Y ;
wire pc_cry_4 ;
wire pc_cry_4_S ;
wire pc_cry_4_Y ;
wire pc_cry_5 ;
wire pc_cry_5_S ;
wire pc_cry_5_Y ;
wire pc_cry_6 ;
wire pc_cry_6_S ;
wire pc_cry_6_Y ;
wire pc_cry_7 ;
wire pc_cry_7_S ;
wire pc_cry_7_Y ;
wire pc_cry_8 ;
wire pc_cry_8_S ;
wire pc_cry_8_Y ;
wire pc_cry_9 ;
wire pc_cry_9_S ;
wire pc_cry_9_Y ;
wire pc_cry_10 ;
wire pc_cry_10_S ;
wire pc_cry_10_Y ;
wire pc_cry_11 ;
wire pc_cry_11_S ;
wire pc_cry_11_Y ;
wire pc_cry_12 ;
wire pc_cry_12_S ;
wire pc_cry_12_Y ;
wire pc_cry_13 ;
wire pc_cry_13_S ;
wire pc_cry_13_Y ;
wire pc_cry_14 ;
wire pc_cry_14_S ;
wire pc_cry_14_Y ;
wire pc_cry_15 ;
wire pc_cry_15_S ;
wire pc_cry_15_Y ;
wire pc_cry_16 ;
wire pc_cry_16_S ;
wire pc_cry_16_Y ;
wire pc_cry_17 ;
wire pc_cry_17_S ;
wire pc_cry_17_Y ;
wire pc_cry_18 ;
wire pc_cry_18_S ;
wire pc_cry_18_Y ;
wire pc_cry_19 ;
wire pc_cry_19_S ;
wire pc_cry_19_Y ;
wire pc_cry_20 ;
wire pc_cry_20_S ;
wire pc_cry_20_Y ;
wire pc_cry_21 ;
wire pc_cry_21_S ;
wire pc_cry_21_Y ;
wire pc_cry_22 ;
wire pc_cry_22_S ;
wire pc_cry_22_Y ;
wire pc_cry_23 ;
wire pc_cry_23_S ;
wire pc_cry_23_Y ;
wire pc_cry_24 ;
wire pc_cry_24_S ;
wire pc_cry_24_Y ;
wire pc_cry_25 ;
wire pc_cry_25_S ;
wire pc_cry_25_Y ;
wire pc_cry_26 ;
wire pc_cry_26_S ;
wire pc_cry_26_Y ;
wire pc_cry_27 ;
wire pc_cry_27_S ;
wire pc_cry_27_Y ;
wire pc_s_29_FCO ;
wire pc_s_29_S ;
wire pc_s_29_Y ;
wire pc_cry_28 ;
wire pc_cry_28_S ;
wire pc_cry_28_Y ;
wire csr_rdata128_s19_3_0 ;
wire csr_rdata76_s7 ;
wire csr_rdata129_s20_3 ;
wire N_12 ;
wire we_hi_1_sqmuxa ;
wire d_m2_2_1 ;
wire rf_wb_en_2_sqmuxa ;
wire mcyclecfg_minh_1_sqmuxa_6 ;
wire csr_rdata128_s19_3 ;
wire mscratch_1_sqmuxa_3 ;
wire ir_0 ;
wire alu_op_0_sqmuxa ;
wire ir_6_1_0_0 ;
wire ir_4_3_0 ;
wire ir_5_3_0 ;
wire N_1840 ;
wire m68_2_1_1_0 ;
wire m33_2 ;
wire m34_1 ;
wire i12_mux_0 ;
wire N_21 ;
wire N_41_mux ;
wire csr_rdata98_s16 ;
wire csr_rdata97_s15 ;
wire csr_rdata71_s2 ;
wire csr_rdata70_s1 ;
wire csr_rdata83_s14 ;
wire csr_rdata78_s9 ;
wire csr_rdata72_s3 ;
wire csr_rdata82_s13 ;
wire N_44 ;
wire m68_2_1_1 ;
wire N_1876 ;
wire N_1345_1 ;
wire N_1341_i ;
wire N_19_0 ;
wire N_38 ;
wire m17_1_0 ;
wire N_18_1 ;
wire trap_N_11_mux ;
wire m22_d ;
wire d_m2_1_0 ;
wire d_N_3_1 ;
wire imm_o_17_sn_N_13_mux ;
wire N_23_0 ;
wire m33_1 ;
wire N_1845 ;
wire N_1059 ;
wire d_m2_1_1 ;
wire mscratch_1_sqmuxa_0 ;
wire csr_rdata83_s14_0 ;
wire rs1_zero_0 ;
wire m73_1 ;
wire rf_wb_en_1 ;
wire next_pc5 ;
wire csr_rdata72_s3_2 ;
wire csr_rdata77_s8_1 ;
wire mcyclecfg_minh_1_sqmuxa_3 ;
wire mie_mei_1_sqmuxa_1 ;
wire csr_rdata78_s9_2 ;
wire minstretcfg_minh_1_sqmuxa_5 ;
wire ir_2_2 ;
wire N_1085_1 ;
wire mtvec_1_sqmuxa_5 ;
wire N_1882 ;
wire imm_o127_2 ;
wire N_1844 ;
wire N_1307 ;
wire csr_rdata70_s1_6 ;
wire mie_mei_1_sqmuxa_2 ;
wire N_1838 ;
wire N_246 ;
wire csr_rdata75_s6_1 ;
wire N_14_0 ;
wire N_1842 ;
wire N_1978 ;
wire mtvec_1_sqmuxa_2_1 ;
wire mtvec_1_sqmuxa_1_0 ;
wire csr_rdata80_s11_2 ;
wire mip_firq_nclr_7_sqmuxa_1 ;
wire mip_firq_nclr_7_sqmuxa_0 ;
wire csr_rdata128_s19_1 ;
wire mcountinhibit_1_sqmuxa_2 ;
wire mcountinhibit_1_sqmuxa_1 ;
wire csr_rdata129_s20_1 ;
wire csr_rdata73_s4_0 ;
wire csr_rdata76_s7_0 ;
wire csr_rdata82_s13_2 ;
wire csr_rdata82_s13_1 ;
wire csr_rdata83_s14_2 ;
wire mcyclecfg_minh_1_sqmuxa_2_0 ;
wire mcyclecfg_minh_1_sqmuxa_1 ;
wire csr_rdata71_s2_0 ;
wire csr_rdata77_s8_0 ;
wire csr_rdata79_s10_0 ;
wire csr_rdata137_s21_0 ;
wire illegal_cmd39_0 ;
wire illegal_cmd41_2 ;
wire ir_7_1_0 ;
wire m5_1 ;
wire we_lo6_1_0 ;
wire csr_rdata75_s6_3_0 ;
wire ir_2_3 ;
wire csr_rdata82_s13_3_0 ;
wire N_1103 ;
wire illegal_cmd38 ;
wire illegal_cmd39 ;
wire illegal_cmd41 ;
wire N_1975 ;
wire N_39_i ;
wire restart_2 ;
wire N_125 ;
wire imm_o_17_sn_N_11_mux ;
wire N_86_mux ;
wire ir_1_3_0 ;
wire ir_3_6 ;
wire csr_rdata70_s1_3_0 ;
wire mie_mei_1_sqmuxa_8 ;
wire ir_2_2_0 ;
wire csr_rdata70_s1_2_0 ;
wire N_1899 ;
wire N_1881 ;
wire rf_wb_en_0_sqmuxa ;
wire N_24_0 ;
wire N_15_0 ;
wire illegal_cmd18 ;
wire illegal_cmd22 ;
wire N_33_mux ;
wire imm_o_17_sn_i3_mux ;
wire rf_wb_en_iv_1 ;
wire m73_2 ;
wire csr_rdata70_s1_2 ;
wire csr_rdata81_s12_2 ;
wire ir_4_0 ;
wire mstatus_mie7_2 ;
wire csr_rdata72_s3_1_0 ;
wire mcyclecfg_minh_1_sqmuxa_3_0 ;
wire minstretcfg_minh_1_sqmuxa_4 ;
wire mstatus_mie8_1 ;
wire illegal_cmd41_5 ;
wire d_N_13 ;
wire ir_1 ;
wire mtvec_1_sqmuxa_2_0 ;
wire ir_12 ;
wire N_149 ;
wire rs1_zero ;
wire state ;
wire imm_o129 ;
wire imm_o127 ;
wire cause_34_sm9 ;
wire ir_4_1 ;
wire ir_5_1 ;
wire ir_1_1_0 ;
wire ir_3_1 ;
wire ir_2_2_1 ;
wire N_1020 ;
wire mscratch_1_sqmuxa_2_0 ;
wire ir_2 ;
wire N_19 ;
wire ecall8 ;
wire ir_13 ;
wire N_1852 ;
wire N_1849 ;
wire N_1057 ;
wire N_16 ;
wire N_26 ;
wire N_28 ;
wire N_1871 ;
wire N_1870 ;
wire N_46 ;
wire N_1864 ;
wire N_1853 ;
wire alu_opb_mux2_1 ;
wire alu_opb_mux2_0 ;
wire ir_5_0 ;
wire mstatus_mie2 ;
wire csr_rdata129_s20 ;
wire csr_rdata77_s8 ;
wire csr_rdata73_s4 ;
wire mip_firq_nclr_7_sqmuxa ;
wire csr_rdata128_s19 ;
wire csr_rdata81_s12 ;
wire csr_rdata80_s11 ;
wire csr_rdata79_s10 ;
wire i12_mux ;
wire illegal_cmd45 ;
wire csr_rdata75_s6 ;
wire csr_rdata137_s21 ;
wire csr_rdata113_tz ;
wire we_hi_0_sqmuxa ;
wire we_nxt_1_sqmuxa ;
wire N_42_mux ;
wire d_N_12_mux ;
wire N_1868 ;
wire d_N_13_mux_1 ;
wire i3_mux ;
wire csr_rdata113_s18 ;
wire csr_rdata112_s17 ;
wire rf_wb_en_1_sqmuxa ;
wire N_43_i ;
wire N_1032 ;
wire csr_rw_valid2 ;
wire N_98_mux ;
wire un17_csr_reg_valid_0 ;
wire N_1064 ;
wire i8_mux ;
wire N_1866 ;
wire N_1061 ;
wire N_18 ;
wire d_N_3 ;
wire d_N_13_mux_2 ;
wire un17_csr_reg_valid ;
wire N_973 ;
wire N_972 ;
wire N_971 ;
wire N_970 ;
wire N_969 ;
wire N_968 ;
wire N_967 ;
wire N_966 ;
wire N_965 ;
wire N_964 ;
wire N_963 ;
wire N_962 ;
wire N_961 ;
wire N_960 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire full ;
wire N_283 ;
  CFG1 \fetch_engine.restart_RNI0AL  (
	.A(restart),
	.Y(N_288_i)
);
defparam \fetch_engine.restart_RNI0AL .INIT=2'h1;
  CFG1 \trap_ctrl.cause_RNI63SB[6]  (
	.A(cause[6]),
	.Y(N_286_i)
);
defparam \trap_ctrl.cause_RNI63SB[6] .INIT=2'h1;
// @30:363
  SLE \fetch_engine.pc[31]  (
	.Q(addr[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[31]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[30]  (
	.Q(addr[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[30]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[29]  (
	.Q(addr[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[29]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[28]  (
	.Q(addr[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[28]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[27]  (
	.Q(addr[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[27]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[26]  (
	.Q(addr[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[26]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[25]  (
	.Q(addr[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[25]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[24]  (
	.Q(addr[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[24]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[23]  (
	.Q(addr[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[23]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[22]  (
	.Q(addr[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[22]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[21]  (
	.Q(addr[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[21]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[20]  (
	.Q(addr[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[20]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[19]  (
	.Q(addr[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[19]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[18]  (
	.Q(addr[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[18]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[17]  (
	.Q(addr[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[17]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[16]  (
	.Q(addr[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[16]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[15]  (
	.Q(addr[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[15]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[14]  (
	.Q(addr[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[14]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[13]  (
	.Q(addr[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[13]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[12]  (
	.Q(addr[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[12]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[11]  (
	.Q(addr[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[11]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[10]  (
	.Q(addr[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[10]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[9]  (
	.Q(addr[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[9]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[8]  (
	.Q(addr[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[8]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[7]  (
	.Q(addr[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[7]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[6]  (
	.Q(addr[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[6]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[5]  (
	.Q(addr[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[5]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[4]  (
	.Q(addr[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[4]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[3]  (
	.Q(addr[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[3]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.pc[2]  (
	.Q(addr[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(pc_s[2]),
	.EN(pce),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[31]  (
	.Q(hi_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[31]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[30]  (
	.Q(hi_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[30]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[29]  (
	.Q(hi_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[29]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[28]  (
	.Q(hi_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[28]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[27]  (
	.Q(hi_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[27]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[26]  (
	.Q(hi_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[26]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[25]  (
	.Q(hi_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[25]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[24]  (
	.Q(hi_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[24]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[23]  (
	.Q(hi_0[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[23]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[22]  (
	.Q(hi_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[22]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[21]  (
	.Q(hi_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[21]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[20]  (
	.Q(hi_0[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[20]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[19]  (
	.Q(hi_0[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[19]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[18]  (
	.Q(hi_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[18]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[17]  (
	.Q(hi_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[17]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[16]  (
	.Q(hi_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[16]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[15]  (
	.Q(hi_0[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[15]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[14]  (
	.Q(hi_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[14]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[13]  (
	.Q(hi_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[13]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[12]  (
	.Q(hi_0[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[12]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[11]  (
	.Q(hi_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[11]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[10]  (
	.Q(hi_0[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[10]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[9]  (
	.Q(hi_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[9]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[8]  (
	.Q(hi_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[8]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[7]  (
	.Q(hi_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[7]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[6]  (
	.Q(hi_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[6]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[5]  (
	.Q(hi_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[5]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[4]  (
	.Q(hi_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[4]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[3]  (
	.Q(hi_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[3]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[2]  (
	.Q(hi_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[2]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[1]  (
	.Q(hi_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[1]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_0[0]  (
	.Q(hi_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_0_lm[0]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[31]  (
	.Q(hi_2[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[31]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[30]  (
	.Q(hi_2[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[30]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[29]  (
	.Q(hi_2[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[29]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[28]  (
	.Q(hi_2[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[28]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[27]  (
	.Q(hi_2[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[27]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[26]  (
	.Q(hi_2[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[26]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[25]  (
	.Q(hi_2[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[25]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[24]  (
	.Q(hi_2[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[24]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[23]  (
	.Q(hi_2[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[23]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[22]  (
	.Q(hi_2[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[22]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[21]  (
	.Q(hi_2[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[21]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[20]  (
	.Q(hi_2[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[20]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[19]  (
	.Q(hi_2[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[19]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[18]  (
	.Q(hi_2[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[18]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[17]  (
	.Q(hi_2[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[17]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[16]  (
	.Q(hi_2[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[16]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[15]  (
	.Q(hi_2[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[15]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[14]  (
	.Q(hi_2[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[14]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[13]  (
	.Q(hi_2[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[13]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[12]  (
	.Q(hi_2[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[12]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[11]  (
	.Q(hi_2[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[11]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[10]  (
	.Q(hi_2[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[10]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[9]  (
	.Q(hi_2[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[9]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[8]  (
	.Q(hi_2[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[8]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[7]  (
	.Q(hi_2[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[7]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[6]  (
	.Q(hi_2[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[6]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[5]  (
	.Q(hi_2[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[5]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[4]  (
	.Q(hi_2[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[4]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[3]  (
	.Q(hi_2[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[3]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[2]  (
	.Q(hi_2[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[2]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[1]  (
	.Q(hi_2[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[1]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.hi_2[0]  (
	.Q(hi_2[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(hi_2_lm[0]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[31]  (
	.Q(lo_0_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[30]  (
	.Q(lo_0_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[29]  (
	.Q(lo_0_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[28]  (
	.Q(lo_0_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[27]  (
	.Q(lo_0_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[26]  (
	.Q(lo_0_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[25]  (
	.Q(lo_0_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[24]  (
	.Q(lo_0_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[23]  (
	.Q(lo_0_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[22]  (
	.Q(lo_0_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[21]  (
	.Q(lo_0_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[20]  (
	.Q(lo_0_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[19]  (
	.Q(lo_0_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[18]  (
	.Q(lo_0_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[17]  (
	.Q(lo_0_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[16]  (
	.Q(lo_0_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[15]  (
	.Q(lo_0_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[14]  (
	.Q(lo_0_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[13]  (
	.Q(lo_0_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[12]  (
	.Q(lo_0_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[11]  (
	.Q(lo_0_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[10]  (
	.Q(lo_0_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[9]  (
	.Q(lo_0_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[8]  (
	.Q(lo_0_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[7]  (
	.Q(lo_0_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[6]  (
	.Q(lo_0_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[5]  (
	.Q(lo_0_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[4]  (
	.Q(lo_0_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[3]  (
	.Q(lo_0_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[2]  (
	.Q(lo_0_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[1]  (
	.Q(lo_0_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_0[0]  (
	.Q(lo_0_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_0_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[31]  (
	.Q(lo_2_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[30]  (
	.Q(lo_2_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[29]  (
	.Q(lo_2_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[28]  (
	.Q(lo_2_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[27]  (
	.Q(lo_2_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[26]  (
	.Q(lo_2_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[25]  (
	.Q(lo_2_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[24]  (
	.Q(lo_2_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[23]  (
	.Q(lo_2_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[22]  (
	.Q(lo_2_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[21]  (
	.Q(lo_2_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[20]  (
	.Q(lo_2_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[19]  (
	.Q(lo_2_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[18]  (
	.Q(lo_2_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[17]  (
	.Q(lo_2_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[16]  (
	.Q(lo_2_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[15]  (
	.Q(lo_2_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[14]  (
	.Q(lo_2_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[13]  (
	.Q(lo_2_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[12]  (
	.Q(lo_2_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[11]  (
	.Q(lo_2_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[10]  (
	.Q(lo_2_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[9]  (
	.Q(lo_2_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[8]  (
	.Q(lo_2_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[7]  (
	.Q(lo_2_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[6]  (
	.Q(lo_2_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[5]  (
	.Q(lo_2_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[4]  (
	.Q(lo_2_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[3]  (
	.Q(lo_2_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[2]  (
	.Q(lo_2_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[1]  (
	.Q(lo_2_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.lo_2[0]  (
	.Q(lo_2_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lo_2_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2296
  SLE \cnt.inc[2]  (
	.Q(lo_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(inc_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2296
  SLE \cnt.inc[0]  (
	.Q(lo_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(inc_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.lsu_req  (
	.Q(lsu_req),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lsu_req_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_unsigned  (
	.Q(alu_unsigned),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_unsigned_i_m2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.rf_zero_we  (
	.Q(rf_zero_we),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.lsu_rw  (
	.Q(lsu_rw),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.we  (
	.Q(we),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(we_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_opb_mux  (
	.Q(alu_opb_mux),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_opb_mux2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_cp_trig[0]  (
	.Q(alu_cp_trig_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_wb_en_0_sqmuxa_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_opa_mux  (
	.Q(alu_opa_mux),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_opa_mux2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1488
  SLE \trap_ctrl.cause[6]  (
	.Q(cause[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_138),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1536
  SLE \trap_ctrl.env_pending  (
	.Q(env_pending),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(env_pending3_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1536
  SLE \trap_ctrl.wakeup  (
	.Q(wakeup),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(tmp_v),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.rf_wb_en  (
	.Q(rf_wb_en),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_wb_en_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.restart  (
	.Q(restart),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_279_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.ovf_2[0]  (
	.Q(ovf_2[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(nxt_2[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2186
  SLE \cnt.ovf_0[0]  (
	.Q(ovf_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(nxt_0[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[7]  (
	.Q(state_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1008_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[8]  (
	.Q(state_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[9]  (
	.Q(state_Z[9]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[10]  (
	.Q(state_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[11]  (
	.Q(state_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1003_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[12]  (
	.Q(state_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[1]  (
	.Q(lsu_mo_we),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_97_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1339_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_RNO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.state[1]  (
	.Q(pc),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:363
  SLE \fetch_engine.state[0]  (
	.Q(state_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_981_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_mti  (
	.Q(mie_mti),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[7]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.minstretcfg_minh  (
	.Q(minstretcfg_minh),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[30]),
	.EN(minstretcfg_minh_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.minstretcfg_uinh  (
	.Q(minstretcfg_uinh),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o[28]),
	.EN(minstretcfg_minh_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[0]  (
	.Q(mtvec[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtvec3),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mstatus_mie  (
	.Q(mstatus_mie),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mstatus_mie_7),
	.EN(mstatus_mie24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mstatus_mpie  (
	.Q(mstatus_mpie),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mstatus_mpie_7),
	.EN(mstatus_mie24_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[10]  (
	.Q(mscratch[10]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[10]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[9]  (
	.Q(mscratch[9]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[9]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[8]  (
	.Q(mscratch[8]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[8]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[7]  (
	.Q(mscratch[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[7]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[6]  (
	.Q(mscratch[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[6]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[5]  (
	.Q(mscratch[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[5]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[4]  (
	.Q(mscratch[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[4]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[3]  (
	.Q(mscratch[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[3]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[2]  (
	.Q(mscratch[2]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[2]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[1]  (
	.Q(mscratch[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[1]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[0]  (
	.Q(mscratch[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[0]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcyclecfg_minh  (
	.Q(mcyclecfg_minh),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[30]),
	.EN(mcyclecfg_minh_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcyclecfg_uinh  (
	.Q(mcyclecfg_uinh),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o[28]),
	.EN(mcyclecfg_minh_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_mei  (
	.Q(mie_mei),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[11]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_msi  (
	.Q(mie_msi),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[3]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[25]  (
	.Q(mscratch[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[25]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[24]  (
	.Q(mscratch[24]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[24]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[23]  (
	.Q(mscratch[23]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[23]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[22]  (
	.Q(mscratch[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[22]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[21]  (
	.Q(mscratch[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[21]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[20]  (
	.Q(mscratch[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[20]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[19]  (
	.Q(mscratch[19]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[19]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[18]  (
	.Q(mscratch[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[18]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[17]  (
	.Q(mscratch[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[17]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[16]  (
	.Q(mscratch[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[16]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[15]  (
	.Q(mscratch[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[15]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[14]  (
	.Q(mscratch[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[14]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[13]  (
	.Q(mscratch[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_89_mux),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[12]  (
	.Q(mscratch[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[12]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[11]  (
	.Q(mscratch[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[11]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.irq_pnd[1]  (
	.Q(irq_pnd[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_irq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[31]  (
	.Q(mscratch[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[31]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[30]  (
	.Q(mscratch[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[30]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[29]  (
	.Q(mscratch[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[29]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[28]  (
	.Q(mscratch[28]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o[28]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[27]  (
	.Q(mscratch[27]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[27]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mscratch[26]  (
	.Q(mscratch[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[26]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[10]  (
	.Q(rf_rd[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[10]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[9]  (
	.Q(rf_rd[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[9]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[8]  (
	.Q(rf_rd[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[8]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[7]  (
	.Q(rf_rd[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[7]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[6]  (
	.Q(ir[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[6]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[5]  (
	.Q(ir[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[5]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[4]  (
	.Q(ir[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[4]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[3]  (
	.Q(ir[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[3]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[2]  (
	.Q(ir[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[2]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[1]  (
	.Q(ir[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[1]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[0]  (
	.Q(ir[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[0]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.irq_pnd[6]  (
	.Q(irq_pnd[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(irq_pnd_9[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.irq_pnd[5]  (
	.Q(irq_pnd[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(irq_pnd_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[25]  (
	.Q(ir[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[9]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[24]  (
	.Q(xcsr_addr_4),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[8]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[23]  (
	.Q(xcsr_addr_3),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[7]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[22]  (
	.Q(xcsr_addr_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[6]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[21]  (
	.Q(xcsr_addr_1),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[5]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[20]  (
	.Q(xcsr_addr_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[4]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[19]  (
	.Q(rf_rs1[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[3]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[18]  (
	.Q(rf_rs1[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[2]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[17]  (
	.Q(rf_rs1[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[1]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[16]  (
	.Q(rf_rs1[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[0]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[15]  (
	.Q(rf_rs1[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[15]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[14]  (
	.Q(ir_funct3_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[14]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[13]  (
	.Q(ir_funct3_i[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[13]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[12]  (
	.Q(ir_funct3_i[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[12]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[11]  (
	.Q(rf_rd[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_0[11]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtval[8]  (
	.Q(mtval[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[8]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[7]  (
	.Q(mtval[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[7]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[6]  (
	.Q(mtval[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[6]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[5]  (
	.Q(mtval[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[5]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[4]  (
	.Q(mtval[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[4]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[3]  (
	.Q(mtval[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[3]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[2]  (
	.Q(mtval[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[2]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[1]  (
	.Q(mtval[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[1]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[0]  (
	.Q(mtval[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[0]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:629
  SLE \execute_engine.ir[31]  (
	.Q(ir[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[15]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[30]  (
	.Q(xcsr_addr_10),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[14]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[29]  (
	.Q(ir[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[13]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[28]  (
	.Q(ir[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[12]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[27]  (
	.Q(ir[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[11]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.ir[26]  (
	.Q(ir[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_1[10]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtval[23]  (
	.Q(mtval[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[23]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[22]  (
	.Q(mtval[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[22]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[21]  (
	.Q(mtval[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[21]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[20]  (
	.Q(mtval[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[20]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[19]  (
	.Q(mtval[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[19]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[18]  (
	.Q(mtval[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[18]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[17]  (
	.Q(mtval[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[17]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[16]  (
	.Q(mtval[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[16]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[15]  (
	.Q(mtval[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[15]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[14]  (
	.Q(mtval[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[14]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[13]  (
	.Q(mtval[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[13]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[12]  (
	.Q(mtval[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[12]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[11]  (
	.Q(mtval[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[11]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[10]  (
	.Q(mtval[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[10]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[9]  (
	.Q(mtval[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[9]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtinst[6]  (
	.Q(mtinst[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[6]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[5]  (
	.Q(mtinst[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[5]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[4]  (
	.Q(mtinst[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[4]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[3]  (
	.Q(mtinst[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[3]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[2]  (
	.Q(mtinst[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[2]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[1]  (
	.Q(mtinst[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[1]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[0]  (
	.Q(mtinst[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[0]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtval[31]  (
	.Q(mtval[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[31]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[30]  (
	.Q(mtval[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[30]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[29]  (
	.Q(mtval[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[29]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[28]  (
	.Q(mtval[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[28]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[27]  (
	.Q(mtval[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[27]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[26]  (
	.Q(mtval[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[26]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[25]  (
	.Q(mtval[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[25]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtval[24]  (
	.Q(mtval[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr_0[24]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(un11_cpu_extension_riscv_sdext)
);
// @30:1613
  SLE \csr.mtinst[21]  (
	.Q(mtinst[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_addr_1),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[20]  (
	.Q(mtinst[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_addr_0),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[19]  (
	.Q(mtinst[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rs1[4]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[18]  (
	.Q(mtinst[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rs1[3]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[17]  (
	.Q(mtinst[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rs1[2]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[16]  (
	.Q(mtinst[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rs1[1]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[15]  (
	.Q(mtinst[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rs1[0]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[14]  (
	.Q(mtinst[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir_funct3_0),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[13]  (
	.Q(mtinst[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir_funct3_i[1]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[12]  (
	.Q(mtinst[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir_funct3_i[0]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[11]  (
	.Q(mtinst[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rd[4]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[10]  (
	.Q(mtinst[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rd[3]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[9]  (
	.Q(mtinst[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rd[2]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[8]  (
	.Q(mtinst[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rd[1]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[7]  (
	.Q(mtinst[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rf_rd[0]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[31]  (
	.Q(mtinst[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[31]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[30]  (
	.Q(mtinst[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_addr_10),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[29]  (
	.Q(mtinst[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[29]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[28]  (
	.Q(mtinst[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[28]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[27]  (
	.Q(mtinst[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[27]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[26]  (
	.Q(mtinst[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[26]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[25]  (
	.Q(mtinst[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[25]),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[24]  (
	.Q(mtinst[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_addr_4),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[23]  (
	.Q(mtinst[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_addr_3),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:1613
  SLE \csr.mtinst[22]  (
	.Q(mtinst[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_addr_2),
	.EN(mstatus_mie22),
	.LAT(GND),
	.SD(GND),
	.SLn(N_286_i)
);
// @30:629
  SLE \execute_engine.pc[3]  (
	.Q(curr_pc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[3]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[2]  (
	.Q(curr_pc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[2]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[1]  (
	.Q(curr_pc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[1]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[18]  (
	.Q(curr_pc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[18]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[17]  (
	.Q(curr_pc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[17]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[16]  (
	.Q(curr_pc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[16]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[15]  (
	.Q(curr_pc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[15]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[14]  (
	.Q(curr_pc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[14]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[13]  (
	.Q(curr_pc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[13]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[12]  (
	.Q(curr_pc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[12]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[11]  (
	.Q(curr_pc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[11]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[10]  (
	.Q(curr_pc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[10]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[9]  (
	.Q(curr_pc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[9]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[8]  (
	.Q(curr_pc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[8]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[7]  (
	.Q(curr_pc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[7]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[6]  (
	.Q(curr_pc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[6]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[5]  (
	.Q(curr_pc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[5]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[4]  (
	.Q(curr_pc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[4]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[2]  (
	.Q(link_pc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[2]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[1]  (
	.Q(link_pc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[1]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[31]  (
	.Q(curr_pc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[31]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[30]  (
	.Q(curr_pc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[30]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[29]  (
	.Q(curr_pc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[29]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[28]  (
	.Q(curr_pc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[28]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[27]  (
	.Q(curr_pc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[27]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[26]  (
	.Q(curr_pc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[26]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[25]  (
	.Q(curr_pc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[25]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[24]  (
	.Q(curr_pc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[24]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[23]  (
	.Q(curr_pc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[23]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[22]  (
	.Q(curr_pc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[22]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[21]  (
	.Q(curr_pc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[21]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[20]  (
	.Q(curr_pc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[20]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.pc[19]  (
	.Q(curr_pc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[19]),
	.EN(state_ns[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[17]  (
	.Q(link_pc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[17]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[16]  (
	.Q(link_pc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[16]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[15]  (
	.Q(link_pc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[15]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[14]  (
	.Q(link_pc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[14]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[13]  (
	.Q(link_pc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[13]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[12]  (
	.Q(link_pc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[12]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[11]  (
	.Q(link_pc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[11]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[10]  (
	.Q(link_pc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[10]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[9]  (
	.Q(link_pc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[9]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[8]  (
	.Q(link_pc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[8]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[7]  (
	.Q(link_pc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[7]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[6]  (
	.Q(link_pc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[6]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[5]  (
	.Q(link_pc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[5]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[4]  (
	.Q(link_pc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[4]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[3]  (
	.Q(link_pc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[3]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[1]  (
	.Q(next_pc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[1]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[31]  (
	.Q(link_pc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[31]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[30]  (
	.Q(link_pc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[30]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[29]  (
	.Q(link_pc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[29]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[28]  (
	.Q(link_pc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[28]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[27]  (
	.Q(link_pc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[27]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[26]  (
	.Q(link_pc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[26]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[25]  (
	.Q(link_pc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[25]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[24]  (
	.Q(link_pc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[24]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[23]  (
	.Q(link_pc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[23]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[22]  (
	.Q(link_pc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[22]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[21]  (
	.Q(link_pc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[21]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[20]  (
	.Q(link_pc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[20]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[19]  (
	.Q(link_pc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[19]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.link_pc[18]  (
	.Q(link_pc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc[18]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[16]  (
	.Q(next_pc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[16]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[15]  (
	.Q(next_pc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[15]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[14]  (
	.Q(next_pc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[14]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[13]  (
	.Q(next_pc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[13]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[12]  (
	.Q(next_pc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[12]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[11]  (
	.Q(next_pc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[11]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[10]  (
	.Q(next_pc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[10]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[9]  (
	.Q(next_pc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[9]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[8]  (
	.Q(next_pc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[8]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[7]  (
	.Q(next_pc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[7]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[6]  (
	.Q(next_pc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[6]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[5]  (
	.Q(next_pc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[5]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[4]  (
	.Q(next_pc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[4]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[3]  (
	.Q(next_pc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[3]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[2]  (
	.Q(next_pc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[2]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[31]  (
	.Q(next_pc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[31]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[30]  (
	.Q(next_pc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[30]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[29]  (
	.Q(next_pc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[29]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[28]  (
	.Q(next_pc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[28]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[27]  (
	.Q(next_pc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[27]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[26]  (
	.Q(next_pc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[26]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[25]  (
	.Q(next_pc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[25]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[24]  (
	.Q(next_pc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[24]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[23]  (
	.Q(next_pc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[23]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[22]  (
	.Q(next_pc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[22]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[21]  (
	.Q(next_pc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[21]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[20]  (
	.Q(next_pc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[20]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[19]  (
	.Q(next_pc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[19]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[18]  (
	.Q(next_pc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[18]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \execute_engine.next_pc[17]  (
	.Q(next_pc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(next_pc_9[17]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[16]  (
	.Q(mtvec[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[16]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[15]  (
	.Q(mtvec[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[15]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[14]  (
	.Q(mtvec[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[14]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[13]  (
	.Q(mtvec[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_89_mux),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[12]  (
	.Q(mtvec[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[12]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[11]  (
	.Q(mtvec[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[11]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[10]  (
	.Q(mtvec[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[10]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[9]  (
	.Q(mtvec[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[9]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[8]  (
	.Q(mtvec[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[8]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[7]  (
	.Q(mtvec[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[7]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[6]  (
	.Q(mtvec[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtvec_7[6]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[5]  (
	.Q(mtvec[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtvec_7[5]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[4]  (
	.Q(mtvec[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtvec_7[4]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[3]  (
	.Q(mtvec[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtvec_7[3]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[2]  (
	.Q(mtvec[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtvec_7[2]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[31]  (
	.Q(mtvec[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[31]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[30]  (
	.Q(mtvec[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[30]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[29]  (
	.Q(mtvec[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[29]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[28]  (
	.Q(mtvec[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o[28]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[27]  (
	.Q(mtvec[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[27]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[26]  (
	.Q(mtvec[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[26]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[25]  (
	.Q(mtvec[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[25]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[24]  (
	.Q(mtvec[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[24]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[23]  (
	.Q(mtvec[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[23]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[22]  (
	.Q(mtvec[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[22]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[21]  (
	.Q(mtvec[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[21]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[20]  (
	.Q(mtvec[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[20]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[19]  (
	.Q(mtvec[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[19]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[18]  (
	.Q(mtvec[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[18]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mtvec[17]  (
	.Q(mtvec[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[17]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[15]  (
	.Q(mepc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[15]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[14]  (
	.Q(mepc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[14]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[13]  (
	.Q(mepc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[13]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[12]  (
	.Q(mepc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[12]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[11]  (
	.Q(mepc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[11]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[10]  (
	.Q(mepc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[10]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[9]  (
	.Q(mepc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[9]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[8]  (
	.Q(mepc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[8]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[7]  (
	.Q(mepc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[7]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[6]  (
	.Q(mepc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[6]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[5]  (
	.Q(mepc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[5]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[4]  (
	.Q(mepc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[4]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[3]  (
	.Q(mepc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[3]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[2]  (
	.Q(mepc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[2]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[1]  (
	.Q(mepc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[1]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[30]  (
	.Q(mepc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[30]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[29]  (
	.Q(mepc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[29]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[28]  (
	.Q(mepc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[28]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[27]  (
	.Q(mepc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[27]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[26]  (
	.Q(mepc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[26]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[25]  (
	.Q(mepc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[25]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[24]  (
	.Q(mepc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[24]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[23]  (
	.Q(mepc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[23]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[22]  (
	.Q(mepc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[22]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[21]  (
	.Q(mepc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[21]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[20]  (
	.Q(mepc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[20]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[19]  (
	.Q(mepc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[19]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[18]  (
	.Q(mepc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[18]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[17]  (
	.Q(mepc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[17]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[16]  (
	.Q(mepc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[16]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcause[5]  (
	.Q(mcause[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mcause_8[5]),
	.EN(env_enter_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcause[4]  (
	.Q(mcause[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mcause_8[4]),
	.EN(env_enter_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcause[3]  (
	.Q(mcause[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mcause_8[3]),
	.EN(env_enter_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcause[2]  (
	.Q(mcause[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mcause_8[2]),
	.EN(env_enter_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcause[1]  (
	.Q(mcause[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mcause_8[1]),
	.EN(env_enter_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcause[0]  (
	.Q(mcause[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mcause_8[0]),
	.EN(env_enter_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mepc[31]  (
	.Q(mepc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mepc_8[31]),
	.EN(env_enter_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[5]  (
	.Q(mie_firq[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[21]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[4]  (
	.Q(mie_firq[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[20]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[3]  (
	.Q(mie_firq[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[19]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[2]  (
	.Q(mie_firq[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[18]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[1]  (
	.Q(mie_firq[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[17]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[0]  (
	.Q(mie_firq[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[16]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[1]  (
	.Q(csr_rdata[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[0]  (
	.Q(csr_rdata[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_op[2]  (
	.Q(alu_op[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_101_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_op[1]  (
	.Q(alu_op[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_104_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.alu_op[0]  (
	.Q(alu_op[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_106_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[15]  (
	.Q(mie_firq[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[31]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[14]  (
	.Q(mie_firq[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[30]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[13]  (
	.Q(mie_firq[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[29]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[12]  (
	.Q(mie_firq[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o[28]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[11]  (
	.Q(mie_firq[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[27]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[10]  (
	.Q(mie_firq[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[26]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[9]  (
	.Q(mie_firq[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[25]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[8]  (
	.Q(mie_firq[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[24]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[7]  (
	.Q(mie_firq[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[23]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mie_firq[6]  (
	.Q(mie_firq[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[22]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[16]  (
	.Q(csr_rdata[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[15]  (
	.Q(csr_rdata[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[14]  (
	.Q(csr_rdata[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[13]  (
	.Q(csr_rdata[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[12]  (
	.Q(csr_rdata[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[11]  (
	.Q(csr_rdata[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[10]  (
	.Q(csr_rdata[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[9]  (
	.Q(csr_rdata[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[8]  (
	.Q(csr_rdata[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[7]  (
	.Q(csr_rdata[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[6]  (
	.Q(csr_rdata[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[5]  (
	.Q(csr_rdata[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[4]  (
	.Q(csr_rdata[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[3]  (
	.Q(csr_rdata[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[2]  (
	.Q(csr_rdata[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[31]  (
	.Q(csr_rdata[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[30]  (
	.Q(csr_rdata[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[29]  (
	.Q(csr_rdata[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[28]  (
	.Q(csr_rdata[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[27]  (
	.Q(csr_rdata[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[26]  (
	.Q(csr_rdata[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[25]  (
	.Q(csr_rdata[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[24]  (
	.Q(csr_rdata[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[23]  (
	.Q(csr_rdata[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[22]  (
	.Q(csr_rdata[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[21]  (
	.Q(csr_rdata[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[20]  (
	.Q(csr_rdata[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[19]  (
	.Q(csr_rdata[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[18]  (
	.Q(csr_rdata[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:2140
  SLE \csr.rdata[17]  (
	.Q(csr_rdata[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdata_6[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[5]  (
	.Q(cnt[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_5_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[4]  (
	.Q(cnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_4_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[3]  (
	.Q(cnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_3_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[2]  (
	.Q(cnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_2_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[1]  (
	.Q(cnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_1_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[0]  (
	.Q(cnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_axb_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[8]  (
	.Q(exc_buf[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1833_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[7]  (
	.Q(exc_buf[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1832_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[6]  (
	.Q(exc_buf[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1835_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[5]  (
	.Q(exc_buf[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1834_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[4]  (
	.Q(exc_buf[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(exc_buf_11[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[3]  (
	.Q(exc_buf[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(exc_buf_9[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[2]  (
	.Q(exc_buf[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(exc_buf_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[1]  (
	.Q(exc_buf[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(exc_buf_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.exc_buf[0]  (
	.Q(exc_buf[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1831_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mip_firq_nclr[3]  (
	.Q(mip_firq_nclr[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mip_firq_nclr_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mip_firq_nclr[2]  (
	.Q(mip_firq_nclr[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mip_firq_nclr_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1488
  SLE \trap_ctrl.cause[4]  (
	.Q(cause[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cause_34[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1488
  SLE \trap_ctrl.cause[3]  (
	.Q(cause[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cause_34[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1488
  SLE \trap_ctrl.cause[2]  (
	.Q(cause[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_45_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1488
  SLE \trap_ctrl.cause[1]  (
	.Q(cause[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cause_34[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1488
  SLE \trap_ctrl.cause[0]  (
	.Q(cause[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cause_34[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[9]  (
	.Q(cnt[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_s_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[8]  (
	.Q(cnt[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_8_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[7]  (
	.Q(cnt[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_7_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1135
  SLE \monitor.cnt[6]  (
	.Q(cnt[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_add_cry_6_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[12]  (
	.Q(imm[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[11]  (
	.Q(imm[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[10]  (
	.Q(imm[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[9]  (
	.Q(imm[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[8]  (
	.Q(imm[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[7]  (
	.Q(imm[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[6]  (
	.Q(imm[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[5]  (
	.Q(imm[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[4]  (
	.Q(imm[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[3]  (
	.Q(imm[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[2]  (
	.Q(imm[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[1]  (
	.Q(imm[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[0]  (
	.Q(imm[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[27]  (
	.Q(imm[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[26]  (
	.Q(imm[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[25]  (
	.Q(imm[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[24]  (
	.Q(imm[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[23]  (
	.Q(imm[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[22]  (
	.Q(imm[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[21]  (
	.Q(imm[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[20]  (
	.Q(imm[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[19]  (
	.Q(imm[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[18]  (
	.Q(imm[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[17]  (
	.Q(imm[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[16]  (
	.Q(imm[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[15]  (
	.Q(imm[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[14]  (
	.Q(imm[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[13]  (
	.Q(imm[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.rf_mux[1]  (
	.Q(rf_mux[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_245_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:629
  SLE \ctrl.rf_mux[0]  (
	.Q(rf_mux[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_244_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.irq_buf[6]  (
	.Q(irq_buf[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(irq_buf_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.irq_buf[5]  (
	.Q(irq_buf[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(irq_buf_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1389
  SLE \trap_ctrl.irq_buf[1]  (
	.Q(irq_buf[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(irq_buf_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcountinhibit[2]  (
	.Q(mcountinhibit[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[2]),
	.EN(mcountinhibit_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1613
  SLE \csr.mcountinhibit[1]  (
	.Q(mcountinhibit[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xcsr_wdata_o_Z[0]),
	.EN(mcountinhibit_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[31]  (
	.Q(imm[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ir[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[30]  (
	.Q(imm[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[29]  (
	.Q(imm[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:568
  SLE \imm_o[28]  (
	.Q(imm[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(imm_o_17[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_0_0  (
	.FCO(cnt_add_cry_0),
	.S(cnt_add_cry_0_0_S),
	.Y(cnt_add_cry_0_0_Y),
	.B(cnt[0]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(VCC)
);
defparam \un1_monitor.cnt_add_cry_0_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_1_0  (
	.FCO(cnt_add_cry_1),
	.S(cnt_add_cry_1_0_S),
	.Y(cnt_add_cry_1_0_Y),
	.B(cnt[1]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_0)
);
defparam \un1_monitor.cnt_add_cry_1_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_2_0  (
	.FCO(cnt_add_cry_2),
	.S(cnt_add_cry_2_0_S),
	.Y(cnt_add_cry_2_0_Y),
	.B(cnt[2]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_1)
);
defparam \un1_monitor.cnt_add_cry_2_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_3_0  (
	.FCO(cnt_add_cry_3),
	.S(cnt_add_cry_3_0_S),
	.Y(cnt_add_cry_3_0_Y),
	.B(cnt[3]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_2)
);
defparam \un1_monitor.cnt_add_cry_3_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_4_0  (
	.FCO(cnt_add_cry_4),
	.S(cnt_add_cry_4_0_S),
	.Y(cnt_add_cry_4_0_Y),
	.B(cnt[4]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_3)
);
defparam \un1_monitor.cnt_add_cry_4_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_5_0  (
	.FCO(cnt_add_cry_5),
	.S(cnt_add_cry_5_0_S),
	.Y(cnt_add_cry_5_0_Y),
	.B(cnt[5]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_4)
);
defparam \un1_monitor.cnt_add_cry_5_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_6_0  (
	.FCO(cnt_add_cry_6),
	.S(cnt_add_cry_6_0_S),
	.Y(cnt_add_cry_6_0_Y),
	.B(cnt[6]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_5)
);
defparam \un1_monitor.cnt_add_cry_6_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_7_0  (
	.FCO(cnt_add_cry_7),
	.S(cnt_add_cry_7_0_S),
	.Y(cnt_add_cry_7_0_Y),
	.B(cnt[7]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_6)
);
defparam \un1_monitor.cnt_add_cry_7_0 .INIT=20'h5AA00;
// @30:1138
  ARI1 \un1_monitor.cnt_add_s_9  (
	.FCO(cnt_add_s_9_FCO),
	.S(cnt_add_s_9_S),
	.Y(cnt_add_s_9_Y),
	.B(state_Z[5]),
	.C(cnt[9]),
	.D(GND),
	.A(VCC),
	.FCI(cnt_add_cry_8)
);
defparam \un1_monitor.cnt_add_s_9 .INIT=20'h48800;
// @30:1138
  ARI1 \un1_monitor.cnt_add_cry_8_0  (
	.FCO(cnt_add_cry_8),
	.S(cnt_add_cry_8_0_S),
	.Y(cnt_add_cry_8_0_Y),
	.B(cnt[8]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_7)
);
defparam \un1_monitor.cnt_add_cry_8_0 .INIT=20'h5AA00;
// @30:363
  ARI1 \fetch_engine.state_RNI5CJ6[1]  (
	.FCO(state_RNI5CJ6_FCO[1]),
	.S(state_RNI5CJ6_S[1]),
	.Y(state_RNI5CJ6_Y[1]),
	.B(pc),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \fetch_engine.state_RNI5CJ6[1] .INIT=20'h4AA00;
// @30:363
  ARI1 \fetch_engine.pc_RNI19FQ[2]  (
	.FCO(pc_cry[2]),
	.S(pc_s[2]),
	.Y(pc_RNI19FQ_Y[2]),
	.B(next_pc[2]),
	.C(pc),
	.D(addr[2]),
	.A(VCC),
	.FCI(state_RNI5CJ6_FCO[1])
);
defparam \fetch_engine.pc_RNI19FQ[2] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIV7BE1[3]  (
	.FCO(pc_cry[3]),
	.S(pc_s[3]),
	.Y(pc_RNIV7BE1_Y[3]),
	.B(next_pc[3]),
	.C(pc),
	.D(addr[3]),
	.A(VCC),
	.FCI(pc_cry[2])
);
defparam \fetch_engine.pc_RNIV7BE1[3] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIV8722[4]  (
	.FCO(pc_cry[4]),
	.S(pc_s[4]),
	.Y(pc_RNIV8722_Y[4]),
	.B(next_pc[4]),
	.C(pc),
	.D(addr[4]),
	.A(VCC),
	.FCI(pc_cry[3])
);
defparam \fetch_engine.pc_RNIV8722[4] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNI1C3M2[5]  (
	.FCO(pc_cry[5]),
	.S(pc_s[5]),
	.Y(pc_RNI1C3M2_Y[5]),
	.B(next_pc[5]),
	.C(pc),
	.D(addr[5]),
	.A(VCC),
	.FCI(pc_cry[4])
);
defparam \fetch_engine.pc_RNI1C3M2[5] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNI5HV93[6]  (
	.FCO(pc_cry[6]),
	.S(pc_s[6]),
	.Y(pc_RNI5HV93_Y[6]),
	.B(next_pc[6]),
	.C(pc),
	.D(addr[6]),
	.A(VCC),
	.FCI(pc_cry[5])
);
defparam \fetch_engine.pc_RNI5HV93[6] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIBORT3[7]  (
	.FCO(pc_cry[7]),
	.S(pc_s[7]),
	.Y(pc_RNIBORT3_Y[7]),
	.B(next_pc[7]),
	.C(pc),
	.D(addr[7]),
	.A(VCC),
	.FCI(pc_cry[6])
);
defparam \fetch_engine.pc_RNIBORT3[7] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIJ1OH4[8]  (
	.FCO(pc_cry[8]),
	.S(pc_s[8]),
	.Y(pc_RNIJ1OH4_Y[8]),
	.B(next_pc[8]),
	.C(pc),
	.D(addr[8]),
	.A(VCC),
	.FCI(pc_cry[7])
);
defparam \fetch_engine.pc_RNIJ1OH4[8] .INIT=20'h4E200;
// @30:363
  ARI1 \execute_engine.next_pc_RNITCK55[9]  (
	.FCO(pc_cry[9]),
	.S(pc_s[9]),
	.Y(next_pc_RNITCK55_Y[9]),
	.B(next_pc[9]),
	.C(pc),
	.D(addr[9]),
	.A(VCC),
	.FCI(pc_cry[8])
);
defparam \execute_engine.next_pc_RNITCK55[9] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIN5S16[10]  (
	.FCO(pc_cry[10]),
	.S(pc_s[10]),
	.Y(pc_RNIN5S16_Y[10]),
	.B(next_pc[10]),
	.C(pc),
	.D(addr[10]),
	.A(VCC),
	.FCI(pc_cry[9])
);
defparam \fetch_engine.pc_RNIN5S16[10] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIJ04U6[11]  (
	.FCO(pc_cry[11]),
	.S(pc_s[11]),
	.Y(pc_RNIJ04U6_Y[11]),
	.B(next_pc[11]),
	.C(pc),
	.D(addr[11]),
	.A(VCC),
	.FCI(pc_cry[10])
);
defparam \fetch_engine.pc_RNIJ04U6[11] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIHTBQ7[12]  (
	.FCO(pc_cry[12]),
	.S(pc_s[12]),
	.Y(pc_RNIHTBQ7_Y[12]),
	.B(next_pc[12]),
	.C(pc),
	.D(addr[12]),
	.A(VCC),
	.FCI(pc_cry[11])
);
defparam \fetch_engine.pc_RNIHTBQ7[12] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIHSJM8[13]  (
	.FCO(pc_cry[13]),
	.S(pc_s[13]),
	.Y(pc_RNIHSJM8_Y[13]),
	.B(next_pc[13]),
	.C(pc),
	.D(addr[13]),
	.A(VCC),
	.FCI(pc_cry[12])
);
defparam \fetch_engine.pc_RNIHSJM8[13] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIJTRI9[14]  (
	.FCO(pc_cry[14]),
	.S(pc_s[14]),
	.Y(pc_RNIJTRI9_Y[14]),
	.B(next_pc[14]),
	.C(pc),
	.D(addr[14]),
	.A(VCC),
	.FCI(pc_cry[13])
);
defparam \fetch_engine.pc_RNIJTRI9[14] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIN04FA[15]  (
	.FCO(pc_cry[15]),
	.S(pc_s[15]),
	.Y(pc_RNIN04FA_Y[15]),
	.B(next_pc[15]),
	.C(pc),
	.D(addr[15]),
	.A(VCC),
	.FCI(pc_cry[14])
);
defparam \fetch_engine.pc_RNIN04FA[15] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIT5CBB[16]  (
	.FCO(pc_cry[16]),
	.S(pc_s[16]),
	.Y(pc_RNIT5CBB_Y[16]),
	.B(next_pc[16]),
	.C(pc),
	.D(addr[16]),
	.A(VCC),
	.FCI(pc_cry[15])
);
defparam \fetch_engine.pc_RNIT5CBB[16] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNI5DK7C[17]  (
	.FCO(pc_cry[17]),
	.S(pc_s[17]),
	.Y(pc_RNI5DK7C_Y[17]),
	.B(next_pc[17]),
	.C(pc),
	.D(addr[17]),
	.A(VCC),
	.FCI(pc_cry[16])
);
defparam \fetch_engine.pc_RNI5DK7C[17] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIFMS3D[18]  (
	.FCO(pc_cry[18]),
	.S(pc_s[18]),
	.Y(pc_RNIFMS3D_Y[18]),
	.B(next_pc[18]),
	.C(pc),
	.D(addr[18]),
	.A(VCC),
	.FCI(pc_cry[17])
);
defparam \fetch_engine.pc_RNIFMS3D[18] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIR150E[19]  (
	.FCO(pc_cry[19]),
	.S(pc_s[19]),
	.Y(pc_RNIR150E_Y[19]),
	.B(next_pc[19]),
	.C(pc),
	.D(addr[19]),
	.A(VCC),
	.FCI(pc_cry[18])
);
defparam \fetch_engine.pc_RNIR150E[19] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNINUESE[20]  (
	.FCO(pc_cry[20]),
	.S(pc_s[20]),
	.Y(pc_RNINUESE_Y[20]),
	.B(next_pc[20]),
	.C(pc),
	.D(addr[20]),
	.A(VCC),
	.FCI(pc_cry[19])
);
defparam \fetch_engine.pc_RNINUESE[20] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNILTOOF[21]  (
	.FCO(pc_cry[21]),
	.S(pc_s[21]),
	.Y(pc_RNILTOOF_Y[21]),
	.B(next_pc[21]),
	.C(pc),
	.D(addr[21]),
	.A(VCC),
	.FCI(pc_cry[20])
);
defparam \fetch_engine.pc_RNILTOOF[21] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNILU2LG[22]  (
	.FCO(pc_cry[22]),
	.S(pc_s[22]),
	.Y(pc_RNILU2LG_Y[22]),
	.B(next_pc[22]),
	.C(pc),
	.D(addr[22]),
	.A(VCC),
	.FCI(pc_cry[21])
);
defparam \fetch_engine.pc_RNILU2LG[22] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIN1DHH[23]  (
	.FCO(pc_cry[23]),
	.S(pc_s[23]),
	.Y(pc_RNIN1DHH_Y[23]),
	.B(next_pc[23]),
	.C(pc),
	.D(addr[23]),
	.A(VCC),
	.FCI(pc_cry[22])
);
defparam \fetch_engine.pc_RNIN1DHH[23] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIR6NDI[24]  (
	.FCO(pc_cry[24]),
	.S(pc_s[24]),
	.Y(pc_RNIR6NDI_Y[24]),
	.B(next_pc[24]),
	.C(pc),
	.D(addr[24]),
	.A(VCC),
	.FCI(pc_cry[23])
);
defparam \fetch_engine.pc_RNIR6NDI[24] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNI1E1AJ[25]  (
	.FCO(pc_cry[25]),
	.S(pc_s[25]),
	.Y(pc_RNI1E1AJ_Y[25]),
	.B(next_pc[25]),
	.C(pc),
	.D(addr[25]),
	.A(VCC),
	.FCI(pc_cry[24])
);
defparam \fetch_engine.pc_RNI1E1AJ[25] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNI9NB6K[26]  (
	.FCO(pc_cry[26]),
	.S(pc_s[26]),
	.Y(pc_RNI9NB6K_Y[26]),
	.B(next_pc[26]),
	.C(pc),
	.D(addr[26]),
	.A(VCC),
	.FCI(pc_cry[25])
);
defparam \fetch_engine.pc_RNI9NB6K[26] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIJ2M2L[27]  (
	.FCO(pc_cry[27]),
	.S(pc_s[27]),
	.Y(pc_RNIJ2M2L_Y[27]),
	.B(next_pc[27]),
	.C(pc),
	.D(addr[27]),
	.A(VCC),
	.FCI(pc_cry[26])
);
defparam \fetch_engine.pc_RNIJ2M2L[27] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIVF0VL[28]  (
	.FCO(pc_cry[28]),
	.S(pc_s[28]),
	.Y(pc_RNIVF0VL_Y[28]),
	.B(next_pc[28]),
	.C(pc),
	.D(addr[28]),
	.A(VCC),
	.FCI(pc_cry[27])
);
defparam \fetch_engine.pc_RNIVF0VL[28] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIDVARM[29]  (
	.FCO(pc_cry[29]),
	.S(pc_s[29]),
	.Y(pc_RNIDVARM_Y[29]),
	.B(next_pc[29]),
	.C(pc),
	.D(addr[29]),
	.A(VCC),
	.FCI(pc_cry[28])
);
defparam \fetch_engine.pc_RNIDVARM[29] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNO[31]  (
	.FCO(pc_RNO_FCO[31]),
	.S(pc_s[31]),
	.Y(pc_RNO_Y[31]),
	.B(next_pc[31]),
	.C(pc),
	.D(addr[31]),
	.A(VCC),
	.FCI(pc_cry[30])
);
defparam \fetch_engine.pc_RNO[31] .INIT=20'h4E200;
// @30:363
  ARI1 \fetch_engine.pc_RNIB0NNN[30]  (
	.FCO(pc_cry[30]),
	.S(pc_s[30]),
	.Y(pc_RNIB0NNN_Y[30]),
	.B(next_pc[30]),
	.C(pc),
	.D(addr[30]),
	.A(VCC),
	.FCI(pc_cry[29])
);
defparam \fetch_engine.pc_RNIB0NNN[30] .INIT=20'h4E200;
// @30:2186
  ARI1 \cnt.hi_0_RNI9347[0]  (
	.FCO(hi_0_RNI9347_FCO[0]),
	.S(hi_0_RNI9347_S[0]),
	.Y(hi_0_RNI9347_Y[0]),
	.B(hi_0[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.hi_0_RNI9347[0] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIJ78E[1]  (
	.FCO(hi_0_cry[1]),
	.S(hi_0_s[1]),
	.Y(hi_0_RNIJ78E_Y[1]),
	.B(hi_0[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_RNI9347_FCO[0])
);
defparam \cnt.hi_0_RNIJ78E[1] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIUCCL[2]  (
	.FCO(hi_0_cry[2]),
	.S(hi_0_s[2]),
	.Y(hi_0_RNIUCCL_Y[2]),
	.B(hi_0[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[1])
);
defparam \cnt.hi_0_RNIUCCL[2] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIAJGS[3]  (
	.FCO(hi_0_cry[3]),
	.S(hi_0_s[3]),
	.Y(hi_0_RNIAJGS_Y[3]),
	.B(hi_0[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[2])
);
defparam \cnt.hi_0_RNIAJGS[3] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNINQK31[4]  (
	.FCO(hi_0_cry[4]),
	.S(hi_0_s[4]),
	.Y(hi_0_RNINQK31_Y[4]),
	.B(hi_0[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[3])
);
defparam \cnt.hi_0_RNINQK31[4] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNI53PA1[5]  (
	.FCO(hi_0_cry[5]),
	.S(hi_0_s[5]),
	.Y(hi_0_RNI53PA1_Y[5]),
	.B(hi_0[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[4])
);
defparam \cnt.hi_0_RNI53PA1[5] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIKCTH1[6]  (
	.FCO(hi_0_cry[6]),
	.S(hi_0_s[6]),
	.Y(hi_0_RNIKCTH1_Y[6]),
	.B(hi_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[5])
);
defparam \cnt.hi_0_RNIKCTH1[6] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNI4N1P1[7]  (
	.FCO(hi_0_cry[7]),
	.S(hi_0_s[7]),
	.Y(hi_0_RNI4N1P1_Y[7]),
	.B(hi_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[6])
);
defparam \cnt.hi_0_RNI4N1P1[7] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIL2602[8]  (
	.FCO(hi_0_cry[8]),
	.S(hi_0_s[8]),
	.Y(hi_0_RNIL2602_Y[8]),
	.B(hi_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[7])
);
defparam \cnt.hi_0_RNIL2602[8] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNI7FA72[9]  (
	.FCO(hi_0_cry[9]),
	.S(hi_0_s[9]),
	.Y(hi_0_RNI7FA72_Y[9]),
	.B(hi_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[8])
);
defparam \cnt.hi_0_RNI7FA72[9] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNI1IHI2[10]  (
	.FCO(hi_0_cry[10]),
	.S(hi_0_s[10]),
	.Y(hi_0_RNI1IHI2_Y[10]),
	.B(hi_0[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[9])
);
defparam \cnt.hi_0_RNI1IHI2[10] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNISLOT2[11]  (
	.FCO(hi_0_cry[11]),
	.S(hi_0_s[11]),
	.Y(hi_0_RNISLOT2_Y[11]),
	.B(hi_0[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[10])
);
defparam \cnt.hi_0_RNISLOT2[11] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIOQV83[12]  (
	.FCO(hi_0_cry[12]),
	.S(hi_0_s[12]),
	.Y(hi_0_RNIOQV83_Y[12]),
	.B(hi_0[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[11])
);
defparam \cnt.hi_0_RNIOQV83[12] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIL07K3[13]  (
	.FCO(hi_0_cry[13]),
	.S(hi_0_s[13]),
	.Y(hi_0_RNIL07K3_Y[13]),
	.B(hi_0[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[12])
);
defparam \cnt.hi_0_RNIL07K3[13] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIJ7EV3[14]  (
	.FCO(hi_0_cry[14]),
	.S(hi_0_s[14]),
	.Y(hi_0_RNIJ7EV3_Y[14]),
	.B(hi_0[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[13])
);
defparam \cnt.hi_0_RNIJ7EV3[14] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIIFLA4[15]  (
	.FCO(hi_0_cry[15]),
	.S(hi_0_s[15]),
	.Y(hi_0_RNIIFLA4_Y[15]),
	.B(hi_0[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[14])
);
defparam \cnt.hi_0_RNIIFLA4[15] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIIOSL4[16]  (
	.FCO(hi_0_cry[16]),
	.S(hi_0_s[16]),
	.Y(hi_0_RNIIOSL4_Y[16]),
	.B(hi_0[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[15])
);
defparam \cnt.hi_0_RNIIOSL4[16] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIJ2415[17]  (
	.FCO(hi_0_cry[17]),
	.S(hi_0_s[17]),
	.Y(hi_0_RNIJ2415_Y[17]),
	.B(hi_0[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[16])
);
defparam \cnt.hi_0_RNIJ2415[17] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNILDBC5[18]  (
	.FCO(hi_0_cry[18]),
	.S(hi_0_s[18]),
	.Y(hi_0_RNILDBC5_Y[18]),
	.B(hi_0[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[17])
);
defparam \cnt.hi_0_RNILDBC5[18] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIOPIN5[19]  (
	.FCO(hi_0_cry[19]),
	.S(hi_0_s[19]),
	.Y(hi_0_RNIOPIN5_Y[19]),
	.B(hi_0[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[18])
);
defparam \cnt.hi_0_RNIOPIN5[19] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIJUQ26[20]  (
	.FCO(hi_0_cry[20]),
	.S(hi_0_s[20]),
	.Y(hi_0_RNIJUQ26_Y[20]),
	.B(hi_0[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[19])
);
defparam \cnt.hi_0_RNIJUQ26[20] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIF43E6[21]  (
	.FCO(hi_0_cry[21]),
	.S(hi_0_s[21]),
	.Y(hi_0_RNIF43E6_Y[21]),
	.B(hi_0[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[20])
);
defparam \cnt.hi_0_RNIF43E6[21] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNICBBP6[22]  (
	.FCO(hi_0_cry[22]),
	.S(hi_0_s[22]),
	.Y(hi_0_RNICBBP6_Y[22]),
	.B(hi_0[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[21])
);
defparam \cnt.hi_0_RNICBBP6[22] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIAJJ47[23]  (
	.FCO(hi_0_cry[23]),
	.S(hi_0_s[23]),
	.Y(hi_0_RNIAJJ47_Y[23]),
	.B(hi_0[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[22])
);
defparam \cnt.hi_0_RNIAJJ47[23] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNI9SRF7[24]  (
	.FCO(hi_0_cry[24]),
	.S(hi_0_s[24]),
	.Y(hi_0_RNI9SRF7_Y[24]),
	.B(hi_0[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[23])
);
defparam \cnt.hi_0_RNI9SRF7[24] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNI964R7[25]  (
	.FCO(hi_0_cry[25]),
	.S(hi_0_s[25]),
	.Y(hi_0_RNI964R7_Y[25]),
	.B(hi_0[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[24])
);
defparam \cnt.hi_0_RNI964R7[25] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIAHC68[26]  (
	.FCO(hi_0_cry[26]),
	.S(hi_0_s[26]),
	.Y(hi_0_RNIAHC68_Y[26]),
	.B(hi_0[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[25])
);
defparam \cnt.hi_0_RNIAHC68[26] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNICTKH8[27]  (
	.FCO(hi_0_cry[27]),
	.S(hi_0_s[27]),
	.Y(hi_0_RNICTKH8_Y[27]),
	.B(hi_0[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[26])
);
defparam \cnt.hi_0_RNICTKH8[27] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIFATS8[28]  (
	.FCO(hi_0_cry[28]),
	.S(hi_0_s[28]),
	.Y(hi_0_RNIFATS8_Y[28]),
	.B(hi_0[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[27])
);
defparam \cnt.hi_0_RNIFATS8[28] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIJO589[29]  (
	.FCO(hi_0_cry[29]),
	.S(hi_0_s[29]),
	.Y(hi_0_RNIJO589_Y[29]),
	.B(hi_0[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[28])
);
defparam \cnt.hi_0_RNIJO589[29] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNO_0[31]  (
	.FCO(hi_0_RNO_0_FCO[31]),
	.S(hi_0_s[31]),
	.Y(hi_0_RNO_0_Y[31]),
	.B(hi_0[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[30])
);
defparam \cnt.hi_0_RNO_0[31] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_0_RNIFVEJ9[30]  (
	.FCO(hi_0_cry[30]),
	.S(hi_0_s[30]),
	.Y(hi_0_RNIFVEJ9_Y[30]),
	.B(hi_0[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_0_cry[29])
);
defparam \cnt.hi_0_RNIFVEJ9[30] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIB9A9[0]  (
	.FCO(hi_2_RNIB9A9_FCO[0]),
	.S(hi_2_RNIB9A9_S[0]),
	.Y(hi_2_RNIB9A9_Y[0]),
	.B(hi_2[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.hi_2_RNIB9A9[0] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNINJKI[1]  (
	.FCO(hi_2_cry[1]),
	.S(hi_2_s[1]),
	.Y(hi_2_RNINJKI_Y[1]),
	.B(hi_2[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_RNIB9A9_FCO[0])
);
defparam \cnt.hi_2_RNINJKI[1] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI4VUR[2]  (
	.FCO(hi_2_cry[2]),
	.S(hi_2_s[2]),
	.Y(hi_2_RNI4VUR_Y[2]),
	.B(hi_2[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[1])
);
defparam \cnt.hi_2_RNI4VUR[2] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIIB951[3]  (
	.FCO(hi_2_cry[3]),
	.S(hi_2_s[3]),
	.Y(hi_2_RNIIB951_Y[3]),
	.B(hi_2[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[2])
);
defparam \cnt.hi_2_RNIIB951[3] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI1PJE1[4]  (
	.FCO(hi_2_cry[4]),
	.S(hi_2_s[4]),
	.Y(hi_2_RNI1PJE1_Y[4]),
	.B(hi_2[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[3])
);
defparam \cnt.hi_2_RNI1PJE1[4] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIH7UN1[5]  (
	.FCO(hi_2_cry[5]),
	.S(hi_2_s[5]),
	.Y(hi_2_RNIH7UN1_Y[5]),
	.B(hi_2[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[4])
);
defparam \cnt.hi_2_RNIH7UN1[5] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI2N812[6]  (
	.FCO(hi_2_cry[6]),
	.S(hi_2_s[6]),
	.Y(hi_2_RNI2N812_Y[6]),
	.B(hi_2[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[5])
);
defparam \cnt.hi_2_RNI2N812[6] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIK7JA2[7]  (
	.FCO(hi_2_cry[7]),
	.S(hi_2_s[7]),
	.Y(hi_2_RNIK7JA2_Y[7]),
	.B(hi_2[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[6])
);
defparam \cnt.hi_2_RNIK7JA2[7] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI7PTJ2[8]  (
	.FCO(hi_2_cry[8]),
	.S(hi_2_s[8]),
	.Y(hi_2_RNI7PTJ2_Y[8]),
	.B(hi_2[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[7])
);
defparam \cnt.hi_2_RNI7PTJ2[8] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIRB8T2[9]  (
	.FCO(hi_2_cry[9]),
	.S(hi_2_s[9]),
	.Y(hi_2_RNIRB8T2_Y[9]),
	.B(hi_2[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[8])
);
defparam \cnt.hi_2_RNIRB8T2[9] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNINMR03[10]  (
	.FCO(hi_2_cry[10]),
	.S(hi_2_s[10]),
	.Y(hi_2_RNINMR03_Y[10]),
	.B(hi_2[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[9])
);
defparam \cnt.hi_2_RNINMR03[10] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIK2F43[11]  (
	.FCO(hi_2_cry[11]),
	.S(hi_2_s[11]),
	.Y(hi_2_RNIK2F43_Y[11]),
	.B(hi_2[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[10])
);
defparam \cnt.hi_2_RNIK2F43[11] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIIF283[12]  (
	.FCO(hi_2_cry[12]),
	.S(hi_2_s[12]),
	.Y(hi_2_RNIIF283_Y[12]),
	.B(hi_2[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[11])
);
defparam \cnt.hi_2_RNIIF283[12] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIHTLB3[13]  (
	.FCO(hi_2_cry[13]),
	.S(hi_2_s[13]),
	.Y(hi_2_RNIHTLB3_Y[13]),
	.B(hi_2[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[12])
);
defparam \cnt.hi_2_RNIHTLB3[13] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIHC9F3[14]  (
	.FCO(hi_2_cry[14]),
	.S(hi_2_s[14]),
	.Y(hi_2_RNIHC9F3_Y[14]),
	.B(hi_2[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[13])
);
defparam \cnt.hi_2_RNIHC9F3[14] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIISSI3[15]  (
	.FCO(hi_2_cry[15]),
	.S(hi_2_s[15]),
	.Y(hi_2_RNIISSI3_Y[15]),
	.B(hi_2[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[14])
);
defparam \cnt.hi_2_RNIISSI3[15] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIKDGM3[16]  (
	.FCO(hi_2_cry[16]),
	.S(hi_2_s[16]),
	.Y(hi_2_RNIKDGM3_Y[16]),
	.B(hi_2[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[15])
);
defparam \cnt.hi_2_RNIKDGM3[16] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNINV3Q3[17]  (
	.FCO(hi_2_cry[17]),
	.S(hi_2_s[17]),
	.Y(hi_2_RNINV3Q3_Y[17]),
	.B(hi_2[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[16])
);
defparam \cnt.hi_2_RNINV3Q3[17] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIRINT3[18]  (
	.FCO(hi_2_cry[18]),
	.S(hi_2_s[18]),
	.Y(hi_2_RNIRINT3_Y[18]),
	.B(hi_2[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[17])
);
defparam \cnt.hi_2_RNIRINT3[18] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI07B14[19]  (
	.FCO(hi_2_cry[19]),
	.S(hi_2_s[19]),
	.Y(hi_2_RNI07B14_Y[19]),
	.B(hi_2[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[18])
);
defparam \cnt.hi_2_RNI07B14[19] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNITJV44[20]  (
	.FCO(hi_2_cry[20]),
	.S(hi_2_s[20]),
	.Y(hi_2_RNITJV44_Y[20]),
	.B(hi_2[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[19])
);
defparam \cnt.hi_2_RNITJV44[20] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIR1K84[21]  (
	.FCO(hi_2_cry[21]),
	.S(hi_2_s[21]),
	.Y(hi_2_RNIR1K84_Y[21]),
	.B(hi_2[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[20])
);
defparam \cnt.hi_2_RNIR1K84[21] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIQG8C4[22]  (
	.FCO(hi_2_cry[22]),
	.S(hi_2_s[22]),
	.Y(hi_2_RNIQG8C4_Y[22]),
	.B(hi_2[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[21])
);
defparam \cnt.hi_2_RNIQG8C4[22] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIQ0TF4[23]  (
	.FCO(hi_2_cry[23]),
	.S(hi_2_s[23]),
	.Y(hi_2_RNIQ0TF4_Y[23]),
	.B(hi_2[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[22])
);
defparam \cnt.hi_2_RNIQ0TF4[23] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIRHHJ4[24]  (
	.FCO(hi_2_cry[24]),
	.S(hi_2_s[24]),
	.Y(hi_2_RNIRHHJ4_Y[24]),
	.B(hi_2[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[23])
);
defparam \cnt.hi_2_RNIRHHJ4[24] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIT36N4[25]  (
	.FCO(hi_2_cry[25]),
	.S(hi_2_s[25]),
	.Y(hi_2_RNIT36N4_Y[25]),
	.B(hi_2[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[24])
);
defparam \cnt.hi_2_RNIT36N4[25] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI0NQQ4[26]  (
	.FCO(hi_2_cry[26]),
	.S(hi_2_s[26]),
	.Y(hi_2_RNI0NQQ4_Y[26]),
	.B(hi_2[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[25])
);
defparam \cnt.hi_2_RNI0NQQ4[26] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI4BFU4[27]  (
	.FCO(hi_2_cry[27]),
	.S(hi_2_s[27]),
	.Y(hi_2_RNI4BFU4_Y[27]),
	.B(hi_2[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[26])
);
defparam \cnt.hi_2_RNI4BFU4[27] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNI90425[28]  (
	.FCO(hi_2_cry[28]),
	.S(hi_2_s[28]),
	.Y(hi_2_RNI90425_Y[28]),
	.B(hi_2[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[27])
);
defparam \cnt.hi_2_RNI90425[28] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNIFMO55[29]  (
	.FCO(hi_2_cry[29]),
	.S(hi_2_s[29]),
	.Y(hi_2_RNIFMO55_Y[29]),
	.B(hi_2[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[28])
);
defparam \cnt.hi_2_RNIFMO55[29] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNO_0[31]  (
	.FCO(hi_2_RNO_0_FCO[31]),
	.S(hi_2_s[31]),
	.Y(hi_2_RNO_0_Y[31]),
	.B(hi_2[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[30])
);
defparam \cnt.hi_2_RNO_0[31] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.hi_2_RNID5E95[30]  (
	.FCO(hi_2_cry[30]),
	.S(hi_2_s[30]),
	.Y(hi_2_RNID5E95_Y[30]),
	.B(hi_2[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(hi_2_cry[29])
);
defparam \cnt.hi_2_RNID5E95[30] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.inc_RNI36HC[0]  (
	.FCO(inc_RNI36HC_FCO[0]),
	.S(inc_RNI36HC_S[0]),
	.Y(inc_RNI36HC_Y[0]),
	.B(lo_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.inc_RNI36HC[0] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIMVEJ[0]  (
	.FCO(lo_0_cry[0]),
	.S(lo_0_s[0]),
	.Y(lo_0_RNIMVEJ_Y[0]),
	.B(lo_0_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(inc_RNI36HC_FCO[0])
);
defparam \cnt.lo_0_RNIMVEJ[0] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIAQCQ[1]  (
	.FCO(lo_0_cry[1]),
	.S(lo_0_s[1]),
	.Y(lo_0_RNIAQCQ_Y[1]),
	.B(lo_0_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[0])
);
defparam \cnt.lo_0_RNIAQCQ[1] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIVLA11[2]  (
	.FCO(lo_0_cry[2]),
	.S(lo_0_s[2]),
	.Y(lo_0_RNIVLA11_Y[2]),
	.B(lo_0_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[1])
);
defparam \cnt.lo_0_RNIVLA11[2] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNILI881[3]  (
	.FCO(lo_0_cry[3]),
	.S(lo_0_s[3]),
	.Y(lo_0_RNILI881_Y[3]),
	.B(lo_0_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[2])
);
defparam \cnt.lo_0_RNILI881[3] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNICG6F1[4]  (
	.FCO(lo_0_cry[4]),
	.S(lo_0_s[4]),
	.Y(lo_0_RNICG6F1_Y[4]),
	.B(lo_0_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[3])
);
defparam \cnt.lo_0_RNICG6F1[4] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI4F4M1[5]  (
	.FCO(lo_0_cry[5]),
	.S(lo_0_s[5]),
	.Y(lo_0_RNI4F4M1_Y[5]),
	.B(lo_0_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[4])
);
defparam \cnt.lo_0_RNI4F4M1[5] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNITE2T1[6]  (
	.FCO(lo_0_cry[6]),
	.S(lo_0_s[6]),
	.Y(lo_0_RNITE2T1_Y[6]),
	.B(lo_0_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[5])
);
defparam \cnt.lo_0_RNITE2T1[6] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNINF042[7]  (
	.FCO(lo_0_cry[7]),
	.S(lo_0_s[7]),
	.Y(lo_0_RNINF042_Y[7]),
	.B(lo_0_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[6])
);
defparam \cnt.lo_0_RNINF042[7] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIIHUA2[8]  (
	.FCO(lo_0_cry[8]),
	.S(lo_0_s[8]),
	.Y(lo_0_RNIIHUA2_Y[8]),
	.B(lo_0_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[7])
);
defparam \cnt.lo_0_RNIIHUA2[8] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIEKSH2[9]  (
	.FCO(lo_0_cry[9]),
	.S(lo_0_s[9]),
	.Y(lo_0_RNIEKSH2_Y[9]),
	.B(lo_0_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[8])
);
defparam \cnt.lo_0_RNIEKSH2[9] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIINJM2[10]  (
	.FCO(lo_0_cry[10]),
	.S(lo_0_s[10]),
	.Y(lo_0_RNIINJM2_Y[10]),
	.B(lo_0_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[9])
);
defparam \cnt.lo_0_RNIINJM2[10] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNINRAR2[11]  (
	.FCO(lo_0_cry[11]),
	.S(lo_0_s[11]),
	.Y(lo_0_RNINRAR2_Y[11]),
	.B(lo_0_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[10])
);
defparam \cnt.lo_0_RNINRAR2[11] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIT0203[12]  (
	.FCO(lo_0_cry[12]),
	.S(lo_0_s[12]),
	.Y(lo_0_RNIT0203_Y[12]),
	.B(lo_0_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[11])
);
defparam \cnt.lo_0_RNIT0203[12] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI47P43[13]  (
	.FCO(lo_0_cry[13]),
	.S(lo_0_s[13]),
	.Y(lo_0_RNI47P43_Y[13]),
	.B(lo_0_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[12])
);
defparam \cnt.lo_0_RNI47P43[13] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNICEG93[14]  (
	.FCO(lo_0_cry[14]),
	.S(lo_0_s[14]),
	.Y(lo_0_RNICEG93_Y[14]),
	.B(lo_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[13])
);
defparam \cnt.lo_0_RNICEG93[14] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNILM7E3[15]  (
	.FCO(lo_0_cry[15]),
	.S(lo_0_s[15]),
	.Y(lo_0_RNILM7E3_Y[15]),
	.B(lo_0_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[14])
);
defparam \cnt.lo_0_RNILM7E3[15] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIVVUI3[16]  (
	.FCO(lo_0_cry[16]),
	.S(lo_0_s[16]),
	.Y(lo_0_RNIVVUI3_Y[16]),
	.B(lo_0_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[15])
);
defparam \cnt.lo_0_RNIVVUI3[16] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIAAMN3[17]  (
	.FCO(lo_0_cry[17]),
	.S(lo_0_s[17]),
	.Y(lo_0_RNIAAMN3_Y[17]),
	.B(lo_0_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[16])
);
defparam \cnt.lo_0_RNIAAMN3[17] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIMLDS3[18]  (
	.FCO(lo_0_cry[18]),
	.S(lo_0_s[18]),
	.Y(lo_0_RNIMLDS3_Y[18]),
	.B(lo_0_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[17])
);
defparam \cnt.lo_0_RNIMLDS3[18] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI32514[19]  (
	.FCO(lo_0_cry[19]),
	.S(lo_0_s[19]),
	.Y(lo_0_RNI32514_Y[19]),
	.B(lo_0_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[18])
);
defparam \cnt.lo_0_RNI32514[19] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI87T54[20]  (
	.FCO(lo_0_cry[20]),
	.S(lo_0_s[20]),
	.Y(lo_0_RNI87T54_Y[20]),
	.B(lo_0_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[19])
);
defparam \cnt.lo_0_RNI87T54[20] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIEDLA4[21]  (
	.FCO(lo_0_cry[21]),
	.S(lo_0_s[21]),
	.Y(lo_0_RNIEDLA4_Y[21]),
	.B(lo_0_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[20])
);
defparam \cnt.lo_0_RNIEDLA4[21] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNILKDF4[22]  (
	.FCO(lo_0_cry[22]),
	.S(lo_0_s[22]),
	.Y(lo_0_RNILKDF4_Y[22]),
	.B(lo_0_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[21])
);
defparam \cnt.lo_0_RNILKDF4[22] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNITS5K4[23]  (
	.FCO(lo_0_cry[23]),
	.S(lo_0_s[23]),
	.Y(lo_0_RNITS5K4_Y[23]),
	.B(lo_0_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[22])
);
defparam \cnt.lo_0_RNITS5K4[23] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI66UO4[24]  (
	.FCO(lo_0_cry[24]),
	.S(lo_0_s[24]),
	.Y(lo_0_RNI66UO4_Y[24]),
	.B(lo_0_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[23])
);
defparam \cnt.lo_0_RNI66UO4[24] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIGGMT4[25]  (
	.FCO(lo_0_cry[25]),
	.S(lo_0_s[25]),
	.Y(lo_0_RNIGGMT4_Y[25]),
	.B(lo_0_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[24])
);
defparam \cnt.lo_0_RNIGGMT4[25] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIRRE25[26]  (
	.FCO(lo_0_cry[26]),
	.S(lo_0_s[26]),
	.Y(lo_0_RNIRRE25_Y[26]),
	.B(lo_0_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[25])
);
defparam \cnt.lo_0_RNIRRE25[26] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI78775[27]  (
	.FCO(lo_0_cry[27]),
	.S(lo_0_s[27]),
	.Y(lo_0_RNI78775_Y[27]),
	.B(lo_0_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[26])
);
defparam \cnt.lo_0_RNI78775[27] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIKLVB5[28]  (
	.FCO(lo_0_cry[28]),
	.S(lo_0_s[28]),
	.Y(lo_0_RNIKLVB5_Y[28]),
	.B(lo_0_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[27])
);
defparam \cnt.lo_0_RNIKLVB5[28] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI24OG5[29]  (
	.FCO(lo_0_cry[29]),
	.S(lo_0_s[29]),
	.Y(lo_0_RNI24OG5_Y[29]),
	.B(lo_0_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[28])
);
defparam \cnt.lo_0_RNI24OG5[29] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNI8BHL5[30]  (
	.FCO(lo_0_cry[30]),
	.S(lo_0_s[30]),
	.Y(lo_0_RNI8BHL5_Y[30]),
	.B(lo_0_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[29])
);
defparam \cnt.lo_0_RNI8BHL5[30] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_0_RNIFJAQ5[31]  (
	.FCO(nxt_0[32]),
	.S(lo_0_s[31]),
	.Y(lo_0_RNIFJAQ5_Y[31]),
	.B(lo_0_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[30])
);
defparam \cnt.lo_0_RNIFJAQ5[31] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.inc_RNI58HC[2]  (
	.FCO(inc_RNI58HC_FCO[2]),
	.S(inc_RNI58HC_S[2]),
	.Y(inc_RNI58HC_Y[2]),
	.B(lo_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.inc_RNI58HC[2] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIQ7LL[0]  (
	.FCO(lo_2_cry[0]),
	.S(lo_2_s[0]),
	.Y(lo_2_RNIQ7LL_Y[0]),
	.B(lo_2_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(inc_RNI58HC_FCO[2])
);
defparam \cnt.lo_2_RNIQ7LL[0] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIG8PU[1]  (
	.FCO(lo_2_cry[1]),
	.S(lo_2_s[1]),
	.Y(lo_2_RNIG8PU_Y[1]),
	.B(lo_2_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[0])
);
defparam \cnt.lo_2_RNIG8PU[1] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI7AT71[2]  (
	.FCO(lo_2_cry[2]),
	.S(lo_2_s[2]),
	.Y(lo_2_RNI7AT71_Y[2]),
	.B(lo_2_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[1])
);
defparam \cnt.lo_2_RNI7AT71[2] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIVC1H1[3]  (
	.FCO(lo_2_cry[3]),
	.S(lo_2_s[3]),
	.Y(lo_2_RNIVC1H1_Y[3]),
	.B(lo_2_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[2])
);
defparam \cnt.lo_2_RNIVC1H1[3] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIOG5Q1[4]  (
	.FCO(lo_2_cry[4]),
	.S(lo_2_s[4]),
	.Y(lo_2_RNIOG5Q1_Y[4]),
	.B(lo_2_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[3])
);
defparam \cnt.lo_2_RNIOG5Q1[4] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIIL932[5]  (
	.FCO(lo_2_cry[5]),
	.S(lo_2_s[5]),
	.Y(lo_2_RNIIL932_Y[5]),
	.B(lo_2_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[4])
);
defparam \cnt.lo_2_RNIIL932[5] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIDRDC2[6]  (
	.FCO(lo_2_cry[6]),
	.S(lo_2_s[6]),
	.Y(lo_2_RNIDRDC2_Y[6]),
	.B(lo_2_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[5])
);
defparam \cnt.lo_2_RNIDRDC2[6] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI92IL2[7]  (
	.FCO(lo_2_cry[7]),
	.S(lo_2_s[7]),
	.Y(lo_2_RNI92IL2_Y[7]),
	.B(lo_2_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[6])
);
defparam \cnt.lo_2_RNI92IL2[7] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI6AMU2[8]  (
	.FCO(lo_2_cry[8]),
	.S(lo_2_s[8]),
	.Y(lo_2_RNI6AMU2_Y[8]),
	.B(lo_2_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[7])
);
defparam \cnt.lo_2_RNI6AMU2[8] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI4JQ73[9]  (
	.FCO(lo_2_cry[9]),
	.S(lo_2_s[9]),
	.Y(lo_2_RNI4JQ73_Y[9]),
	.B(lo_2_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[8])
);
defparam \cnt.lo_2_RNI4JQ73[9] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIAUTK3[10]  (
	.FCO(lo_2_cry[10]),
	.S(lo_2_s[10]),
	.Y(lo_2_RNIAUTK3_Y[10]),
	.B(lo_2_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[9])
);
defparam \cnt.lo_2_RNIAUTK3[10] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIHA124[11]  (
	.FCO(lo_2_cry[11]),
	.S(lo_2_s[11]),
	.Y(lo_2_RNIHA124_Y[11]),
	.B(lo_2_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[10])
);
defparam \cnt.lo_2_RNIHA124[11] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIPN4F4[12]  (
	.FCO(lo_2_cry[12]),
	.S(lo_2_s[12]),
	.Y(lo_2_RNIPN4F4_Y[12]),
	.B(lo_2_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[11])
);
defparam \cnt.lo_2_RNIPN4F4[12] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI268S4[13]  (
	.FCO(lo_2_cry[13]),
	.S(lo_2_s[13]),
	.Y(lo_2_RNI268S4_Y[13]),
	.B(lo_2_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[12])
);
defparam \cnt.lo_2_RNI268S4[13] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNICLB95[14]  (
	.FCO(lo_2_cry[14]),
	.S(lo_2_s[14]),
	.Y(lo_2_RNICLB95_Y[14]),
	.B(lo_2_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[13])
);
defparam \cnt.lo_2_RNICLB95[14] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIN5FM5[15]  (
	.FCO(lo_2_cry[15]),
	.S(lo_2_s[15]),
	.Y(lo_2_RNIN5FM5_Y[15]),
	.B(lo_2_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[14])
);
defparam \cnt.lo_2_RNIN5FM5[15] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI3NI36[16]  (
	.FCO(lo_2_cry[16]),
	.S(lo_2_s[16]),
	.Y(lo_2_RNI3NI36_Y[16]),
	.B(lo_2_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[15])
);
defparam \cnt.lo_2_RNI3NI36[16] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIG9MG6[17]  (
	.FCO(lo_2_cry[17]),
	.S(lo_2_s[17]),
	.Y(lo_2_RNIG9MG6_Y[17]),
	.B(lo_2_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[16])
);
defparam \cnt.lo_2_RNIG9MG6[17] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIUSPT6[18]  (
	.FCO(lo_2_cry[18]),
	.S(lo_2_s[18]),
	.Y(lo_2_RNIUSPT6_Y[18]),
	.B(lo_2_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[17])
);
defparam \cnt.lo_2_RNIUSPT6[18] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIDHTA7[19]  (
	.FCO(lo_2_cry[19]),
	.S(lo_2_s[19]),
	.Y(lo_2_RNIDHTA7_Y[19]),
	.B(lo_2_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[18])
);
defparam \cnt.lo_2_RNIDHTA7[19] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIKU1O7[20]  (
	.FCO(lo_2_cry[20]),
	.S(lo_2_s[20]),
	.Y(lo_2_RNIKU1O7_Y[20]),
	.B(lo_2_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[19])
);
defparam \cnt.lo_2_RNIKU1O7[20] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNISC658[21]  (
	.FCO(lo_2_cry[21]),
	.S(lo_2_s[21]),
	.Y(lo_2_RNISC658_Y[21]),
	.B(lo_2_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[20])
);
defparam \cnt.lo_2_RNISC658[21] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI5SAI8[22]  (
	.FCO(lo_2_cry[22]),
	.S(lo_2_s[22]),
	.Y(lo_2_RNI5SAI8_Y[22]),
	.B(lo_2_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[21])
);
defparam \cnt.lo_2_RNI5SAI8[22] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIFCFV8[23]  (
	.FCO(lo_2_cry[23]),
	.S(lo_2_s[23]),
	.Y(lo_2_RNIFCFV8_Y[23]),
	.B(lo_2_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[22])
);
defparam \cnt.lo_2_RNIFCFV8[23] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIQTJC9[24]  (
	.FCO(lo_2_cry[24]),
	.S(lo_2_s[24]),
	.Y(lo_2_RNIQTJC9_Y[24]),
	.B(lo_2_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[23])
);
defparam \cnt.lo_2_RNIQTJC9[24] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI6GOP9[25]  (
	.FCO(lo_2_cry[25]),
	.S(lo_2_s[25]),
	.Y(lo_2_RNI6GOP9_Y[25]),
	.B(lo_2_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[24])
);
defparam \cnt.lo_2_RNI6GOP9[25] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIJ3T6A[26]  (
	.FCO(lo_2_cry[26]),
	.S(lo_2_s[26]),
	.Y(lo_2_RNIJ3T6A_Y[26]),
	.B(lo_2_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[25])
);
defparam \cnt.lo_2_RNIJ3T6A[26] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI1O1KA[27]  (
	.FCO(lo_2_cry[27]),
	.S(lo_2_s[27]),
	.Y(lo_2_RNI1O1KA_Y[27]),
	.B(lo_2_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[26])
);
defparam \cnt.lo_2_RNI1O1KA[27] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIGD61B[28]  (
	.FCO(lo_2_cry[28]),
	.S(lo_2_s[28]),
	.Y(lo_2_RNIGD61B_Y[28]),
	.B(lo_2_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[27])
);
defparam \cnt.lo_2_RNIGD61B[28] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI04BEB[29]  (
	.FCO(lo_2_cry[29]),
	.S(lo_2_s[29]),
	.Y(lo_2_RNI04BEB_Y[29]),
	.B(lo_2_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[28])
);
defparam \cnt.lo_2_RNI04BEB[29] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNI8JGRB[30]  (
	.FCO(lo_2_cry[30]),
	.S(lo_2_s[30]),
	.Y(lo_2_RNI8JGRB_Y[30]),
	.B(lo_2_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[29])
);
defparam \cnt.lo_2_RNI8JGRB[30] .INIT=20'h4AA00;
// @30:2186
  ARI1 \cnt.lo_2_RNIH3M8C[31]  (
	.FCO(nxt_2[32]),
	.S(lo_2_s[31]),
	.Y(lo_2_RNIH3M8C_Y[31]),
	.B(lo_2_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[30])
);
defparam \cnt.lo_2_RNIH3M8C[31] .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_s_1_469  (
	.FCO(pc_s_1_469_FCO),
	.S(pc_s_1_469_S),
	.Y(pc_s_1_469_Y),
	.B(curr_pc[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \un1_execute_engine.pc_s_1_469 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_1  (
	.FCO(pc_cry_1),
	.S(pc_cry_1_S),
	.Y(pc_cry_1_Y),
	.B(curr_pc[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_s_1_469_FCO)
);
defparam \un1_execute_engine.pc_cry_1 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_2  (
	.FCO(pc_cry_2),
	.S(pc_cry_2_S),
	.Y(pc_cry_2_Y),
	.B(curr_pc[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_1)
);
defparam \un1_execute_engine.pc_cry_2 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_3  (
	.FCO(pc_cry_3),
	.S(pc_cry_3_S),
	.Y(pc_cry_3_Y),
	.B(curr_pc[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_2)
);
defparam \un1_execute_engine.pc_cry_3 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_4  (
	.FCO(pc_cry_4),
	.S(pc_cry_4_S),
	.Y(pc_cry_4_Y),
	.B(curr_pc[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_3)
);
defparam \un1_execute_engine.pc_cry_4 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_5  (
	.FCO(pc_cry_5),
	.S(pc_cry_5_S),
	.Y(pc_cry_5_Y),
	.B(curr_pc[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_4)
);
defparam \un1_execute_engine.pc_cry_5 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_6  (
	.FCO(pc_cry_6),
	.S(pc_cry_6_S),
	.Y(pc_cry_6_Y),
	.B(curr_pc[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_5)
);
defparam \un1_execute_engine.pc_cry_6 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_7  (
	.FCO(pc_cry_7),
	.S(pc_cry_7_S),
	.Y(pc_cry_7_Y),
	.B(curr_pc[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_6)
);
defparam \un1_execute_engine.pc_cry_7 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_8  (
	.FCO(pc_cry_8),
	.S(pc_cry_8_S),
	.Y(pc_cry_8_Y),
	.B(curr_pc[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_7)
);
defparam \un1_execute_engine.pc_cry_8 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_9  (
	.FCO(pc_cry_9),
	.S(pc_cry_9_S),
	.Y(pc_cry_9_Y),
	.B(curr_pc[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_8)
);
defparam \un1_execute_engine.pc_cry_9 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_10  (
	.FCO(pc_cry_10),
	.S(pc_cry_10_S),
	.Y(pc_cry_10_Y),
	.B(curr_pc[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_9)
);
defparam \un1_execute_engine.pc_cry_10 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_11  (
	.FCO(pc_cry_11),
	.S(pc_cry_11_S),
	.Y(pc_cry_11_Y),
	.B(curr_pc[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_10)
);
defparam \un1_execute_engine.pc_cry_11 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_12  (
	.FCO(pc_cry_12),
	.S(pc_cry_12_S),
	.Y(pc_cry_12_Y),
	.B(curr_pc[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_11)
);
defparam \un1_execute_engine.pc_cry_12 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_13  (
	.FCO(pc_cry_13),
	.S(pc_cry_13_S),
	.Y(pc_cry_13_Y),
	.B(curr_pc[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_12)
);
defparam \un1_execute_engine.pc_cry_13 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_14  (
	.FCO(pc_cry_14),
	.S(pc_cry_14_S),
	.Y(pc_cry_14_Y),
	.B(curr_pc[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_13)
);
defparam \un1_execute_engine.pc_cry_14 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_15  (
	.FCO(pc_cry_15),
	.S(pc_cry_15_S),
	.Y(pc_cry_15_Y),
	.B(curr_pc[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_14)
);
defparam \un1_execute_engine.pc_cry_15 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_16  (
	.FCO(pc_cry_16),
	.S(pc_cry_16_S),
	.Y(pc_cry_16_Y),
	.B(curr_pc[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_15)
);
defparam \un1_execute_engine.pc_cry_16 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_17  (
	.FCO(pc_cry_17),
	.S(pc_cry_17_S),
	.Y(pc_cry_17_Y),
	.B(curr_pc[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_16)
);
defparam \un1_execute_engine.pc_cry_17 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_18  (
	.FCO(pc_cry_18),
	.S(pc_cry_18_S),
	.Y(pc_cry_18_Y),
	.B(curr_pc[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_17)
);
defparam \un1_execute_engine.pc_cry_18 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_19  (
	.FCO(pc_cry_19),
	.S(pc_cry_19_S),
	.Y(pc_cry_19_Y),
	.B(curr_pc[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_18)
);
defparam \un1_execute_engine.pc_cry_19 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_20  (
	.FCO(pc_cry_20),
	.S(pc_cry_20_S),
	.Y(pc_cry_20_Y),
	.B(curr_pc[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_19)
);
defparam \un1_execute_engine.pc_cry_20 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_21  (
	.FCO(pc_cry_21),
	.S(pc_cry_21_S),
	.Y(pc_cry_21_Y),
	.B(curr_pc[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_20)
);
defparam \un1_execute_engine.pc_cry_21 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_22  (
	.FCO(pc_cry_22),
	.S(pc_cry_22_S),
	.Y(pc_cry_22_Y),
	.B(curr_pc[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_21)
);
defparam \un1_execute_engine.pc_cry_22 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_23  (
	.FCO(pc_cry_23),
	.S(pc_cry_23_S),
	.Y(pc_cry_23_Y),
	.B(curr_pc[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_22)
);
defparam \un1_execute_engine.pc_cry_23 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_24  (
	.FCO(pc_cry_24),
	.S(pc_cry_24_S),
	.Y(pc_cry_24_Y),
	.B(curr_pc[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_23)
);
defparam \un1_execute_engine.pc_cry_24 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_25  (
	.FCO(pc_cry_25),
	.S(pc_cry_25_S),
	.Y(pc_cry_25_Y),
	.B(curr_pc[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_24)
);
defparam \un1_execute_engine.pc_cry_25 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_26  (
	.FCO(pc_cry_26),
	.S(pc_cry_26_S),
	.Y(pc_cry_26_Y),
	.B(curr_pc[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_25)
);
defparam \un1_execute_engine.pc_cry_26 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_27  (
	.FCO(pc_cry_27),
	.S(pc_cry_27_S),
	.Y(pc_cry_27_Y),
	.B(curr_pc[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_26)
);
defparam \un1_execute_engine.pc_cry_27 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_s_29  (
	.FCO(pc_s_29_FCO),
	.S(pc_s_29_S),
	.Y(pc_s_29_Y),
	.B(curr_pc[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_28)
);
defparam \un1_execute_engine.pc_s_29 .INIT=20'h4AA00;
// @30:684
  ARI1 \un1_execute_engine.pc_cry_28  (
	.FCO(pc_cry_28),
	.S(pc_cry_28_S),
	.Y(pc_cry_28_Y),
	.B(curr_pc[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_27)
);
defparam \un1_execute_engine.pc_cry_28 .INIT=20'h4AA00;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[9]  (
	.A(csr_rdata128_s19_3_0),
	.B(csr_rdata76_s7),
	.C(mepc[9]),
	.D(csr_rdata129_s20_3),
	.Y(rdata_6_0_iv_0[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[9] .INIT=16'hEAC0;
// @34:178
  CFG3 \cnt.ovf_0_RNI83JH2[0]  (
	.A(ovf_0[0]),
	.B(N_12),
	.C(we_hi_1_sqmuxa),
	.Y(hi_0e)
);
defparam \cnt.ovf_0_RNI83JH2[0] .INIT=8'hEA;
// @30:1684
  CFG3 \csr_write_access.csr.mtvec_7[2]  (
	.A(xcsr_wdata_o_Z[2]),
	.B(xcsr_wdata_o_Z[1]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(mtvec_7[2])
);
defparam \csr_write_access.csr.mtvec_7[2] .INIT=8'h8A;
// @30:1684
  CFG3 \csr_write_access.csr.mtvec_7[4]  (
	.A(xcsr_wdata_o_Z[4]),
	.B(xcsr_wdata_o_Z[1]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(mtvec_7[4])
);
defparam \csr_write_access.csr.mtvec_7[4] .INIT=8'h8A;
// @30:1684
  CFG3 \csr_write_access.csr.mtvec_7[3]  (
	.A(xcsr_wdata_o_Z[3]),
	.B(xcsr_wdata_o_Z[1]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(mtvec_7[3])
);
defparam \csr_write_access.csr.mtvec_7[3] .INIT=8'h8A;
// @30:1684
  CFG3 \csr_write_access.csr.mtvec_7[5]  (
	.A(xcsr_wdata_o_Z[5]),
	.B(xcsr_wdata_o_Z[1]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(mtvec_7[5])
);
defparam \csr_write_access.csr.mtvec_7[5] .INIT=8'h8A;
// @30:1684
  CFG3 \csr_write_access.csr.mtvec_7[6]  (
	.A(xcsr_wdata_o_Z[6]),
	.B(xcsr_wdata_o_Z[1]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(mtvec_7[6])
);
defparam \csr_write_access.csr.mtvec_7[6] .INIT=8'h8A;
// @30:987
  CFG4 \ctrl_nxt.rf_wb_en_2_sqmuxa  (
	.A(state_Z[6]),
	.B(d_m2_2_1),
	.C(ir[4]),
	.D(ir[3]),
	.Y(rf_wb_en_2_sqmuxa)
);
defparam \ctrl_nxt.rf_wb_en_2_sqmuxa .INIT=16'h0080;
// @30:2047
  CFG4 \csr_read_access.un1_execute_engine.ir_0  (
	.A(ir[28]),
	.B(mcyclecfg_minh_1_sqmuxa_6),
	.C(csr_rdata128_s19_3),
	.D(mscratch_1_sqmuxa_3),
	.Y(ir_0)
);
defparam \csr_read_access.un1_execute_engine.ir_0 .INIT=16'h4000;
// @30:957
  CFG3 \ctrl_nxt.alu_op_0_sqmuxa  (
	.A(ir[3]),
	.B(ir[4]),
	.C(d_m2_2_1),
	.Y(alu_op_0_sqmuxa)
);
defparam \ctrl_nxt.alu_op_0_sqmuxa .INIT=8'h40;
// @30:2065
  CFG4 \csr_read_access.un1_execute_engine.ir_6_1_0_0  (
	.A(xcsr_addr_1),
	.B(ir[31]),
	.C(ir[27]),
	.D(xcsr_addr_10),
	.Y(ir_6_1_0_0)
);
defparam \csr_read_access.un1_execute_engine.ir_6_1_0_0 .INIT=16'h8000;
// @30:2064
  CFG3 \csr_read_access.un1_execute_engine.ir_4_3_0  (
	.A(ir[25]),
	.B(ir[26]),
	.C(ir[28]),
	.Y(ir_4_3_0)
);
defparam \csr_read_access.un1_execute_engine.ir_4_3_0 .INIT=8'h01;
// @30:2064
  CFG3 \csr_read_access.un1_execute_engine.ir_5_3_0  (
	.A(ir[25]),
	.B(ir[26]),
	.C(xcsr_addr_10),
	.Y(ir_5_3_0)
);
defparam \csr_read_access.un1_execute_engine.ir_5_3_0 .INIT=8'h01;
// @30:1492
  CFG4 \trap_ctrl.cause_34_ss9_0_o2  (
	.A(exc_buf[7]),
	.B(exc_buf[8]),
	.C(exc_buf[5]),
	.D(exc_buf[6]),
	.Y(N_1840)
);
defparam \trap_ctrl.cause_34_ss9_0_o2 .INIT=16'hFFFE;
// @30:2186
  CFG3 \cnt.hi_2_RNO[0]  (
	.A(we_hi[2]),
	.B(hi_2[0]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(hi_2_lm[0])
);
defparam \cnt.hi_2_RNO[0] .INIT=8'hB1;
// @30:2186
  CFG3 \cnt.hi_0_RNO[0]  (
	.A(we_hi[0]),
	.B(hi_0[0]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(hi_0_lm[0])
);
defparam \cnt.hi_0_RNO[0] .INIT=8'hB1;
  CFG3 \execute_engine.state_RNO_1[2]  (
	.A(ir[5]),
	.B(ir[4]),
	.C(ir[3]),
	.Y(m68_2_1_1_0)
);
defparam \execute_engine.state_RNO_1[2] .INIT=8'h39;
// @30:1153
  CFG4 \csr_reg_valid.m34  (
	.A(ir[29]),
	.B(xcsr_addr_10),
	.C(m33_2),
	.D(m34_1),
	.Y(i12_mux_0)
);
defparam \csr_reg_valid.m34 .INIT=16'hA0A2;
// @30:1153
  CFG4 \csr_reg_valid.m34_1  (
	.A(ir[31]),
	.B(ir[27]),
	.C(N_21),
	.D(N_41_mux),
	.Y(m34_1)
);
defparam \csr_reg_valid.m34_1 .INIT=16'h45EF;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv[0]  (
	.A(rdata_6_1_iv_2[0]),
	.B(rdata_6_1_iv_0[0]),
	.C(rdata_6_1_iv_7[0]),
	.D(rdata_6_1_iv_1_0[0]),
	.Y(rdata_6[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv[0] .INIT=16'hFEFF;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_1[0]  (
	.A(lo_2_Z[0]),
	.B(lo_0_Z[0]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_1_iv_1_0[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_1[0] .INIT=16'h135F;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[8]  (
	.A(rdata_6_0_iv_1_0[8]),
	.B(rdata_6_0_iv_4[8]),
	.C(csr_rdata71_s2),
	.D(rdata_6_0_iv_6[8]),
	.Y(rdata_6[8])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[8] .INIT=16'hFFFD;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1_0[8]  (
	.A(lo_0_Z[8]),
	.B(mepc[8]),
	.C(csr_rdata97_s15),
	.D(csr_rdata76_s7),
	.Y(rdata_6_0_iv_1_0[8])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1_0[8] .INIT=16'h135F;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[12]  (
	.A(rdata_6_0_iv_1_0[12]),
	.B(rdata_6_0_iv_4[12]),
	.C(csr_rdata70_s1),
	.D(rdata_6_0_iv_6[12]),
	.Y(rdata_6[12])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[12] .INIT=16'hFFFD;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1_0[12]  (
	.A(lo_0_Z[12]),
	.B(mepc[12]),
	.C(csr_rdata97_s15),
	.D(csr_rdata76_s7),
	.Y(rdata_6_0_iv_1_0[12])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1_0[12] .INIT=16'h135F;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[30]  (
	.A(csr_rdata71_s2),
	.B(lo_0_Z[30]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_7_1[30]),
	.Y(rdata_6_0_iv_7[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[30] .INIT=16'hEAFF;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7_1[30]  (
	.A(mtval[30]),
	.B(minstretcfg_minh),
	.C(csr_rdata83_s14),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_7_1[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7_1[30] .INIT=16'h153F;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[28]  (
	.A(csr_rdata72_s3),
	.B(mie_firq[12]),
	.C(rdata_6_0_iv_2_1[28]),
	.Y(rdata_6_0_iv_2[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[28] .INIT=8'h8F;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2_1[28]  (
	.A(mcyclecfg_uinh),
	.B(minstretcfg_uinh),
	.C(csr_rdata83_s14),
	.D(csr_rdata82_s13),
	.Y(rdata_6_0_iv_2_1[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2_1[28] .INIT=16'h153F;
  CFG4 \execute_engine.state_RNO_0[2]  (
	.A(ir[2]),
	.B(m68_2_1_1_0),
	.C(N_44),
	.D(m68_2_1_1),
	.Y(N_1876)
);
defparam \execute_engine.state_RNO_0[2] .INIT=16'h50BB;
  CFG4 \execute_engine.state_RNO_2[2]  (
	.A(ir[2]),
	.B(ir[6]),
	.C(N_1345_1),
	.D(N_1341_i),
	.Y(m68_2_1_1)
);
defparam \execute_engine.state_RNO_2[2] .INIT=16'h193B;
// @30:1138
  CFG2 \un1_monitor.cnt_add_0_a_i  (
	.A(state_Z[5]),
	.B(cnt[0]),
	.Y(cnt_add_axb_0_i)
);
defparam \un1_monitor.cnt_add_0_a_i .INIT=4'h7;
// @30:576
  CFG3 \imm_gen.imm_o_17[3]  (
	.A(imm_o_17_1[3]),
	.B(ir[3]),
	.C(xcsr_addr_3),
	.Y(imm_o_17[3])
);
defparam \imm_gen.imm_o_17[3] .INIT=8'hEA;
// @30:576
  CFG3 \imm_gen.imm_o_17[4]  (
	.A(imm_o_17_1[4]),
	.B(ir[3]),
	.C(xcsr_addr_4),
	.Y(imm_o_17[4])
);
defparam \imm_gen.imm_o_17[4] .INIT=8'hEA;
// @30:576
  CFG3 \imm_gen.imm_o_17[1]  (
	.A(imm_o_17_1[1]),
	.B(ir[3]),
	.C(xcsr_addr_1),
	.Y(imm_o_17[1])
);
defparam \imm_gen.imm_o_17[1] .INIT=8'hEA;
// @30:576
  CFG3 \imm_gen.imm_o_17[2]  (
	.A(imm_o_17_1[2]),
	.B(ir[3]),
	.C(xcsr_addr_2),
	.Y(imm_o_17[2])
);
defparam \imm_gen.imm_o_17[2] .INIT=8'hEA;
// @34:178
  CFG3 \execute_engine.state_RNO_0[4]  (
	.A(N_1345_1),
	.B(ir[2]),
	.C(N_19_0),
	.Y(N_38)
);
defparam \execute_engine.state_RNO_0[4] .INIT=8'hA8;
// @30:1153
  CFG3 \csr_reg_valid.m17_1_0  (
	.A(ir[26]),
	.B(m17_1_0),
	.C(N_12),
	.Y(N_18_1)
);
defparam \csr_reg_valid.m17_1_0 .INIT=8'h54;
// @30:1414
  CFG3 \trap_buffer.trap_ctrl.exc_buf_10_a2[1]  (
	.A(trap_N_11_mux),
	.B(m22_d),
	.C(ir[6]),
	.Y(exc_buf_10_a2[1])
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a2[1] .INIT=8'h08;
// @30:1414
  CFG3 \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_3[1]  (
	.A(d_m2_1_0),
	.B(exc_buf_10_a1_0[1]),
	.C(ir[4]),
	.Y(d_N_3_1)
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_3[1] .INIT=8'h0E;
// @30:576
  CFG4 \imm_gen.imm_o_17[11]  (
	.A(imm_o_17_sn_N_13_mux),
	.B(imm_o_17_1[11]),
	.C(ir[3]),
	.D(xcsr_addr_0),
	.Y(imm_o_17[11])
);
defparam \imm_gen.imm_o_17[11] .INIT=16'hECCC;
// @30:629
  CFG4 \execute_engine.state_RNO_5[12]  (
	.A(ir[2]),
	.B(N_23_0),
	.C(m33_1),
	.D(N_1845),
	.Y(N_1059)
);
defparam \execute_engine.state_RNO_5[12] .INIT=16'hC080;
// @30:1414
  CFG2 \execute_engine.ir_RNIM88K[2]  (
	.A(ir[2]),
	.B(ir[6]),
	.Y(d_m2_2_1)
);
defparam \execute_engine.ir_RNIM88K[2] .INIT=4'h2;
// @30:1414
  CFG2 \execute_engine.ir_RNIM88K_0[2]  (
	.A(ir[2]),
	.B(ir[6]),
	.Y(d_m2_1_1)
);
defparam \execute_engine.ir_RNIM88K_0[2] .INIT=4'h1;
// @30:1613
  CFG2 \csr.mscratch_1_sqmuxa_0  (
	.A(we),
	.B(ir[26]),
	.Y(mscratch_1_sqmuxa_0)
);
defparam \csr.mscratch_1_sqmuxa_0 .INIT=4'h8;
// @34:178
  CFG2 \execute_engine.ir_RNIJ1BS[30]  (
	.A(xcsr_addr_0),
	.B(xcsr_addr_10),
	.Y(csr_rdata83_s14_0)
);
defparam \execute_engine.ir_RNIJ1BS[30] .INIT=4'h4;
// @30:802
  CFG2 \decode_aux.rs1_zero_0  (
	.A(rf_rs1[1]),
	.B(rf_rs1[2]),
	.Y(rs1_zero_0)
);
defparam \decode_aux.rs1_zero_0 .INIT=4'h1;
// @34:178
  CFG2 \execute_engine.ir_RNIJ0AS[20]  (
	.A(xcsr_addr_0),
	.B(xcsr_addr_1),
	.Y(m73_1)
);
defparam \execute_engine.ir_RNIJ0AS[20] .INIT=4'h4;
// @30:629
  CFG2 \execute_engine.ir_RNI0A9C[6]  (
	.A(state_Z[6]),
	.B(ir[6]),
	.Y(m33_1)
);
defparam \execute_engine.ir_RNI0A9C[6] .INIT=4'h2;
// @30:629
  CFG2 \execute_engine.ir_RNIL78K_0[3]  (
	.A(ir[3]),
	.B(ir[4]),
	.Y(N_23_0)
);
defparam \execute_engine.ir_RNIL78K_0[3] .INIT=4'h4;
// @30:1089
  CFG2 \ctrl_o.rf_wb_en_1  (
	.A(exc_buf[1]),
	.B(exc_buf[2]),
	.Y(rf_wb_en_1)
);
defparam \ctrl_o.rf_wb_en_1 .INIT=4'h1;
// @30:1340
  CFG2 \illegal_instruction_check.illegal_cmd45_1  (
	.A(rf_rd[3]),
	.B(rf_rd[4]),
	.Y(un2_rd_zero_0)
);
defparam \illegal_instruction_check.illegal_cmd45_1 .INIT=4'h1;
// @30:1586
  CFG2 \tmp_v[8]  (
	.A(ir_funct3_0),
	.B(rs1[8]),
	.Y(tmp_v_Z[8])
);
defparam \tmp_v[8] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[17]  (
	.A(ir_funct3_0),
	.B(rs1[17]),
	.Y(tmp_v_Z[17])
);
defparam \tmp_v[17] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[9]  (
	.A(ir_funct3_0),
	.B(rs1[9]),
	.Y(tmp_v_Z[9])
);
defparam \tmp_v[9] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[10]  (
	.A(ir_funct3_0),
	.B(rs1[10]),
	.Y(tmp_v_Z[10])
);
defparam \tmp_v[10] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[11]  (
	.A(ir_funct3_0),
	.B(rs1[11]),
	.Y(tmp_v_Z[11])
);
defparam \tmp_v[11] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[12]  (
	.A(ir_funct3_0),
	.B(rs1[12]),
	.Y(tmp_v_Z[12])
);
defparam \tmp_v[12] .INIT=4'h4;
// @30:664
  CFG2 \execute_engine_fsm_sync.execute_engine.next_pc5  (
	.A(cause[6]),
	.B(mtvec[0]),
	.Y(next_pc5)
);
defparam \execute_engine_fsm_sync.execute_engine.next_pc5 .INIT=4'h8;
// @30:1586
  CFG2 \tmp_v[7]  (
	.A(ir_funct3_0),
	.B(rs1[7]),
	.Y(tmp_v_Z[7])
);
defparam \tmp_v[7] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[18]  (
	.A(ir_funct3_0),
	.B(rs1[18]),
	.Y(tmp_v_Z[18])
);
defparam \tmp_v[18] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[25]  (
	.A(ir_funct3_0),
	.B(rs1[25]),
	.Y(tmp_v_Z[25])
);
defparam \tmp_v[25] .INIT=4'h4;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[7]  (
	.A(pc_cry_5_S),
	.B(state_Z[6]),
	.Y(pc_m[25])
);
defparam \execute_engine.next_pc_9_iv_RNO[7] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[8]  (
	.A(pc_cry_6_S),
	.B(state_Z[6]),
	.Y(pc_m[24])
);
defparam \execute_engine.next_pc_9_iv_RNO[8] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[9]  (
	.A(pc_cry_7_S),
	.B(state_Z[6]),
	.Y(pc_m[23])
);
defparam \execute_engine.next_pc_9_iv_RNO[9] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[10]  (
	.A(pc_cry_8_S),
	.B(state_Z[6]),
	.Y(pc_m[22])
);
defparam \execute_engine.next_pc_9_iv_RNO[10] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[13]  (
	.A(pc_cry_11_S),
	.B(state_Z[6]),
	.Y(pc_m[19])
);
defparam \execute_engine.next_pc_9_iv_RNO[13] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[18]  (
	.A(pc_cry_16_S),
	.B(state_Z[6]),
	.Y(pc_m[14])
);
defparam \execute_engine.next_pc_9_iv_RNO[18] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[19]  (
	.A(pc_cry_17_S),
	.B(state_Z[6]),
	.Y(pc_m[13])
);
defparam \execute_engine.next_pc_9_iv_RNO[19] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[20]  (
	.A(pc_cry_18_S),
	.B(state_Z[6]),
	.Y(pc_m[12])
);
defparam \execute_engine.next_pc_9_iv_RNO[20] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[21]  (
	.A(pc_cry_19_S),
	.B(state_Z[6]),
	.Y(pc_m[11])
);
defparam \execute_engine.next_pc_9_iv_RNO[21] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[24]  (
	.A(pc_cry_22_S),
	.B(state_Z[6]),
	.Y(pc_m[8])
);
defparam \execute_engine.next_pc_9_iv_RNO[24] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[25]  (
	.A(pc_cry_23_S),
	.B(state_Z[6]),
	.Y(pc_m[7])
);
defparam \execute_engine.next_pc_9_iv_RNO[25] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[26]  (
	.A(pc_cry_24_S),
	.B(state_Z[6]),
	.Y(pc_m[6])
);
defparam \execute_engine.next_pc_9_iv_RNO[26] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[28]  (
	.A(pc_cry_26_S),
	.B(state_Z[6]),
	.Y(pc_m[4])
);
defparam \execute_engine.next_pc_9_iv_RNO[28] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[29]  (
	.A(pc_cry_27_S),
	.B(state_Z[6]),
	.Y(pc_m[3])
);
defparam \execute_engine.next_pc_9_iv_RNO[29] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[30]  (
	.A(pc_cry_28_S),
	.B(state_Z[6]),
	.Y(pc_m[2])
);
defparam \execute_engine.next_pc_9_iv_RNO[30] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[31]  (
	.A(pc_s_29_S),
	.B(state_Z[6]),
	.Y(pc_m[1])
);
defparam \execute_engine.next_pc_9_iv_RNO[31] .INIT=4'h8;
// @34:178
  CFG2 \execute_engine.ir_RNIL4CS[30]  (
	.A(ir[31]),
	.B(xcsr_addr_10),
	.Y(csr_rdata128_s19_3)
);
defparam \execute_engine.ir_RNIL4CS[30] .INIT=4'h8;
// @34:178
  CFG2 \execute_engine.ir_RNIQ7AS[20]  (
	.A(ir[28]),
	.B(xcsr_addr_0),
	.Y(csr_rdata72_s3_2)
);
defparam \execute_engine.ir_RNIQ7AS[20] .INIT=4'h2;
// @34:178
  CFG2 \execute_engine.state_RNI90AG[2]  (
	.A(xcsr_addr_1),
	.B(state_Z[2]),
	.Y(csr_rdata77_s8_1)
);
defparam \execute_engine.state_RNI90AG[2] .INIT=4'h8;
// @30:1613
  CFG2 \csr.mcyclecfg_minh_1_sqmuxa_3  (
	.A(xcsr_addr_10),
	.B(ir[29]),
	.Y(mcyclecfg_minh_1_sqmuxa_3)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_3 .INIT=4'h8;
// @30:1613
  CFG2 \csr.mie_mei_1_sqmuxa_1  (
	.A(we),
	.B(xcsr_addr_2),
	.Y(mie_mei_1_sqmuxa_1)
);
defparam \csr.mie_mei_1_sqmuxa_1 .INIT=4'h8;
// @30:1709
  CFG2 \csr_avail_check.csr.mstatus_mie8_1  (
	.A(ir[26]),
	.B(xcsr_addr_1),
	.Y(csr_rdata78_s9_2)
);
defparam \csr_avail_check.csr.mstatus_mie8_1 .INIT=4'h8;
// @30:1709
  CFG2 \csr_avail_check.csr.mstatus_mie8_4  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_4),
	.Y(minstretcfg_minh_1_sqmuxa_5)
);
defparam \csr_avail_check.csr.mstatus_mie8_4 .INIT=4'h1;
// @30:2048
  CFG2 \csr_read_access.un1_execute_engine.ir_2_2  (
	.A(ir[31]),
	.B(xcsr_addr_0),
	.Y(ir_2_2)
);
defparam \csr_read_access.un1_execute_engine.ir_2_2 .INIT=4'h2;
// @30:1586
  CFG2 \tmp_v[6]  (
	.A(ir_funct3_0),
	.B(rs1[6]),
	.Y(tmp_v_Z[6])
);
defparam \tmp_v[6] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[30]  (
	.A(ir_funct3_0),
	.B(rs1[30]),
	.Y(tmp_v_Z[30])
);
defparam \tmp_v[30] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[31]  (
	.A(ir_funct3_0),
	.B(rs1[31]),
	.Y(tmp_v_Z[31])
);
defparam \tmp_v[31] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[16]  (
	.A(ir_funct3_0),
	.B(rs1[16]),
	.Y(tmp_v_Z[16])
);
defparam \tmp_v[16] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[20]  (
	.A(ir_funct3_0),
	.B(rs1[20]),
	.Y(tmp_v_Z[20])
);
defparam \tmp_v[20] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[21]  (
	.A(ir_funct3_0),
	.B(rs1[21]),
	.Y(tmp_v_Z[21])
);
defparam \tmp_v[21] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[22]  (
	.A(ir_funct3_0),
	.B(rs1[22]),
	.Y(tmp_v_Z[22])
);
defparam \tmp_v[22] .INIT=4'h4;
// @30:1665
  CFG2 \csr_avail_check.csr.mstatus_mie2_4  (
	.A(xcsr_addr_4),
	.B(ir[25]),
	.Y(N_1085_1)
);
defparam \csr_avail_check.csr.mstatus_mie2_4 .INIT=4'h1;
// @30:2064
  CFG2 \csr_read_access.un1_execute_engine.ir_4_5  (
	.A(ir[26]),
	.B(ir[25]),
	.Y(mtvec_1_sqmuxa_5)
);
defparam \csr_read_access.un1_execute_engine.ir_4_5 .INIT=4'h1;
// @34:178
  CFG2 \execute_engine.ir_RNIN98K[4]  (
	.A(ir[4]),
	.B(ir[5]),
	.Y(N_1345_1)
);
defparam \execute_engine.ir_RNIN98K[4] .INIT=4'h4;
// @34:178
  CFG2 \execute_engine.ir_RNIU63T[14]  (
	.A(ir_funct3_0),
	.B(rs1[13]),
	.Y(N_1882)
);
defparam \execute_engine.ir_RNIU63T[14] .INIT=4'h4;
// @34:178
  CFG2 \execute_engine.ir_RNIJ58K[3]  (
	.A(ir[2]),
	.B(ir[3]),
	.Y(imm_o127_2)
);
defparam \execute_engine.ir_RNIJ58K[3] .INIT=4'h1;
// @30:1593
  CFG2 \xcsr_wdata_o_1_o2[28]  (
	.A(ir_funct3_0),
	.B(rs1[28]),
	.Y(N_1844)
);
defparam \xcsr_wdata_o_1_o2[28] .INIT=4'hB;
// @30:629
  CFG2 \trap_ctrl.exc_buf_RNIQT67[1]  (
	.A(lsu_mo_we),
	.B(exc_buf[1]),
	.Y(lsu_req_1_sqmuxa)
);
defparam \trap_ctrl.exc_buf_RNIQT67[1] .INIT=4'h2;
// @30:1613
  CFG2 \csr.mscratch_1_sqmuxa_3_0_a2  (
	.A(xcsr_addr_0),
	.B(xcsr_addr_2),
	.Y(mscratch_1_sqmuxa_3)
);
defparam \csr.mscratch_1_sqmuxa_3_0_a2 .INIT=4'h1;
// @30:1800
  CFG2 \csr_write_access.un11_cpu_extension_riscv_sdext  (
	.A(cause[6]),
	.B(cause[2]),
	.Y(un11_cpu_extension_riscv_sdext)
);
defparam \csr_write_access.un11_cpu_extension_riscv_sdext .INIT=4'h4;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[14]  (
	.A(pc_cry_12_S),
	.B(state_Z[6]),
	.Y(pc_m[18])
);
defparam \execute_engine.next_pc_9_iv_RNO[14] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[15]  (
	.A(pc_cry_13_S),
	.B(state_Z[6]),
	.Y(pc_m[17])
);
defparam \execute_engine.next_pc_9_iv_RNO[15] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[16]  (
	.A(pc_cry_14_S),
	.B(state_Z[6]),
	.Y(pc_m[16])
);
defparam \execute_engine.next_pc_9_iv_RNO[16] .INIT=4'h8;
// @30:576
  CFG2 \imm_gen.imm_o_17_0[0]  (
	.A(ir[6]),
	.B(rf_rd[0]),
	.Y(N_1307)
);
defparam \imm_gen.imm_o_17_0[0] .INIT=4'h4;
// @30:987
  CFG2 \ctrl_nxt.alu_op_13_sqmuxa_i_x3  (
	.A(ir[3]),
	.B(ir[4]),
	.Y(N_1341_i)
);
defparam \ctrl_nxt.alu_op_13_sqmuxa_i_x3 .INIT=4'h6;
// @30:1665
  CFG2 \csr_avail_check.csr.mstatus_mie2_6  (
	.A(ir[31]),
	.B(xcsr_addr_10),
	.Y(csr_rdata70_s1_6)
);
defparam \csr_avail_check.csr.mstatus_mie2_6 .INIT=4'h1;
// @30:1665
  CFG2 \csr_avail_check.csr.mstatus_mie2_5  (
	.A(ir[26]),
	.B(ir[27]),
	.Y(mcyclecfg_minh_1_sqmuxa_6)
);
defparam \csr_avail_check.csr.mstatus_mie2_5 .INIT=4'h1;
// @30:1665
  CFG2 \csr_avail_check.csr.mstatus_mie2_1  (
	.A(ir[28]),
	.B(ir[29]),
	.Y(mie_mei_1_sqmuxa_2)
);
defparam \csr_avail_check.csr.mstatus_mie2_1 .INIT=4'h8;
// @30:1586
  CFG2 \tmp_v[26]  (
	.A(ir_funct3_0),
	.B(rs1[26]),
	.Y(tmp_v_Z[26])
);
defparam \tmp_v[26] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[24]  (
	.A(ir_funct3_0),
	.B(rs1[24]),
	.Y(tmp_v_Z[24])
);
defparam \tmp_v[24] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[19]  (
	.A(ir_funct3_0),
	.B(rs1[19]),
	.Y(tmp_v_Z[19])
);
defparam \tmp_v[19] .INIT=4'h4;
// @30:629
  CFG2 \trap_ctrl.cause_34_1_RNO[0]  (
	.A(exc_buf[5]),
	.B(exc_buf[6]),
	.Y(N_1838)
);
defparam \trap_ctrl.cause_34_1_RNO[0] .INIT=4'hE;
// @30:1586
  CFG2 \tmp_v[14]  (
	.A(ir_funct3_0),
	.B(rs1[14]),
	.Y(tmp_v_Z[14])
);
defparam \tmp_v[14] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[15]  (
	.A(ir_funct3_0),
	.B(rs1[15]),
	.Y(tmp_v_Z[15])
);
defparam \tmp_v[15] .INIT=4'h4;
// @30:1793
  CFG2 \csr_write_access.csr.mstatus_mie22  (
	.A(cpu_trap),
	.B(we),
	.Y(mstatus_mie22)
);
defparam \csr_write_access.csr.mstatus_mie22 .INIT=4'h2;
// @30:1373
  CFG2 \un1_execute_engine.state_1_i_a2  (
	.A(state_Z[6]),
	.B(state_Z[5]),
	.Y(N_246)
);
defparam \un1_execute_engine.state_1_i_a2 .INIT=4'h1;
// @34:178
  CFG2 \execute_engine.ir_RNIL78K[3]  (
	.A(ir[3]),
	.B(ir[4]),
	.Y(N_44)
);
defparam \execute_engine.ir_RNIL78K[3] .INIT=4'h7;
// @30:577
  CFG2 imm_o126_2 (
	.A(ir[3]),
	.B(ir[4]),
	.Y(N_19_0)
);
defparam imm_o126_2.INIT=4'h1;
// @30:1586
  CFG2 \tmp_v[5]  (
	.A(ir_funct3_0),
	.B(rs1[5]),
	.Y(tmp_v_Z[5])
);
defparam \tmp_v[5] .INIT=4'h4;
// @34:178
  CFG2 \execute_engine.state_RNIE5AG[2]  (
	.A(ir[26]),
	.B(state_Z[2]),
	.Y(csr_rdata75_s6_1)
);
defparam \execute_engine.state_RNIE5AG[2] .INIT=4'h8;
// @34:178
  CFG2 \execute_engine.ir_RNIL78K_1[3]  (
	.A(ir[3]),
	.B(ir[4]),
	.Y(N_14_0)
);
defparam \execute_engine.ir_RNIL78K_1[3] .INIT=4'h2;
// @30:1492
  CFG2 \trap_ctrl.cause_34_0_o2[3]  (
	.A(exc_buf[1]),
	.B(exc_buf[0]),
	.Y(N_1842)
);
defparam \trap_ctrl.cause_34_0_o2[3] .INIT=4'hE;
// @30:629
  CFG2 \trap_ctrl.env_pending_RNIJHCA  (
	.A(state_Z[11]),
	.B(env_pending),
	.Y(cpu_trap)
);
defparam \trap_ctrl.env_pending_RNIJHCA .INIT=4'h8;
// @30:870
  CFG2 \ctrl_nxt.alu_op_i_o3_i_o2[2]  (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.Y(N_1845)
);
defparam \ctrl_nxt.alu_op_i_o3_i_o2[2] .INIT=4'hB;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[23]  (
	.A(pc_cry_21_S),
	.B(state_Z[6]),
	.Y(pc_m[9])
);
defparam \execute_engine.next_pc_9_iv_RNO[23] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[22]  (
	.A(pc_cry_20_S),
	.B(state_Z[6]),
	.Y(pc_m[10])
);
defparam \execute_engine.next_pc_9_iv_RNO[22] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[17]  (
	.A(pc_cry_15_S),
	.B(state_Z[6]),
	.Y(pc_m[15])
);
defparam \execute_engine.next_pc_9_iv_RNO[17] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[12]  (
	.A(pc_cry_10_S),
	.B(state_Z[6]),
	.Y(pc_m[20])
);
defparam \execute_engine.next_pc_9_iv_RNO[12] .INIT=4'h8;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[11]  (
	.A(pc_cry_9_S),
	.B(state_Z[6]),
	.Y(pc_m[21])
);
defparam \execute_engine.next_pc_9_iv_RNO[11] .INIT=4'h8;
// @30:1586
  CFG2 \tmp_v[29]  (
	.A(ir_funct3_0),
	.B(rs1[29]),
	.Y(tmp_v_Z[29])
);
defparam \tmp_v[29] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[23]  (
	.A(ir_funct3_0),
	.B(rs1[23]),
	.Y(tmp_v_Z[23])
);
defparam \tmp_v[23] .INIT=4'h4;
// @30:1586
  CFG2 \tmp_v[27]  (
	.A(ir_funct3_0),
	.B(rs1[27]),
	.Y(tmp_v_Z[27])
);
defparam \tmp_v[27] .INIT=4'h4;
// @30:656
  CFG2 \execute_engine.next_pc_9_iv_RNO[27]  (
	.A(pc_cry_25_S),
	.B(state_Z[6]),
	.Y(pc_m[5])
);
defparam \execute_engine.next_pc_9_iv_RNO[27] .INIT=4'h8;
// @30:1586
  CFG3 \tmp_v[0]  (
	.A(rs1[0]),
	.B(ir_funct3_0),
	.C(rf_rs1[0]),
	.Y(tmp_v_Z[0])
);
defparam \tmp_v[0] .INIT=8'hE2;
// @30:839
  CFG3 \ctrl_nxt.alu_unsigned_i_m2  (
	.A(ir_funct3_i[1]),
	.B(ir[4]),
	.C(ir_funct3_i[0]),
	.Y(alu_unsigned_i_m2)
);
defparam \ctrl_nxt.alu_unsigned_i_m2 .INIT=8'hE2;
// @30:1586
  CFG3 \tmp_v[2]  (
	.A(rs1[2]),
	.B(ir_funct3_0),
	.C(rf_rs1[2]),
	.Y(tmp_v_Z[2])
);
defparam \tmp_v[2] .INIT=8'hE2;
// @30:1586
  CFG3 \tmp_v[4]  (
	.A(rs1[4]),
	.B(ir_funct3_0),
	.C(rf_rs1[4]),
	.Y(tmp_v_Z[4])
);
defparam \tmp_v[4] .INIT=8'hE2;
// @30:1586
  CFG3 \tmp_v[1]  (
	.A(rs1[1]),
	.B(ir_funct3_0),
	.C(rf_rs1[1]),
	.Y(tmp_v_Z[1])
);
defparam \tmp_v[1] .INIT=8'hE2;
// @30:1586
  CFG3 \tmp_v[3]  (
	.A(rs1[3]),
	.B(ir_funct3_0),
	.C(rf_rs1[3]),
	.Y(tmp_v_Z[3])
);
defparam \tmp_v[3] .INIT=8'hE2;
// @30:613
  CFG3 \execute_engine.branch_taken_u_i_m2  (
	.A(un1_cmp_0_data_tmp_0),
	.B(ir_funct3_0),
	.C(alu_cmp_0),
	.Y(N_1978)
);
defparam \execute_engine.branch_taken_u_i_m2 .INIT=8'hD1;
// @30:1153
  CFG3 \csr_reg_valid.m17_0_1  (
	.A(xcsr_addr_4),
	.B(xcsr_addr_3),
	.C(xcsr_addr_1),
	.Y(m17_1_0)
);
defparam \csr_reg_valid.m17_0_1 .INIT=8'h01;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[1]  (
	.A(mepc[1]),
	.B(curr_pc[1]),
	.C(state_Z[10]),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0[1])
);
defparam \execute_engine.next_pc_9_iv_0[1] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[10]  (
	.A(mtvec[10]),
	.B(mepc[10]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[10])
);
defparam \execute_engine.next_pc_9_iv_0[10] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[6]  (
	.A(mepc[6]),
	.B(state_Z[10]),
	.C(pc_cry_4_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0[6])
);
defparam \execute_engine.next_pc_9_iv_0[6] .INIT=16'hF888;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[28]  (
	.A(mtvec[28]),
	.B(mepc[28]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[28])
);
defparam \execute_engine.next_pc_9_iv_0[28] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[22]  (
	.A(mtvec[22]),
	.B(mepc[22]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[22])
);
defparam \execute_engine.next_pc_9_iv_0[22] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[27]  (
	.A(mtvec[27]),
	.B(mepc[27]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[27])
);
defparam \execute_engine.next_pc_9_iv_0[27] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[7]  (
	.A(mtvec[7]),
	.B(mepc[7]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[7])
);
defparam \execute_engine.next_pc_9_iv_0[7] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[8]  (
	.A(mtvec[8]),
	.B(mepc[8]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[8])
);
defparam \execute_engine.next_pc_9_iv_0[8] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[26]  (
	.A(mtvec[26]),
	.B(mepc[26]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[26])
);
defparam \execute_engine.next_pc_9_iv_0[26] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[20]  (
	.A(mtvec[20]),
	.B(mepc[20]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[20])
);
defparam \execute_engine.next_pc_9_iv_0[20] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[23]  (
	.A(mtvec[23]),
	.B(mepc[23]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[23])
);
defparam \execute_engine.next_pc_9_iv_0[23] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[18]  (
	.A(mtvec[18]),
	.B(mepc[18]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[18])
);
defparam \execute_engine.next_pc_9_iv_0[18] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[29]  (
	.A(mtvec[29]),
	.B(mepc[29]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[29])
);
defparam \execute_engine.next_pc_9_iv_0[29] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[19]  (
	.A(mtvec[19]),
	.B(mepc[19]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[19])
);
defparam \execute_engine.next_pc_9_iv_0[19] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[4]  (
	.A(mepc[4]),
	.B(state_Z[10]),
	.C(pc_cry_2_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0[4])
);
defparam \execute_engine.next_pc_9_iv_0[4] .INIT=16'hF888;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[24]  (
	.A(mtvec[24]),
	.B(mepc[24]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[24])
);
defparam \execute_engine.next_pc_9_iv_0[24] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[9]  (
	.A(mtvec[9]),
	.B(mepc[9]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[9])
);
defparam \execute_engine.next_pc_9_iv_0[9] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[2]  (
	.A(mepc[2]),
	.B(curr_pc[2]),
	.C(state_Z[10]),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0[2])
);
defparam \execute_engine.next_pc_9_iv_0[2] .INIT=16'hB3A0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[11]  (
	.A(mtvec[11]),
	.B(mepc[11]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[11])
);
defparam \execute_engine.next_pc_9_iv_0[11] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[31]  (
	.A(mtvec[31]),
	.B(mepc[31]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[31])
);
defparam \execute_engine.next_pc_9_iv_0[31] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[15]  (
	.A(mtvec[15]),
	.B(mepc[15]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[15])
);
defparam \execute_engine.next_pc_9_iv_0[15] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[3]  (
	.A(mepc[3]),
	.B(state_Z[10]),
	.C(pc_cry_1_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0[3])
);
defparam \execute_engine.next_pc_9_iv_0[3] .INIT=16'hF888;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[5]  (
	.A(mepc[5]),
	.B(state_Z[10]),
	.C(pc_cry_3_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0[5])
);
defparam \execute_engine.next_pc_9_iv_0[5] .INIT=16'hF888;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[16]  (
	.A(mtvec[16]),
	.B(mepc[16]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[16])
);
defparam \execute_engine.next_pc_9_iv_0[16] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[14]  (
	.A(mtvec[14]),
	.B(mepc[14]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[14])
);
defparam \execute_engine.next_pc_9_iv_0[14] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[30]  (
	.A(mtvec[30]),
	.B(mepc[30]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[30])
);
defparam \execute_engine.next_pc_9_iv_0[30] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[13]  (
	.A(mtvec[13]),
	.B(mepc[13]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[13])
);
defparam \execute_engine.next_pc_9_iv_0[13] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[25]  (
	.A(mtvec[25]),
	.B(mepc[25]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[25])
);
defparam \execute_engine.next_pc_9_iv_0[25] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[12]  (
	.A(mtvec[12]),
	.B(mepc[12]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[12])
);
defparam \execute_engine.next_pc_9_iv_0[12] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[21]  (
	.A(mtvec[21]),
	.B(mepc[21]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[21])
);
defparam \execute_engine.next_pc_9_iv_0[21] .INIT=16'hECA0;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_0[17]  (
	.A(mtvec[17]),
	.B(mepc[17]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0[17])
);
defparam \execute_engine.next_pc_9_iv_0[17] .INIT=16'hECA0;
// @30:1613
  CFG4 \csr.mtvec_1_sqmuxa_2_0  (
	.A(xcsr_addr_4),
	.B(xcsr_addr_1),
	.C(xcsr_addr_0),
	.D(we),
	.Y(mtvec_1_sqmuxa_2_1)
);
defparam \csr.mtvec_1_sqmuxa_2_0 .INIT=16'h1000;
// @30:1613
  CFG4 \csr.mtvec_1_sqmuxa_1  (
	.A(xcsr_addr_3),
	.B(ir[29]),
	.C(ir[28]),
	.D(xcsr_addr_2),
	.Y(mtvec_1_sqmuxa_1_0)
);
defparam \csr.mtvec_1_sqmuxa_1 .INIT=16'h4000;
// @34:178
  CFG4 \execute_engine.ir_RNIJEKO1_0[24]  (
	.A(xcsr_addr_4),
	.B(xcsr_addr_3),
	.C(xcsr_addr_2),
	.D(ir[26]),
	.Y(csr_rdata80_s11_2)
);
defparam \execute_engine.ir_RNIJEKO1_0[24] .INIT=16'h0400;
// @30:629
  CFG3 \execute_engine.state_RNO_2[7]  (
	.A(xcsr_addr_1),
	.B(ir[28]),
	.C(state_Z[7]),
	.Y(state_ns_i_a3_0_0[5])
);
defparam \execute_engine.state_RNO_2[7] .INIT=8'h08;
// @30:1786
  CFG3 \csr.mip_firq_nclr_7_sqmuxa_1  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_1),
	.C(mie_mei_1_sqmuxa_1),
	.Y(mip_firq_nclr_7_sqmuxa_1)
);
defparam \csr.mip_firq_nclr_7_sqmuxa_1 .INIT=8'h10;
// @30:1786
  CFG4 \csr.mip_firq_nclr_7_sqmuxa_0  (
	.A(ir[29]),
	.B(xcsr_addr_0),
	.C(ir[26]),
	.D(ir[28]),
	.Y(mip_firq_nclr_7_sqmuxa_0)
);
defparam \csr.mip_firq_nclr_7_sqmuxa_0 .INIT=16'h2000;
// @34:178
  CFG3 \execute_engine.ir_RNI7CKC1[24]  (
	.A(xcsr_addr_4),
	.B(ir[28]),
	.C(csr_rdata77_s8_1),
	.Y(csr_rdata128_s19_1)
);
defparam \execute_engine.ir_RNI7CKC1[24] .INIT=8'h80;
// @30:1613
  CFG4 \csr.mcountinhibit_1_sqmuxa_2  (
	.A(xcsr_addr_10),
	.B(ir[26]),
	.C(xcsr_addr_4),
	.D(ir[27]),
	.Y(mcountinhibit_1_sqmuxa_2)
);
defparam \csr.mcountinhibit_1_sqmuxa_2 .INIT=16'h0001;
// @30:1613
  CFG3 \csr.mcountinhibit_1_sqmuxa_1  (
	.A(ir[31]),
	.B(we),
	.C(ir[25]),
	.Y(mcountinhibit_1_sqmuxa_1)
);
defparam \csr.mcountinhibit_1_sqmuxa_1 .INIT=8'h40;
// @34:178
  CFG4 \execute_engine.ir_RNIJEKO1[24]  (
	.A(xcsr_addr_4),
	.B(xcsr_addr_2),
	.C(xcsr_addr_1),
	.D(ir[28]),
	.Y(csr_rdata129_s20_1)
);
defparam \execute_engine.ir_RNIJEKO1[24] .INIT=16'h2000;
// @34:178
  CFG4 \execute_engine.state_RNI49KC1[2]  (
	.A(xcsr_addr_2),
	.B(state_Z[2]),
	.C(ir[28]),
	.D(xcsr_addr_0),
	.Y(csr_rdata73_s4_0)
);
defparam \execute_engine.state_RNI49KC1[2] .INIT=16'h8000;
// @34:178
  CFG4 \execute_engine.state_RNI8DKC1[2]  (
	.A(state_Z[2]),
	.B(xcsr_addr_0),
	.C(ir[26]),
	.D(ir[28]),
	.Y(csr_rdata76_s7_0)
);
defparam \execute_engine.state_RNI8DKC1[2] .INIT=16'h8000;
// @34:178
  CFG4 \execute_engine.state_RNIU2KC1[2]  (
	.A(xcsr_addr_1),
	.B(xcsr_addr_0),
	.C(state_Z[2]),
	.D(xcsr_addr_3),
	.Y(csr_rdata82_s13_2)
);
defparam \execute_engine.state_RNIU2KC1[2] .INIT=16'h0040;
// @34:178
  CFG4 \execute_engine.ir_RNIKGLO1[25]  (
	.A(xcsr_addr_2),
	.B(ir[25]),
	.C(ir[28]),
	.D(xcsr_addr_10),
	.Y(csr_rdata82_s13_1)
);
defparam \execute_engine.ir_RNIKGLO1[25] .INIT=16'h4000;
// @34:178
  CFG4 \execute_engine.ir_RNIMHKO1[25]  (
	.A(xcsr_addr_2),
	.B(ir[28]),
	.C(ir[25]),
	.D(xcsr_addr_3),
	.Y(csr_rdata83_s14_2)
);
defparam \execute_engine.ir_RNIMHKO1[25] .INIT=16'h0040;
// @30:1613
  CFG4 \csr.mcyclecfg_minh_1_sqmuxa_2_0  (
	.A(xcsr_addr_4),
	.B(xcsr_addr_3),
	.C(xcsr_addr_2),
	.D(xcsr_addr_1),
	.Y(mcyclecfg_minh_1_sqmuxa_2_0)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_2_0 .INIT=16'h0001;
// @30:1613
  CFG3 \csr.mcyclecfg_minh_1_sqmuxa_1_0  (
	.A(ir[28]),
	.B(mcyclecfg_minh_1_sqmuxa_6),
	.C(ir[25]),
	.Y(mcyclecfg_minh_1_sqmuxa_1)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_1_0 .INIT=8'h80;
// @34:178
  CFG4 \execute_engine.state_RNI49KC1_0[2]  (
	.A(xcsr_addr_2),
	.B(state_Z[2]),
	.C(ir[28]),
	.D(xcsr_addr_0),
	.Y(csr_rdata71_s2_0)
);
defparam \execute_engine.state_RNI49KC1_0[2] .INIT=16'h4000;
// @34:178
  CFG3 \execute_engine.ir_RNI9EKC1[26]  (
	.A(ir[28]),
	.B(csr_rdata77_s8_1),
	.C(ir[26]),
	.Y(csr_rdata77_s8_0)
);
defparam \execute_engine.ir_RNI9EKC1[26] .INIT=8'h80;
// @34:178
  CFG4 \execute_engine.state_RNIAFKC1[2]  (
	.A(state_Z[2]),
	.B(xcsr_addr_2),
	.C(ir[26]),
	.D(ir[28]),
	.Y(csr_rdata79_s10_0)
);
defparam \execute_engine.state_RNIAFKC1[2] .INIT=16'h8000;
// @34:178
  CFG3 \execute_engine.ir_RNIFKKC1[27]  (
	.A(ir[28]),
	.B(csr_rdata75_s6_1),
	.C(ir[27]),
	.Y(csr_rdata137_s21_0)
);
defparam \execute_engine.ir_RNIFKKC1[27] .INIT=8'h80;
// @30:1343
  CFG4 \execute_engine_fsm_comb.illegal_cmd39_0_0  (
	.A(xcsr_addr_1),
	.B(ir[29]),
	.C(ir[28]),
	.D(xcsr_addr_0),
	.Y(illegal_cmd39_0)
);
defparam \execute_engine_fsm_comb.illegal_cmd39_0_0 .INIT=16'h0080;
// @30:1345
  CFG4 \illegal_instruction_check.illegal_cmd41_2  (
	.A(ir[29]),
	.B(ir[27]),
	.C(xcsr_addr_3),
	.D(xcsr_addr_0),
	.Y(illegal_cmd41_2)
);
defparam \illegal_instruction_check.illegal_cmd41_2 .INIT=16'h0100;
// @30:2065
  CFG4 \csr_read_access.un1_execute_engine.ir_7_1_0  (
	.A(ir[28]),
	.B(ir[31]),
	.C(ir[27]),
	.D(xcsr_addr_1),
	.Y(ir_7_1_0)
);
defparam \csr_read_access.un1_execute_engine.ir_7_1_0 .INIT=16'h8000;
// @30:1153
  CFG4 \csr_reg_valid.m5_1  (
	.A(xcsr_addr_2),
	.B(ir[26]),
	.C(ir[25]),
	.D(xcsr_addr_4),
	.Y(m5_1)
);
defparam \csr_reg_valid.m5_1 .INIT=16'h0001;
// @30:2169
  CFG3 \cnt_we.cnt.we_lo6_1_0  (
	.A(xcsr_addr_10),
	.B(we),
	.C(ir[29]),
	.Y(we_lo6_1_0)
);
defparam \cnt_we.cnt.we_lo6_1_0 .INIT=8'h40;
// @34:178
  CFG4 \execute_engine.ir_RNIJGMO1[25]  (
	.A(ir[27]),
	.B(ir[25]),
	.C(ir[31]),
	.D(xcsr_addr_10),
	.Y(csr_rdata75_s6_3_0)
);
defparam \execute_engine.ir_RNIJGMO1[25] .INIT=16'h0001;
// @34:178
  CFG3 \csr_avail_check.csr.mstatus_mie2_5_RNIEPJV  (
	.A(xcsr_addr_3),
	.B(mcyclecfg_minh_1_sqmuxa_6),
	.C(ir[25]),
	.Y(csr_rdata128_s19_3_0)
);
defparam \csr_avail_check.csr.mstatus_mie2_5_RNIEPJV .INIT=8'h04;
// @30:1323
  CFG4 \illegal_instruction_check.un1_execute_engine.ir_1_1_0  (
	.A(ir[25]),
	.B(ir[27]),
	.C(ir[26]),
	.D(ir[28]),
	.Y(ir_2_3)
);
defparam \illegal_instruction_check.un1_execute_engine.ir_1_1_0 .INIT=16'h0001;
// @34:178
  CFG4 \execute_engine.ir_RNINJLO1[27]  (
	.A(ir[27]),
	.B(xcsr_addr_4),
	.C(ir[31]),
	.D(ir[26]),
	.Y(csr_rdata82_s13_3_0)
);
defparam \execute_engine.ir_RNINJLO1[27] .INIT=16'h0001;
// @30:629
  CFG4 \execute_engine.ir_RNIHDLO1[23]  (
	.A(xcsr_addr_2),
	.B(xcsr_addr_3),
	.C(ir[31]),
	.D(ir[26]),
	.Y(N_1103)
);
defparam \execute_engine.ir_RNIHDLO1[23] .INIT=16'h0001;
// @30:2301
  CFG3 \counter_event.cnt.inc_2  (
	.A(mcountinhibit[1]),
	.B(state_Z[7]),
	.C(mcyclecfg_minh),
	.Y(inc_2)
);
defparam \counter_event.cnt.inc_2 .INIT=8'h01;
// @10:1024
  CFG3 \or_reduce_f.tmp_v  (
	.A(irq_buf[5]),
	.B(irq_buf[1]),
	.C(irq_buf[6]),
	.Y(tmp_v)
);
defparam \or_reduce_f.tmp_v .INIT=8'hFE;
// @30:2302
  CFG3 \counter_event.cnt.inc_3  (
	.A(mcountinhibit[2]),
	.B(state_Z[6]),
	.C(minstretcfg_minh),
	.Y(inc_3)
);
defparam \counter_event.cnt.inc_3 .INIT=8'h04;
// @30:1261
  CFG3 \illegal_cmd.m19_e  (
	.A(illegal_cmd38),
	.B(illegal_cmd39),
	.C(illegal_cmd41),
	.Y(N_1975)
);
defparam \illegal_cmd.m19_e .INIT=8'h01;
// @30:1492
  CFG3 \trap_ctrl.cause_34_0_a2[3]  (
	.A(exc_buf[3]),
	.B(exc_buf[2]),
	.C(N_1842),
	.Y(cause_34[3])
);
defparam \trap_ctrl.cause_34_0_a2[3] .INIT=8'h02;
// @30:377
  CFG3 \fetch_engine_fsm.fetch_engine.restart_2  (
	.A(restart),
	.B(state_Z[9]),
	.C(N_39_i),
	.Y(restart_2)
);
defparam \fetch_engine_fsm.fetch_engine.restart_2 .INIT=8'hFE;
// @30:656
  CFG4 \un1_execute_engine.state_4_0_a2_0  (
	.A(state_Z[10]),
	.B(state_Z[11]),
	.C(state_Z[6]),
	.D(state_Z[4]),
	.Y(N_125)
);
defparam \un1_execute_engine.state_4_0_a2_0 .INIT=16'h0001;
// @30:1153
  CFG4 \csr_reg_valid.m11  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(xcsr_addr_1),
	.D(xcsr_addr_0),
	.Y(N_12)
);
defparam \csr_reg_valid.m11 .INIT=16'h0001;
// @30:602
  CFG2 \execute_engine.ir_RNIAFG81[3]  (
	.A(N_1345_1),
	.B(imm_o127_2),
	.Y(imm_o_17_sn_N_11_mux)
);
defparam \execute_engine.ir_RNIAFG81[3] .INIT=4'h8;
// @34:178
  CFG3 \execute_engine.ir_RNIH2CA1[12]  (
	.A(ir_funct3_0),
	.B(ir_funct3_i[1]),
	.C(ir_funct3_i[0]),
	.Y(N_86_mux)
);
defparam \execute_engine.ir_RNIH2CA1[12] .INIT=8'h01;
// @30:1448
  CFG3 \trap_buffer.2.trap_ctrl.irq_pnd_8[5]  (
	.A(irq_pnd[5]),
	.B(uart0_rx),
	.C(mip_firq_nclr[2]),
	.Y(irq_pnd_8[5])
);
defparam \trap_buffer.2.trap_ctrl.irq_pnd_8[5] .INIT=8'hEC;
// @30:1448
  CFG3 \trap_buffer.3.trap_ctrl.irq_pnd_9[6]  (
	.A(irq_pnd[6]),
	.B(uart0_tx),
	.C(mip_firq_nclr[3]),
	.Y(irq_pnd_9[6])
);
defparam \trap_buffer.3.trap_ctrl.irq_pnd_9[6] .INIT=8'hEC;
// @30:1464
  CFG4 \trap_buffer.trap_ctrl.irq_buf_4[1]  (
	.A(irq_buf[1]),
	.B(irq_pnd[1]),
	.C(env_pending),
	.D(mie_mti),
	.Y(irq_buf_4[1])
);
defparam \trap_buffer.trap_ctrl.irq_buf_4[1] .INIT=16'hECA0;
// @30:1468
  CFG4 \trap_buffer.2.trap_ctrl.irq_buf_7[5]  (
	.A(irq_buf[5]),
	.B(env_pending),
	.C(mie_firq[2]),
	.D(irq_pnd[5]),
	.Y(irq_buf_7[5])
);
defparam \trap_buffer.2.trap_ctrl.irq_buf_7[5] .INIT=16'hF888;
// @30:1468
  CFG4 \trap_buffer.3.trap_ctrl.irq_buf_8[6]  (
	.A(irq_buf[6]),
	.B(env_pending),
	.C(mie_firq[3]),
	.D(irq_pnd[6]),
	.Y(irq_buf_8[6])
);
defparam \trap_buffer.3.trap_ctrl.irq_buf_8[6] .INIT=16'hF888;
// @30:2047
  CFG2 \csr_read_access.un1_execute_engine.ir_1_3_0  (
	.A(mcyclecfg_minh_1_sqmuxa_6),
	.B(xcsr_addr_10),
	.Y(ir_1_3_0)
);
defparam \csr_read_access.un1_execute_engine.ir_1_3_0 .INIT=4'h2;
// @30:2048
  CFG2 \csr_read_access.un1_execute_engine.ir_2_3_0  (
	.A(mcyclecfg_minh_1_sqmuxa_6),
	.B(ir[28]),
	.Y(ir_3_6)
);
defparam \csr_read_access.un1_execute_engine.ir_2_3_0 .INIT=4'h2;
// @34:178
  CFG4 \execute_engine.ir_RNIKHMO1[27]  (
	.A(ir[27]),
	.B(xcsr_addr_10),
	.C(ir[26]),
	.D(ir[31]),
	.Y(csr_rdata70_s1_3_0)
);
defparam \execute_engine.ir_RNIKHMO1[27] .INIT=16'h0001;
// @34:178
  CFG4 \execute_engine.ir_RNIC7KO1[24]  (
	.A(xcsr_addr_4),
	.B(xcsr_addr_3),
	.C(xcsr_addr_1),
	.D(xcsr_addr_0),
	.Y(mie_mei_1_sqmuxa_8)
);
defparam \execute_engine.ir_RNIC7KO1[24] .INIT=16'h0001;
// @30:2048
  CFG4 \csr_read_access.un1_execute_engine.ir_2_2_0  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(ir[25]),
	.D(xcsr_addr_4),
	.Y(ir_2_2_0)
);
defparam \csr_read_access.un1_execute_engine.ir_2_2_0 .INIT=16'h0001;
// @34:178
  CFG4 \execute_engine.ir_RNIHCKO1[25]  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_1),
	.C(ir[25]),
	.D(xcsr_addr_4),
	.Y(csr_rdata70_s1_2_0)
);
defparam \execute_engine.ir_RNIHCKO1[25] .INIT=16'h0001;
// @34:178
  CFG2 \execute_engine.state_RNI9CDM[6]  (
	.A(d_m2_1_1),
	.B(state_Z[6]),
	.Y(N_1899)
);
defparam \execute_engine.state_RNI9CDM[6] .INIT=4'h8;
// @34:178
  CFG2 \ctrl.alu_op_RNO_1[2]  (
	.A(N_1845),
	.B(ir_funct3_0),
	.Y(N_1881)
);
defparam \ctrl.alu_op_RNO_1[2] .INIT=4'h2;
// @34:178
  CFG3 \execute_engine.state_RNIINUI[5]  (
	.A(exc_buf[1]),
	.B(cp_done),
	.C(state_Z[5]),
	.Y(rf_wb_en_0_sqmuxa)
);
defparam \execute_engine.state_RNIINUI[5] .INIT=8'hE0;
// @34:178
  CFG2 \execute_engine.ir_RNI1DCU_0[5]  (
	.A(N_23_0),
	.B(ir[5]),
	.Y(N_24_0)
);
defparam \execute_engine.ir_RNI1DCU_0[5] .INIT=4'h2;
// @34:178
  CFG2 \execute_engine.ir_RNI1DCU[5]  (
	.A(N_14_0),
	.B(ir[5]),
	.Y(N_15_0)
);
defparam \execute_engine.ir_RNI1DCU[5] .INIT=4'h8;
// @30:629
  CFG2 \execute_engine.state_RNO[2]  (
	.A(N_1876),
	.B(state_Z[6]),
	.Y(N_1339_i)
);
defparam \execute_engine.state_RNO[2] .INIT=4'h4;
// @30:629
  CFG2 \ctrl.rf_mux_RNO[0]  (
	.A(state_Z[4]),
	.B(state_Z[0]),
	.Y(N_244_i)
);
defparam \ctrl.rf_mux_RNO[0] .INIT=4'hE;
// @30:1261
  CFG4 \illegal_cmd.m22_d  (
	.A(ir[5]),
	.B(ir[6]),
	.C(illegal_cmd18),
	.D(illegal_cmd22),
	.Y(m22_d)
);
defparam \illegal_cmd.m22_d .INIT=16'hB1A0;
// @30:1660
  CFG4 \csr.mepc_8[1]  (
	.A(next_pc[1]),
	.B(curr_pc[1]),
	.C(cause[6]),
	.D(we),
	.Y(mepc_8[1])
);
defparam \csr.mepc_8[1] .INIT=16'h00AC;
// @34:178
  CFG4 \csr.rdata_RNIV7NU1[13]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[13]),
	.C(ir_funct3_i[1]),
	.D(N_1882),
	.Y(N_89_mux)
);
defparam \csr.rdata_RNIV7NU1[13] .INIT=16'h5FC0;
// @30:1261
  CFG4 \illegal_cmd.m3  (
	.A(ir_funct3_i[0]),
	.B(ir[6]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_0),
	.Y(N_33_mux)
);
defparam \illegal_cmd.m3 .INIT=16'h0313;
// @30:590
  CFG3 \execute_engine.ir_RNICHG81[3]  (
	.A(ir[4]),
	.B(ir[3]),
	.C(N_1345_1),
	.Y(imm_o_17_sn_i3_mux)
);
defparam \execute_engine.ir_RNICHG81[3] .INIT=8'hE2;
// @30:1660
  CFG4 \csr.mepc_8_1[2]  (
	.A(next_pc[2]),
	.B(curr_pc[2]),
	.C(cause[6]),
	.D(we),
	.Y(mepc_8_1[2])
);
defparam \csr.mepc_8_1[2] .INIT=16'h00AC;
// @30:1660
  CFG4 \csr.mepc_8_1[6]  (
	.A(next_pc[6]),
	.B(curr_pc[6]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[6])
);
defparam \csr.mepc_8_1[6] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[3]  (
	.A(next_pc[3]),
	.B(curr_pc[3]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[3])
);
defparam \csr.mepc_8_1[3] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[4]  (
	.A(next_pc[4]),
	.B(curr_pc[4]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[4])
);
defparam \csr.mepc_8_1[4] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[5]  (
	.A(next_pc[5]),
	.B(curr_pc[5]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[5])
);
defparam \csr.mepc_8_1[5] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[7]  (
	.A(next_pc[7]),
	.B(curr_pc[7]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[7])
);
defparam \csr.mepc_8_1[7] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[12]  (
	.A(next_pc[12]),
	.B(curr_pc[12]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[12])
);
defparam \csr.mepc_8_1[12] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[22]  (
	.A(next_pc[22]),
	.B(curr_pc[22]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[22])
);
defparam \csr.mepc_8_1[22] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[10]  (
	.A(next_pc[10]),
	.B(curr_pc[10]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[10])
);
defparam \csr.mepc_8_1[10] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[25]  (
	.A(next_pc[25]),
	.B(curr_pc[25]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[25])
);
defparam \csr.mepc_8_1[25] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[18]  (
	.A(next_pc[18]),
	.B(curr_pc[18]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[18])
);
defparam \csr.mepc_8_1[18] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[19]  (
	.A(next_pc[19]),
	.B(curr_pc[19]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[19])
);
defparam \csr.mepc_8_1[19] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[21]  (
	.A(next_pc[21]),
	.B(curr_pc[21]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[21])
);
defparam \csr.mepc_8_1[21] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[11]  (
	.A(next_pc[11]),
	.B(curr_pc[11]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[11])
);
defparam \csr.mepc_8_1[11] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[16]  (
	.A(next_pc[16]),
	.B(curr_pc[16]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[16])
);
defparam \csr.mepc_8_1[16] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[23]  (
	.A(next_pc[23]),
	.B(curr_pc[23]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[23])
);
defparam \csr.mepc_8_1[23] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[14]  (
	.A(next_pc[14]),
	.B(curr_pc[14]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[14])
);
defparam \csr.mepc_8_1[14] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[26]  (
	.A(next_pc[26]),
	.B(curr_pc[26]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[26])
);
defparam \csr.mepc_8_1[26] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[27]  (
	.A(next_pc[27]),
	.B(curr_pc[27]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[27])
);
defparam \csr.mepc_8_1[27] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[15]  (
	.A(next_pc[15]),
	.B(curr_pc[15]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[15])
);
defparam \csr.mepc_8_1[15] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[8]  (
	.A(next_pc[8]),
	.B(curr_pc[8]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[8])
);
defparam \csr.mepc_8_1[8] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[30]  (
	.A(next_pc[30]),
	.B(curr_pc[30]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[30])
);
defparam \csr.mepc_8_1[30] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[17]  (
	.A(next_pc[17]),
	.B(curr_pc[17]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[17])
);
defparam \csr.mepc_8_1[17] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[24]  (
	.A(next_pc[24]),
	.B(curr_pc[24]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[24])
);
defparam \csr.mepc_8_1[24] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[9]  (
	.A(next_pc[9]),
	.B(curr_pc[9]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[9])
);
defparam \csr.mepc_8_1[9] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[31]  (
	.A(next_pc[31]),
	.B(curr_pc[31]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[31])
);
defparam \csr.mepc_8_1[31] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[29]  (
	.A(next_pc[29]),
	.B(curr_pc[29]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[29])
);
defparam \csr.mepc_8_1[29] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[20]  (
	.A(next_pc[20]),
	.B(curr_pc[20]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[20])
);
defparam \csr.mepc_8_1[20] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[13]  (
	.A(next_pc[13]),
	.B(curr_pc[13]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[13])
);
defparam \csr.mepc_8_1[13] .INIT=16'h0A0C;
// @30:1660
  CFG4 \csr.mepc_8_1[28]  (
	.A(next_pc[28]),
	.B(curr_pc[28]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[28])
);
defparam \csr.mepc_8_1[28] .INIT=16'h0A0C;
// @30:870
  CFG4 \ctrl_nxt.rf_wb_en_iv_1  (
	.A(state_Z[4]),
	.B(ir[2]),
	.C(rf_wb_en_0_sqmuxa),
	.D(rf_wb_en_2_sqmuxa),
	.Y(rf_wb_en_iv_1)
);
defparam \ctrl_nxt.rf_wb_en_iv_1 .INIT=16'hFFF8;
// @34:178
  CFG4 \execute_engine.state_RNO_0[10]  (
	.A(exc_buf[1]),
	.B(state_Z[2]),
	.C(m73_1),
	.D(mie_mei_1_sqmuxa_2),
	.Y(m73_2)
);
defparam \execute_engine.state_RNO_0[10] .INIT=16'h4000;
// @34:178
  CFG4 \csr.mscratch_1_sqmuxa_3_0_a2_RNIRRUH2  (
	.A(ir[28]),
	.B(state_Z[2]),
	.C(csr_rdata70_s1_2_0),
	.D(mscratch_1_sqmuxa_3),
	.Y(csr_rdata70_s1_2)
);
defparam \csr.mscratch_1_sqmuxa_3_0_a2_RNIRRUH2 .INIT=16'h8000;
// @34:178
  CFG4 \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNIH4OF1  (
	.A(state_Z[2]),
	.B(ir[25]),
	.C(mcyclecfg_minh_1_sqmuxa_2_0),
	.D(csr_rdata72_s3_2),
	.Y(csr_rdata81_s12_2)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNIH4OF1 .INIT=16'h8000;
// @30:1324
  CFG4 \illegal_instruction_check.un1_execute_engine.ir_4_0  (
	.A(ir_funct3_i[0]),
	.B(ir[31]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_0),
	.Y(ir_4_0)
);
defparam \illegal_instruction_check.un1_execute_engine.ir_4_0 .INIT=16'h0200;
// @34:178
  CFG4 \execute_engine.state_RNIGIA53[2]  (
	.A(xcsr_addr_0),
	.B(state_Z[2]),
	.C(csr_rdata128_s19_3),
	.D(csr_rdata129_s20_1),
	.Y(csr_rdata129_s20_3)
);
defparam \execute_engine.state_RNIGIA53[2] .INIT=16'h8000;
// @30:1703
  CFG4 \csr_avail_check.csr.mstatus_mie7_2  (
	.A(xcsr_addr_0),
	.B(ir[26]),
	.C(mie_mei_1_sqmuxa_2),
	.D(mcyclecfg_minh_1_sqmuxa_2_0),
	.Y(mstatus_mie7_2)
);
defparam \csr_avail_check.csr.mstatus_mie7_2 .INIT=16'h8000;
// @34:178
  CFG4 \execute_engine.state_RNILL853[2]  (
	.A(xcsr_addr_2),
	.B(state_Z[2]),
	.C(csr_rdata70_s1_2_0),
	.D(csr_rdata72_s3_2),
	.Y(csr_rdata72_s3_1_0)
);
defparam \execute_engine.state_RNILL853[2] .INIT=16'h8000;
// @30:1613
  CFG4 \csr.mcyclecfg_minh_1_sqmuxa_3_0  (
	.A(ir[31]),
	.B(xcsr_addr_0),
	.C(we),
	.D(mcyclecfg_minh_1_sqmuxa_3),
	.Y(mcyclecfg_minh_1_sqmuxa_3_0)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_3_0 .INIT=16'h4000;
// @30:1613
  CFG4 \csr.minstretcfg_minh_1_sqmuxa_4  (
	.A(xcsr_addr_1),
	.B(ir[31]),
	.C(we),
	.D(mscratch_1_sqmuxa_3),
	.Y(minstretcfg_minh_1_sqmuxa_4)
);
defparam \csr.minstretcfg_minh_1_sqmuxa_4 .INIT=16'h2000;
// @30:1709
  CFG4 \csr_avail_check.csr.mstatus_mie8_1_0  (
	.A(minstretcfg_minh_1_sqmuxa_5),
	.B(csr_rdata78_s9_2),
	.C(mscratch_1_sqmuxa_3),
	.D(mie_mei_1_sqmuxa_2),
	.Y(mstatus_mie8_1)
);
defparam \csr_avail_check.csr.mstatus_mie8_1_0 .INIT=16'h8000;
// @30:1345
  CFG4 \illegal_instruction_check.illegal_cmd41_5  (
	.A(xcsr_addr_2),
	.B(ir[28]),
	.C(illegal_cmd41_2),
	.D(mtvec_1_sqmuxa_5),
	.Y(illegal_cmd41_5)
);
defparam \illegal_instruction_check.illegal_cmd41_5 .INIT=16'h8000;
// @30:1414
  CFG4 \monitor.cnt_RNIBSQ21[9]  (
	.A(cnt[9]),
	.B(ir[1]),
	.C(ir[0]),
	.D(N_246),
	.Y(d_N_13)
);
defparam \monitor.cnt_RNIBSQ21[9] .INIT=16'h0040;
// @30:1323
  CFG4 \illegal_instruction_check.un1_execute_engine.ir_1  (
	.A(ir[31]),
	.B(ir_2_3),
	.C(ir[29]),
	.D(xcsr_addr_10),
	.Y(ir_1)
);
defparam \illegal_instruction_check.un1_execute_engine.ir_1 .INIT=16'h0004;
// @30:1613
  CFG4 \csr.mie_mei_1_sqmuxa_2_0  (
	.A(xcsr_addr_10),
	.B(ir[27]),
	.C(mtvec_1_sqmuxa_5),
	.D(ir[31]),
	.Y(mtvec_1_sqmuxa_2_0)
);
defparam \csr.mie_mei_1_sqmuxa_2_0 .INIT=16'h0010;
// @30:1297
  CFG4 \un1_execute_engine.ir_12  (
	.A(ir[4]),
	.B(ir[5]),
	.C(imm_o127_2),
	.D(ir[6]),
	.Y(ir_12)
);
defparam \un1_execute_engine.ir_12 .INIT=16'h0080;
// @30:1153
  CFG3 \csr_reg_valid.m5  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_0),
	.C(m5_1),
	.Y(N_41_mux)
);
defparam \csr_reg_valid.m5 .INIT=8'h10;
// @30:1413
  CFG4 \trap_buffer.trap_ctrl.exc_buf_9_0_a2_1[3]  (
	.A(ir[28]),
	.B(ir[29]),
	.C(csr_rdata70_s1_3_0),
	.D(N_1085_1),
	.Y(N_149)
);
defparam \trap_buffer.trap_ctrl.exc_buf_9_0_a2_1[3] .INIT=16'h1000;
// @30:802
  CFG4 \decode_aux.rs1_zero  (
	.A(rf_rs1[0]),
	.B(rs1_zero_0),
	.C(rf_rs1[4]),
	.D(rf_rs1[3]),
	.Y(rs1_zero)
);
defparam \decode_aux.rs1_zero .INIT=16'h0004;
// @30:1543
  CFG3 \trap_controller.un1_execute_engine.state  (
	.A(mstatus_mie),
	.B(state_Z[6]),
	.C(tmp_v),
	.Y(state)
);
defparam \trap_controller.un1_execute_engine.state .INIT=8'h80;
// @30:656
  CFG3 \execute_engine.next_pc_9_iv[1]  (
	.A(N_39_i),
	.B(next_pc_9_iv_0[1]),
	.C(alu_add[1]),
	.Y(next_pc_9[1])
);
defparam \execute_engine.next_pc_9_iv[1] .INIT=8'hEC;
// @30:1089
  CFG4 \ctrl_o.rf_wb_en  (
	.A(exc_buf[0]),
	.B(rf_wb_en),
	.C(N_1840),
	.D(rf_wb_en_1),
	.Y(rf_wb_en_2)
);
defparam \ctrl_o.rf_wb_en .INIT=16'h0400;
// @34:178
  CFG3 \execute_engine_fsm_comb.ctrl_nxt.alu_opa_mux2_RNO  (
	.A(ir[6]),
	.B(ir[2]),
	.C(N_15_0),
	.Y(imm_o129)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opa_mux2_RNO .INIT=8'h80;
// @34:178
  CFG4 imm_o126_2_RNIBKG61 (
	.A(ir[6]),
	.B(ir[5]),
	.C(N_19_0),
	.D(ir[2]),
	.Y(imm_o127)
);
defparam imm_o126_2_RNIBKG61.INIT=16'h0080;
// @30:1492
  CFG4 \trap_ctrl.cause_34_m9_0[1]  (
	.A(exc_buf[8]),
	.B(exc_buf[7]),
	.C(exc_buf[6]),
	.D(exc_buf[5]),
	.Y(cause_34_m9[1])
);
defparam \trap_ctrl.cause_34_m9_0[1] .INIT=16'hFF0D;
// @30:1492
  CFG4 \trap_ctrl.cause_34s2_0_o2  (
	.A(exc_buf[4]),
	.B(exc_buf[3]),
	.C(exc_buf[2]),
	.D(N_1842),
	.Y(cause_34_sm9)
);
defparam \trap_ctrl.cause_34s2_0_o2 .INIT=16'hFFFE;
// @30:629
  CFG4 \execute_engine.state_RNO[9]  (
	.A(state_Z[10]),
	.B(cpu_trap),
	.C(state_Z[8]),
	.D(exc_buf[1]),
	.Y(state_ns[3])
);
defparam \execute_engine.state_RNO[9] .INIT=16'hEEFE;
// @34:178
  CFG4 \execute_engine.state_RNO[8]  (
	.A(N_14_0),
	.B(m33_1),
	.C(ir[5]),
	.D(ir[2]),
	.Y(state_ns[4])
);
defparam \execute_engine.state_RNO[8] .INIT=16'h0800;
// @30:2064
  CFG4 \csr_read_access.un1_execute_engine.ir_4_1  (
	.A(xcsr_addr_10),
	.B(ir[27]),
	.C(ir_2_2),
	.D(ir_4_3_0),
	.Y(ir_4_1)
);
defparam \csr_read_access.un1_execute_engine.ir_4_1 .INIT=16'h8000;
// @30:2064
  CFG4 \csr_read_access.un1_execute_engine.ir_5_1  (
	.A(ir[28]),
	.B(ir[27]),
	.C(ir_2_2),
	.D(ir_5_3_0),
	.Y(ir_5_1)
);
defparam \csr_read_access.un1_execute_engine.ir_5_1 .INIT=16'h8000;
// @30:2047
  CFG4 \csr_read_access.un1_execute_engine.ir_1_1_0  (
	.A(ir[28]),
	.B(ir[31]),
	.C(mscratch_1_sqmuxa_3),
	.D(ir_1_3_0),
	.Y(ir_1_1_0)
);
defparam \csr_read_access.un1_execute_engine.ir_1_1_0 .INIT=16'h8000;
// @30:2048
  CFG4 \csr_read_access.un1_execute_engine.ir_3_1  (
	.A(xcsr_addr_1),
	.B(ir[28]),
	.C(ir_2_2),
	.D(ir_1_3_0),
	.Y(ir_3_1)
);
defparam \csr_read_access.un1_execute_engine.ir_3_1 .INIT=16'h8000;
// @30:2048
  CFG4 \csr_read_access.un1_execute_engine.ir_2_2_1  (
	.A(xcsr_addr_1),
	.B(xcsr_addr_10),
	.C(ir_3_6),
	.D(ir_2_2),
	.Y(ir_2_2_1)
);
defparam \csr_read_access.un1_execute_engine.ir_2_2_1 .INIT=16'h8000;
// @30:1261
  CFG3 \illegal_cmd.m10  (
	.A(ir[6]),
	.B(N_86_mux),
	.C(ir[5]),
	.Y(exc_buf_10_a1_0[1])
);
defparam \illegal_cmd.m10 .INIT=8'h80;
// @30:629
  CFG4 \execute_engine.ir_RNILHLO1[25]  (
	.A(ir[25]),
	.B(xcsr_addr_4),
	.C(ir[27]),
	.D(xcsr_addr_10),
	.Y(N_1020)
);
defparam \execute_engine.ir_RNILHLO1[25] .INIT=16'h8001;
// @30:587
  CFG2 \imm_o_RNO[10]  (
	.A(alu_op_0_sqmuxa),
	.B(xcsr_addr_10),
	.Y(imm_o_17[10])
);
defparam \imm_o_RNO[10] .INIT=4'h4;
// @30:587
  CFG2 \imm_o_RNO[9]  (
	.A(alu_op_0_sqmuxa),
	.B(ir[29]),
	.Y(imm_o_17[9])
);
defparam \imm_o_RNO[9] .INIT=4'h4;
// @30:587
  CFG2 \imm_o_RNO[8]  (
	.A(alu_op_0_sqmuxa),
	.B(ir[28]),
	.Y(imm_o_17[8])
);
defparam \imm_o_RNO[8] .INIT=4'h4;
// @30:587
  CFG2 \imm_o_RNO[7]  (
	.A(alu_op_0_sqmuxa),
	.B(ir[27]),
	.Y(imm_o_17[7])
);
defparam \imm_o_RNO[7] .INIT=4'h4;
// @30:587
  CFG2 \imm_o_RNO[6]  (
	.A(alu_op_0_sqmuxa),
	.B(ir[26]),
	.Y(imm_o_17[6])
);
defparam \imm_o_RNO[6] .INIT=4'h4;
// @30:587
  CFG2 \imm_o_RNO[5]  (
	.A(alu_op_0_sqmuxa),
	.B(ir[25]),
	.Y(imm_o_17[5])
);
defparam \imm_o_RNO[5] .INIT=4'h4;
// @30:1613
  CFG4 \csr.mscratch_1_sqmuxa_2_0  (
	.A(xcsr_addr_10),
	.B(ir[27]),
	.C(N_1085_1),
	.D(ir[31]),
	.Y(mscratch_1_sqmuxa_2_0)
);
defparam \csr.mscratch_1_sqmuxa_2_0 .INIT=16'h0010;
// @30:1325
  CFG4 \illegal_instruction_check.un1_execute_engine.ir_2  (
	.A(ir[29]),
	.B(ir[27]),
	.C(ir[28]),
	.D(mtvec_1_sqmuxa_5),
	.Y(ir_2)
);
defparam \illegal_instruction_check.un1_execute_engine.ir_2 .INIT=16'h0100;
// @30:1153
  CFG2 \csr_reg_valid.m18  (
	.A(N_12),
	.B(xcsr_addr_4),
	.Y(N_19)
);
defparam \csr_reg_valid.m18 .INIT=4'h2;
// @30:1064
  CFG2 \execute_engine_fsm_comb.trap_ctrl.ecall8_0_a2  (
	.A(N_86_mux),
	.B(exc_buf[1]),
	.Y(ecall8)
);
defparam \execute_engine_fsm_comb.trap_ctrl.ecall8_0_a2 .INIT=4'h2;
// @34:178
  CFG2 \execute_engine.ir_RNINLKI1[5]  (
	.A(N_24_0),
	.B(d_m2_1_1),
	.Y(ir_13)
);
defparam \execute_engine.ir_RNINLKI1[5] .INIT=4'h8;
// @30:1593
  CFG4 \xcsr_wdata_o_1[28]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[28]),
	.C(ir_funct3_i[1]),
	.D(N_1844),
	.Y(xcsr_wdata_o[28])
);
defparam \xcsr_wdata_o_1[28] .INIT=16'hC05F;
// @30:1492
  CFG2 \trap_ctrl.cause_34_ss9_0_a2  (
	.A(N_1840),
	.B(exc_buf[4]),
	.Y(N_1852)
);
defparam \trap_ctrl.cause_34_ss9_0_a2 .INIT=4'h2;
// @30:1492
  CFG3 \trap_ctrl.cause_34_m10_0_o2[0]  (
	.A(exc_buf[4]),
	.B(exc_buf[3]),
	.C(N_1840),
	.Y(N_1849)
);
defparam \trap_ctrl.cause_34_m10_0_o2[0] .INIT=8'hEF;
// @30:1405
  CFG4 \trap_buffer.trap_ctrl.exc_buf_5[2]  (
	.A(cpu_trap),
	.B(exc_buf[2]),
	.C(N_39_i),
	.D(alu_add[1]),
	.Y(exc_buf_5[2])
);
defparam \trap_buffer.trap_ctrl.exc_buf_5[2] .INIT=16'h5444;
// @30:629
  CFG4 \execute_engine.state_RNO_6[12]  (
	.A(exc_buf[1]),
	.B(state_Z[8]),
	.C(lsu_mo_we),
	.D(state_Z[4]),
	.Y(N_1057)
);
defparam \execute_engine.state_RNO_6[12] .INIT=16'hAAA8;
// @30:629
  CFG3 \ctrl.rf_mux_RNO[1]  (
	.A(state_Z[2]),
	.B(state_Z[4]),
	.C(state_Z[3]),
	.Y(N_245_i)
);
defparam \ctrl.rf_mux_RNO[1] .INIT=8'hFE;
// @30:590
  CFG4 \execute_engine.ir_RNICTS62[3]  (
	.A(ir[2]),
	.B(imm_o_17_sn_i3_mux),
	.C(ir[3]),
	.D(ir[6]),
	.Y(imm_o_17_sn_N_13_mux)
);
defparam \execute_engine.ir_RNICTS62[3] .INIT=16'h8008;
// @30:587
  CFG3 \imm_o_RNO[30]  (
	.A(xcsr_addr_10),
	.B(ir[31]),
	.C(alu_op_0_sqmuxa),
	.Y(imm_o_17[30])
);
defparam \imm_o_RNO[30] .INIT=8'hAC;
// @30:587
  CFG3 \imm_o_RNO[29]  (
	.A(ir[31]),
	.B(alu_op_0_sqmuxa),
	.C(ir[29]),
	.Y(imm_o_17[29])
);
defparam \imm_o_RNO[29] .INIT=8'hE2;
// @30:587
  CFG3 \imm_o_RNO[28]  (
	.A(ir[31]),
	.B(alu_op_0_sqmuxa),
	.C(ir[28]),
	.Y(imm_o_17[28])
);
defparam \imm_o_RNO[28] .INIT=8'hE2;
// @30:587
  CFG3 \imm_o_RNO[27]  (
	.A(ir[31]),
	.B(alu_op_0_sqmuxa),
	.C(ir[27]),
	.Y(imm_o_17[27])
);
defparam \imm_o_RNO[27] .INIT=8'hE2;
// @30:587
  CFG3 \imm_o_RNO[26]  (
	.A(ir[31]),
	.B(alu_op_0_sqmuxa),
	.C(ir[26]),
	.Y(imm_o_17[26])
);
defparam \imm_o_RNO[26] .INIT=8'hE2;
// @30:587
  CFG3 \imm_o_RNO[25]  (
	.A(ir[31]),
	.B(alu_op_0_sqmuxa),
	.C(ir[25]),
	.Y(imm_o_17[25])
);
defparam \imm_o_RNO[25] .INIT=8'hE2;
// @30:587
  CFG3 \imm_o_RNO[24]  (
	.A(xcsr_addr_4),
	.B(ir[31]),
	.C(alu_op_0_sqmuxa),
	.Y(imm_o_17[24])
);
defparam \imm_o_RNO[24] .INIT=8'hAC;
// @30:587
  CFG3 \imm_o_RNO[23]  (
	.A(xcsr_addr_3),
	.B(ir[31]),
	.C(alu_op_0_sqmuxa),
	.Y(imm_o_17[23])
);
defparam \imm_o_RNO[23] .INIT=8'hAC;
// @30:587
  CFG3 \imm_o_RNO[22]  (
	.A(xcsr_addr_2),
	.B(ir[31]),
	.C(alu_op_0_sqmuxa),
	.Y(imm_o_17[22])
);
defparam \imm_o_RNO[22] .INIT=8'hAC;
// @30:587
  CFG3 \imm_o_RNO[21]  (
	.A(xcsr_addr_1),
	.B(ir[31]),
	.C(alu_op_0_sqmuxa),
	.Y(imm_o_17[21])
);
defparam \imm_o_RNO[21] .INIT=8'hAC;
// @30:587
  CFG3 \imm_o_RNO[20]  (
	.A(xcsr_addr_0),
	.B(ir[31]),
	.C(alu_op_0_sqmuxa),
	.Y(imm_o_17[20])
);
defparam \imm_o_RNO[20] .INIT=8'hAC;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_RNO[2]  (
	.A(state_Z[11]),
	.B(next_pc5),
	.C(cause[0]),
	.D(mtvec[2]),
	.Y(next_pc_4_m[2])
);
defparam \execute_engine.next_pc_9_iv_RNO[2] .INIT=16'hA280;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_RNO[3]  (
	.A(state_Z[11]),
	.B(next_pc5),
	.C(cause[1]),
	.D(mtvec[3]),
	.Y(next_pc_4_m[3])
);
defparam \execute_engine.next_pc_9_iv_RNO[3] .INIT=16'hA280;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_RNO[4]  (
	.A(state_Z[11]),
	.B(next_pc5),
	.C(mtvec[4]),
	.D(cause[2]),
	.Y(next_pc_4_m[4])
);
defparam \execute_engine.next_pc_9_iv_RNO[4] .INIT=16'hA820;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_RNO[5]  (
	.A(state_Z[11]),
	.B(next_pc5),
	.C(cause[3]),
	.D(mtvec[5]),
	.Y(next_pc_4_m[5])
);
defparam \execute_engine.next_pc_9_iv_RNO[5] .INIT=16'hA280;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv_RNO[6]  (
	.A(state_Z[11]),
	.B(next_pc5),
	.C(cause[4]),
	.D(mtvec[6]),
	.Y(next_pc_4_m[6])
);
defparam \execute_engine.next_pc_9_iv_RNO[6] .INIT=16'hA280;
// @30:1153
  CFG4 \csr_reg_valid.m15  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(xcsr_addr_1),
	.D(xcsr_addr_0),
	.Y(N_16)
);
defparam \csr_reg_valid.m15 .INIT=16'h1135;
// @30:1153
  CFG4 \csr_reg_valid.m25  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(xcsr_addr_1),
	.D(xcsr_addr_0),
	.Y(N_26)
);
defparam \csr_reg_valid.m25 .INIT=16'h1514;
// @30:1261
  CFG4 \illegal_cmd.m27  (
	.A(ir[5]),
	.B(ir[6]),
	.C(ir_funct3_0),
	.D(ir_funct3_i[1]),
	.Y(N_28)
);
defparam \illegal_cmd.m27 .INIT=16'h7776;
// @34:178
  CFG3 \ctrl.alu_op_RNO_0[0]  (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_23_0),
	.Y(N_1871)
);
defparam \ctrl.alu_op_RNO_0[0] .INIT=8'hB0;
// @34:178
  CFG3 \execute_engine.ir_RNIA8GG1[12]  (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_23_0),
	.Y(N_1870)
);
defparam \execute_engine.ir_RNIA8GG1[12] .INIT=8'hE0;
// @34:178
  CFG4 \execute_engine.state_RNO_1[5]  (
	.A(ir[5]),
	.B(ir[4]),
	.C(ir[2]),
	.D(N_44),
	.Y(N_46)
);
defparam \execute_engine.state_RNO_1[5] .INIT=16'h040E;
// @34:178
  CFG4 \execute_engine.state_RNO_2[5]  (
	.A(N_1341_i),
	.B(ir[2]),
	.C(N_1845),
	.D(N_14_0),
	.Y(N_1864)
);
defparam \execute_engine.state_RNO_2[5] .INIT=16'h3202;
// @30:613
  CFG3 \execute_engine.branch_taken_u_i_a2  (
	.A(N_1978),
	.B(ir[2]),
	.C(ir_funct3_i[0]),
	.Y(N_1853)
);
defparam \execute_engine.branch_taken_u_i_a2 .INIT=8'h21;
// @30:629
  CFG4 \execute_engine.state_RNO_3[12]  (
	.A(wakeup),
	.B(state_Z[3]),
	.C(state_Z[7]),
	.D(N_1057),
	.Y(state_ns_0_1[0])
);
defparam \execute_engine.state_RNO_3[12] .INIT=16'hFFEC;
// @30:1423
  CFG4 \trap_buffer.trap_ctrl.exc_buf_11_0_a2_0_2[4]  (
	.A(state_Z[2]),
	.B(xcsr_addr_0),
	.C(cpu_trap),
	.D(ecall8),
	.Y(exc_buf_11_0_a2_0_1[4])
);
defparam \trap_buffer.trap_ctrl.exc_buf_11_0_a2_0_2[4] .INIT=16'h0800;
// @30:855
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_1  (
	.A(ir[4]),
	.B(ir[5]),
	.C(imm_o127_2),
	.D(ir[6]),
	.Y(alu_opb_mux2_1)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_1 .INIT=16'h4050;
// @30:855
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0  (
	.A(ir[6]),
	.B(ir[3]),
	.C(N_1345_1),
	.D(ir[2]),
	.Y(alu_opb_mux2_0)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0 .INIT=16'hE000;
// @30:1413
  CFG4 \trap_buffer.trap_ctrl.exc_buf_9_0_a2_0_1[3]  (
	.A(N_12),
	.B(state_Z[2]),
	.C(N_149),
	.D(cpu_trap),
	.Y(exc_buf_9_0_a2_0_1[3])
);
defparam \trap_buffer.trap_ctrl.exc_buf_9_0_a2_0_1[3] .INIT=16'h0080;
// @30:1298
  CFG4 \illegal_instruction_check.un1_execute_engine.ir_5_0  (
	.A(ir_funct3_i[0]),
	.B(ir[31]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_0),
	.Y(ir_5_0)
);
defparam \illegal_instruction_check.un1_execute_engine.ir_5_0 .INIT=16'h0201;
// @30:629
  CFG4 \execute_engine.state_RNO_1[7]  (
	.A(xcsr_addr_0),
	.B(ir[29]),
	.C(N_1103),
	.D(state_ns_i_a3_0_0[5]),
	.Y(state_ns_i_a3_0_2[5])
);
defparam \execute_engine.state_RNO_1[7] .INIT=16'h4000;
// @30:1343
  CFG4 \execute_engine_fsm_comb.illegal_cmd39  (
	.A(illegal_cmd39_0),
	.B(ir_2_2_0),
	.C(csr_rdata70_s1_6),
	.D(mcyclecfg_minh_1_sqmuxa_6),
	.Y(illegal_cmd39)
);
defparam \execute_engine_fsm_comb.illegal_cmd39 .INIT=16'h8000;
// @30:1345
  CFG4 \illegal_instruction_check.illegal_cmd41  (
	.A(xcsr_addr_1),
	.B(xcsr_addr_4),
	.C(illegal_cmd41_5),
	.D(csr_rdata70_s1_6),
	.Y(illegal_cmd41)
);
defparam \illegal_instruction_check.illegal_cmd41 .INIT=16'h1000;
// @30:1665
  CFG4 \csr_avail_check.csr.mstatus_mie2  (
	.A(mie_mei_1_sqmuxa_2),
	.B(mscratch_1_sqmuxa_3),
	.C(csr_rdata70_s1_2_0),
	.D(csr_rdata70_s1_3_0),
	.Y(mstatus_mie2)
);
defparam \csr_avail_check.csr.mstatus_mie2 .INIT=16'h8000;
// @30:1613
  CFG4 \csr.minstretcfg_minh_1_sqmuxa  (
	.A(mcyclecfg_minh_1_sqmuxa_3),
	.B(minstretcfg_minh_1_sqmuxa_5),
	.C(mcyclecfg_minh_1_sqmuxa_1),
	.D(minstretcfg_minh_1_sqmuxa_4),
	.Y(minstretcfg_minh_1_sqmuxa)
);
defparam \csr.minstretcfg_minh_1_sqmuxa .INIT=16'h8000;
// @30:1613
  CFG4 \csr.mie_mei_1_sqmuxa  (
	.A(mie_mei_1_sqmuxa_1),
	.B(mtvec_1_sqmuxa_2_0),
	.C(mie_mei_1_sqmuxa_8),
	.D(mie_mei_1_sqmuxa_2),
	.Y(mie_mei_1_sqmuxa)
);
defparam \csr.mie_mei_1_sqmuxa .INIT=16'h8000;
// @30:1613
  CFG3 \csr.mcyclecfg_minh_1_sqmuxa  (
	.A(mcyclecfg_minh_1_sqmuxa_3_0),
	.B(mcyclecfg_minh_1_sqmuxa_2_0),
	.C(mcyclecfg_minh_1_sqmuxa_1),
	.Y(mcyclecfg_minh_1_sqmuxa)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa .INIT=8'h80;
// @30:1613
  CFG3 \csr.mtvec_1_sqmuxa  (
	.A(mtvec_1_sqmuxa_2_0),
	.B(mtvec_1_sqmuxa_1_0),
	.C(mtvec_1_sqmuxa_2_1),
	.Y(mtvec_1_sqmuxa)
);
defparam \csr.mtvec_1_sqmuxa .INIT=8'h80;
// @30:1613
  CFG4 \csr.mscratch_1_sqmuxa  (
	.A(mie_mei_1_sqmuxa_2),
	.B(mscratch_1_sqmuxa_0),
	.C(N_12),
	.D(mscratch_1_sqmuxa_2_0),
	.Y(mscratch_1_sqmuxa)
);
defparam \csr.mscratch_1_sqmuxa .INIT=16'h8000;
// @34:178
  CFG2 \execute_engine.state_RNIUBU44[2]  (
	.A(csr_rdata128_s19_3_0),
	.B(csr_rdata129_s20_3),
	.Y(csr_rdata129_s20)
);
defparam \execute_engine.state_RNIUBU44[2] .INIT=4'h8;
// @34:178
  CFG4 \csr_avail_check.csr.mstatus_mie8_1_RNI6LAC3  (
	.A(csr_rdata71_s2_0),
	.B(csr_rdata78_s9_2),
	.C(csr_rdata75_s6_3_0),
	.D(minstretcfg_minh_1_sqmuxa_5),
	.Y(csr_rdata78_s9)
);
defparam \csr_avail_check.csr.mstatus_mie8_1_RNI6LAC3 .INIT=16'h8000;
// @34:178
  CFG4 \csr_avail_check.csr.mstatus_mie8_4_RNIF4RH3  (
	.A(mscratch_1_sqmuxa_3),
	.B(minstretcfg_minh_1_sqmuxa_5),
	.C(csr_rdata75_s6_3_0),
	.D(csr_rdata77_s8_0),
	.Y(csr_rdata77_s8)
);
defparam \csr_avail_check.csr.mstatus_mie8_4_RNIF4RH3 .INIT=16'h8000;
// @34:178
  CFG3 \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNI5ME83_0  (
	.A(csr_rdata75_s6_3_0),
	.B(csr_rdata76_s7_0),
	.C(mcyclecfg_minh_1_sqmuxa_2_0),
	.Y(csr_rdata76_s7)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNI5ME83_0 .INIT=8'h80;
// @34:178
  CFG4 \csr_avail_check.csr.mstatus_mie2_6_RNIUORB3  (
	.A(csr_rdata70_s1_6),
	.B(csr_rdata73_s4_0),
	.C(csr_rdata70_s1_2_0),
	.D(mcyclecfg_minh_1_sqmuxa_6),
	.Y(csr_rdata73_s4)
);
defparam \csr_avail_check.csr.mstatus_mie2_6_RNIUORB3 .INIT=16'h8000;
// @34:178
  CFG2 \execute_engine.state_RNI97VT4_1[2]  (
	.A(csr_rdata72_s3_1_0),
	.B(csr_rdata70_s1_3_0),
	.Y(csr_rdata72_s3)
);
defparam \execute_engine.state_RNI97VT4_1[2] .INIT=4'h8;
// @34:178
  CFG3 \execute_engine.state_RNI97VT4_2[2]  (
	.A(csr_rdata70_s1_3_0),
	.B(csr_rdata71_s2_0),
	.C(csr_rdata70_s1_2_0),
	.Y(csr_rdata71_s2)
);
defparam \execute_engine.state_RNI97VT4_2[2] .INIT=8'h80;
// @34:178
  CFG2 \csr.mscratch_1_sqmuxa_3_0_a2_RNIFDLA4_0  (
	.A(csr_rdata70_s1_2),
	.B(csr_rdata70_s1_3_0),
	.Y(csr_rdata70_s1)
);
defparam \csr.mscratch_1_sqmuxa_3_0_a2_RNIFDLA4_0 .INIT=4'h8;
// @30:1786
  CFG3 \csr.mip_firq_nclr_7_sqmuxa  (
	.A(mip_firq_nclr_7_sqmuxa_1),
	.B(mip_firq_nclr_7_sqmuxa_0),
	.C(mscratch_1_sqmuxa_2_0),
	.Y(mip_firq_nclr_7_sqmuxa)
);
defparam \csr.mip_firq_nclr_7_sqmuxa .INIT=8'h80;
// @34:178
  CFG4 \csr.mscratch_1_sqmuxa_3_0_a2_RNI4IKH3  (
	.A(mscratch_1_sqmuxa_3),
	.B(csr_rdata128_s19_3),
	.C(csr_rdata128_s19_3_0),
	.D(csr_rdata128_s19_1),
	.Y(csr_rdata128_s19)
);
defparam \csr.mscratch_1_sqmuxa_3_0_a2_RNI4IKH3 .INIT=16'h8000;
// @34:178
  CFG4 \execute_engine.ir_RNI97VT4[25]  (
	.A(csr_rdata83_s14_2),
	.B(csr_rdata83_s14_0),
	.C(csr_rdata77_s8_1),
	.D(csr_rdata82_s13_3_0),
	.Y(csr_rdata83_s14)
);
defparam \execute_engine.ir_RNI97VT4[25] .INIT=16'h8000;
// @34:178
  CFG3 \execute_engine.state_RNI97VT4[2]  (
	.A(csr_rdata82_s13_1),
	.B(csr_rdata82_s13_2),
	.C(csr_rdata82_s13_3_0),
	.Y(csr_rdata82_s13)
);
defparam \execute_engine.state_RNI97VT4[2] .INIT=8'h80;
// @34:178
  CFG2 \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNI5ME83_1  (
	.A(csr_rdata81_s12_2),
	.B(csr_rdata70_s1_3_0),
	.Y(csr_rdata81_s12)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNI5ME83_1 .INIT=4'h8;
// @34:178
  CFG4 \execute_engine.ir_RNI97VT4[24]  (
	.A(csr_rdata77_s8_1),
	.B(csr_rdata80_s11_2),
	.C(csr_rdata75_s6_3_0),
	.D(csr_rdata72_s3_2),
	.Y(csr_rdata80_s11)
);
defparam \execute_engine.ir_RNI97VT4[24] .INIT=16'h8000;
// @34:178
  CFG3 \execute_engine.state_RNI97VT4_0[2]  (
	.A(csr_rdata75_s6_3_0),
	.B(csr_rdata79_s10_0),
	.C(mie_mei_1_sqmuxa_8),
	.Y(csr_rdata79_s10)
);
defparam \execute_engine.state_RNI97VT4_0[2] .INIT=8'h80;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[30]  (
	.A(next_pc_9_iv_0[30]),
	.B(pc_m[2]),
	.C(alu_add[30]),
	.D(N_39_i),
	.Y(next_pc_9[30])
);
defparam \execute_engine.next_pc_9_iv[30] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[31]  (
	.A(next_pc_9_iv_0[31]),
	.B(pc_m[1]),
	.C(alu_add[31]),
	.D(N_39_i),
	.Y(next_pc_9[31])
);
defparam \execute_engine.next_pc_9_iv[31] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[28]  (
	.A(next_pc_9_iv_0[28]),
	.B(pc_m[4]),
	.C(alu_add[28]),
	.D(N_39_i),
	.Y(next_pc_9[28])
);
defparam \execute_engine.next_pc_9_iv[28] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[29]  (
	.A(next_pc_9_iv_0[29]),
	.B(pc_m[3]),
	.C(alu_add[29]),
	.D(N_39_i),
	.Y(next_pc_9[29])
);
defparam \execute_engine.next_pc_9_iv[29] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[24]  (
	.A(next_pc_9_iv_0[24]),
	.B(pc_m[8]),
	.C(alu_add[24]),
	.D(N_39_i),
	.Y(next_pc_9[24])
);
defparam \execute_engine.next_pc_9_iv[24] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[25]  (
	.A(next_pc_9_iv_0[25]),
	.B(pc_m[7]),
	.C(alu_add[25]),
	.D(N_39_i),
	.Y(next_pc_9[25])
);
defparam \execute_engine.next_pc_9_iv[25] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[26]  (
	.A(next_pc_9_iv_0[26]),
	.B(pc_m[6]),
	.C(alu_add[26]),
	.D(N_39_i),
	.Y(next_pc_9[26])
);
defparam \execute_engine.next_pc_9_iv[26] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[21]  (
	.A(next_pc_9_iv_0[21]),
	.B(pc_m[11]),
	.C(alu_add[21]),
	.D(N_39_i),
	.Y(next_pc_9[21])
);
defparam \execute_engine.next_pc_9_iv[21] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[18]  (
	.A(next_pc_9_iv_0[18]),
	.B(pc_m[14]),
	.C(alu_add[18]),
	.D(N_39_i),
	.Y(next_pc_9[18])
);
defparam \execute_engine.next_pc_9_iv[18] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[19]  (
	.A(next_pc_9_iv_0[19]),
	.B(pc_m[13]),
	.C(alu_add[19]),
	.D(N_39_i),
	.Y(next_pc_9[19])
);
defparam \execute_engine.next_pc_9_iv[19] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[20]  (
	.A(next_pc_9_iv_0[20]),
	.B(pc_m[12]),
	.C(alu_add[20]),
	.D(N_39_i),
	.Y(next_pc_9[20])
);
defparam \execute_engine.next_pc_9_iv[20] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[13]  (
	.A(next_pc_9_iv_0[13]),
	.B(pc_m[19]),
	.C(N_39_i),
	.D(alu_add[13]),
	.Y(next_pc_9[13])
);
defparam \execute_engine.next_pc_9_iv[13] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[9]  (
	.A(next_pc_9_iv_0[9]),
	.B(pc_m[23]),
	.C(N_39_i),
	.D(alu_add[9]),
	.Y(next_pc_9[9])
);
defparam \execute_engine.next_pc_9_iv[9] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[10]  (
	.A(next_pc_9_iv_0[10]),
	.B(pc_m[22]),
	.C(N_39_i),
	.D(alu_add[10]),
	.Y(next_pc_9[10])
);
defparam \execute_engine.next_pc_9_iv[10] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[7]  (
	.A(next_pc_9_iv_0[7]),
	.B(pc_m[25]),
	.C(N_39_i),
	.D(alu_add[7]),
	.Y(next_pc_9[7])
);
defparam \execute_engine.next_pc_9_iv[7] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[8]  (
	.A(next_pc_9_iv_0[8]),
	.B(pc_m[24]),
	.C(N_39_i),
	.D(alu_add[8]),
	.Y(next_pc_9[8])
);
defparam \execute_engine.next_pc_9_iv[8] .INIT=16'hFEEE;
// @30:1153
  CFG4 \csr_reg_valid.m8  (
	.A(xcsr_addr_10),
	.B(ir[29]),
	.C(N_41_mux),
	.D(ir[31]),
	.Y(i12_mux)
);
defparam \csr_reg_valid.m8 .INIT=16'h2000;
// @30:1340
  CFG2 \illegal_instruction_check.illegal_cmd45  (
	.A(rs1_zero),
	.B(un2_rd_zero),
	.Y(illegal_cmd45)
);
defparam \illegal_instruction_check.illegal_cmd45 .INIT=4'h8;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[15]  (
	.A(next_pc_9_iv_0[15]),
	.B(pc_m[17]),
	.C(alu_add[15]),
	.D(N_39_i),
	.Y(next_pc_9[15])
);
defparam \execute_engine.next_pc_9_iv[15] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[16]  (
	.A(next_pc_9_iv_0[16]),
	.B(pc_m[16]),
	.C(alu_add[16]),
	.D(N_39_i),
	.Y(next_pc_9[16])
);
defparam \execute_engine.next_pc_9_iv[16] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[14]  (
	.A(next_pc_9_iv_0[14]),
	.B(pc_m[18]),
	.C(alu_add[14]),
	.D(N_39_i),
	.Y(next_pc_9[14])
);
defparam \execute_engine.next_pc_9_iv[14] .INIT=16'hFEEE;
// @30:1342
  CFG4 \illegal_instruction_check.illegal_cmd38_0_a2  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(xcsr_addr_1),
	.D(N_149),
	.Y(illegal_cmd38)
);
defparam \illegal_instruction_check.illegal_cmd38_0_a2 .INIT=16'h0100;
// @34:178
  CFG4 \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNI5ME83  (
	.A(mcyclecfg_minh_1_sqmuxa_2_0),
	.B(csr_rdata75_s6_3_0),
	.C(csr_rdata75_s6_1),
	.D(csr_rdata72_s3_2),
	.Y(csr_rdata75_s6)
);
defparam \csr.mcyclecfg_minh_1_sqmuxa_2_0_RNI5ME83 .INIT=16'h8000;
// @34:178
  CFG4 \csr.mscratch_1_sqmuxa_3_0_a2_RNIFDLA4  (
	.A(csr_rdata128_s19_3),
	.B(csr_rdata137_s21_0),
	.C(csr_rdata70_s1_2_0),
	.D(mscratch_1_sqmuxa_3),
	.Y(csr_rdata137_s21)
);
defparam \csr.mscratch_1_sqmuxa_3_0_a2_RNIFDLA4 .INIT=16'h8000;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[11]  (
	.A(next_pc_9_iv_0[11]),
	.B(pc_m[21]),
	.C(N_39_i),
	.D(alu_add[11]),
	.Y(next_pc_9[11])
);
defparam \execute_engine.next_pc_9_iv[11] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[12]  (
	.A(next_pc_9_iv_0[12]),
	.B(pc_m[20]),
	.C(N_39_i),
	.D(alu_add[12]),
	.Y(next_pc_9[12])
);
defparam \execute_engine.next_pc_9_iv[12] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[17]  (
	.A(next_pc_9_iv_0[17]),
	.B(pc_m[15]),
	.C(alu_add[17]),
	.D(N_39_i),
	.Y(next_pc_9[17])
);
defparam \execute_engine.next_pc_9_iv[17] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[23]  (
	.A(next_pc_9_iv_0[23]),
	.B(pc_m[9]),
	.C(alu_add[23]),
	.D(N_39_i),
	.Y(next_pc_9[23])
);
defparam \execute_engine.next_pc_9_iv[23] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[22]  (
	.A(next_pc_9_iv_0[22]),
	.B(pc_m[10]),
	.C(alu_add[22]),
	.D(N_39_i),
	.Y(next_pc_9[22])
);
defparam \execute_engine.next_pc_9_iv[22] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[27]  (
	.A(next_pc_9_iv_0[27]),
	.B(pc_m[5]),
	.C(alu_add[27]),
	.D(N_39_i),
	.Y(next_pc_9[27])
);
defparam \execute_engine.next_pc_9_iv[27] .INIT=16'hFEEE;
// @30:1414
  CFG4 \trap_ctrl.exc_buf_RNIL5962[1]  (
	.A(exc_buf[1]),
	.B(ir[4]),
	.C(imm_o127_2),
	.D(d_N_13),
	.Y(trap_N_11_mux)
);
defparam \trap_ctrl.exc_buf_RNIL5962[1] .INIT=16'h4000;
// @30:2065
  CFG4 \csr_read_access.csr_rdata113_tz  (
	.A(ir_7_1_0),
	.B(ir_6_1_0_0),
	.C(ir_5_3_0),
	.D(ir_4_3_0),
	.Y(csr_rdata113_tz)
);
defparam \csr_read_access.csr_rdata113_tz .INIT=16'hECA0;
// @30:2170
  CFG4 \cnt.we_hi_0_sqmuxa  (
	.A(ir[31]),
	.B(we_lo6_1_0),
	.C(ir[27]),
	.D(ir[28]),
	.Y(we_hi_0_sqmuxa)
);
defparam \cnt.we_hi_0_sqmuxa .INIT=16'h0800;
// @30:2170
  CFG4 \cnt.we_hi_1_sqmuxa  (
	.A(ir[31]),
	.B(we_lo6_1_0),
	.C(ir[27]),
	.D(ir[28]),
	.Y(we_hi_1_sqmuxa)
);
defparam \cnt.we_hi_1_sqmuxa .INIT=16'h8000;
// @30:1064
  CFG2 \csr.we_nxt_1_sqmuxa  (
	.A(ecall8),
	.B(state_Z[2]),
	.Y(we_nxt_1_sqmuxa)
);
defparam \csr.we_nxt_1_sqmuxa .INIT=4'h4;
// @10:1024
  CFG2 \trap_priority.tmp_v_i_a2  (
	.A(cause_34_sm9),
	.B(N_1840),
	.Y(N_138)
);
defparam \trap_priority.tmp_v_i_a2 .INIT=4'h1;
// @34:178
  CFG3 \execute_engine.state_RNO[4]  (
	.A(state_Z[6]),
	.B(N_38),
	.C(ir[6]),
	.Y(N_40)
);
defparam \execute_engine.state_RNO[4] .INIT=8'h80;
// @30:1153
  CFG3 \csr_reg_valid.m27  (
	.A(xcsr_addr_4),
	.B(ir[26]),
	.C(N_26),
	.Y(N_42_mux)
);
defparam \csr_reg_valid.m27 .INIT=8'h20;
// @30:1414
  CFG3 \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_1[1]  (
	.A(ir[2]),
	.B(N_28),
	.C(ir[4]),
	.Y(d_N_12_mux)
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_1[1] .INIT=8'h02;
// @30:576
  CFG4 \imm_gen.imm_o_17[0]  (
	.A(imm_o_17_sn_N_11_mux),
	.B(imm_o_17_sn_N_13_mux),
	.C(xcsr_addr_0),
	.D(N_1307),
	.Y(imm_o_17[0])
);
defparam \imm_gen.imm_o_17[0] .INIT=16'h3210;
// @34:178
  CFG4 \ctrl.alu_op_RNO_0[2]  (
	.A(ir[2]),
	.B(ir[5]),
	.C(N_1881),
	.D(N_23_0),
	.Y(N_1868)
);
defparam \ctrl.alu_op_RNO_0[2] .INIT=16'h8D00;
// @34:178
  CFG4 \execute_engine.state_RNO[1]  (
	.A(m33_1),
	.B(N_15_0),
	.C(ir[2]),
	.D(N_19_0),
	.Y(N_97_mux)
);
defparam \execute_engine.state_RNO[1] .INIT=16'h8A80;
// @30:1492
  CFG4 \trap_ctrl.cause_34[1]  (
	.A(exc_buf[0]),
	.B(exc_buf[2]),
	.C(cause_34_m9[1]),
	.D(cause_34_sm9),
	.Y(cause_34[1])
);
defparam \trap_ctrl.cause_34[1] .INIT=16'h11F0;
// @30:1414
  CFG2 \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_0[1]  (
	.A(d_N_13),
	.B(N_246),
	.Y(d_N_13_mux_1)
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_0[1] .INIT=4'h1;
// @30:1261
  CFG4 \illegal_cmd.m6  (
	.A(ir_funct3_i[0]),
	.B(ir[6]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_0),
	.Y(i3_mux)
);
defparam \illegal_cmd.m6 .INIT=16'h33E0;
// @30:1414
  CFG4 \trap_buffer.trap_ctrl.exc_buf_10_a0_1[1]  (
	.A(N_86_mux),
	.B(trap_N_11_mux),
	.C(ir[5]),
	.D(ir[6]),
	.Y(exc_buf_10_a0_1[1])
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a0_1[1] .INIT=16'h4000;
// @34:178
  CFG4 \csr_read_access.csr_rdata113_tz_RNI7ECL  (
	.A(mscratch_1_sqmuxa_3),
	.B(csr_rdata113_tz),
	.C(state_Z[2]),
	.D(minstretcfg_minh_1_sqmuxa_5),
	.Y(csr_rdata113_s18)
);
defparam \csr_read_access.csr_rdata113_tz_RNI7ECL .INIT=16'h8000;
// @34:178
  CFG4 \csr_read_access.un1_execute_engine.ir_4_1_RNI85FK  (
	.A(ir_5_1),
	.B(ir_4_1),
	.C(state_Z[2]),
	.D(mcyclecfg_minh_1_sqmuxa_2_0),
	.Y(csr_rdata112_s17)
);
defparam \csr_read_access.un1_execute_engine.ir_4_1_RNI85FK .INIT=16'hE000;
// @34:178
  CFG4 \csr_read_access.un1_execute_engine.ir_3_1_RNIGLGU  (
	.A(ir_2_2_1),
	.B(ir_3_1),
	.C(state_Z[2]),
	.D(ir_2_2_0),
	.Y(csr_rdata98_s16)
);
defparam \csr_read_access.un1_execute_engine.ir_3_1_RNIGLGU .INIT=16'hE000;
// @34:178
  CFG4 \csr_read_access.un1_execute_engine.ir_0_RNI6BV32  (
	.A(ir_0),
	.B(ir_1_1_0),
	.C(state_Z[2]),
	.D(csr_rdata70_s1_2_0),
	.Y(csr_rdata97_s15)
);
defparam \csr_read_access.un1_execute_engine.ir_0_RNI6BV32 .INIT=16'hE000;
// @30:870
  CFG4 \ctrl_nxt.rf_wb_en_iv  (
	.A(rf_wb_en_1_sqmuxa),
	.B(rf_wb_en_iv_1),
	.C(N_43_i),
	.D(we_nxt_1_sqmuxa),
	.Y(rf_wb_en_0)
);
defparam \ctrl_nxt.rf_wb_en_iv .INIT=16'hFFFE;
// @30:1316
  CFG4 \illegal_instruction_check.illegal_cmd22  (
	.A(ir_4_0),
	.B(ir_1),
	.C(N_1845),
	.D(ir_2),
	.Y(illegal_cmd22)
);
defparam \illegal_instruction_check.illegal_cmd22 .INIT=16'hFEFC;
// @30:1613
  CFG4 \csr.mcountinhibit_1_sqmuxa  (
	.A(mcountinhibit_1_sqmuxa_1),
	.B(mcountinhibit_1_sqmuxa_2),
	.C(N_12),
	.D(mie_mei_1_sqmuxa_2),
	.Y(mcountinhibit_1_sqmuxa)
);
defparam \csr.mcountinhibit_1_sqmuxa .INIT=16'h8000;
// @30:987
  CFG4 \ctrl_nxt.rf_wb_en_0_sqmuxa_2  (
	.A(N_1845),
	.B(ir_13),
	.C(state_Z[6]),
	.D(ir_12),
	.Y(rf_wb_en_0_sqmuxa_2)
);
defparam \ctrl_nxt.rf_wb_en_0_sqmuxa_2 .INIT=16'h5040;
// @30:987
  CFG4 \ctrl_nxt.rf_wb_en_1_sqmuxa  (
	.A(N_1845),
	.B(ir_13),
	.C(state_Z[6]),
	.D(ir_12),
	.Y(rf_wb_en_1_sqmuxa)
);
defparam \ctrl_nxt.rf_wb_en_1_sqmuxa .INIT=16'hA080;
// @30:847
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opa_mux2  (
	.A(d_m2_2_1),
	.B(imm_o127),
	.C(N_24_0),
	.D(imm_o129),
	.Y(alu_opa_mux2)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opa_mux2 .INIT=16'hFFEC;
// @30:629
  CFG3 \illegal_instruction_check.illegal_cmd38_0_a2_RNIAGMI1  (
	.A(illegal_cmd38),
	.B(exc_buf[1]),
	.C(N_86_mux),
	.Y(N_1032)
);
defparam \illegal_instruction_check.illegal_cmd38_0_a2_RNIAGMI1 .INIT=8'hEF;
// @34:178
  CFG4 \execute_engine.state_RNO[10]  (
	.A(m73_2),
	.B(N_86_mux),
	.C(N_1020),
	.D(N_1103),
	.Y(state_ns[2])
);
defparam \execute_engine.state_RNO[10] .INIT=16'h8000;
// @30:2169
  CFG2 \cnt.we_hi[0]  (
	.A(we_hi_1_sqmuxa),
	.B(N_12),
	.Y(we_hi[0])
);
defparam \cnt.we_hi[0] .INIT=4'h8;
// @30:2169
  CFG4 \cnt.we_hi[2]  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(m73_1),
	.D(we_hi_1_sqmuxa),
	.Y(we_hi[2])
);
defparam \cnt.we_hi[2] .INIT=16'h1000;
// @30:2169
  CFG2 \cnt.we_lo[0]  (
	.A(we_hi_0_sqmuxa),
	.B(N_12),
	.Y(we_lo[0])
);
defparam \cnt.we_lo[0] .INIT=4'h8;
// @30:2169
  CFG4 \cnt.we_lo[2]  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(m73_1),
	.D(we_hi_0_sqmuxa),
	.Y(we_lo[2])
);
defparam \cnt.we_lo[2] .INIT=16'h1000;
// @30:1226
  CFG3 \csr_rw_check.csr_rw_valid2  (
	.A(xcsr_addr_10),
	.B(rs1_zero),
	.C(N_1845),
	.Y(csr_rw_valid2)
);
defparam \csr_rw_check.csr_rw_valid2 .INIT=8'h2A;
// @30:629
  CFG4 \execute_engine.state_RNO[0]  (
	.A(N_1840),
	.B(state_Z[0]),
	.C(lsu_wait_i),
	.D(lsu_req_1_sqmuxa),
	.Y(state_ns[12])
);
defparam \execute_engine.state_RNO[0] .INIT=16'hFF40;
// @30:576
  CFG3 \imm_gen.imm_o_17[12]  (
	.A(ir_funct3_i[0]),
	.B(imm_o_17_sn_N_13_mux),
	.C(ir[31]),
	.Y(imm_o_17[12])
);
defparam \imm_gen.imm_o_17[12] .INIT=8'hB8;
// @30:576
  CFG3 \imm_gen.imm_o_17[13]  (
	.A(ir_funct3_i[1]),
	.B(imm_o_17_sn_N_13_mux),
	.C(ir[31]),
	.Y(imm_o_17[13])
);
defparam \imm_gen.imm_o_17[13] .INIT=8'hB8;
// @30:576
  CFG3 \imm_gen.imm_o_17[14]  (
	.A(ir_funct3_0),
	.B(imm_o_17_sn_N_13_mux),
	.C(ir[31]),
	.Y(imm_o_17[14])
);
defparam \imm_gen.imm_o_17[14] .INIT=8'hB8;
// @30:576
  CFG3 \imm_gen.imm_o_17[15]  (
	.A(rf_rs1[0]),
	.B(ir[31]),
	.C(imm_o_17_sn_N_13_mux),
	.Y(imm_o_17[15])
);
defparam \imm_gen.imm_o_17[15] .INIT=8'hAC;
// @30:576
  CFG3 \imm_gen.imm_o_17[16]  (
	.A(rf_rs1[1]),
	.B(ir[31]),
	.C(imm_o_17_sn_N_13_mux),
	.Y(imm_o_17[16])
);
defparam \imm_gen.imm_o_17[16] .INIT=8'hAC;
// @30:576
  CFG3 \imm_gen.imm_o_17[17]  (
	.A(rf_rs1[2]),
	.B(ir[31]),
	.C(imm_o_17_sn_N_13_mux),
	.Y(imm_o_17[17])
);
defparam \imm_gen.imm_o_17[17] .INIT=8'hAC;
// @30:576
  CFG3 \imm_gen.imm_o_17[18]  (
	.A(rf_rs1[3]),
	.B(ir[31]),
	.C(imm_o_17_sn_N_13_mux),
	.Y(imm_o_17[18])
);
defparam \imm_gen.imm_o_17[18] .INIT=8'hAC;
// @30:576
  CFG3 \imm_gen.imm_o_17[19]  (
	.A(rf_rs1[4]),
	.B(ir[31]),
	.C(imm_o_17_sn_N_13_mux),
	.Y(imm_o_17[19])
);
defparam \imm_gen.imm_o_17[19] .INIT=8'hAC;
// @30:1492
  CFG3 \trap_ctrl.cause_34_0_a2[4]  (
	.A(irq_buf[6]),
	.B(irq_buf[5]),
	.C(N_138),
	.Y(cause_34[4])
);
defparam \trap_ctrl.cause_34_0_a2[4] .INIT=8'hE0;
// @30:1492
  CFG4 \trap_ctrl.cause_34_m10_0[0]  (
	.A(exc_buf[2]),
	.B(exc_buf[0]),
	.C(N_1849),
	.D(rf_wb_en_1),
	.Y(cause_34_m10[0])
);
defparam \trap_ctrl.cause_34_m10_0[0] .INIT=16'hF444;
// @34:178
  CFG4 \ctrl.alu_op_RNO_1[0]  (
	.A(ir[5]),
	.B(xcsr_addr_10),
	.C(N_23_0),
	.D(N_1870),
	.Y(N_98_mux)
);
defparam \ctrl.alu_op_RNO_1[0] .INIT=16'hF780;
// @30:1389
  CFG4 \trap_ctrl.exc_buf_RNO[8]  (
	.A(un2_ma_load_o),
	.B(cpu_trap),
	.C(arbiter_err),
	.D(exc_buf[8]),
	.Y(N_1833_i)
);
defparam \trap_ctrl.exc_buf_RNO[8] .INIT=16'h3320;
// @30:1389
  CFG4 \trap_ctrl.exc_buf_RNO[7]  (
	.A(un1_ma_store_o),
	.B(cpu_trap),
	.C(arbiter_err),
	.D(exc_buf[7]),
	.Y(N_1832_i)
);
defparam \trap_ctrl.exc_buf_RNO[7] .INIT=16'h3320;
// @30:1389
  CFG4 \trap_ctrl.exc_buf_RNO[6]  (
	.A(un2_ma_load_o),
	.B(cpu_trap),
	.C(misaligned),
	.D(exc_buf[6]),
	.Y(N_1835_i)
);
defparam \trap_ctrl.exc_buf_RNO[6] .INIT=16'h3320;
// @30:1389
  CFG4 \trap_ctrl.exc_buf_RNO[5]  (
	.A(un1_ma_store_o),
	.B(cpu_trap),
	.C(misaligned),
	.D(exc_buf[5]),
	.Y(N_1834_i)
);
defparam \trap_ctrl.exc_buf_RNO[5] .INIT=16'h3320;
// @30:1488
  CFG4 \trap_ctrl.cause_RNO[2]  (
	.A(irq_buf[5]),
	.B(irq_buf[6]),
	.C(cause_34_sm9),
	.D(N_1840),
	.Y(N_45_i)
);
defparam \trap_ctrl.cause_RNO[2] .INIT=16'h0F01;
// @30:870
  CFG4 \ctrl_nxt.rf_wb_en_iv_RNO  (
	.A(N_1840),
	.B(lsu_wait_i),
	.C(state_Z[0]),
	.D(ir[5]),
	.Y(N_43_i)
);
defparam \ctrl_nxt.rf_wb_en_iv_RNO .INIT=16'h00B0;
// @30:576
  CFG4 \imm_gen.imm_o_17_1_0[2]  (
	.A(imm_o_17_sn_N_11_mux),
	.B(imm_o_17_sn_N_13_mux),
	.C(rf_rd[2]),
	.D(xcsr_addr_2),
	.Y(imm_o_17_1[2])
);
defparam \imm_gen.imm_o_17_1_0[2] .INIT=16'h3120;
// @30:576
  CFG4 \imm_gen.imm_o_17_1_0[1]  (
	.A(imm_o_17_sn_N_11_mux),
	.B(imm_o_17_sn_N_13_mux),
	.C(rf_rd[1]),
	.D(xcsr_addr_1),
	.Y(imm_o_17_1[1])
);
defparam \imm_gen.imm_o_17_1_0[1] .INIT=16'h3120;
// @30:576
  CFG4 \imm_gen.imm_o_17_1_0[4]  (
	.A(imm_o_17_sn_N_11_mux),
	.B(imm_o_17_sn_N_13_mux),
	.C(rf_rd[4]),
	.D(xcsr_addr_4),
	.Y(imm_o_17_1[4])
);
defparam \imm_gen.imm_o_17_1_0[4] .INIT=16'h3120;
// @30:576
  CFG4 \imm_gen.imm_o_17_1_0[3]  (
	.A(imm_o_17_sn_N_11_mux),
	.B(imm_o_17_sn_N_13_mux),
	.C(rf_rd[3]),
	.D(xcsr_addr_3),
	.Y(imm_o_17_1[3])
);
defparam \imm_gen.imm_o_17_1_0[3] .INIT=16'h3120;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[6]  (
	.A(next_pc_9_iv_0[6]),
	.B(next_pc_4_m[6]),
	.C(alu_add[6]),
	.D(N_39_i),
	.Y(next_pc_9[6])
);
defparam \execute_engine.next_pc_9_iv[6] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[3]  (
	.A(next_pc_9_iv_0[3]),
	.B(next_pc_4_m[3]),
	.C(alu_add[3]),
	.D(N_39_i),
	.Y(next_pc_9[3])
);
defparam \execute_engine.next_pc_9_iv[3] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[4]  (
	.A(next_pc_9_iv_0[4]),
	.B(next_pc_4_m[4]),
	.C(alu_add[4]),
	.D(N_39_i),
	.Y(next_pc_9[4])
);
defparam \execute_engine.next_pc_9_iv[4] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[5]  (
	.A(next_pc_9_iv_0[5]),
	.B(next_pc_4_m[5]),
	.C(alu_add[5]),
	.D(N_39_i),
	.Y(next_pc_9[5])
);
defparam \execute_engine.next_pc_9_iv[5] .INIT=16'hFEEE;
// @30:656
  CFG4 \execute_engine.next_pc_9_iv[2]  (
	.A(next_pc_9_iv_0[2]),
	.B(next_pc_4_m[2]),
	.C(alu_add[2]),
	.D(N_39_i),
	.Y(next_pc_9[2])
);
defparam \execute_engine.next_pc_9_iv[2] .INIT=16'hFEEE;
// @34:178
  CFG2 \ctrl.alu_op_RNO[2]  (
	.A(N_1868),
	.B(m33_1),
	.Y(N_101_mux)
);
defparam \ctrl.alu_op_RNO[2] .INIT=4'h8;
// @30:1593
  CFG4 \xcsr_wdata_o[17]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[17]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[17]),
	.Y(xcsr_wdata_o_Z[17])
);
defparam \xcsr_wdata_o[17] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[16]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[16]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[16]),
	.Y(xcsr_wdata_o_Z[16])
);
defparam \xcsr_wdata_o[16] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[15]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[15]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[15]),
	.Y(xcsr_wdata_o_Z[15])
);
defparam \xcsr_wdata_o[15] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[26]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[26]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[26]),
	.Y(xcsr_wdata_o_Z[26])
);
defparam \xcsr_wdata_o[26] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[12]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[12]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[12]),
	.Y(xcsr_wdata_o_Z[12])
);
defparam \xcsr_wdata_o[12] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[10]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[10]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[10]),
	.Y(xcsr_wdata_o_Z[10])
);
defparam \xcsr_wdata_o[10] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[11]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[11]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[11]),
	.Y(xcsr_wdata_o_Z[11])
);
defparam \xcsr_wdata_o[11] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[14]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[14]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[14]),
	.Y(xcsr_wdata_o_Z[14])
);
defparam \xcsr_wdata_o[14] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[7]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[7]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[7]),
	.Y(xcsr_wdata_o_Z[7])
);
defparam \xcsr_wdata_o[7] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[8]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[8]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[8]),
	.Y(xcsr_wdata_o_Z[8])
);
defparam \xcsr_wdata_o[8] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[23]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[23]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[23]),
	.Y(xcsr_wdata_o_Z[23])
);
defparam \xcsr_wdata_o[23] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[20]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[20]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[20]),
	.Y(xcsr_wdata_o_Z[20])
);
defparam \xcsr_wdata_o[20] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[22]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[22]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[22]),
	.Y(xcsr_wdata_o_Z[22])
);
defparam \xcsr_wdata_o[22] .INIT=16'h5FC0;
// @30:1492
  CFG4 \trap_ctrl.cause_34_1[0]  (
	.A(N_1852),
	.B(cause_34_sm9),
	.C(irq_buf[5]),
	.D(N_1838),
	.Y(cause_34_1[0])
);
defparam \trap_ctrl.cause_34_1[0] .INIT=16'h0123;
// @30:1593
  CFG4 \xcsr_wdata_o[31]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[31]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[31]),
	.Y(xcsr_wdata_o_Z[31])
);
defparam \xcsr_wdata_o[31] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[25]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[25]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[25]),
	.Y(xcsr_wdata_o_Z[25])
);
defparam \xcsr_wdata_o[25] .INIT=16'h5FC0;
// @30:576
  CFG4 \imm_gen.imm_o_17_1_0[11]  (
	.A(ir[31]),
	.B(rf_rd[0]),
	.C(imm_o_17_sn_N_13_mux),
	.D(imm_o127),
	.Y(imm_o_17_1[11])
);
defparam \imm_gen.imm_o_17_1_0[11] .INIT=16'h0C0A;
// @30:1593
  CFG4 \xcsr_wdata_o[5]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[5]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[5]),
	.Y(xcsr_wdata_o_Z[5])
);
defparam \xcsr_wdata_o[5] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[27]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[27]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[27]),
	.Y(xcsr_wdata_o_Z[27])
);
defparam \xcsr_wdata_o[27] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[24]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[24]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[24]),
	.Y(xcsr_wdata_o_Z[24])
);
defparam \xcsr_wdata_o[24] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[6]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[6]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[6]),
	.Y(xcsr_wdata_o_Z[6])
);
defparam \xcsr_wdata_o[6] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[21]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[21]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[21]),
	.Y(xcsr_wdata_o_Z[21])
);
defparam \xcsr_wdata_o[21] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[18]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[18]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[18]),
	.Y(xcsr_wdata_o_Z[18])
);
defparam \xcsr_wdata_o[18] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[19]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[19]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[19]),
	.Y(xcsr_wdata_o_Z[19])
);
defparam \xcsr_wdata_o[19] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[29]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[29]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[29]),
	.Y(xcsr_wdata_o_Z[29])
);
defparam \xcsr_wdata_o[29] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[30]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[30]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[30]),
	.Y(xcsr_wdata_o_Z[30])
);
defparam \xcsr_wdata_o[30] .INIT=16'h5FC0;
// @30:1593
  CFG4 \xcsr_wdata_o[9]  (
	.A(ir_funct3_i[0]),
	.B(csr_rdata[9]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[9]),
	.Y(xcsr_wdata_o_Z[9])
);
defparam \xcsr_wdata_o[9] .INIT=16'h5FC0;
// @30:1351
  CFG4 \illegal_instruction_check.un17_csr_reg_valid_0_0  (
	.A(ir_funct3_0),
	.B(ir_funct3_i[0]),
	.C(csr_rw_valid2),
	.D(ir_funct3_i[1]),
	.Y(un17_csr_reg_valid_0)
);
defparam \illegal_instruction_check.un17_csr_reg_valid_0_0 .INIT=16'hF0F2;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[19]  (
	.A(mscratch[19]),
	.B(mtvec[19]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_3[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[19] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[19]  (
	.A(mie_firq[3]),
	.B(mepc[19]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_2[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[19] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[19]  (
	.A(mtval[19]),
	.B(mtinst[19]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[19] .INIT=16'hEAC0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_0[19]  (
	.A(csr_rdata129_s20),
	.B(irq_pnd[6]),
	.C(csr_rdata79_s10),
	.Y(rdata_6_0_iv_0[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[19] .INIT=8'hEA;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[7]  (
	.A(mscratch[7]),
	.B(mepc[7]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_3[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[7] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[7]  (
	.A(mie_mti),
	.B(mstatus_mpie),
	.C(csr_rdata72_s3),
	.D(csr_rdata70_s1),
	.Y(rdata_6_0_iv_2[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[7] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[7]  (
	.A(mtval[7]),
	.B(mtinst[7]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[7] .INIT=16'hEAC0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_0[7]  (
	.A(csr_rdata137_s21),
	.B(irq_pnd[1]),
	.C(csr_rdata79_s10),
	.Y(rdata_6_0_iv_0[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[7] .INIT=8'hEA;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[30]  (
	.A(mscratch[30]),
	.B(mtvec[30]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_4[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[30] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[30]  (
	.A(mie_firq[14]),
	.B(mepc[30]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_3[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[30] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[30]  (
	.A(mtinst[30]),
	.B(mcyclecfg_minh),
	.C(csr_rdata82_s13),
	.D(csr_rdata80_s11),
	.Y(rdata_6_0_iv_1[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[30] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[28]  (
	.A(mscratch[28]),
	.B(mepc[28]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_3[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[28] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[28]  (
	.A(mtval[28]),
	.B(mtinst[28]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[28] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[3]  (
	.A(mscratch[3]),
	.B(mtvec[3]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_3[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[3] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[3]  (
	.A(mepc[3]),
	.B(mstatus_mie),
	.C(csr_rdata70_s1),
	.D(csr_rdata76_s7),
	.Y(rdata_6_0_iv_2[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[3] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[3]  (
	.A(mtval[3]),
	.B(mtinst[3]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[3] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[3]  (
	.A(mie_msi),
	.B(mcause[3]),
	.C(csr_rdata77_s8),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[3] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[2]  (
	.A(mscratch[2]),
	.B(mcountinhibit[2]),
	.C(csr_rdata81_s12),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[2] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[2]  (
	.A(mtval[2]),
	.B(mtinst[2]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[2] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[2]  (
	.A(mepc[2]),
	.B(mcause[2]),
	.C(csr_rdata76_s7),
	.D(csr_rdata77_s8),
	.Y(rdata_6_0_iv_0[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[2] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_2[0]  (
	.A(csr_rdata81_s12),
	.B(csr_rdata128_s19),
	.C(mcountinhibit[1]),
	.D(csr_rdata137_s21),
	.Y(rdata_6_1_iv_2[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_2[0] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_1_0[0]  (
	.A(mtval[0]),
	.B(mtinst[0]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_1_iv_1[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_1_0[0] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_0[0]  (
	.A(mscratch[0]),
	.B(mcause[0]),
	.C(csr_rdata77_s8),
	.D(csr_rdata75_s6),
	.Y(rdata_6_1_iv_0[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_0[0] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[16]  (
	.A(mscratch[16]),
	.B(mepc[16]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[16] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[16]  (
	.A(mtval[16]),
	.B(mtinst[16]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[16] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[23]  (
	.A(mscratch[23]),
	.B(mepc[23]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[23] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[23]  (
	.A(mtval[23]),
	.B(mtinst[23]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[23] .INIT=16'hEAC0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_0[23]  (
	.A(mie_firq[7]),
	.B(csr_rdata71_s2),
	.C(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[23] .INIT=8'hEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[18]  (
	.A(mscratch[18]),
	.B(mepc[18]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[18] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[18]  (
	.A(mtval[18]),
	.B(mtinst[18]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[18] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[18]  (
	.A(csr_rdata79_s10),
	.B(csr_rdata72_s3),
	.C(mie_firq[2]),
	.D(irq_pnd[5]),
	.Y(rdata_6_0_iv_0[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[18] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[31]  (
	.A(mscratch[31]),
	.B(mepc[31]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[31] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[31]  (
	.A(mtval[31]),
	.B(mtinst[31]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[31] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[31]  (
	.A(mie_firq[15]),
	.B(mcause[5]),
	.C(csr_rdata77_s8),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[31] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[11]  (
	.A(mscratch[11]),
	.B(mepc[11]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[11] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[11]  (
	.A(mtval[11]),
	.B(mtinst[11]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[11] .INIT=16'hEAC0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_0[11]  (
	.A(mie_mei),
	.B(csr_rdata70_s1),
	.C(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[11] .INIT=8'hEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[24]  (
	.A(mscratch[24]),
	.B(mepc[24]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[24] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[24]  (
	.A(mtval[24]),
	.B(mtinst[24]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[24] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[4]  (
	.A(mscratch[4]),
	.B(mepc[4]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[4] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[4]  (
	.A(mtval[4]),
	.B(mtinst[4]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[4] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[12]  (
	.A(mscratch[12]),
	.B(mtvec[12]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[12])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[12] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[12]  (
	.A(mtval[12]),
	.B(mtinst[12]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[12])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[12] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[27]  (
	.A(mscratch[27]),
	.B(mtvec[27]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[27] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[27]  (
	.A(mtval[27]),
	.B(mtinst[27]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[27] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[27]  (
	.A(mie_firq[11]),
	.B(mepc[27]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[27] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[22]  (
	.A(mscratch[22]),
	.B(mtvec[22]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[22] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[22]  (
	.A(mtval[22]),
	.B(mtinst[22]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[22] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[22]  (
	.A(mie_firq[6]),
	.B(mepc[22]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[22] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[29]  (
	.A(mscratch[29]),
	.B(mtvec[29]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[29] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[29]  (
	.A(mtval[29]),
	.B(mtinst[29]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[29] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[29]  (
	.A(mie_firq[13]),
	.B(mepc[29]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[29] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[20]  (
	.A(mscratch[20]),
	.B(mtvec[20]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[20] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[20]  (
	.A(mtval[20]),
	.B(mtinst[20]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[20] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[20]  (
	.A(mie_firq[4]),
	.B(mepc[20]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[20] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[25]  (
	.A(mscratch[25]),
	.B(mtvec[25]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[25] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[25]  (
	.A(mtval[25]),
	.B(mtinst[25]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[25] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[25]  (
	.A(mie_firq[9]),
	.B(mepc[25]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[25] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[26]  (
	.A(mscratch[26]),
	.B(mtvec[26]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[26] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[26]  (
	.A(mtval[26]),
	.B(mtinst[26]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[26] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[26]  (
	.A(mie_firq[10]),
	.B(mepc[26]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[26] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[8]  (
	.A(mscratch[8]),
	.B(mtvec[8]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[8])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[8] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[8]  (
	.A(mtval[8]),
	.B(mtinst[8]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[8])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[8] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[9]  (
	.A(mscratch[9]),
	.B(mtvec[9]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[9] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[9]  (
	.A(mtval[9]),
	.B(mtinst[9]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[9] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[17]  (
	.A(mscratch[17]),
	.B(mtvec[17]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[17] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[17]  (
	.A(mtval[17]),
	.B(mtinst[17]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[17] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[17]  (
	.A(mie_firq[1]),
	.B(mepc[17]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[17] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_2[21]  (
	.A(mscratch[21]),
	.B(mtvec[21]),
	.C(csr_rdata73_s4),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_2[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[21] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[21]  (
	.A(mtval[21]),
	.B(mtinst[21]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[21] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[21]  (
	.A(mie_firq[5]),
	.B(mepc[21]),
	.C(csr_rdata76_s7),
	.D(csr_rdata72_s3),
	.Y(rdata_6_0_iv_0[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[21] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[14]  (
	.A(mtval[14]),
	.B(mtinst[14]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[14])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[14] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[14]  (
	.A(mscratch[14]),
	.B(mepc[14]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_0[14])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[14] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[6]  (
	.A(mtval[6]),
	.B(mtinst[6]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[6])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[6] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[6]  (
	.A(mscratch[6]),
	.B(mepc[6]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_0[6])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[6] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[13]  (
	.A(mtval[13]),
	.B(mtinst[13]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[13])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[13] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[13]  (
	.A(mscratch[13]),
	.B(mepc[13]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_0[13])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[13] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[5]  (
	.A(mtval[5]),
	.B(mtinst[5]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[5])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[5] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[5]  (
	.A(mscratch[5]),
	.B(mepc[5]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_0[5])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[5] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[15]  (
	.A(mtval[15]),
	.B(mtinst[15]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[15])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[15] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[15]  (
	.A(mscratch[15]),
	.B(mepc[15]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_0[15])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[15] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_1[10]  (
	.A(mtval[10]),
	.B(mtinst[10]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_0_iv_1[10])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_1[10] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_0[10]  (
	.A(mscratch[10]),
	.B(mepc[10]),
	.C(csr_rdata76_s7),
	.D(csr_rdata75_s6),
	.Y(rdata_6_0_iv_0[10])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_0[10] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_2[1]  (
	.A(csr_rdata75_s6),
	.B(csr_rdata128_s19),
	.C(mscratch[1]),
	.D(csr_rdata137_s21),
	.Y(rdata_6_1_iv_2[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_2[1] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_1[1]  (
	.A(mtval[1]),
	.B(mtinst[1]),
	.C(csr_rdata80_s11),
	.D(csr_rdata78_s9),
	.Y(rdata_6_1_iv_1[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_1[1] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_0[1]  (
	.A(mepc[1]),
	.B(mcause[1]),
	.C(csr_rdata76_s7),
	.D(csr_rdata77_s8),
	.Y(rdata_6_1_iv_0[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_0[1] .INIT=16'hECA0;
// @30:629
  CFG4 \execute_engine.state_RNO_0[7]  (
	.A(state_Z[2]),
	.B(wakeup),
	.C(state_ns_i_a3_0_2[5]),
	.D(N_1020),
	.Y(state_ns_i_0[5])
);
defparam \execute_engine.state_RNO_0[7] .INIT=16'hF444;
// @30:1414
  CFG3 \trap_buffer.trap_ctrl.exc_buf_10_a1_1[1]  (
	.A(trap_N_11_mux),
	.B(illegal_cmd45),
	.C(exc_buf_10_a1_0[1]),
	.Y(exc_buf_10_a1_1[1])
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a1_1[1] .INIT=8'h80;
// @30:855
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2  (
	.A(alu_op_0_sqmuxa),
	.B(ir_13),
	.C(alu_opb_mux2_1),
	.D(alu_opb_mux2_0),
	.Y(alu_opb_mux2)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2 .INIT=16'hFFFE;
// @30:629
  CFG4 \execute_engine.state_RNICOHL1[12]  (
	.A(env_pending),
	.B(state_Z[12]),
	.C(N_138),
	.D(avail[0]),
	.Y(state_ns[6])
);
defparam \execute_engine.state_RNICOHL1[12] .INIT=16'h4000;
// @30:1653
  CFG4 \csr_write_access.csr.we_4  (
	.A(rs1_zero),
	.B(exc_buf[1]),
	.C(we_nxt_1_sqmuxa),
	.D(N_1845),
	.Y(we_4)
);
defparam \csr_write_access.csr.we_4 .INIT=16'h1030;
// @30:629
  CFG4 \execute_engine.state_RNO_4[12]  (
	.A(env_pending),
	.B(state_Z[12]),
	.C(N_138),
	.D(avail[0]),
	.Y(N_1064)
);
defparam \execute_engine.state_RNO_4[12] .INIT=16'h0040;
// @34:178
  CFG2 \cnt.ovf_2_RNISJDC[0]  (
	.A(we_hi[2]),
	.B(ovf_2[0]),
	.Y(hi_2e)
);
defparam \cnt.ovf_2_RNISJDC[0] .INIT=4'hE;
// @30:1298
  CFG3 \illegal_instruction_check.illegal_cmd18  (
	.A(ir_2),
	.B(ir_1),
	.C(ir_5_0),
	.Y(illegal_cmd18)
);
defparam \illegal_instruction_check.illegal_cmd18 .INIT=8'hEC;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_1_iv_RNO[1]  (
	.A(csr_rdata97_s15),
	.B(lo_0_Z[1]),
	.Y(lo_0_m[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_RNO[1] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[4]  (
	.A(csr_rdata97_s15),
	.B(lo_0_Z[4]),
	.Y(lo_0_m[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[4] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_4_RNO[4]  (
	.A(csr_rdata112_s17),
	.B(hi_0[4]),
	.Y(hi_0_m[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4_RNO[4] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[9]  (
	.A(csr_rdata112_s17),
	.B(hi_0[9]),
	.Y(hi_0_m[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[9] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[17]  (
	.A(csr_rdata112_s17),
	.B(hi_0[17]),
	.Y(hi_0_m[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[17] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[20]  (
	.A(csr_rdata112_s17),
	.B(hi_0[20]),
	.Y(hi_0_m[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[20] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[21]  (
	.A(csr_rdata112_s17),
	.B(hi_0[21]),
	.Y(hi_0_m[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[21] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[22]  (
	.A(csr_rdata112_s17),
	.B(hi_0[22]),
	.Y(hi_0_m[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[22] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[25]  (
	.A(csr_rdata112_s17),
	.B(hi_0[25]),
	.Y(hi_0_m[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[25] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[26]  (
	.A(csr_rdata112_s17),
	.B(hi_0[26]),
	.Y(hi_0_m[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[26] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[27]  (
	.A(csr_rdata112_s17),
	.B(hi_0[27]),
	.Y(hi_0_m[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[27] .INIT=4'h8;
// @30:2145
  CFG2 \csr_read_reg.csr.rdata_6_0_iv_RNO[29]  (
	.A(csr_rdata112_s17),
	.B(hi_0[29]),
	.Y(hi_0_m[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_RNO[29] .INIT=4'h8;
// @30:1153
  CFG4 \csr_reg_valid.m28  (
	.A(ir[27]),
	.B(ir[26]),
	.C(N_42_mux),
	.D(N_19),
	.Y(i8_mux)
);
defparam \csr_reg_valid.m28 .INIT=16'hD850;
// @30:1413
  CFG4 \trap_buffer.trap_ctrl.exc_buf_9_0[3]  (
	.A(exc_buf_9_0_a2_0_1[3]),
	.B(ecall8),
	.C(exc_buf[3]),
	.D(cpu_trap),
	.Y(exc_buf_9[3])
);
defparam \trap_buffer.trap_ctrl.exc_buf_9_0[3] .INIT=16'h88F8;
// @34:178
  CFG4 \execute_engine.state_RNO_0[5]  (
	.A(ir[6]),
	.B(state_Z[6]),
	.C(N_46),
	.D(N_1864),
	.Y(N_1866)
);
defparam \execute_engine.state_RNO_0[5] .INIT=16'hC480;
// @30:1423
  CFG4 \trap_buffer.trap_ctrl.exc_buf_11_0[4]  (
	.A(illegal_cmd38),
	.B(exc_buf_11_0_a2_0_1[4]),
	.C(exc_buf[4]),
	.D(cpu_trap),
	.Y(exc_buf_11[4])
);
defparam \trap_buffer.trap_ctrl.exc_buf_11_0[4] .INIT=16'h88F8;
// @30:629
  CFG2 \execute_engine.state_RNO_2[12]  (
	.A(N_1032),
	.B(state_Z[2]),
	.Y(N_1061)
);
defparam \execute_engine.state_RNO_2[12] .INIT=4'h8;
// @30:629
  CFG3 \ctrl.alu_op_RNO[1]  (
	.A(state_Z[5]),
	.B(N_1899),
	.C(N_1870),
	.Y(N_104_mux_i)
);
defparam \ctrl.alu_op_RNO[1] .INIT=8'hEA;
// @30:1593
  CFG4 \xcsr_wdata_o[0]  (
	.A(csr_rdata[0]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[0]),
	.Y(xcsr_wdata_o_Z[0])
);
defparam \xcsr_wdata_o[0] .INIT=16'h3FA0;
// @30:1593
  CFG4 \xcsr_wdata_o[1]  (
	.A(csr_rdata[1]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[1]),
	.Y(xcsr_wdata_o_Z[1])
);
defparam \xcsr_wdata_o[1] .INIT=16'h3FA0;
// @30:1660
  CFG3 \csr.mepc_8[13]  (
	.A(we),
	.B(mepc_8_1[13]),
	.C(N_89_mux),
	.Y(mepc_8[13])
);
defparam \csr.mepc_8[13] .INIT=8'hEC;
// @30:1593
  CFG4 \xcsr_wdata_o[2]  (
	.A(csr_rdata[2]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[2]),
	.Y(xcsr_wdata_o_Z[2])
);
defparam \xcsr_wdata_o[2] .INIT=16'h3FA0;
// @30:1593
  CFG4 \xcsr_wdata_o[3]  (
	.A(csr_rdata[3]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[3]),
	.Y(xcsr_wdata_o_Z[3])
);
defparam \xcsr_wdata_o[3] .INIT=16'h3FA0;
// @30:1593
  CFG4 \xcsr_wdata_o[4]  (
	.A(csr_rdata[4]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[4]),
	.Y(xcsr_wdata_o_Z[4])
);
defparam \xcsr_wdata_o[4] .INIT=16'h3FA0;
// @30:2186
  CFG3 \cnt.hi_0_RNO[28]  (
	.A(we_hi[0]),
	.B(hi_0_s[28]),
	.C(xcsr_wdata_o[28]),
	.Y(hi_0_lm[28])
);
defparam \cnt.hi_0_RNO[28] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[13]  (
	.A(N_89_mux),
	.B(we_hi[0]),
	.C(hi_0_s[13]),
	.Y(hi_0_lm[13])
);
defparam \cnt.hi_0_RNO[13] .INIT=8'hB8;
// @30:2186
  CFG3 \cnt.hi_2_RNO[28]  (
	.A(we_hi[2]),
	.B(hi_2_s[28]),
	.C(xcsr_wdata_o[28]),
	.Y(hi_2_lm[28])
);
defparam \cnt.hi_2_RNO[28] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[13]  (
	.A(N_89_mux),
	.B(we_hi[2]),
	.C(hi_2_s[13]),
	.Y(hi_2_lm[13])
);
defparam \cnt.hi_2_RNO[13] .INIT=8'hB8;
// @30:2186
  CFG3 \cnt.lo_0_RNO[28]  (
	.A(we_lo[0]),
	.B(lo_0_s[28]),
	.C(xcsr_wdata_o[28]),
	.Y(lo_0_lm[28])
);
defparam \cnt.lo_0_RNO[28] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[13]  (
	.A(N_89_mux),
	.B(we_lo[0]),
	.C(lo_0_s[13]),
	.Y(lo_0_lm[13])
);
defparam \cnt.lo_0_RNO[13] .INIT=8'hB8;
// @30:2186
  CFG3 \cnt.lo_2_RNO[28]  (
	.A(we_lo[2]),
	.B(lo_2_s[28]),
	.C(xcsr_wdata_o[28]),
	.Y(lo_2_lm[28])
);
defparam \cnt.lo_2_RNO[28] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[13]  (
	.A(N_89_mux),
	.B(we_lo[2]),
	.C(lo_2_s[13]),
	.Y(lo_2_lm[13])
);
defparam \cnt.lo_2_RNO[13] .INIT=8'hB8;
// @30:629
  CFG4 \execute_engine.state_RNO[3]  (
	.A(exc_buf[1]),
	.B(state_Z[9]),
	.C(N_1853),
	.D(state_Z[4]),
	.Y(state_ns[9])
);
defparam \execute_engine.state_RNO[3] .INIT=16'hCDCC;
// @30:629
  CFG3 \execute_engine.branch_taken_u_i_a2_RNIFGUH  (
	.A(exc_buf[1]),
	.B(state_Z[4]),
	.C(N_1853),
	.Y(N_39_i)
);
defparam \execute_engine.branch_taken_u_i_a2_RNIFGUH .INIT=8'h04;
// @30:1660
  CFG3 \csr.mepc_8[28]  (
	.A(mepc_8_1[28]),
	.B(xcsr_wdata_o[28]),
	.C(we),
	.Y(mepc_8[28])
);
defparam \csr.mepc_8[28] .INIT=8'hEA;
// @30:629
  CFG4 \execute_engine.state_RNO_1[12]  (
	.A(rf_wb_en_0_sqmuxa),
	.B(state_ns_0_1[0]),
	.C(N_1064),
	.D(N_1059),
	.Y(state_ns_0_4[0])
);
defparam \execute_engine.state_RNO_1[12] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[19]  (
	.A(lo_2_Z[19]),
	.B(lo_0_Z[19]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_6[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[19] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[19]  (
	.A(hi_2[19]),
	.B(hi_0[19]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_5[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[19] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_7[7]  (
	.A(csr_rdata97_s15),
	.B(lo_0_Z[7]),
	.C(rdata_6_0_iv_2[7]),
	.Y(rdata_6_0_iv_7[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[7] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[7]  (
	.A(lo_2_Z[7]),
	.B(hi_2[7]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_6[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[7] .INIT=16'hEAC0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_4[7]  (
	.A(mtvec[7]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[7]),
	.Y(rdata_6_0_iv_4[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[7] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[30]  (
	.A(lo_2_Z[30]),
	.B(hi_2[30]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_6[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[30] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[28]  (
	.A(lo_2_Z[28]),
	.B(lo_0_Z[28]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_6[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[28] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[28]  (
	.A(hi_2[28]),
	.B(hi_0[28]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_5[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[28] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_6[3]  (
	.A(csr_rdata97_s15),
	.B(lo_0_Z[3]),
	.C(rdata_6_0_iv_0[3]),
	.Y(rdata_6_0_iv_6[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[3] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[3]  (
	.A(lo_2_Z[3]),
	.B(hi_2[3]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_5[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[3] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[2]  (
	.A(lo_2_Z[2]),
	.B(lo_0_Z[2]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[2] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[2]  (
	.A(hi_2[2]),
	.B(hi_0[2]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[2] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_4[0]  (
	.A(hi_2[0]),
	.B(hi_0[0]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_1_iv_4[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_4[0] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[16]  (
	.A(mie_firq[0]),
	.B(csr_rdata129_s20),
	.C(csr_rdata72_s3),
	.D(rdata_6_0_iv_2[16]),
	.Y(rdata_6_0_iv_6[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[16] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[16]  (
	.A(lo_2_Z[16]),
	.B(lo_0_Z[16]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[16] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[16]  (
	.A(hi_2[16]),
	.B(hi_0[16]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[16] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_3[16]  (
	.A(mtvec[16]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[16]),
	.Y(rdata_6_0_iv_3[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[16] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[23]  (
	.A(lo_2_Z[23]),
	.B(lo_0_Z[23]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[23] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[23]  (
	.A(hi_2[23]),
	.B(hi_0[23]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[23] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[18]  (
	.A(lo_2_Z[18]),
	.B(lo_0_Z[18]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[18] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[18]  (
	.A(hi_2[18]),
	.B(hi_0[18]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[18] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[31]  (
	.A(lo_2_Z[31]),
	.B(lo_0_Z[31]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[31] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[31]  (
	.A(hi_2[31]),
	.B(hi_0[31]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[31] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[11]  (
	.A(lo_2_Z[11]),
	.B(lo_0_Z[11]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[11] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[11]  (
	.A(hi_2[11]),
	.B(hi_0[11]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[11] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[24]  (
	.A(mie_firq[8]),
	.B(csr_rdata129_s20),
	.C(csr_rdata72_s3),
	.D(rdata_6_0_iv_2[24]),
	.Y(rdata_6_0_iv_6[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[24] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[24]  (
	.A(lo_2_Z[24]),
	.B(lo_0_Z[24]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_5[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[24] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[24]  (
	.A(hi_2[24]),
	.B(hi_0[24]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_4[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[24] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_3[24]  (
	.A(mtvec[24]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[24]),
	.Y(rdata_6_0_iv_3[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[24] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_5[4]  (
	.A(lo_2_Z[4]),
	.B(hi_2[4]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_5[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_5[4] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[4]  (
	.A(csr_rdata128_s19),
	.B(hi_0_m[4]),
	.C(mcause[4]),
	.D(csr_rdata77_s8),
	.Y(rdata_6_0_iv_4[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[4] .INIT=16'hFEEE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[12]  (
	.A(lo_2_Z[12]),
	.B(hi_2[12]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[12])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[12] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[27]  (
	.A(lo_2_Z[27]),
	.B(hi_2[27]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[27] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[22]  (
	.A(lo_2_Z[22]),
	.B(hi_2[22]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[22] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[29]  (
	.A(lo_2_Z[29]),
	.B(hi_2[29]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[29] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[20]  (
	.A(lo_2_Z[20]),
	.B(hi_2[20]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[20] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[25]  (
	.A(lo_2_Z[25]),
	.B(hi_2[25]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[25] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[26]  (
	.A(lo_2_Z[26]),
	.B(hi_2[26]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[26] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[8]  (
	.A(lo_2_Z[8]),
	.B(hi_2[8]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[8])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[8] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[9]  (
	.A(lo_2_Z[9]),
	.B(hi_2[9]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[9] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[17]  (
	.A(lo_2_Z[17]),
	.B(hi_2[17]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[17] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[21]  (
	.A(lo_2_Z[21]),
	.B(hi_2[21]),
	.C(csr_rdata113_s18),
	.D(csr_rdata98_s16),
	.Y(rdata_6_0_iv_4[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[21] .INIT=16'hEAC0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[14]  (
	.A(lo_2_Z[14]),
	.B(lo_0_Z[14]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_4[14])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[14] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[14]  (
	.A(hi_2[14]),
	.B(hi_0[14]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_3[14])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[14] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[14]  (
	.A(mtvec[14]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[14]),
	.Y(rdata_6_0_iv_2[14])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[14] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[6]  (
	.A(lo_2_Z[6]),
	.B(lo_0_Z[6]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_4[6])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[6] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[6]  (
	.A(hi_2[6]),
	.B(hi_0[6]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_3[6])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[6] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[6]  (
	.A(mtvec[6]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[6]),
	.Y(rdata_6_0_iv_2[6])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[6] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[13]  (
	.A(lo_2_Z[13]),
	.B(lo_0_Z[13]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_4[13])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[13] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[13]  (
	.A(hi_2[13]),
	.B(hi_0[13]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_3[13])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[13] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[13]  (
	.A(mtvec[13]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[13]),
	.Y(rdata_6_0_iv_2[13])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[13] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[5]  (
	.A(lo_2_Z[5]),
	.B(lo_0_Z[5]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_4[5])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[5] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[5]  (
	.A(hi_2[5]),
	.B(hi_0[5]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_3[5])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[5] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[5]  (
	.A(mtvec[5]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[5]),
	.Y(rdata_6_0_iv_2[5])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[5] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[15]  (
	.A(lo_2_Z[15]),
	.B(lo_0_Z[15]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_4[15])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[15] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[15]  (
	.A(hi_2[15]),
	.B(hi_0[15]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_3[15])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[15] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[15]  (
	.A(mtvec[15]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[15]),
	.Y(rdata_6_0_iv_2[15])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[15] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_4[10]  (
	.A(lo_2_Z[10]),
	.B(lo_0_Z[10]),
	.C(csr_rdata98_s16),
	.D(csr_rdata97_s15),
	.Y(rdata_6_0_iv_4[10])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_4[10] .INIT=16'hECA0;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_3[10]  (
	.A(hi_2[10]),
	.B(hi_0[10]),
	.C(csr_rdata113_s18),
	.D(csr_rdata112_s17),
	.Y(rdata_6_0_iv_3[10])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_3[10] .INIT=16'hECA0;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_2[10]  (
	.A(mtvec[10]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[10]),
	.Y(rdata_6_0_iv_2[10])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_2[10] .INIT=8'hF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_4[1]  (
	.A(lo_2_Z[1]),
	.B(hi_0[1]),
	.C(csr_rdata112_s17),
	.D(csr_rdata98_s16),
	.Y(rdata_6_1_iv_4[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_4[1] .INIT=16'hEAC0;
// @30:1660
  CFG2 \csr_write_access.csr.mip_firq_nclr_6[2]  (
	.A(xcsr_wdata_o_Z[18]),
	.B(mip_firq_nclr_7_sqmuxa),
	.Y(mip_firq_nclr_6[2])
);
defparam \csr_write_access.csr.mip_firq_nclr_6[2] .INIT=4'hB;
// @30:1660
  CFG2 \csr_write_access.csr.mip_firq_nclr_6[3]  (
	.A(xcsr_wdata_o_Z[19]),
	.B(mip_firq_nclr_7_sqmuxa),
	.Y(mip_firq_nclr_6[3])
);
defparam \csr_write_access.csr.mip_firq_nclr_6[3] .INIT=4'hB;
// @30:1613
  CFG4 \csr_avail_check.csr.mstatus_mie2_RNIH9BV  (
	.A(we),
	.B(state_Z[10]),
	.C(mstatus_mie2),
	.D(cpu_trap),
	.Y(mstatus_mie24_i)
);
defparam \csr_avail_check.csr.mstatus_mie2_RNIH9BV .INIT=16'hF5E4;
// @30:1613
  CFG4 \csr_avail_check.csr.mstatus_mie7_2_RNIS64K2  (
	.A(we),
	.B(cpu_trap),
	.C(csr_rdata75_s6_3_0),
	.D(mstatus_mie7_2),
	.Y(env_enter_0_sqmuxa_2_i)
);
defparam \csr_avail_check.csr.mstatus_mie7_2_RNIS64K2 .INIT=16'hE444;
// @30:1613
  CFG4 \csr_avail_check.csr.mstatus_mie8_1_0_RNIBOPH2  (
	.A(we),
	.B(cpu_trap),
	.C(csr_rdata75_s6_3_0),
	.D(mstatus_mie8_1),
	.Y(env_enter_0_sqmuxa_1_i)
);
defparam \csr_avail_check.csr.mstatus_mie8_1_0_RNIBOPH2 .INIT=16'hE444;
// @30:1414
  CFG4 \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_4[1]  (
	.A(ir[5]),
	.B(ir[2]),
	.C(i3_mux),
	.D(N_33_mux),
	.Y(d_m2_1_0)
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_4[1] .INIT=16'h1302;
// @30:2186
  CFG3 \cnt.hi_0_RNO[31]  (
	.A(we_hi[0]),
	.B(hi_0_s[31]),
	.C(xcsr_wdata_o_Z[31]),
	.Y(hi_0_lm[31])
);
defparam \cnt.hi_0_RNO[31] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[30]  (
	.A(we_hi[0]),
	.B(hi_0_s[30]),
	.C(xcsr_wdata_o_Z[30]),
	.Y(hi_0_lm[30])
);
defparam \cnt.hi_0_RNO[30] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[29]  (
	.A(we_hi[0]),
	.B(hi_0_s[29]),
	.C(xcsr_wdata_o_Z[29]),
	.Y(hi_0_lm[29])
);
defparam \cnt.hi_0_RNO[29] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[27]  (
	.A(we_hi[0]),
	.B(hi_0_s[27]),
	.C(xcsr_wdata_o_Z[27]),
	.Y(hi_0_lm[27])
);
defparam \cnt.hi_0_RNO[27] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[26]  (
	.A(we_hi[0]),
	.B(hi_0_s[26]),
	.C(xcsr_wdata_o_Z[26]),
	.Y(hi_0_lm[26])
);
defparam \cnt.hi_0_RNO[26] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[25]  (
	.A(we_hi[0]),
	.B(hi_0_s[25]),
	.C(xcsr_wdata_o_Z[25]),
	.Y(hi_0_lm[25])
);
defparam \cnt.hi_0_RNO[25] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[24]  (
	.A(we_hi[0]),
	.B(hi_0_s[24]),
	.C(xcsr_wdata_o_Z[24]),
	.Y(hi_0_lm[24])
);
defparam \cnt.hi_0_RNO[24] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[23]  (
	.A(we_hi[0]),
	.B(hi_0_s[23]),
	.C(xcsr_wdata_o_Z[23]),
	.Y(hi_0_lm[23])
);
defparam \cnt.hi_0_RNO[23] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[22]  (
	.A(we_hi[0]),
	.B(hi_0_s[22]),
	.C(xcsr_wdata_o_Z[22]),
	.Y(hi_0_lm[22])
);
defparam \cnt.hi_0_RNO[22] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[21]  (
	.A(we_hi[0]),
	.B(hi_0_s[21]),
	.C(xcsr_wdata_o_Z[21]),
	.Y(hi_0_lm[21])
);
defparam \cnt.hi_0_RNO[21] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[20]  (
	.A(we_hi[0]),
	.B(hi_0_s[20]),
	.C(xcsr_wdata_o_Z[20]),
	.Y(hi_0_lm[20])
);
defparam \cnt.hi_0_RNO[20] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[19]  (
	.A(we_hi[0]),
	.B(hi_0_s[19]),
	.C(xcsr_wdata_o_Z[19]),
	.Y(hi_0_lm[19])
);
defparam \cnt.hi_0_RNO[19] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[18]  (
	.A(we_hi[0]),
	.B(hi_0_s[18]),
	.C(xcsr_wdata_o_Z[18]),
	.Y(hi_0_lm[18])
);
defparam \cnt.hi_0_RNO[18] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[17]  (
	.A(we_hi[0]),
	.B(hi_0_s[17]),
	.C(xcsr_wdata_o_Z[17]),
	.Y(hi_0_lm[17])
);
defparam \cnt.hi_0_RNO[17] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[16]  (
	.A(we_hi[0]),
	.B(hi_0_s[16]),
	.C(xcsr_wdata_o_Z[16]),
	.Y(hi_0_lm[16])
);
defparam \cnt.hi_0_RNO[16] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[15]  (
	.A(we_hi[0]),
	.B(hi_0_s[15]),
	.C(xcsr_wdata_o_Z[15]),
	.Y(hi_0_lm[15])
);
defparam \cnt.hi_0_RNO[15] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[14]  (
	.A(we_hi[0]),
	.B(hi_0_s[14]),
	.C(xcsr_wdata_o_Z[14]),
	.Y(hi_0_lm[14])
);
defparam \cnt.hi_0_RNO[14] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[12]  (
	.A(we_hi[0]),
	.B(hi_0_s[12]),
	.C(xcsr_wdata_o_Z[12]),
	.Y(hi_0_lm[12])
);
defparam \cnt.hi_0_RNO[12] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[11]  (
	.A(we_hi[0]),
	.B(hi_0_s[11]),
	.C(xcsr_wdata_o_Z[11]),
	.Y(hi_0_lm[11])
);
defparam \cnt.hi_0_RNO[11] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[10]  (
	.A(we_hi[0]),
	.B(hi_0_s[10]),
	.C(xcsr_wdata_o_Z[10]),
	.Y(hi_0_lm[10])
);
defparam \cnt.hi_0_RNO[10] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[9]  (
	.A(we_hi[0]),
	.B(hi_0_s[9]),
	.C(xcsr_wdata_o_Z[9]),
	.Y(hi_0_lm[9])
);
defparam \cnt.hi_0_RNO[9] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[8]  (
	.A(we_hi[0]),
	.B(hi_0_s[8]),
	.C(xcsr_wdata_o_Z[8]),
	.Y(hi_0_lm[8])
);
defparam \cnt.hi_0_RNO[8] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[7]  (
	.A(we_hi[0]),
	.B(hi_0_s[7]),
	.C(xcsr_wdata_o_Z[7]),
	.Y(hi_0_lm[7])
);
defparam \cnt.hi_0_RNO[7] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[6]  (
	.A(we_hi[0]),
	.B(hi_0_s[6]),
	.C(xcsr_wdata_o_Z[6]),
	.Y(hi_0_lm[6])
);
defparam \cnt.hi_0_RNO[6] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[5]  (
	.A(we_hi[0]),
	.B(hi_0_s[5]),
	.C(xcsr_wdata_o_Z[5]),
	.Y(hi_0_lm[5])
);
defparam \cnt.hi_0_RNO[5] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[31]  (
	.A(we_hi[2]),
	.B(hi_2_s[31]),
	.C(xcsr_wdata_o_Z[31]),
	.Y(hi_2_lm[31])
);
defparam \cnt.hi_2_RNO[31] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[30]  (
	.A(we_hi[2]),
	.B(hi_2_s[30]),
	.C(xcsr_wdata_o_Z[30]),
	.Y(hi_2_lm[30])
);
defparam \cnt.hi_2_RNO[30] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[29]  (
	.A(we_hi[2]),
	.B(hi_2_s[29]),
	.C(xcsr_wdata_o_Z[29]),
	.Y(hi_2_lm[29])
);
defparam \cnt.hi_2_RNO[29] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[27]  (
	.A(we_hi[2]),
	.B(hi_2_s[27]),
	.C(xcsr_wdata_o_Z[27]),
	.Y(hi_2_lm[27])
);
defparam \cnt.hi_2_RNO[27] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[26]  (
	.A(we_hi[2]),
	.B(hi_2_s[26]),
	.C(xcsr_wdata_o_Z[26]),
	.Y(hi_2_lm[26])
);
defparam \cnt.hi_2_RNO[26] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[25]  (
	.A(we_hi[2]),
	.B(hi_2_s[25]),
	.C(xcsr_wdata_o_Z[25]),
	.Y(hi_2_lm[25])
);
defparam \cnt.hi_2_RNO[25] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[24]  (
	.A(we_hi[2]),
	.B(hi_2_s[24]),
	.C(xcsr_wdata_o_Z[24]),
	.Y(hi_2_lm[24])
);
defparam \cnt.hi_2_RNO[24] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[23]  (
	.A(we_hi[2]),
	.B(hi_2_s[23]),
	.C(xcsr_wdata_o_Z[23]),
	.Y(hi_2_lm[23])
);
defparam \cnt.hi_2_RNO[23] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[22]  (
	.A(we_hi[2]),
	.B(hi_2_s[22]),
	.C(xcsr_wdata_o_Z[22]),
	.Y(hi_2_lm[22])
);
defparam \cnt.hi_2_RNO[22] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[21]  (
	.A(we_hi[2]),
	.B(hi_2_s[21]),
	.C(xcsr_wdata_o_Z[21]),
	.Y(hi_2_lm[21])
);
defparam \cnt.hi_2_RNO[21] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[20]  (
	.A(we_hi[2]),
	.B(hi_2_s[20]),
	.C(xcsr_wdata_o_Z[20]),
	.Y(hi_2_lm[20])
);
defparam \cnt.hi_2_RNO[20] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[19]  (
	.A(we_hi[2]),
	.B(hi_2_s[19]),
	.C(xcsr_wdata_o_Z[19]),
	.Y(hi_2_lm[19])
);
defparam \cnt.hi_2_RNO[19] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[18]  (
	.A(we_hi[2]),
	.B(hi_2_s[18]),
	.C(xcsr_wdata_o_Z[18]),
	.Y(hi_2_lm[18])
);
defparam \cnt.hi_2_RNO[18] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[17]  (
	.A(we_hi[2]),
	.B(hi_2_s[17]),
	.C(xcsr_wdata_o_Z[17]),
	.Y(hi_2_lm[17])
);
defparam \cnt.hi_2_RNO[17] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[16]  (
	.A(we_hi[2]),
	.B(hi_2_s[16]),
	.C(xcsr_wdata_o_Z[16]),
	.Y(hi_2_lm[16])
);
defparam \cnt.hi_2_RNO[16] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[15]  (
	.A(we_hi[2]),
	.B(hi_2_s[15]),
	.C(xcsr_wdata_o_Z[15]),
	.Y(hi_2_lm[15])
);
defparam \cnt.hi_2_RNO[15] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[14]  (
	.A(we_hi[2]),
	.B(hi_2_s[14]),
	.C(xcsr_wdata_o_Z[14]),
	.Y(hi_2_lm[14])
);
defparam \cnt.hi_2_RNO[14] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[12]  (
	.A(we_hi[2]),
	.B(hi_2_s[12]),
	.C(xcsr_wdata_o_Z[12]),
	.Y(hi_2_lm[12])
);
defparam \cnt.hi_2_RNO[12] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[11]  (
	.A(we_hi[2]),
	.B(hi_2_s[11]),
	.C(xcsr_wdata_o_Z[11]),
	.Y(hi_2_lm[11])
);
defparam \cnt.hi_2_RNO[11] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[10]  (
	.A(we_hi[2]),
	.B(hi_2_s[10]),
	.C(xcsr_wdata_o_Z[10]),
	.Y(hi_2_lm[10])
);
defparam \cnt.hi_2_RNO[10] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[9]  (
	.A(we_hi[2]),
	.B(hi_2_s[9]),
	.C(xcsr_wdata_o_Z[9]),
	.Y(hi_2_lm[9])
);
defparam \cnt.hi_2_RNO[9] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[8]  (
	.A(we_hi[2]),
	.B(hi_2_s[8]),
	.C(xcsr_wdata_o_Z[8]),
	.Y(hi_2_lm[8])
);
defparam \cnt.hi_2_RNO[8] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[7]  (
	.A(we_hi[2]),
	.B(hi_2_s[7]),
	.C(xcsr_wdata_o_Z[7]),
	.Y(hi_2_lm[7])
);
defparam \cnt.hi_2_RNO[7] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[6]  (
	.A(we_hi[2]),
	.B(hi_2_s[6]),
	.C(xcsr_wdata_o_Z[6]),
	.Y(hi_2_lm[6])
);
defparam \cnt.hi_2_RNO[6] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[5]  (
	.A(we_hi[2]),
	.B(hi_2_s[5]),
	.C(xcsr_wdata_o_Z[5]),
	.Y(hi_2_lm[5])
);
defparam \cnt.hi_2_RNO[5] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[31]  (
	.A(we_lo[0]),
	.B(lo_0_s[31]),
	.C(xcsr_wdata_o_Z[31]),
	.Y(lo_0_lm[31])
);
defparam \cnt.lo_0_RNO[31] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[30]  (
	.A(we_lo[0]),
	.B(lo_0_s[30]),
	.C(xcsr_wdata_o_Z[30]),
	.Y(lo_0_lm[30])
);
defparam \cnt.lo_0_RNO[30] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[29]  (
	.A(we_lo[0]),
	.B(lo_0_s[29]),
	.C(xcsr_wdata_o_Z[29]),
	.Y(lo_0_lm[29])
);
defparam \cnt.lo_0_RNO[29] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[27]  (
	.A(we_lo[0]),
	.B(lo_0_s[27]),
	.C(xcsr_wdata_o_Z[27]),
	.Y(lo_0_lm[27])
);
defparam \cnt.lo_0_RNO[27] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[26]  (
	.A(we_lo[0]),
	.B(lo_0_s[26]),
	.C(xcsr_wdata_o_Z[26]),
	.Y(lo_0_lm[26])
);
defparam \cnt.lo_0_RNO[26] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[25]  (
	.A(we_lo[0]),
	.B(lo_0_s[25]),
	.C(xcsr_wdata_o_Z[25]),
	.Y(lo_0_lm[25])
);
defparam \cnt.lo_0_RNO[25] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[24]  (
	.A(we_lo[0]),
	.B(lo_0_s[24]),
	.C(xcsr_wdata_o_Z[24]),
	.Y(lo_0_lm[24])
);
defparam \cnt.lo_0_RNO[24] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[23]  (
	.A(we_lo[0]),
	.B(lo_0_s[23]),
	.C(xcsr_wdata_o_Z[23]),
	.Y(lo_0_lm[23])
);
defparam \cnt.lo_0_RNO[23] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[22]  (
	.A(we_lo[0]),
	.B(lo_0_s[22]),
	.C(xcsr_wdata_o_Z[22]),
	.Y(lo_0_lm[22])
);
defparam \cnt.lo_0_RNO[22] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[21]  (
	.A(we_lo[0]),
	.B(lo_0_s[21]),
	.C(xcsr_wdata_o_Z[21]),
	.Y(lo_0_lm[21])
);
defparam \cnt.lo_0_RNO[21] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[20]  (
	.A(we_lo[0]),
	.B(lo_0_s[20]),
	.C(xcsr_wdata_o_Z[20]),
	.Y(lo_0_lm[20])
);
defparam \cnt.lo_0_RNO[20] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[19]  (
	.A(we_lo[0]),
	.B(lo_0_s[19]),
	.C(xcsr_wdata_o_Z[19]),
	.Y(lo_0_lm[19])
);
defparam \cnt.lo_0_RNO[19] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[18]  (
	.A(we_lo[0]),
	.B(lo_0_s[18]),
	.C(xcsr_wdata_o_Z[18]),
	.Y(lo_0_lm[18])
);
defparam \cnt.lo_0_RNO[18] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[17]  (
	.A(we_lo[0]),
	.B(lo_0_s[17]),
	.C(xcsr_wdata_o_Z[17]),
	.Y(lo_0_lm[17])
);
defparam \cnt.lo_0_RNO[17] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[16]  (
	.A(we_lo[0]),
	.B(lo_0_s[16]),
	.C(xcsr_wdata_o_Z[16]),
	.Y(lo_0_lm[16])
);
defparam \cnt.lo_0_RNO[16] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[15]  (
	.A(we_lo[0]),
	.B(lo_0_s[15]),
	.C(xcsr_wdata_o_Z[15]),
	.Y(lo_0_lm[15])
);
defparam \cnt.lo_0_RNO[15] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[14]  (
	.A(we_lo[0]),
	.B(lo_0_s[14]),
	.C(xcsr_wdata_o_Z[14]),
	.Y(lo_0_lm[14])
);
defparam \cnt.lo_0_RNO[14] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[12]  (
	.A(we_lo[0]),
	.B(lo_0_s[12]),
	.C(xcsr_wdata_o_Z[12]),
	.Y(lo_0_lm[12])
);
defparam \cnt.lo_0_RNO[12] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[11]  (
	.A(we_lo[0]),
	.B(lo_0_s[11]),
	.C(xcsr_wdata_o_Z[11]),
	.Y(lo_0_lm[11])
);
defparam \cnt.lo_0_RNO[11] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[10]  (
	.A(we_lo[0]),
	.B(lo_0_s[10]),
	.C(xcsr_wdata_o_Z[10]),
	.Y(lo_0_lm[10])
);
defparam \cnt.lo_0_RNO[10] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[9]  (
	.A(we_lo[0]),
	.B(lo_0_s[9]),
	.C(xcsr_wdata_o_Z[9]),
	.Y(lo_0_lm[9])
);
defparam \cnt.lo_0_RNO[9] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[8]  (
	.A(we_lo[0]),
	.B(lo_0_s[8]),
	.C(xcsr_wdata_o_Z[8]),
	.Y(lo_0_lm[8])
);
defparam \cnt.lo_0_RNO[8] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[7]  (
	.A(we_lo[0]),
	.B(lo_0_s[7]),
	.C(xcsr_wdata_o_Z[7]),
	.Y(lo_0_lm[7])
);
defparam \cnt.lo_0_RNO[7] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[6]  (
	.A(we_lo[0]),
	.B(lo_0_s[6]),
	.C(xcsr_wdata_o_Z[6]),
	.Y(lo_0_lm[6])
);
defparam \cnt.lo_0_RNO[6] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[5]  (
	.A(we_lo[0]),
	.B(lo_0_s[5]),
	.C(xcsr_wdata_o_Z[5]),
	.Y(lo_0_lm[5])
);
defparam \cnt.lo_0_RNO[5] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[31]  (
	.A(we_lo[2]),
	.B(lo_2_s[31]),
	.C(xcsr_wdata_o_Z[31]),
	.Y(lo_2_lm[31])
);
defparam \cnt.lo_2_RNO[31] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[30]  (
	.A(we_lo[2]),
	.B(lo_2_s[30]),
	.C(xcsr_wdata_o_Z[30]),
	.Y(lo_2_lm[30])
);
defparam \cnt.lo_2_RNO[30] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[29]  (
	.A(we_lo[2]),
	.B(lo_2_s[29]),
	.C(xcsr_wdata_o_Z[29]),
	.Y(lo_2_lm[29])
);
defparam \cnt.lo_2_RNO[29] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[27]  (
	.A(we_lo[2]),
	.B(lo_2_s[27]),
	.C(xcsr_wdata_o_Z[27]),
	.Y(lo_2_lm[27])
);
defparam \cnt.lo_2_RNO[27] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[26]  (
	.A(we_lo[2]),
	.B(lo_2_s[26]),
	.C(xcsr_wdata_o_Z[26]),
	.Y(lo_2_lm[26])
);
defparam \cnt.lo_2_RNO[26] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[25]  (
	.A(we_lo[2]),
	.B(lo_2_s[25]),
	.C(xcsr_wdata_o_Z[25]),
	.Y(lo_2_lm[25])
);
defparam \cnt.lo_2_RNO[25] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[24]  (
	.A(we_lo[2]),
	.B(lo_2_s[24]),
	.C(xcsr_wdata_o_Z[24]),
	.Y(lo_2_lm[24])
);
defparam \cnt.lo_2_RNO[24] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[23]  (
	.A(we_lo[2]),
	.B(lo_2_s[23]),
	.C(xcsr_wdata_o_Z[23]),
	.Y(lo_2_lm[23])
);
defparam \cnt.lo_2_RNO[23] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[22]  (
	.A(we_lo[2]),
	.B(lo_2_s[22]),
	.C(xcsr_wdata_o_Z[22]),
	.Y(lo_2_lm[22])
);
defparam \cnt.lo_2_RNO[22] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[21]  (
	.A(we_lo[2]),
	.B(lo_2_s[21]),
	.C(xcsr_wdata_o_Z[21]),
	.Y(lo_2_lm[21])
);
defparam \cnt.lo_2_RNO[21] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[20]  (
	.A(we_lo[2]),
	.B(lo_2_s[20]),
	.C(xcsr_wdata_o_Z[20]),
	.Y(lo_2_lm[20])
);
defparam \cnt.lo_2_RNO[20] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[19]  (
	.A(we_lo[2]),
	.B(lo_2_s[19]),
	.C(xcsr_wdata_o_Z[19]),
	.Y(lo_2_lm[19])
);
defparam \cnt.lo_2_RNO[19] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[18]  (
	.A(we_lo[2]),
	.B(lo_2_s[18]),
	.C(xcsr_wdata_o_Z[18]),
	.Y(lo_2_lm[18])
);
defparam \cnt.lo_2_RNO[18] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[17]  (
	.A(we_lo[2]),
	.B(lo_2_s[17]),
	.C(xcsr_wdata_o_Z[17]),
	.Y(lo_2_lm[17])
);
defparam \cnt.lo_2_RNO[17] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[16]  (
	.A(we_lo[2]),
	.B(lo_2_s[16]),
	.C(xcsr_wdata_o_Z[16]),
	.Y(lo_2_lm[16])
);
defparam \cnt.lo_2_RNO[16] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[15]  (
	.A(we_lo[2]),
	.B(lo_2_s[15]),
	.C(xcsr_wdata_o_Z[15]),
	.Y(lo_2_lm[15])
);
defparam \cnt.lo_2_RNO[15] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[14]  (
	.A(we_lo[2]),
	.B(lo_2_s[14]),
	.C(xcsr_wdata_o_Z[14]),
	.Y(lo_2_lm[14])
);
defparam \cnt.lo_2_RNO[14] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[12]  (
	.A(we_lo[2]),
	.B(lo_2_s[12]),
	.C(xcsr_wdata_o_Z[12]),
	.Y(lo_2_lm[12])
);
defparam \cnt.lo_2_RNO[12] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[11]  (
	.A(we_lo[2]),
	.B(lo_2_s[11]),
	.C(xcsr_wdata_o_Z[11]),
	.Y(lo_2_lm[11])
);
defparam \cnt.lo_2_RNO[11] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[10]  (
	.A(we_lo[2]),
	.B(lo_2_s[10]),
	.C(xcsr_wdata_o_Z[10]),
	.Y(lo_2_lm[10])
);
defparam \cnt.lo_2_RNO[10] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[9]  (
	.A(we_lo[2]),
	.B(lo_2_s[9]),
	.C(xcsr_wdata_o_Z[9]),
	.Y(lo_2_lm[9])
);
defparam \cnt.lo_2_RNO[9] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[8]  (
	.A(we_lo[2]),
	.B(lo_2_s[8]),
	.C(xcsr_wdata_o_Z[8]),
	.Y(lo_2_lm[8])
);
defparam \cnt.lo_2_RNO[8] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[7]  (
	.A(we_lo[2]),
	.B(lo_2_s[7]),
	.C(xcsr_wdata_o_Z[7]),
	.Y(lo_2_lm[7])
);
defparam \cnt.lo_2_RNO[7] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[6]  (
	.A(we_lo[2]),
	.B(lo_2_s[6]),
	.C(xcsr_wdata_o_Z[6]),
	.Y(lo_2_lm[6])
);
defparam \cnt.lo_2_RNO[6] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[5]  (
	.A(we_lo[2]),
	.B(lo_2_s[5]),
	.C(xcsr_wdata_o_Z[5]),
	.Y(lo_2_lm[5])
);
defparam \cnt.lo_2_RNO[5] .INIT=8'hE4;
// @30:1660
  CFG4 \csr_write_access.csr.mstatus_mpie_7_u  (
	.A(cpu_trap),
	.B(xcsr_wdata_o_Z[7]),
	.C(mstatus_mie),
	.D(we),
	.Y(mstatus_mpie_7)
);
defparam \csr_write_access.csr.mstatus_mpie_7_u .INIT=16'hCCF5;
// @30:1660
  CFG3 \csr_write_access.csr.mcause_8[5]  (
	.A(we),
	.B(xcsr_wdata_o_Z[31]),
	.C(cause[6]),
	.Y(mcause_8[5])
);
defparam \csr_write_access.csr.mcause_8[5] .INIT=8'hD8;
// @30:1681
  CFG2 \csr_write_access.csr.mtvec3  (
	.A(xcsr_wdata_o_Z[0]),
	.B(xcsr_wdata_o_Z[1]),
	.Y(mtvec3)
);
defparam \csr_write_access.csr.mtvec3 .INIT=4'h2;
// @34:178
  CFG4 \ctrl.alu_op_RNO[0]  (
	.A(N_1871),
	.B(N_98_mux),
	.C(ir_funct3_0),
	.D(N_1899),
	.Y(N_106_mux)
);
defparam \ctrl.alu_op_RNO[0] .INIT=16'hAC00;
// @34:178
  CFG4 \execute_engine.state_RNO[5]  (
	.A(exc_buf[1]),
	.B(state_Z[5]),
	.C(N_1866),
	.D(cp_done),
	.Y(state_RNO[5])
);
defparam \execute_engine.state_RNO[5] .INIT=16'h3074;
// @30:1536
  CFG4 \trap_ctrl.env_pending_RNO  (
	.A(env_pending),
	.B(state_Z[11]),
	.C(state),
	.D(N_138),
	.Y(env_pending3_i[0])
);
defparam \trap_ctrl.env_pending_RNO .INIT=16'h7277;
// @30:629
  CFG4 \un1_execute_engine.state_4_0_a2_0_RNIAQHN  (
	.A(state_Z[4]),
	.B(exc_buf[1]),
	.C(N_1853),
	.D(N_125),
	.Y(state_4_i)
);
defparam \un1_execute_engine.state_4_0_a2_0_RNIAQHN .INIT=16'h0057;
// @30:2145
  CFG3 \csr_read_reg.csr.rdata_6_0_iv_9[19]  (
	.A(rdata_6_0_iv_2[19]),
	.B(rdata_6_0_iv_6[19]),
	.C(rdata_6_0_iv_3[19]),
	.Y(rdata_6_0_iv_9[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_9[19] .INIT=8'hFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_9[7]  (
	.A(hi_0[7]),
	.B(rdata_6_0_iv_0[7]),
	.C(csr_rdata112_s17),
	.D(rdata_6_0_iv_6[7]),
	.Y(rdata_6_0_iv_9[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_9[7] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_9[30]  (
	.A(hi_0[30]),
	.B(csr_rdata112_s17),
	.C(rdata_6_0_iv_1[30]),
	.D(rdata_6_0_iv_6[30]),
	.Y(rdata_6_0_iv_9[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_9[30] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_8[28]  (
	.A(mtvec[28]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[28]),
	.D(rdata_6_0_iv_5[28]),
	.Y(rdata_6_0_iv_8[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_8[28] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_8[3]  (
	.A(hi_0[3]),
	.B(csr_rdata112_s17),
	.C(rdata_6_0_iv_1[3]),
	.D(rdata_6_0_iv_5[3]),
	.Y(rdata_6_0_iv_8[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_8[3] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[2]  (
	.A(mtvec[2]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[2]),
	.D(rdata_6_0_iv_4[2]),
	.Y(rdata_6_0_iv_7[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[2] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_7[0]  (
	.A(mtvec[0]),
	.B(csr_rdata73_s4),
	.C(rdata_6_1_iv_1[0]),
	.D(rdata_6_1_iv_4[0]),
	.Y(rdata_6_1_iv_7[0])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_7[0] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[23]  (
	.A(mtvec[23]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[23]),
	.D(rdata_6_0_iv_4[23]),
	.Y(rdata_6_0_iv_7[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[23] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[18]  (
	.A(mtvec[18]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[18]),
	.D(rdata_6_0_iv_4[18]),
	.Y(rdata_6_0_iv_7[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[18] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[31]  (
	.A(mtvec[31]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[31]),
	.D(rdata_6_0_iv_4[31]),
	.Y(rdata_6_0_iv_7[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[31] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[11]  (
	.A(mtvec[11]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[11]),
	.D(rdata_6_0_iv_4[11]),
	.Y(rdata_6_0_iv_7[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[11] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[4]  (
	.A(mtvec[4]),
	.B(csr_rdata73_s4),
	.C(rdata_6_0_iv_1[4]),
	.D(rdata_6_0_iv_4[4]),
	.Y(rdata_6_0_iv_7[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[4] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[12]  (
	.A(csr_rdata112_s17),
	.B(hi_0[12]),
	.C(rdata_6_0_iv_1[12]),
	.D(rdata_6_0_iv_2[12]),
	.Y(rdata_6_0_iv_6[12])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[12] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[27]  (
	.A(lo_0_Z[27]),
	.B(rdata_6_0_iv_0[27]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[27]),
	.Y(rdata_6_0_iv_7[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[27] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[22]  (
	.A(lo_0_Z[22]),
	.B(rdata_6_0_iv_0[22]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[22]),
	.Y(rdata_6_0_iv_7[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[22] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[29]  (
	.A(lo_0_Z[29]),
	.B(rdata_6_0_iv_0[29]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[29]),
	.Y(rdata_6_0_iv_7[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[29] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[20]  (
	.A(lo_0_Z[20]),
	.B(rdata_6_0_iv_0[20]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[20]),
	.Y(rdata_6_0_iv_7[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[20] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[25]  (
	.A(lo_0_Z[25]),
	.B(rdata_6_0_iv_0[25]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[25]),
	.Y(rdata_6_0_iv_7[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[25] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[26]  (
	.A(lo_0_Z[26]),
	.B(rdata_6_0_iv_0[26]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[26]),
	.Y(rdata_6_0_iv_7[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[26] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_6[8]  (
	.A(csr_rdata112_s17),
	.B(hi_0[8]),
	.C(rdata_6_0_iv_1[8]),
	.D(rdata_6_0_iv_2[8]),
	.Y(rdata_6_0_iv_6[8])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_6[8] .INIT=16'hFFF8;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[9]  (
	.A(lo_0_Z[9]),
	.B(rdata_6_0_iv_0[9]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[9]),
	.Y(rdata_6_0_iv_7[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[9] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[17]  (
	.A(lo_0_Z[17]),
	.B(rdata_6_0_iv_0[17]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[17]),
	.Y(rdata_6_0_iv_7[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[17] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv_7[21]  (
	.A(lo_0_Z[21]),
	.B(rdata_6_0_iv_0[21]),
	.C(csr_rdata97_s15),
	.D(rdata_6_0_iv_4[21]),
	.Y(rdata_6_0_iv_7[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv_7[21] .INIT=16'hFFEC;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv_6[1]  (
	.A(csr_rdata113_s18),
	.B(hi_2[1]),
	.C(rdata_6_1_iv_1[1]),
	.D(rdata_6_1_iv_2[1]),
	.Y(rdata_6_1_iv_6[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv_6[1] .INIT=16'hFFF8;
// @30:2186
  CFG3 \cnt.hi_0_RNO[4]  (
	.A(we_hi[0]),
	.B(hi_0_s[4]),
	.C(xcsr_wdata_o_Z[4]),
	.Y(hi_0_lm[4])
);
defparam \cnt.hi_0_RNO[4] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[3]  (
	.A(we_hi[0]),
	.B(hi_0_s[3]),
	.C(xcsr_wdata_o_Z[3]),
	.Y(hi_0_lm[3])
);
defparam \cnt.hi_0_RNO[3] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[2]  (
	.A(we_hi[0]),
	.B(hi_0_s[2]),
	.C(xcsr_wdata_o_Z[2]),
	.Y(hi_0_lm[2])
);
defparam \cnt.hi_0_RNO[2] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_0_RNO[1]  (
	.A(we_hi[0]),
	.B(hi_0_s[1]),
	.C(xcsr_wdata_o_Z[1]),
	.Y(hi_0_lm[1])
);
defparam \cnt.hi_0_RNO[1] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[4]  (
	.A(we_hi[2]),
	.B(hi_2_s[4]),
	.C(xcsr_wdata_o_Z[4]),
	.Y(hi_2_lm[4])
);
defparam \cnt.hi_2_RNO[4] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[3]  (
	.A(we_hi[2]),
	.B(hi_2_s[3]),
	.C(xcsr_wdata_o_Z[3]),
	.Y(hi_2_lm[3])
);
defparam \cnt.hi_2_RNO[3] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[2]  (
	.A(we_hi[2]),
	.B(hi_2_s[2]),
	.C(xcsr_wdata_o_Z[2]),
	.Y(hi_2_lm[2])
);
defparam \cnt.hi_2_RNO[2] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.hi_2_RNO[1]  (
	.A(we_hi[2]),
	.B(hi_2_s[1]),
	.C(xcsr_wdata_o_Z[1]),
	.Y(hi_2_lm[1])
);
defparam \cnt.hi_2_RNO[1] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[4]  (
	.A(we_lo[0]),
	.B(lo_0_s[4]),
	.C(xcsr_wdata_o_Z[4]),
	.Y(lo_0_lm[4])
);
defparam \cnt.lo_0_RNO[4] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[3]  (
	.A(we_lo[0]),
	.B(lo_0_s[3]),
	.C(xcsr_wdata_o_Z[3]),
	.Y(lo_0_lm[3])
);
defparam \cnt.lo_0_RNO[3] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[2]  (
	.A(we_lo[0]),
	.B(lo_0_s[2]),
	.C(xcsr_wdata_o_Z[2]),
	.Y(lo_0_lm[2])
);
defparam \cnt.lo_0_RNO[2] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[1]  (
	.A(we_lo[0]),
	.B(lo_0_s[1]),
	.C(xcsr_wdata_o_Z[1]),
	.Y(lo_0_lm[1])
);
defparam \cnt.lo_0_RNO[1] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_0_RNO[0]  (
	.A(we_lo[0]),
	.B(lo_0_s[0]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(lo_0_lm[0])
);
defparam \cnt.lo_0_RNO[0] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[4]  (
	.A(we_lo[2]),
	.B(lo_2_s[4]),
	.C(xcsr_wdata_o_Z[4]),
	.Y(lo_2_lm[4])
);
defparam \cnt.lo_2_RNO[4] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[3]  (
	.A(we_lo[2]),
	.B(lo_2_s[3]),
	.C(xcsr_wdata_o_Z[3]),
	.Y(lo_2_lm[3])
);
defparam \cnt.lo_2_RNO[3] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[2]  (
	.A(we_lo[2]),
	.B(lo_2_s[2]),
	.C(xcsr_wdata_o_Z[2]),
	.Y(lo_2_lm[2])
);
defparam \cnt.lo_2_RNO[2] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[1]  (
	.A(we_lo[2]),
	.B(lo_2_s[1]),
	.C(xcsr_wdata_o_Z[1]),
	.Y(lo_2_lm[1])
);
defparam \cnt.lo_2_RNO[1] .INIT=8'hE4;
// @30:2186
  CFG3 \cnt.lo_2_RNO[0]  (
	.A(we_lo[2]),
	.B(lo_2_s[0]),
	.C(xcsr_wdata_o_Z[0]),
	.Y(lo_2_lm[0])
);
defparam \cnt.lo_2_RNO[0] .INIT=8'hE4;
// @30:1660
  CFG3 \csr_write_access.csr.mcause_8[3]  (
	.A(we),
	.B(xcsr_wdata_o_Z[3]),
	.C(cause[3]),
	.Y(mcause_8[3])
);
defparam \csr_write_access.csr.mcause_8[3] .INIT=8'hD8;
// @30:1660
  CFG3 \csr_write_access.csr.mcause_8[4]  (
	.A(we),
	.B(xcsr_wdata_o_Z[4]),
	.C(cause[4]),
	.Y(mcause_8[4])
);
defparam \csr_write_access.csr.mcause_8[4] .INIT=8'hD8;
// @30:1660
  CFG3 \csr_write_access.csr.mcause_8[0]  (
	.A(we),
	.B(xcsr_wdata_o_Z[0]),
	.C(cause[0]),
	.Y(mcause_8[0])
);
defparam \csr_write_access.csr.mcause_8[0] .INIT=8'hD8;
// @30:1660
  CFG3 \csr_write_access.csr.mcause_8[2]  (
	.A(we),
	.B(xcsr_wdata_o_Z[2]),
	.C(cause[2]),
	.Y(mcause_8[2])
);
defparam \csr_write_access.csr.mcause_8[2] .INIT=8'hD8;
// @30:1660
  CFG3 \csr_write_access.csr.mcause_8[1]  (
	.A(we),
	.B(xcsr_wdata_o_Z[1]),
	.C(cause[1]),
	.Y(mcause_8[1])
);
defparam \csr_write_access.csr.mcause_8[1] .INIT=8'hD8;
// @30:1660
  CFG4 \csr_write_access.csr.mstatus_mie_7_u  (
	.A(cpu_trap),
	.B(xcsr_wdata_o_Z[3]),
	.C(mstatus_mpie),
	.D(we),
	.Y(mstatus_mie_7)
);
defparam \csr_write_access.csr.mstatus_mie_7_u .INIT=16'hCC50;
// @30:629
  CFG4 \execute_engine.state_RNO[11]  (
	.A(env_pending),
	.B(state_Z[12]),
	.C(N_138),
	.D(state_Z[11]),
	.Y(N_1003_i)
);
defparam \execute_engine.state_RNO[11] .INIT=16'h558C;
// @30:1153
  CFG4 \csr_reg_valid.m17  (
	.A(ir[26]),
	.B(xcsr_addr_4),
	.C(N_18_1),
	.D(N_16),
	.Y(N_18)
);
defparam \csr_reg_valid.m17 .INIT=16'hF2F0;
// @30:1153
  CFG4 \csr_reg_valid.m33_3  (
	.A(xcsr_addr_10),
	.B(ir[25]),
	.C(i8_mux),
	.D(ir[31]),
	.Y(m33_2)
);
defparam \csr_reg_valid.m33_3 .INIT=16'h2000;
// @30:1492
  CFG3 \trap_ctrl.cause_34[0]  (
	.A(cause_34_sm9),
	.B(cause_34_m10[0]),
	.C(cause_34_1[0]),
	.Y(cause_34[0])
);
defparam \trap_ctrl.cause_34[0] .INIT=8'hF8;
// @30:1414
  CFG4 \trap_ctrl.exc_buf_RNO_0[1]  (
	.A(cpu_trap),
	.B(exc_buf_10_a1_1[1]),
	.C(exc_buf_10_a2[1]),
	.D(N_1975),
	.Y(exc_buf_1[1])
);
defparam \trap_ctrl.exc_buf_RNO_0[1] .INIT=16'h0501;
// @30:629
  CFG4 \execute_engine.state_RNO_0[12]  (
	.A(state_ns_0_4[0]),
	.B(N_1061),
	.C(state_Z[4]),
	.D(N_1853),
	.Y(state_ns_0_6[0])
);
defparam \execute_engine.state_RNO_0[12] .INIT=16'hFEEE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[5]  (
	.A(rdata_6_0_iv_0[5]),
	.B(rdata_6_0_iv_3[5]),
	.C(rdata_6_0_iv_2[5]),
	.D(rdata_6_0_iv_4[5]),
	.Y(rdata_6[5])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[5] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[3]  (
	.A(rdata_6_0_iv_2[3]),
	.B(rdata_6_0_iv_3[3]),
	.C(rdata_6_0_iv_6[3]),
	.D(rdata_6_0_iv_8[3]),
	.Y(rdata_6[3])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[3] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[2]  (
	.A(rdata_6_0_iv_2[2]),
	.B(rdata_6_0_iv_0[2]),
	.C(rdata_6_0_iv_5[2]),
	.D(rdata_6_0_iv_7[2]),
	.Y(rdata_6[2])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[2] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[18]  (
	.A(rdata_6_0_iv_2[18]),
	.B(rdata_6_0_iv_0[18]),
	.C(rdata_6_0_iv_5[18]),
	.D(rdata_6_0_iv_7[18]),
	.Y(rdata_6[18])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[18] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[19]  (
	.A(rdata_6_0_iv_0[19]),
	.B(rdata_6_0_iv_1[19]),
	.C(rdata_6_0_iv_5[19]),
	.D(rdata_6_0_iv_9[19]),
	.Y(rdata_6[19])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[19] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[17]  (
	.A(hi_0_m[17]),
	.B(rdata_6_0_iv_2[17]),
	.C(rdata_6_0_iv_1[17]),
	.D(rdata_6_0_iv_7[17]),
	.Y(rdata_6[17])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[17] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[14]  (
	.A(rdata_6_0_iv_0[14]),
	.B(rdata_6_0_iv_3[14]),
	.C(rdata_6_0_iv_2[14]),
	.D(rdata_6_0_iv_4[14]),
	.Y(rdata_6[14])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[14] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[15]  (
	.A(rdata_6_0_iv_0[15]),
	.B(rdata_6_0_iv_3[15]),
	.C(rdata_6_0_iv_2[15]),
	.D(rdata_6_0_iv_4[15]),
	.Y(rdata_6[15])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[15] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[13]  (
	.A(rdata_6_0_iv_0[13]),
	.B(rdata_6_0_iv_3[13]),
	.C(rdata_6_0_iv_2[13]),
	.D(rdata_6_0_iv_4[13]),
	.Y(rdata_6[13])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[13] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[11]  (
	.A(rdata_6_0_iv_2[11]),
	.B(rdata_6_0_iv_0[11]),
	.C(rdata_6_0_iv_7[11]),
	.D(rdata_6_0_iv_5[11]),
	.Y(rdata_6[11])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[11] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[10]  (
	.A(rdata_6_0_iv_0[10]),
	.B(rdata_6_0_iv_3[10]),
	.C(rdata_6_0_iv_2[10]),
	.D(rdata_6_0_iv_4[10]),
	.Y(rdata_6[10])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[10] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[9]  (
	.A(hi_0_m[9]),
	.B(rdata_6_0_iv_2[9]),
	.C(rdata_6_0_iv_1[9]),
	.D(rdata_6_0_iv_7[9]),
	.Y(rdata_6[9])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[9] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[6]  (
	.A(rdata_6_0_iv_0[6]),
	.B(rdata_6_0_iv_3[6]),
	.C(rdata_6_0_iv_2[6]),
	.D(rdata_6_0_iv_4[6]),
	.Y(rdata_6[6])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[6] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[4]  (
	.A(lo_0_m[4]),
	.B(rdata_6_0_iv_2[4]),
	.C(rdata_6_0_iv_7[4]),
	.D(rdata_6_0_iv_5[4]),
	.Y(rdata_6[4])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[4] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[31]  (
	.A(rdata_6_0_iv_2[31]),
	.B(rdata_6_0_iv_0[31]),
	.C(rdata_6_0_iv_7[31]),
	.D(rdata_6_0_iv_5[31]),
	.Y(rdata_6[31])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[31] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[29]  (
	.A(hi_0_m[29]),
	.B(rdata_6_0_iv_2[29]),
	.C(rdata_6_0_iv_1[29]),
	.D(rdata_6_0_iv_7[29]),
	.Y(rdata_6[29])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[29] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[26]  (
	.A(hi_0_m[26]),
	.B(rdata_6_0_iv_2[26]),
	.C(rdata_6_0_iv_1[26]),
	.D(rdata_6_0_iv_7[26]),
	.Y(rdata_6[26])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[26] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[27]  (
	.A(hi_0_m[27]),
	.B(rdata_6_0_iv_2[27]),
	.C(rdata_6_0_iv_1[27]),
	.D(rdata_6_0_iv_7[27]),
	.Y(rdata_6[27])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[27] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[25]  (
	.A(hi_0_m[25]),
	.B(rdata_6_0_iv_2[25]),
	.C(rdata_6_0_iv_1[25]),
	.D(rdata_6_0_iv_7[25]),
	.Y(rdata_6[25])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[25] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[24]  (
	.A(rdata_6_0_iv_4[24]),
	.B(rdata_6_0_iv_3[24]),
	.C(rdata_6_0_iv_6[24]),
	.D(rdata_6_0_iv_5[24]),
	.Y(rdata_6[24])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[24] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[22]  (
	.A(hi_0_m[22]),
	.B(rdata_6_0_iv_2[22]),
	.C(rdata_6_0_iv_1[22]),
	.D(rdata_6_0_iv_7[22]),
	.Y(rdata_6[22])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[22] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[23]  (
	.A(rdata_6_0_iv_2[23]),
	.B(rdata_6_0_iv_0[23]),
	.C(rdata_6_0_iv_7[23]),
	.D(rdata_6_0_iv_5[23]),
	.Y(rdata_6[23])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[23] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[21]  (
	.A(hi_0_m[21]),
	.B(rdata_6_0_iv_2[21]),
	.C(rdata_6_0_iv_1[21]),
	.D(rdata_6_0_iv_7[21]),
	.Y(rdata_6[21])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[21] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[20]  (
	.A(hi_0_m[20]),
	.B(rdata_6_0_iv_2[20]),
	.C(rdata_6_0_iv_1[20]),
	.D(rdata_6_0_iv_7[20]),
	.Y(rdata_6[20])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[20] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_1_iv[1]  (
	.A(rdata_6_1_iv_0[1]),
	.B(rdata_6_1_iv_6[1]),
	.C(lo_0_m[1]),
	.D(rdata_6_1_iv_4[1]),
	.Y(rdata_6[1])
);
defparam \csr_read_reg.csr.rdata_6_1_iv[1] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[16]  (
	.A(rdata_6_0_iv_4[16]),
	.B(rdata_6_0_iv_3[16]),
	.C(rdata_6_0_iv_6[16]),
	.D(rdata_6_0_iv_5[16]),
	.Y(rdata_6[16])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[16] .INIT=16'hFFFE;
// @30:629
  CFG4 \execute_engine.state_RNO[7]  (
	.A(state_ns_i_0[5]),
	.B(N_1032),
	.C(state_Z[7]),
	.D(state_Z[2]),
	.Y(N_1008_i)
);
defparam \execute_engine.state_RNO[7] .INIT=16'h5150;
// @30:1660
  CFG3 \csr.mepc_8[6]  (
	.A(mepc_8_1[6]),
	.B(xcsr_wdata_o_Z[6]),
	.C(we),
	.Y(mepc_8[6])
);
defparam \csr.mepc_8[6] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[5]  (
	.A(mepc_8_1[5]),
	.B(xcsr_wdata_o_Z[5]),
	.C(we),
	.Y(mepc_8[5])
);
defparam \csr.mepc_8[5] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[7]  (
	.A(mepc_8_1[7]),
	.B(xcsr_wdata_o_Z[7]),
	.C(we),
	.Y(mepc_8[7])
);
defparam \csr.mepc_8[7] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[12]  (
	.A(mepc_8_1[12]),
	.B(xcsr_wdata_o_Z[12]),
	.C(we),
	.Y(mepc_8[12])
);
defparam \csr.mepc_8[12] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[22]  (
	.A(mepc_8_1[22]),
	.B(xcsr_wdata_o_Z[22]),
	.C(we),
	.Y(mepc_8[22])
);
defparam \csr.mepc_8[22] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[10]  (
	.A(mepc_8_1[10]),
	.B(xcsr_wdata_o_Z[10]),
	.C(we),
	.Y(mepc_8[10])
);
defparam \csr.mepc_8[10] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[25]  (
	.A(mepc_8_1[25]),
	.B(xcsr_wdata_o_Z[25]),
	.C(we),
	.Y(mepc_8[25])
);
defparam \csr.mepc_8[25] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[18]  (
	.A(mepc_8_1[18]),
	.B(xcsr_wdata_o_Z[18]),
	.C(we),
	.Y(mepc_8[18])
);
defparam \csr.mepc_8[18] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[19]  (
	.A(mepc_8_1[19]),
	.B(xcsr_wdata_o_Z[19]),
	.C(we),
	.Y(mepc_8[19])
);
defparam \csr.mepc_8[19] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[21]  (
	.A(mepc_8_1[21]),
	.B(xcsr_wdata_o_Z[21]),
	.C(we),
	.Y(mepc_8[21])
);
defparam \csr.mepc_8[21] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[11]  (
	.A(mepc_8_1[11]),
	.B(xcsr_wdata_o_Z[11]),
	.C(we),
	.Y(mepc_8[11])
);
defparam \csr.mepc_8[11] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[16]  (
	.A(mepc_8_1[16]),
	.B(xcsr_wdata_o_Z[16]),
	.C(we),
	.Y(mepc_8[16])
);
defparam \csr.mepc_8[16] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[23]  (
	.A(mepc_8_1[23]),
	.B(xcsr_wdata_o_Z[23]),
	.C(we),
	.Y(mepc_8[23])
);
defparam \csr.mepc_8[23] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[14]  (
	.A(mepc_8_1[14]),
	.B(xcsr_wdata_o_Z[14]),
	.C(we),
	.Y(mepc_8[14])
);
defparam \csr.mepc_8[14] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[26]  (
	.A(mepc_8_1[26]),
	.B(xcsr_wdata_o_Z[26]),
	.C(we),
	.Y(mepc_8[26])
);
defparam \csr.mepc_8[26] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[27]  (
	.A(mepc_8_1[27]),
	.B(xcsr_wdata_o_Z[27]),
	.C(we),
	.Y(mepc_8[27])
);
defparam \csr.mepc_8[27] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[15]  (
	.A(mepc_8_1[15]),
	.B(xcsr_wdata_o_Z[15]),
	.C(we),
	.Y(mepc_8[15])
);
defparam \csr.mepc_8[15] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[8]  (
	.A(mepc_8_1[8]),
	.B(xcsr_wdata_o_Z[8]),
	.C(we),
	.Y(mepc_8[8])
);
defparam \csr.mepc_8[8] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[30]  (
	.A(mepc_8_1[30]),
	.B(xcsr_wdata_o_Z[30]),
	.C(we),
	.Y(mepc_8[30])
);
defparam \csr.mepc_8[30] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[17]  (
	.A(mepc_8_1[17]),
	.B(xcsr_wdata_o_Z[17]),
	.C(we),
	.Y(mepc_8[17])
);
defparam \csr.mepc_8[17] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[24]  (
	.A(mepc_8_1[24]),
	.B(xcsr_wdata_o_Z[24]),
	.C(we),
	.Y(mepc_8[24])
);
defparam \csr.mepc_8[24] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[9]  (
	.A(mepc_8_1[9]),
	.B(xcsr_wdata_o_Z[9]),
	.C(we),
	.Y(mepc_8[9])
);
defparam \csr.mepc_8[9] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[31]  (
	.A(mepc_8_1[31]),
	.B(xcsr_wdata_o_Z[31]),
	.C(we),
	.Y(mepc_8[31])
);
defparam \csr.mepc_8[31] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[29]  (
	.A(mepc_8_1[29]),
	.B(xcsr_wdata_o_Z[29]),
	.C(we),
	.Y(mepc_8[29])
);
defparam \csr.mepc_8[29] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[20]  (
	.A(mepc_8_1[20]),
	.B(xcsr_wdata_o_Z[20]),
	.C(we),
	.Y(mepc_8[20])
);
defparam \csr.mepc_8[20] .INIT=8'hEA;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[7]  (
	.A(rdata_6_0_iv_3[7]),
	.B(rdata_6_0_iv_4[7]),
	.C(rdata_6_0_iv_7[7]),
	.D(rdata_6_0_iv_9[7]),
	.Y(rdata_6[7])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[7] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[30]  (
	.A(rdata_6_0_iv_3[30]),
	.B(rdata_6_0_iv_4[30]),
	.C(rdata_6_0_iv_9[30]),
	.D(rdata_6_0_iv_7[30]),
	.Y(rdata_6[30])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[30] .INIT=16'hFFFE;
// @30:2145
  CFG4 \csr_read_reg.csr.rdata_6_0_iv[28]  (
	.A(rdata_6_0_iv_3[28]),
	.B(rdata_6_0_iv_2[28]),
	.C(rdata_6_0_iv_6[28]),
	.D(rdata_6_0_iv_8[28]),
	.Y(rdata_6[28])
);
defparam \csr_read_reg.csr.rdata_6_0_iv[28] .INIT=16'hFFFE;
// @30:629
  CFG4 \execute_engine.state_RNO[12]  (
	.A(state_Z[0]),
	.B(N_1840),
	.C(lsu_wait_i),
	.D(state_ns_0_6[0]),
	.Y(state_ns[0])
);
defparam \execute_engine.state_RNO[12] .INIT=16'hFF8A;
// @30:1153
  CFG4 \csr_reg_valid.m20  (
	.A(ir[26]),
	.B(ir[25]),
	.C(N_18),
	.D(N_19),
	.Y(N_21)
);
defparam \csr_reg_valid.m20 .INIT=16'h7430;
// @30:1389
  CFG4 \trap_ctrl.exc_buf_RNO[0]  (
	.A(rdata_0[16]),
	.B(exc_buf[0]),
	.C(state_ns[6]),
	.D(cpu_trap),
	.Y(N_1831_i)
);
defparam \trap_ctrl.exc_buf_RNO[0] .INIT=16'h00EC;
// @30:1414
  CFG4 \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_2[1]  (
	.A(ir[4]),
	.B(d_m2_1_1),
	.C(d_m2_2_1),
	.D(d_N_3_1),
	.Y(d_N_3)
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO_2[1] .INIT=16'hFFA8;
// @30:1660
  CFG3 \csr.mepc_8[2]  (
	.A(mepc_8_1[2]),
	.B(xcsr_wdata_o_Z[2]),
	.C(we),
	.Y(mepc_8[2])
);
defparam \csr.mepc_8[2] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[3]  (
	.A(mepc_8_1[3]),
	.B(xcsr_wdata_o_Z[3]),
	.C(we),
	.Y(mepc_8[3])
);
defparam \csr.mepc_8[3] .INIT=8'hEA;
// @30:1660
  CFG3 \csr.mepc_8[4]  (
	.A(mepc_8_1[4]),
	.B(xcsr_wdata_o_Z[4]),
	.C(we),
	.Y(mepc_8[4])
);
defparam \csr.mepc_8[4] .INIT=8'hEA;
// @30:1414
  CFG4 \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO[1]  (
	.A(ir[3]),
	.B(d_N_13),
	.C(d_N_12_mux),
	.D(d_N_3),
	.Y(d_N_13_mux_2)
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3_RNO[1] .INIT=16'h084C;
// @30:1414
  CFG4 \trap_buffer.trap_ctrl.exc_buf_10_a3[1]  (
	.A(trap_N_11_mux),
	.B(d_N_13_mux_2),
	.C(exc_buf[1]),
	.D(d_N_13_mux_1),
	.Y(exc_buf_10_a3[1])
);
defparam \trap_buffer.trap_ctrl.exc_buf_10_a3[1] .INIT=16'h0001;
// @30:1414
  CFG4 \trap_ctrl.exc_buf_RNO[1]  (
	.A(exc_buf_10_a0_1[1]),
	.B(exc_buf_1[1]),
	.C(un17_csr_reg_valid),
	.D(exc_buf_10_a3[1]),
	.Y(exc_buf_10[1])
);
defparam \trap_ctrl.exc_buf_RNO[1] .INIT=16'h00C4;
// @30:1351
  CFG4 \illegal_instruction_check.un17_csr_reg_valid  (
	.A(ir[28]),
	.B(i12_mux),
	.C(un17_csr_reg_valid_0),
	.D(i12_mux_0),
	.Y(un17_csr_reg_valid)
);
defparam \illegal_instruction_check.un17_csr_reg_valid .INIT=16'hF1FB;
// @30:448
  neorv32_fifo_2_17_false_false_1 \prefetch_buffer.1.prefetch_buffer_inst  (
	.state_ns_5(state_ns[6]),
	.state_ns_0(state_ns[1]),
	.rdata_1(rdata_1[15:0]),
	.un1_neorv32_core_bus_switch_inst_1(un1_neorv32_core_bus_switch_inst_1[33:32]),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst_0),
	.state_0(state_0[0]),
	.N_981_i(N_981_i),
	.N_279_i_1z(N_279_i),
	.restart_2(restart_2),
	.full_0(full),
	.pce(pce),
	.N_35_0(N_35_0),
	.N_232_mux(N_232_mux),
	.N_233_mux(N_233_mux),
	.N_1856_i(N_1856_i),
	.N_234_mux(N_234_mux),
	.N_231_mux(N_231_mux),
	.N_1847_i(N_1847_i),
	.N_1848_i(N_1848_i),
	.N_212_mux(N_212_mux),
	.N_1850_i(N_1850_i),
	.N_213_mux(N_213_mux),
	.N_29_0(N_29_0),
	.N_1861_i(N_1861_i),
	.N_113(N_113_0),
	.N_1860_i(N_1860_i),
	.N_32_0(N_32_0),
	.N_288_i(N_288_i),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys),
	.N_283(N_283),
	.pc(pc)
);
// @30:448
  neorv32_fifo_2_17_false_false_0 \prefetch_buffer.0.prefetch_buffer_inst  (
	.avail_0(avail[0]),
	.un1_neorv32_core_bus_switch_inst_1(un1_neorv32_core_bus_switch_inst_1[33:32]),
	.rdata_0(rdata_0[16:0]),
	.state_ns_0(state_ns[6]),
	.full(full),
	.N_214_mux(N_214_mux),
	.N_215_mux(N_215_mux),
	.N_216_mux(N_216_mux),
	.N_217_mux(N_217_mux),
	.N_218_mux(N_218_mux),
	.N_219_mux(N_219_mux),
	.N_220_mux(N_220_mux),
	.N_221_mux(N_221_mux),
	.N_65_0(N_65_0),
	.N_68_0(N_68_0),
	.N_222_mux(N_222_mux),
	.N_226_mux(N_226_mux),
	.N_227_mux(N_227_mux),
	.N_228_mux(N_228_mux),
	.N_229_mux(N_229_mux),
	.N_230_mux(N_230_mux),
	.N_288_i(N_288_i),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys),
	.N_283(N_283),
	.pc(pc)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_control */

module neorv32_cpu_regfile (
  rf_rd,
  rf_rs1,
  csr_rdata_11,
  csr_rdata_5,
  csr_rdata_9,
  csr_rdata_23,
  csr_rdata_12,
  csr_rdata_15,
  csr_rdata_13,
  csr_rdata_8,
  csr_rdata_28,
  csr_rdata_10,
  csr_rdata_3,
  csr_rdata_14,
  csr_rdata_16,
  csr_rdata_22,
  csr_rdata_2,
  csr_rdata_7,
  csr_rdata_26,
  csr_rdata_27,
  csr_rdata_0,
  alu_res_11,
  alu_res_5,
  alu_res_9,
  alu_res_23,
  alu_res_12,
  alu_res_15,
  alu_res_13,
  alu_res_8,
  alu_res_28,
  alu_res_10,
  alu_res_3,
  alu_res_14,
  alu_res_16,
  alu_res_22,
  alu_res_2,
  alu_res_7,
  alu_res_27,
  alu_res_0,
  link_pc_11,
  link_pc_5,
  link_pc_9,
  link_pc_23,
  link_pc_12,
  link_pc_15,
  link_pc_13,
  link_pc_8,
  link_pc_28,
  link_pc_10,
  link_pc_3,
  link_pc_14,
  link_pc_16,
  link_pc_22,
  link_pc_2,
  link_pc_7,
  link_pc_26,
  link_pc_27,
  link_pc_0,
  mem_rdata_11,
  mem_rdata_5,
  mem_rdata_9,
  mem_rdata_23,
  mem_rdata_12,
  mem_rdata_15,
  mem_rdata_13,
  mem_rdata_8,
  mem_rdata_28,
  mem_rdata_10,
  mem_rdata_3,
  mem_rdata_14,
  mem_rdata_16,
  mem_rdata_22,
  mem_rdata_2,
  mem_rdata_7,
  mem_rdata_26,
  mem_rdata_27,
  mem_rdata_0,
  rf_mux,
  rs1,
  rs2,
  rf_wdata_0,
  xcsr_addr,
  un2_rd_zero,
  un2_rd_zero_0,
  rf_wb_en,
  rf_zero_we,
  N_20_i,
  N_38_i,
  N_1736_i,
  N_1652_i,
  N_1663_i,
  N_1745_i,
  N_39_i,
  N_1569_i,
  N_1672_i,
  N_1681_i,
  N_1604_i,
  N_1613_i,
  N_1751_i,
  top_sb_0_FIC_0_CLK
)
;
input [4:0] rf_rd ;
input [4:0] rf_rs1 ;
input csr_rdata_11 ;
input csr_rdata_5 ;
input csr_rdata_9 ;
input csr_rdata_23 ;
input csr_rdata_12 ;
input csr_rdata_15 ;
input csr_rdata_13 ;
input csr_rdata_8 ;
input csr_rdata_28 ;
input csr_rdata_10 ;
input csr_rdata_3 ;
input csr_rdata_14 ;
input csr_rdata_16 ;
input csr_rdata_22 ;
input csr_rdata_2 ;
input csr_rdata_7 ;
input csr_rdata_26 ;
input csr_rdata_27 ;
input csr_rdata_0 ;
input alu_res_11 ;
input alu_res_5 ;
input alu_res_9 ;
input alu_res_23 ;
input alu_res_12 ;
input alu_res_15 ;
input alu_res_13 ;
input alu_res_8 ;
input alu_res_28 ;
input alu_res_10 ;
input alu_res_3 ;
input alu_res_14 ;
input alu_res_16 ;
input alu_res_22 ;
input alu_res_2 ;
input alu_res_7 ;
input alu_res_27 ;
input alu_res_0 ;
input link_pc_11 ;
input link_pc_5 ;
input link_pc_9 ;
input link_pc_23 ;
input link_pc_12 ;
input link_pc_15 ;
input link_pc_13 ;
input link_pc_8 ;
input link_pc_28 ;
input link_pc_10 ;
input link_pc_3 ;
input link_pc_14 ;
input link_pc_16 ;
input link_pc_22 ;
input link_pc_2 ;
input link_pc_7 ;
input link_pc_26 ;
input link_pc_27 ;
input link_pc_0 ;
input mem_rdata_11 ;
input mem_rdata_5 ;
input mem_rdata_9 ;
input mem_rdata_23 ;
input mem_rdata_12 ;
input mem_rdata_15 ;
input mem_rdata_13 ;
input mem_rdata_8 ;
input mem_rdata_28 ;
input mem_rdata_10 ;
input mem_rdata_3 ;
input mem_rdata_14 ;
input mem_rdata_16 ;
input mem_rdata_22 ;
input mem_rdata_2 ;
input mem_rdata_7 ;
input mem_rdata_26 ;
input mem_rdata_27 ;
input mem_rdata_0 ;
input [1:0] rf_mux ;
output [31:0] rs1 ;
output [31:0] rs2 ;
input rf_wdata_0 ;
input [4:0] xcsr_addr ;
output un2_rd_zero ;
input un2_rd_zero_0 ;
input rf_wb_en ;
input rf_zero_we ;
input N_20_i ;
input N_38_i ;
input N_1736_i ;
input N_1652_i ;
input N_1663_i ;
input N_1745_i ;
input N_39_i ;
input N_1569_i ;
input N_1672_i ;
input N_1681_i ;
input N_1604_i ;
input N_1613_i ;
input N_1751_i ;
input top_sb_0_FIC_0_CLK ;
wire csr_rdata_11 ;
wire csr_rdata_5 ;
wire csr_rdata_9 ;
wire csr_rdata_23 ;
wire csr_rdata_12 ;
wire csr_rdata_15 ;
wire csr_rdata_13 ;
wire csr_rdata_8 ;
wire csr_rdata_28 ;
wire csr_rdata_10 ;
wire csr_rdata_3 ;
wire csr_rdata_14 ;
wire csr_rdata_16 ;
wire csr_rdata_22 ;
wire csr_rdata_2 ;
wire csr_rdata_7 ;
wire csr_rdata_26 ;
wire csr_rdata_27 ;
wire csr_rdata_0 ;
wire alu_res_11 ;
wire alu_res_5 ;
wire alu_res_9 ;
wire alu_res_23 ;
wire alu_res_12 ;
wire alu_res_15 ;
wire alu_res_13 ;
wire alu_res_8 ;
wire alu_res_28 ;
wire alu_res_10 ;
wire alu_res_3 ;
wire alu_res_14 ;
wire alu_res_16 ;
wire alu_res_22 ;
wire alu_res_2 ;
wire alu_res_7 ;
wire alu_res_27 ;
wire alu_res_0 ;
wire link_pc_11 ;
wire link_pc_5 ;
wire link_pc_9 ;
wire link_pc_23 ;
wire link_pc_12 ;
wire link_pc_15 ;
wire link_pc_13 ;
wire link_pc_8 ;
wire link_pc_28 ;
wire link_pc_10 ;
wire link_pc_3 ;
wire link_pc_14 ;
wire link_pc_16 ;
wire link_pc_22 ;
wire link_pc_2 ;
wire link_pc_7 ;
wire link_pc_26 ;
wire link_pc_27 ;
wire link_pc_0 ;
wire mem_rdata_11 ;
wire mem_rdata_5 ;
wire mem_rdata_9 ;
wire mem_rdata_23 ;
wire mem_rdata_12 ;
wire mem_rdata_15 ;
wire mem_rdata_13 ;
wire mem_rdata_8 ;
wire mem_rdata_28 ;
wire mem_rdata_10 ;
wire mem_rdata_3 ;
wire mem_rdata_14 ;
wire mem_rdata_16 ;
wire mem_rdata_22 ;
wire mem_rdata_2 ;
wire mem_rdata_7 ;
wire mem_rdata_26 ;
wire mem_rdata_27 ;
wire mem_rdata_0 ;
wire rf_wdata_0 ;
wire un2_rd_zero ;
wire un2_rd_zero_0 ;
wire rf_wb_en ;
wire rf_zero_we ;
wire N_20_i ;
wire N_38_i ;
wire N_1736_i ;
wire N_1652_i ;
wire N_1663_i ;
wire N_1745_i ;
wire N_39_i ;
wire N_1569_i ;
wire N_1672_i ;
wire N_1681_i ;
wire N_1604_i ;
wire N_1613_i ;
wire N_1751_i ;
wire top_sb_0_FIC_0_CLK ;
wire [4:0] opa_addr_Z;
wire [31:3] rf_wdata;
wire [17:14] reg_file_1_reg_file_1_0_1_A_DOUT;
wire [17:14] reg_file_1_reg_file_1_0_1_B_DOUT;
wire [31:3] rf_wdata_3_1_0_co1;
wire [31:3] rf_wdata_3_1_0_wmux_0_S;
wire [31:3] rf_wdata_3_1_0_y0;
wire [31:3] rf_wdata_3_1_0_co0;
wire [31:3] rf_wdata_3_1_0_wmux_S;
wire VCC ;
wire GND ;
wire rf_we_Z ;
wire NC0 ;
wire NC1 ;
// @32:83
  RAM64x18 reg_file_1_reg_file_1_0_0 (
	.A_DOUT(rs2[17:0]),
	.B_DOUT(rs1[17:0]),
	.BUSY(NC0),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(top_sb_0_FIC_0_CLK),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, xcsr_addr[4:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(top_sb_0_FIC_0_CLK),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_CLK(top_sb_0_FIC_0_CLK),
	.C_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_DIN({rf_wdata[17:10], N_1672_i, rf_wdata[8], N_1681_i, rf_wdata[6:5], N_1604_i, rf_wdata[3], N_1613_i, N_1751_i, rf_wdata_0}),
	.C_WEN(rf_we_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam reg_file_1_reg_file_1_0_0.RAMINDEX="reg_file_1[31:0]%32%32%SPEED%0%0%MICRO_RAM";
// @32:83
  RAM64x18 reg_file_1_reg_file_1_0_1 (
	.A_DOUT({reg_file_1_reg_file_1_0_1_A_DOUT[17:14], rs2[31:18]}),
	.B_DOUT({reg_file_1_reg_file_1_0_1_B_DOUT[17:14], rs1[31:18]}),
	.BUSY(NC1),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(top_sb_0_FIC_0_CLK),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, xcsr_addr[4:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(top_sb_0_FIC_0_CLK),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_CLK(top_sb_0_FIC_0_CLK),
	.C_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, rf_wdata[31:29], N_38_i, N_1736_i, rf_wdata[26:25], N_1652_i, N_1663_i, N_1745_i, N_39_i, N_1569_i, rf_wdata[19:18]}),
	.C_WEN(rf_we_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam reg_file_1_reg_file_1_0_1.RAMINDEX="reg_file_1[31:0]%32%32%SPEED%0%1%MICRO_RAM";
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[14]  (
	.FCO(rf_wdata_3_1_0_co1[14]),
	.S(rf_wdata_3_1_0_wmux_0_S[14]),
	.Y(rf_wdata[14]),
	.B(rf_mux[0]),
	.C(mem_rdata_11),
	.D(link_pc_11),
	.A(rf_wdata_3_1_0_y0[14]),
	.FCI(rf_wdata_3_1_0_co0[14])
);
defparam \rf_wdata_3_1_0_wmux_0[14] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[14]  (
	.FCO(rf_wdata_3_1_0_co0[14]),
	.S(rf_wdata_3_1_0_wmux_S[14]),
	.Y(rf_wdata_3_1_0_y0[14]),
	.B(rf_mux[0]),
	.C(alu_res_11),
	.D(csr_rdata_11),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[14] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[8]  (
	.FCO(rf_wdata_3_1_0_co1[8]),
	.S(rf_wdata_3_1_0_wmux_0_S[8]),
	.Y(rf_wdata[8]),
	.B(rf_mux[0]),
	.C(mem_rdata_5),
	.D(link_pc_5),
	.A(rf_wdata_3_1_0_y0[8]),
	.FCI(rf_wdata_3_1_0_co0[8])
);
defparam \rf_wdata_3_1_0_wmux_0[8] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[8]  (
	.FCO(rf_wdata_3_1_0_co0[8]),
	.S(rf_wdata_3_1_0_wmux_S[8]),
	.Y(rf_wdata_3_1_0_y0[8]),
	.B(rf_mux[0]),
	.C(alu_res_5),
	.D(csr_rdata_5),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[8] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[12]  (
	.FCO(rf_wdata_3_1_0_co1[12]),
	.S(rf_wdata_3_1_0_wmux_0_S[12]),
	.Y(rf_wdata[12]),
	.B(rf_mux[0]),
	.C(mem_rdata_9),
	.D(link_pc_9),
	.A(rf_wdata_3_1_0_y0[12]),
	.FCI(rf_wdata_3_1_0_co0[12])
);
defparam \rf_wdata_3_1_0_wmux_0[12] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[12]  (
	.FCO(rf_wdata_3_1_0_co0[12]),
	.S(rf_wdata_3_1_0_wmux_S[12]),
	.Y(rf_wdata_3_1_0_y0[12]),
	.B(rf_mux[0]),
	.C(alu_res_9),
	.D(csr_rdata_9),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[12] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[26]  (
	.FCO(rf_wdata_3_1_0_co1[26]),
	.S(rf_wdata_3_1_0_wmux_0_S[26]),
	.Y(rf_wdata[26]),
	.B(rf_mux[0]),
	.C(mem_rdata_23),
	.D(link_pc_23),
	.A(rf_wdata_3_1_0_y0[26]),
	.FCI(rf_wdata_3_1_0_co0[26])
);
defparam \rf_wdata_3_1_0_wmux_0[26] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[26]  (
	.FCO(rf_wdata_3_1_0_co0[26]),
	.S(rf_wdata_3_1_0_wmux_S[26]),
	.Y(rf_wdata_3_1_0_y0[26]),
	.B(rf_mux[0]),
	.C(alu_res_23),
	.D(csr_rdata_23),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[26] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[15]  (
	.FCO(rf_wdata_3_1_0_co1[15]),
	.S(rf_wdata_3_1_0_wmux_0_S[15]),
	.Y(rf_wdata[15]),
	.B(rf_mux[0]),
	.C(mem_rdata_12),
	.D(link_pc_12),
	.A(rf_wdata_3_1_0_y0[15]),
	.FCI(rf_wdata_3_1_0_co0[15])
);
defparam \rf_wdata_3_1_0_wmux_0[15] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[15]  (
	.FCO(rf_wdata_3_1_0_co0[15]),
	.S(rf_wdata_3_1_0_wmux_S[15]),
	.Y(rf_wdata_3_1_0_y0[15]),
	.B(rf_mux[0]),
	.C(alu_res_12),
	.D(csr_rdata_12),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[15] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[18]  (
	.FCO(rf_wdata_3_1_0_co1[18]),
	.S(rf_wdata_3_1_0_wmux_0_S[18]),
	.Y(rf_wdata[18]),
	.B(rf_mux[0]),
	.C(mem_rdata_15),
	.D(link_pc_15),
	.A(rf_wdata_3_1_0_y0[18]),
	.FCI(rf_wdata_3_1_0_co0[18])
);
defparam \rf_wdata_3_1_0_wmux_0[18] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[18]  (
	.FCO(rf_wdata_3_1_0_co0[18]),
	.S(rf_wdata_3_1_0_wmux_S[18]),
	.Y(rf_wdata_3_1_0_y0[18]),
	.B(rf_mux[0]),
	.C(alu_res_15),
	.D(csr_rdata_15),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[18] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[16]  (
	.FCO(rf_wdata_3_1_0_co1[16]),
	.S(rf_wdata_3_1_0_wmux_0_S[16]),
	.Y(rf_wdata[16]),
	.B(rf_mux[0]),
	.C(mem_rdata_13),
	.D(link_pc_13),
	.A(rf_wdata_3_1_0_y0[16]),
	.FCI(rf_wdata_3_1_0_co0[16])
);
defparam \rf_wdata_3_1_0_wmux_0[16] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[16]  (
	.FCO(rf_wdata_3_1_0_co0[16]),
	.S(rf_wdata_3_1_0_wmux_S[16]),
	.Y(rf_wdata_3_1_0_y0[16]),
	.B(rf_mux[0]),
	.C(alu_res_13),
	.D(csr_rdata_13),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[16] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[11]  (
	.FCO(rf_wdata_3_1_0_co1[11]),
	.S(rf_wdata_3_1_0_wmux_0_S[11]),
	.Y(rf_wdata[11]),
	.B(rf_mux[0]),
	.C(mem_rdata_8),
	.D(link_pc_8),
	.A(rf_wdata_3_1_0_y0[11]),
	.FCI(rf_wdata_3_1_0_co0[11])
);
defparam \rf_wdata_3_1_0_wmux_0[11] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[11]  (
	.FCO(rf_wdata_3_1_0_co0[11]),
	.S(rf_wdata_3_1_0_wmux_S[11]),
	.Y(rf_wdata_3_1_0_y0[11]),
	.B(rf_mux[0]),
	.C(alu_res_8),
	.D(csr_rdata_8),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[11] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[31]  (
	.FCO(rf_wdata_3_1_0_co1[31]),
	.S(rf_wdata_3_1_0_wmux_0_S[31]),
	.Y(rf_wdata[31]),
	.B(rf_mux[0]),
	.C(mem_rdata_28),
	.D(link_pc_28),
	.A(rf_wdata_3_1_0_y0[31]),
	.FCI(rf_wdata_3_1_0_co0[31])
);
defparam \rf_wdata_3_1_0_wmux_0[31] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[31]  (
	.FCO(rf_wdata_3_1_0_co0[31]),
	.S(rf_wdata_3_1_0_wmux_S[31]),
	.Y(rf_wdata_3_1_0_y0[31]),
	.B(rf_mux[0]),
	.C(alu_res_28),
	.D(csr_rdata_28),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[31] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[13]  (
	.FCO(rf_wdata_3_1_0_co1[13]),
	.S(rf_wdata_3_1_0_wmux_0_S[13]),
	.Y(rf_wdata[13]),
	.B(rf_mux[0]),
	.C(mem_rdata_10),
	.D(link_pc_10),
	.A(rf_wdata_3_1_0_y0[13]),
	.FCI(rf_wdata_3_1_0_co0[13])
);
defparam \rf_wdata_3_1_0_wmux_0[13] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[13]  (
	.FCO(rf_wdata_3_1_0_co0[13]),
	.S(rf_wdata_3_1_0_wmux_S[13]),
	.Y(rf_wdata_3_1_0_y0[13]),
	.B(rf_mux[0]),
	.C(alu_res_10),
	.D(csr_rdata_10),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[13] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[6]  (
	.FCO(rf_wdata_3_1_0_co1[6]),
	.S(rf_wdata_3_1_0_wmux_0_S[6]),
	.Y(rf_wdata[6]),
	.B(rf_mux[0]),
	.C(mem_rdata_3),
	.D(link_pc_3),
	.A(rf_wdata_3_1_0_y0[6]),
	.FCI(rf_wdata_3_1_0_co0[6])
);
defparam \rf_wdata_3_1_0_wmux_0[6] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[6]  (
	.FCO(rf_wdata_3_1_0_co0[6]),
	.S(rf_wdata_3_1_0_wmux_S[6]),
	.Y(rf_wdata_3_1_0_y0[6]),
	.B(rf_mux[0]),
	.C(alu_res_3),
	.D(csr_rdata_3),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[6] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[17]  (
	.FCO(rf_wdata_3_1_0_co1[17]),
	.S(rf_wdata_3_1_0_wmux_0_S[17]),
	.Y(rf_wdata[17]),
	.B(rf_mux[0]),
	.C(mem_rdata_14),
	.D(link_pc_14),
	.A(rf_wdata_3_1_0_y0[17]),
	.FCI(rf_wdata_3_1_0_co0[17])
);
defparam \rf_wdata_3_1_0_wmux_0[17] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[17]  (
	.FCO(rf_wdata_3_1_0_co0[17]),
	.S(rf_wdata_3_1_0_wmux_S[17]),
	.Y(rf_wdata_3_1_0_y0[17]),
	.B(rf_mux[0]),
	.C(alu_res_14),
	.D(csr_rdata_14),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[17] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[19]  (
	.FCO(rf_wdata_3_1_0_co1[19]),
	.S(rf_wdata_3_1_0_wmux_0_S[19]),
	.Y(rf_wdata[19]),
	.B(rf_mux[0]),
	.C(mem_rdata_16),
	.D(link_pc_16),
	.A(rf_wdata_3_1_0_y0[19]),
	.FCI(rf_wdata_3_1_0_co0[19])
);
defparam \rf_wdata_3_1_0_wmux_0[19] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[19]  (
	.FCO(rf_wdata_3_1_0_co0[19]),
	.S(rf_wdata_3_1_0_wmux_S[19]),
	.Y(rf_wdata_3_1_0_y0[19]),
	.B(rf_mux[0]),
	.C(alu_res_16),
	.D(csr_rdata_16),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[19] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[25]  (
	.FCO(rf_wdata_3_1_0_co1[25]),
	.S(rf_wdata_3_1_0_wmux_0_S[25]),
	.Y(rf_wdata[25]),
	.B(rf_mux[0]),
	.C(mem_rdata_22),
	.D(link_pc_22),
	.A(rf_wdata_3_1_0_y0[25]),
	.FCI(rf_wdata_3_1_0_co0[25])
);
defparam \rf_wdata_3_1_0_wmux_0[25] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[25]  (
	.FCO(rf_wdata_3_1_0_co0[25]),
	.S(rf_wdata_3_1_0_wmux_S[25]),
	.Y(rf_wdata_3_1_0_y0[25]),
	.B(rf_mux[0]),
	.C(alu_res_22),
	.D(csr_rdata_22),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[25] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[5]  (
	.FCO(rf_wdata_3_1_0_co1[5]),
	.S(rf_wdata_3_1_0_wmux_0_S[5]),
	.Y(rf_wdata[5]),
	.B(rf_mux[0]),
	.C(mem_rdata_2),
	.D(link_pc_2),
	.A(rf_wdata_3_1_0_y0[5]),
	.FCI(rf_wdata_3_1_0_co0[5])
);
defparam \rf_wdata_3_1_0_wmux_0[5] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[5]  (
	.FCO(rf_wdata_3_1_0_co0[5]),
	.S(rf_wdata_3_1_0_wmux_S[5]),
	.Y(rf_wdata_3_1_0_y0[5]),
	.B(rf_mux[0]),
	.C(alu_res_2),
	.D(csr_rdata_2),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[5] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[10]  (
	.FCO(rf_wdata_3_1_0_co1[10]),
	.S(rf_wdata_3_1_0_wmux_0_S[10]),
	.Y(rf_wdata[10]),
	.B(rf_mux[0]),
	.C(mem_rdata_7),
	.D(link_pc_7),
	.A(rf_wdata_3_1_0_y0[10]),
	.FCI(rf_wdata_3_1_0_co0[10])
);
defparam \rf_wdata_3_1_0_wmux_0[10] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[10]  (
	.FCO(rf_wdata_3_1_0_co0[10]),
	.S(rf_wdata_3_1_0_wmux_S[10]),
	.Y(rf_wdata_3_1_0_y0[10]),
	.B(rf_mux[0]),
	.C(alu_res_7),
	.D(csr_rdata_7),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[10] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[29]  (
	.FCO(rf_wdata_3_1_0_co1[29]),
	.S(rf_wdata_3_1_0_wmux_0_S[29]),
	.Y(rf_wdata[29]),
	.B(rf_mux[0]),
	.C(mem_rdata_26),
	.D(link_pc_26),
	.A(rf_wdata_3_1_0_y0[29]),
	.FCI(rf_wdata_3_1_0_co0[29])
);
defparam \rf_wdata_3_1_0_wmux_0[29] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[29]  (
	.FCO(rf_wdata_3_1_0_co0[29]),
	.S(rf_wdata_3_1_0_wmux_S[29]),
	.Y(rf_wdata_3_1_0_y0[29]),
	.B(rf_mux[0]),
	.C(N_20_i),
	.D(csr_rdata_26),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[29] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[30]  (
	.FCO(rf_wdata_3_1_0_co1[30]),
	.S(rf_wdata_3_1_0_wmux_0_S[30]),
	.Y(rf_wdata[30]),
	.B(rf_mux[0]),
	.C(mem_rdata_27),
	.D(link_pc_27),
	.A(rf_wdata_3_1_0_y0[30]),
	.FCI(rf_wdata_3_1_0_co0[30])
);
defparam \rf_wdata_3_1_0_wmux_0[30] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[30]  (
	.FCO(rf_wdata_3_1_0_co0[30]),
	.S(rf_wdata_3_1_0_wmux_S[30]),
	.Y(rf_wdata_3_1_0_y0[30]),
	.B(rf_mux[0]),
	.C(alu_res_27),
	.D(csr_rdata_27),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[30] .INIT=20'h0FA44;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux_0[3]  (
	.FCO(rf_wdata_3_1_0_co1[3]),
	.S(rf_wdata_3_1_0_wmux_0_S[3]),
	.Y(rf_wdata[3]),
	.B(rf_mux[0]),
	.C(mem_rdata_0),
	.D(link_pc_0),
	.A(rf_wdata_3_1_0_y0[3]),
	.FCI(rf_wdata_3_1_0_co0[3])
);
defparam \rf_wdata_3_1_0_wmux_0[3] .INIT=20'h0F588;
// @32:99
  ARI1 \rf_wdata_3_1_0_wmux[3]  (
	.FCO(rf_wdata_3_1_0_co0[3]),
	.S(rf_wdata_3_1_0_wmux_S[3]),
	.Y(rf_wdata_3_1_0_y0[3]),
	.B(rf_mux[0]),
	.C(alu_res_0),
	.D(csr_rdata_0),
	.A(rf_mux[1]),
	.FCI(VCC)
);
defparam \rf_wdata_3_1_0_wmux[3] .INIT=20'h0FA44;
// @32:121
  CFG4 \opa_addr[0]  (
	.A(rf_rs1[0]),
	.B(rf_rd[0]),
	.C(rf_zero_we),
	.D(rf_wb_en),
	.Y(opa_addr_Z[0])
);
defparam \opa_addr[0] .INIT=16'h0C0A;
// @32:121
  CFG4 \opa_addr[1]  (
	.A(rf_rs1[1]),
	.B(rf_rd[1]),
	.C(rf_wb_en),
	.D(rf_zero_we),
	.Y(opa_addr_Z[1])
);
defparam \opa_addr[1] .INIT=16'h00CA;
// @32:121
  CFG4 \opa_addr[3]  (
	.A(rf_rs1[3]),
	.B(rf_rd[3]),
	.C(rf_wb_en),
	.D(rf_zero_we),
	.Y(opa_addr_Z[3])
);
defparam \opa_addr[3] .INIT=16'h00CA;
// @32:121
  CFG4 \opa_addr[4]  (
	.A(rf_rs1[4]),
	.B(rf_rd[4]),
	.C(rf_wb_en),
	.D(rf_zero_we),
	.Y(opa_addr_Z[4])
);
defparam \opa_addr[4] .INIT=16'h00CA;
// @32:121
  CFG4 \opa_addr[2]  (
	.A(rf_rs1[2]),
	.B(rf_rd[2]),
	.C(rf_wb_en),
	.D(rf_zero_we),
	.Y(opa_addr_Z[2])
);
defparam \opa_addr[2] .INIT=16'h00CA;
// @32:119
  CFG4 \register_file_fpga.un2_rd_zero  (
	.A(rf_rd[0]),
	.B(un2_rd_zero_0),
	.C(rf_rd[2]),
	.D(rf_rd[1]),
	.Y(un2_rd_zero)
);
defparam \register_file_fpga.un2_rd_zero .INIT=16'h0004;
// @32:120
  CFG3 rf_we (
	.A(un2_rd_zero),
	.B(rf_wb_en),
	.C(rf_zero_we),
	.Y(rf_we_Z)
);
defparam rf_we.INIT=8'hF4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_regfile */

module neorv32_cpu_cp_shifter (
  alu_add_0,
  alu_add_3,
  alu_add_20,
  alu_add_1,
  alu_add_8,
  alu_add_22,
  alu_add_23,
  alu_add_6,
  opb_0,
  rs1,
  ir_funct3_0,
  imm_2,
  imm_19,
  imm_0,
  imm_22,
  imm_21,
  imm_7,
  imm_5,
  imm_12,
  imm_13,
  rs2_2,
  rs2_19,
  rs2_0,
  rs2_22,
  rs2_21,
  rs2_7,
  rs2_5,
  rs2_12,
  rs2_13,
  xcsr_addr_0,
  alu_op,
  mem_rdata_3,
  mem_rdata_6,
  mem_rdata_22,
  mem_rdata_20,
  mem_rdata_23,
  mem_rdata_1,
  mem_rdata_8,
  mem_rdata_0,
  link_pc_2,
  link_pc_5,
  link_pc_21,
  link_pc_19,
  link_pc_22,
  link_pc_0,
  link_pc_7,
  csr_rdata_2,
  csr_rdata_5,
  csr_rdata_21,
  csr_rdata_19,
  csr_rdata_22,
  csr_rdata_0,
  csr_rdata_7,
  rf_mux,
  sreg_11,
  sreg_10,
  sreg_9,
  sreg_8,
  sreg_7,
  sreg_5,
  sreg_3,
  sreg_2,
  sreg_0,
  sreg_27,
  sreg_25,
  sreg_24,
  sreg_23,
  sreg_22,
  sreg_19,
  sreg_17,
  sreg_16,
  sreg_15,
  sreg_14,
  sreg_13,
  sreg_28,
  alu_cp_trig_0,
  N_1683_1,
  N_1683_2,
  N_101,
  cpu_trap,
  N_1583,
  N_3_0,
  m4_1,
  m8_0_1z,
  m4_0_1z,
  m6_1z,
  m1_1z,
  N_1694,
  N_1623,
  N_1695,
  N_97,
  N_25_0,
  m19_1_1_1,
  N_51,
  m56_2_0_1,
  alu_opb_mux,
  N_1751_i,
  m55_0_2_1,
  N_1672_i,
  N_1613_i,
  N_1652_i,
  N_39_i,
  N_1663_i,
  N_1681_i,
  N_1604_i,
  cp_done,
  done_ff,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input alu_add_0 ;
input alu_add_3 ;
input alu_add_20 ;
input alu_add_1 ;
input alu_add_8 ;
input alu_add_22 ;
input alu_add_23 ;
input alu_add_6 ;
input opb_0 ;
input [31:0] rs1 ;
input ir_funct3_0 ;
input imm_2 ;
input imm_19 ;
input imm_0 ;
input imm_22 ;
input imm_21 ;
input imm_7 ;
input imm_5 ;
input imm_12 ;
input imm_13 ;
input rs2_2 ;
input rs2_19 ;
input rs2_0 ;
input rs2_22 ;
input rs2_21 ;
input rs2_7 ;
input rs2_5 ;
input rs2_12 ;
input rs2_13 ;
input xcsr_addr_0 ;
input [2:0] alu_op ;
input mem_rdata_3 ;
input mem_rdata_6 ;
input mem_rdata_22 ;
input mem_rdata_20 ;
input mem_rdata_23 ;
input mem_rdata_1 ;
input mem_rdata_8 ;
input mem_rdata_0 ;
input link_pc_2 ;
input link_pc_5 ;
input link_pc_21 ;
input link_pc_19 ;
input link_pc_22 ;
input link_pc_0 ;
input link_pc_7 ;
input csr_rdata_2 ;
input csr_rdata_5 ;
input csr_rdata_21 ;
input csr_rdata_19 ;
input csr_rdata_22 ;
input csr_rdata_0 ;
input csr_rdata_7 ;
input [1:0] rf_mux ;
output sreg_11 ;
output sreg_10 ;
output sreg_9 ;
output sreg_8 ;
output sreg_7 ;
output sreg_5 ;
output sreg_3 ;
output sreg_2 ;
output sreg_0 ;
output sreg_27 ;
output sreg_25 ;
output sreg_24 ;
output sreg_23 ;
output sreg_22 ;
output sreg_19 ;
output sreg_17 ;
output sreg_16 ;
output sreg_15 ;
output sreg_14 ;
output sreg_13 ;
output sreg_28 ;
input alu_cp_trig_0 ;
output N_1683_1 ;
output N_1683_2 ;
input N_101 ;
input cpu_trap ;
input N_1583 ;
input N_3_0 ;
output m4_1 ;
output m8_0_1z ;
output m4_0_1z ;
output m6_1z ;
output m1_1z ;
output N_1694 ;
output N_1623 ;
output N_1695 ;
output N_97 ;
output N_25_0 ;
output m19_1_1_1 ;
input N_51 ;
output m56_2_0_1 ;
input alu_opb_mux ;
output N_1751_i ;
input m55_0_2_1 ;
output N_1672_i ;
output N_1613_i ;
output N_1652_i ;
output N_39_i ;
output N_1663_i ;
output N_1681_i ;
output N_1604_i ;
output cp_done ;
output done_ff ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire alu_add_0 ;
wire alu_add_3 ;
wire alu_add_20 ;
wire alu_add_1 ;
wire alu_add_8 ;
wire alu_add_22 ;
wire alu_add_23 ;
wire alu_add_6 ;
wire opb_0 ;
wire ir_funct3_0 ;
wire imm_2 ;
wire imm_19 ;
wire imm_0 ;
wire imm_22 ;
wire imm_21 ;
wire imm_7 ;
wire imm_5 ;
wire imm_12 ;
wire imm_13 ;
wire rs2_2 ;
wire rs2_19 ;
wire rs2_0 ;
wire rs2_22 ;
wire rs2_21 ;
wire rs2_7 ;
wire rs2_5 ;
wire rs2_12 ;
wire rs2_13 ;
wire xcsr_addr_0 ;
wire mem_rdata_3 ;
wire mem_rdata_6 ;
wire mem_rdata_22 ;
wire mem_rdata_20 ;
wire mem_rdata_23 ;
wire mem_rdata_1 ;
wire mem_rdata_8 ;
wire mem_rdata_0 ;
wire link_pc_2 ;
wire link_pc_5 ;
wire link_pc_21 ;
wire link_pc_19 ;
wire link_pc_22 ;
wire link_pc_0 ;
wire link_pc_7 ;
wire csr_rdata_2 ;
wire csr_rdata_5 ;
wire csr_rdata_21 ;
wire csr_rdata_19 ;
wire csr_rdata_22 ;
wire csr_rdata_0 ;
wire csr_rdata_7 ;
wire sreg_11 ;
wire sreg_10 ;
wire sreg_9 ;
wire sreg_8 ;
wire sreg_7 ;
wire sreg_5 ;
wire sreg_3 ;
wire sreg_2 ;
wire sreg_0 ;
wire sreg_27 ;
wire sreg_25 ;
wire sreg_24 ;
wire sreg_23 ;
wire sreg_22 ;
wire sreg_19 ;
wire sreg_17 ;
wire sreg_16 ;
wire sreg_15 ;
wire sreg_14 ;
wire sreg_13 ;
wire sreg_28 ;
wire alu_cp_trig_0 ;
wire N_1683_1 ;
wire N_1683_2 ;
wire N_101 ;
wire cpu_trap ;
wire N_1583 ;
wire N_3_0 ;
wire m4_1 ;
wire m8_0_1z ;
wire m4_0_1z ;
wire m6_1z ;
wire m1_1z ;
wire N_1694 ;
wire N_1623 ;
wire N_1695 ;
wire N_97 ;
wire N_25_0 ;
wire m19_1_1_1 ;
wire N_51 ;
wire m56_2_0_1 ;
wire alu_opb_mux ;
wire N_1751_i ;
wire m55_0_2_1 ;
wire N_1672_i ;
wire N_1613_i ;
wire N_1652_i ;
wire N_39_i ;
wire N_1663_i ;
wire N_1681_i ;
wire N_1604_i ;
wire cp_done ;
wire done_ff ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [29:0] sreg;
wire [31:0] sreg_6;
wire [4:0] cnt;
wire [31:31] sreg_4;
wire [31:5] sreg_6_1;
wire busy ;
wire VCC ;
wire N_96_mux_i ;
wire GND ;
wire N_95_mux_i ;
wire N_1822_i ;
wire N_1619_i ;
wire N_1579_i ;
wire N_1621_i ;
wire N_1581_i ;
wire N_1821_i ;
wire N_1763_i ;
wire N_1765_i ;
wire N_1688_i ;
wire N_1690_i ;
wire N_1766_i ;
wire N_1692_i ;
wire N_1462_i ;
wire N_1461_i ;
wire N_1460_i ;
wire N_1464_i ;
wire N_1463_i ;
wire m51_2_1_1_co1 ;
wire m51_2_1_1_wmux_0_S ;
wire m51_2_1_1_y0 ;
wire m51_2_1_1_co0 ;
wire m51_2_1_1_wmux_S ;
wire m51_2_1_0 ;
wire m62_0_2_1_1_co1 ;
wire m62_0_2_1_wmux_0_S ;
wire m62_0_2_1_1_y0 ;
wire m62_0_2_1_1_co0 ;
wire m62_0_2_1_1_wmux_S ;
wire m62_0_2_1_0 ;
wire m40_0_2_1_1_co1 ;
wire m40_0_2_1_wmux_0_S ;
wire m40_0_2_1_1_y0 ;
wire m40_0_2_1_1_co0 ;
wire m40_0_2_1_1_wmux_S ;
wire m40_0_2_1_0 ;
wire m38_2_1_1_co1 ;
wire m38_2_1_1_wmux_0_S ;
wire m38_2_1_1_y0 ;
wire m38_2_1_1_co0 ;
wire m38_2_1_1_wmux_S ;
wire m38_2_1_0 ;
wire m26_0_2_1_1_co1 ;
wire m26_0_2_1_wmux_0_S ;
wire m26_0_2_1_1_y0 ;
wire m26_0_2_1_1_co0 ;
wire m26_0_2_1_1_wmux_S ;
wire m26_0_2_1_0 ;
wire m62_2_1_1_co1 ;
wire m62_2_1_1_wmux_0_S ;
wire m62_2_1_1_y0 ;
wire m62_2_1_1_co0 ;
wire m62_2_1_1_wmux_S ;
wire m62_2_1_0 ;
wire m51_0_2_1_1_co1 ;
wire m51_0_2_1_wmux_0_S ;
wire m51_0_2_1_1_y0 ;
wire m51_0_2_1_1_co0 ;
wire m51_0_2_1_1_wmux_S ;
wire m51_0_2_1_0 ;
wire m55_0_2_1_0 ;
wire m46_1_Z ;
wire N_47 ;
wire N_1747 ;
wire N_42 ;
wire N_1678 ;
wire N_1675 ;
wire N_1660 ;
wire N_1655 ;
wire N_1598 ;
wire N_28_0 ;
wire N_1649 ;
wire N_17_0 ;
wire N_1610 ;
wire N_1607 ;
wire N_1669 ;
wire N_1666 ;
wire cnt_c1 ;
wire N_1622 ;
wire N_98 ;
wire N_8_0 ;
wire N_1693 ;
wire tmp_v_4_i_0 ;
wire N_9_0 ;
wire N_1690_1 ;
wire N_1579_1 ;
wire N_1464_2 ;
wire N_1765_1 ;
wire N_1581_1 ;
wire N_1621_1 ;
wire N_1766_1 ;
wire N_1688_1 ;
wire N_1619_1 ;
wire N_1763_1 ;
wire N_1692_1 ;
wire N_1822_1 ;
wire N_1821_1 ;
wire N_11_0 ;
// @22:91
  SLE \shifter.busy  (
	.Q(busy),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_cp_trig_0),
	.EN(N_96_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.done_ff  (
	.Q(done_ff),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cp_done),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[0]  (
	.Q(sreg[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[0]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[15]  (
	.Q(sreg[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[15]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[14]  (
	.Q(sreg_11),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[14]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[13]  (
	.Q(sreg_10),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[13]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[12]  (
	.Q(sreg_9),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1822_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[11]  (
	.Q(sreg_8),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[11]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[10]  (
	.Q(sreg_7),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[10]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[9]  (
	.Q(sreg[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[9]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[8]  (
	.Q(sreg_5),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[8]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[7]  (
	.Q(sreg[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[7]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[6]  (
	.Q(sreg_3),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[6]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[5]  (
	.Q(sreg_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[5]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[4]  (
	.Q(sreg[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1619_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[3]  (
	.Q(sreg_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1579_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[2]  (
	.Q(sreg[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1621_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[1]  (
	.Q(sreg[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1581_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[30]  (
	.Q(sreg_27),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[30]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[29]  (
	.Q(sreg[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1821_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[28]  (
	.Q(sreg_25),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[28]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[27]  (
	.Q(sreg_24),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1763_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[26]  (
	.Q(sreg_23),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1765_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[25]  (
	.Q(sreg_22),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[25]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[24]  (
	.Q(sreg[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1688_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[23]  (
	.Q(sreg[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1690_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[22]  (
	.Q(sreg_19),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1766_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[21]  (
	.Q(sreg[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1692_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[20]  (
	.Q(sreg_17),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[20]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[19]  (
	.Q(sreg_16),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[19]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[18]  (
	.Q(sreg_15),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[18]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[17]  (
	.Q(sreg_14),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[17]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[16]  (
	.Q(sreg_13),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[16]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.sreg[31]  (
	.Q(sreg_28),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[31]),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.cnt[2]  (
	.Q(cnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1462_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.cnt[1]  (
	.Q(cnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1461_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.cnt[0]  (
	.Q(cnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1460_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.cnt[4]  (
	.Q(cnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1464_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:91
  SLE \shifter.cnt[3]  (
	.Q(cnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1463_i),
	.EN(N_95_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @66:106
  ARI1 m51_2_1_1_wmux_0 (
	.FCO(m51_2_1_1_co1),
	.S(m51_2_1_1_wmux_0_S),
	.Y(N_1604_i),
	.B(rf_mux[1]),
	.C(csr_rdata_2),
	.D(link_pc_2),
	.A(m51_2_1_1_y0),
	.FCI(m51_2_1_1_co0)
);
defparam m51_2_1_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m51_2_1_1_wmux (
	.FCO(m51_2_1_1_co0),
	.S(m51_2_1_1_wmux_S),
	.Y(m51_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m51_2_1_0),
	.D(mem_rdata_3),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m51_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m62_0_2_1_wmux_0 (
	.FCO(m62_0_2_1_1_co1),
	.S(m62_0_2_1_wmux_0_S),
	.Y(N_1681_i),
	.B(rf_mux[1]),
	.C(csr_rdata_5),
	.D(link_pc_5),
	.A(m62_0_2_1_1_y0),
	.FCI(m62_0_2_1_1_co0)
);
defparam m62_0_2_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m62_0_2_1_1_wmux (
	.FCO(m62_0_2_1_1_co0),
	.S(m62_0_2_1_1_wmux_S),
	.Y(m62_0_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m62_0_2_1_0),
	.D(mem_rdata_6),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m62_0_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m40_0_2_1_wmux_0 (
	.FCO(m40_0_2_1_1_co1),
	.S(m40_0_2_1_wmux_0_S),
	.Y(N_1663_i),
	.B(rf_mux[1]),
	.C(csr_rdata_21),
	.D(link_pc_21),
	.A(m40_0_2_1_1_y0),
	.FCI(m40_0_2_1_1_co0)
);
defparam m40_0_2_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m40_0_2_1_1_wmux (
	.FCO(m40_0_2_1_1_co0),
	.S(m40_0_2_1_1_wmux_S),
	.Y(m40_0_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m40_0_2_1_0),
	.D(mem_rdata_22),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m40_0_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m38_2_1_1_wmux_0 (
	.FCO(m38_2_1_1_co1),
	.S(m38_2_1_1_wmux_0_S),
	.Y(N_39_i),
	.B(rf_mux[1]),
	.C(csr_rdata_19),
	.D(link_pc_19),
	.A(m38_2_1_1_y0),
	.FCI(m38_2_1_1_co0)
);
defparam m38_2_1_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m38_2_1_1_wmux (
	.FCO(m38_2_1_1_co0),
	.S(m38_2_1_1_wmux_S),
	.Y(m38_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m38_2_1_0),
	.D(mem_rdata_20),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m38_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m26_0_2_1_wmux_0 (
	.FCO(m26_0_2_1_1_co1),
	.S(m26_0_2_1_wmux_0_S),
	.Y(N_1652_i),
	.B(rf_mux[1]),
	.C(csr_rdata_22),
	.D(link_pc_22),
	.A(m26_0_2_1_1_y0),
	.FCI(m26_0_2_1_1_co0)
);
defparam m26_0_2_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m26_0_2_1_1_wmux (
	.FCO(m26_0_2_1_1_co0),
	.S(m26_0_2_1_1_wmux_S),
	.Y(m26_0_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m26_0_2_1_0),
	.D(mem_rdata_23),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m26_0_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m62_2_1_1_wmux_0 (
	.FCO(m62_2_1_1_co1),
	.S(m62_2_1_1_wmux_0_S),
	.Y(N_1613_i),
	.B(rf_mux[1]),
	.C(csr_rdata_0),
	.D(link_pc_0),
	.A(m62_2_1_1_y0),
	.FCI(m62_2_1_1_co0)
);
defparam m62_2_1_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m62_2_1_1_wmux (
	.FCO(m62_2_1_1_co0),
	.S(m62_2_1_1_wmux_S),
	.Y(m62_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m62_2_1_0),
	.D(mem_rdata_1),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m62_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m51_0_2_1_wmux_0 (
	.FCO(m51_0_2_1_1_co1),
	.S(m51_0_2_1_wmux_0_S),
	.Y(N_1672_i),
	.B(rf_mux[1]),
	.C(csr_rdata_7),
	.D(link_pc_7),
	.A(m51_0_2_1_1_y0),
	.FCI(m51_0_2_1_1_co0)
);
defparam m51_0_2_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m51_0_2_1_1_wmux (
	.FCO(m51_0_2_1_1_co0),
	.S(m51_0_2_1_1_wmux_S),
	.Y(m51_0_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m51_0_2_1_0),
	.D(mem_rdata_8),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m51_0_2_1_1_wmux.INIT=20'h0FA44;
// @32:83
  CFG4 \shifter.sreg_RNI8K705[1]  (
	.A(rf_mux[1]),
	.B(mem_rdata_0),
	.C(m55_0_2_1_0),
	.D(m55_0_2_1),
	.Y(N_1751_i)
);
defparam \shifter.sreg_RNI8K705[1] .INIT=16'h50EE;
// @66:106
  CFG4 m46 (
	.A(rs1[4]),
	.B(alu_op[1]),
	.C(m46_1_Z),
	.D(alu_op[0]),
	.Y(N_47)
);
defparam m46.INIT=16'hD670;
// @66:106
  CFG3 m46_1 (
	.A(rs2_2),
	.B(alu_opb_mux),
	.C(imm_2),
	.Y(m46_1_Z)
);
defparam m46_1.INIT=8'h1D;
// @66:106
  CFG2 \shifter.sreg_RNISJ0J[0]  (
	.A(done_ff),
	.B(sreg[0]),
	.Y(m56_2_0_1)
);
defparam \shifter.sreg_RNISJ0J[0] .INIT=4'h7;
// @66:106
  CFG3 \shifter.sreg_RNIUGEF3[1]  (
	.A(N_1747),
	.B(alu_op[2]),
	.C(N_51),
	.Y(m55_0_2_1_0)
);
defparam \shifter.sreg_RNIUGEF3[1] .INIT=8'h2E;
// @66:106
  CFG3 \shifter.sreg_RNI7NEF3[4]  (
	.A(alu_op[2]),
	.B(N_47),
	.C(N_42),
	.Y(m51_2_1_0)
);
defparam \shifter.sreg_RNI7NEF3[4] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNIGTEF3[7]  (
	.A(alu_op[2]),
	.B(N_1678),
	.C(N_1675),
	.Y(m62_0_2_1_0)
);
defparam \shifter.sreg_RNIGTEF3[7] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNIS9QH3[23]  (
	.A(alu_op[2]),
	.B(N_1660),
	.C(N_1655),
	.Y(m40_0_2_1_0)
);
defparam \shifter.sreg_RNIS9QH3[23] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNIM5QH3[21]  (
	.A(alu_op[2]),
	.B(N_1598),
	.C(N_28_0),
	.Y(m38_2_1_0)
);
defparam \shifter.sreg_RNIM5QH3[21] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNIVBQH3[24]  (
	.A(alu_op[2]),
	.B(N_1649),
	.C(N_17_0),
	.Y(m26_0_2_1_0)
);
defparam \shifter.sreg_RNIVBQH3[24] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNI1JEF3[2]  (
	.A(alu_op[2]),
	.B(N_1610),
	.C(N_1607),
	.Y(m62_2_1_0)
);
defparam \shifter.sreg_RNI1JEF3[2] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNIM1FF3[9]  (
	.A(alu_op[2]),
	.B(N_1669),
	.C(N_1666),
	.Y(m51_0_2_1_0)
);
defparam \shifter.sreg_RNIM1FF3[9] .INIT=8'h72;
// @66:106
  CFG3 \shifter.sreg_RNIGE0V[29]  (
	.A(sreg[29]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(m19_1_1_1)
);
defparam \shifter.sreg_RNIGE0V[29] .INIT=8'h08;
// @66:106
  CFG2 \shifter.done_ff_RNI3R9G  (
	.A(alu_op[0]),
	.B(done_ff),
	.Y(N_25_0)
);
defparam \shifter.done_ff_RNI3R9G .INIT=4'h4;
// @22:113
  CFG2 \serial_shifter.serial_shifter_core.shifter.sreg_4[31]  (
	.A(xcsr_addr_0),
	.B(sreg_28),
	.Y(sreg_4[31])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_4[31] .INIT=4'h8;
// @22:91
  CFG2 \shifter.cnt_RNID379[1]  (
	.A(cnt[0]),
	.B(cnt[1]),
	.Y(cnt_c1)
);
defparam \shifter.cnt_RNID379[1] .INIT=4'hE;
// @66:106
  CFG3 m91 (
	.A(rs2_19),
	.B(alu_opb_mux),
	.C(imm_19),
	.Y(N_1622)
);
defparam m91.INIT=8'h1D;
// @66:106
  CFG3 m97 (
	.A(rs2_0),
	.B(alu_opb_mux),
	.C(imm_0),
	.Y(N_98)
);
defparam m97.INIT=8'h1D;
// @66:106
  CFG3 m7 (
	.A(rs2_22),
	.B(alu_opb_mux),
	.C(imm_22),
	.Y(N_8_0)
);
defparam m7.INIT=8'h1D;
// @66:106
  CFG3 m90 (
	.A(rs2_21),
	.B(alu_opb_mux),
	.C(imm_21),
	.Y(N_1693)
);
defparam m90.INIT=8'h1D;
// @66:106
  CFG3 m96 (
	.A(rs2_7),
	.B(alu_opb_mux),
	.C(imm_7),
	.Y(N_97)
);
defparam m96.INIT=8'h1D;
// @66:106
  CFG3 m99 (
	.A(rs2_5),
	.B(alu_opb_mux),
	.C(imm_5),
	.Y(N_1695)
);
defparam m99.INIT=8'h1D;
// @66:106
  CFG3 m94 (
	.A(rs2_12),
	.B(alu_opb_mux),
	.C(imm_12),
	.Y(N_1623)
);
defparam m94.INIT=8'h1D;
// @66:106
  CFG3 m93 (
	.A(rs2_13),
	.B(alu_opb_mux),
	.C(imm_13),
	.Y(N_1694)
);
defparam m93.INIT=8'h1D;
// @66:106
  CFG4 \shifter.cnt_RNI2FEI[4]  (
	.A(cnt[4]),
	.B(cnt[3]),
	.C(cnt[2]),
	.D(cnt[1]),
	.Y(tmp_v_4_i_0)
);
defparam \shifter.cnt_RNI2FEI[4] .INIT=16'h0001;
// @66:106
  CFG2 \shifter.cnt_RNILMQD[2]  (
	.A(cnt_c1),
	.B(cnt[2]),
	.Y(N_9_0)
);
defparam \shifter.cnt_RNILMQD[2] .INIT=4'h1;
// @66:106
  CFG4 m1 (
	.A(imm_0),
	.B(rs2_0),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(m1_1z)
);
defparam m1.INIT=16'h53AC;
// @66:106
  CFG4 m6 (
	.A(imm_19),
	.B(rs2_19),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(m6_1z)
);
defparam m6.INIT=16'h53AC;
// @66:106
  CFG4 m4_0 (
	.A(imm_21),
	.B(rs2_21),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(m4_0_1z)
);
defparam m4_0.INIT=16'h53AC;
// @66:106
  CFG4 m8_0 (
	.A(imm_22),
	.B(rs2_22),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(m8_0_1z)
);
defparam m8_0.INIT=16'h53AC;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6[0]  (
	.A(rs1[0]),
	.B(sreg[1]),
	.C(ir_funct3_0),
	.D(alu_cp_trig_0),
	.Y(sreg_6[0])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[0] .INIT=16'hAAC0;
// @66:106
  CFG4 m4 (
	.A(imm_2),
	.B(rs2_2),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(m4_1)
);
defparam m4.INIT=16'h53AC;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[16]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_14),
	.D(sreg[15]),
	.Y(sreg_6_1[16])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[16] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[19]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_17),
	.D(sreg_15),
	.Y(sreg_6_1[19])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[19] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.sreg_RNO_0[23]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[24]),
	.D(sreg_19),
	.Y(N_1690_1)
);
defparam \shifter.sreg_RNO_0[23] .INIT=16'h0415;
// @66:106
  CFG4 \shifter.sreg_RNO_0[3]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[4]),
	.D(sreg[2]),
	.Y(N_1579_1)
);
defparam \shifter.sreg_RNO_0[3] .INIT=16'h0415;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[25]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_23),
	.D(sreg[24]),
	.Y(sreg_6_1[25])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[25] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[6]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[7]),
	.D(sreg_2),
	.Y(sreg_6_1[6])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[6] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.cnt_RNO_0[4]  (
	.A(imm_2),
	.B(rs2_2),
	.C(alu_opb_mux),
	.D(alu_cp_trig_0),
	.Y(N_1464_2)
);
defparam \shifter.cnt_RNO_0[4] .INIT=16'h5300;
// @66:106
  CFG4 \shifter.sreg_RNO_0[26]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_24),
	.D(sreg_22),
	.Y(N_1765_1)
);
defparam \shifter.sreg_RNO_0[26] .INIT=16'h0415;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[8]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[9]),
	.D(sreg[7]),
	.Y(sreg_6_1[8])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[8] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.sreg_RNO_0[1]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[0]),
	.D(sreg[2]),
	.Y(N_1581_1)
);
defparam \shifter.sreg_RNO_0[1] .INIT=16'h0145;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[18]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_16),
	.D(sreg_14),
	.Y(sreg_6_1[18])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[18] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[20]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[21]),
	.D(sreg_16),
	.Y(sreg_6_1[20])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[20] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[9]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_7),
	.D(sreg_5),
	.Y(sreg_6_1[9])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[9] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.sreg_RNO_0[2]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_0),
	.D(sreg[1]),
	.Y(N_1621_1)
);
defparam \shifter.sreg_RNO_0[2] .INIT=16'h0415;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[10]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_8),
	.D(sreg[9]),
	.Y(sreg_6_1[10])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[10] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[7]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_5),
	.D(sreg_3),
	.Y(sreg_6_1[7])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[7] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.sreg_RNO_0[22]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[23]),
	.D(sreg[21]),
	.Y(N_1766_1)
);
defparam \shifter.sreg_RNO_0[22] .INIT=16'h0415;
// @66:106
  CFG4 \shifter.sreg_RNO_0[24]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_22),
	.D(sreg[23]),
	.Y(N_1688_1)
);
defparam \shifter.sreg_RNO_0[24] .INIT=16'h0415;
// @66:106
  CFG4 \shifter.sreg_RNO_0[4]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_2),
	.D(sreg_0),
	.Y(N_1619_1)
);
defparam \shifter.sreg_RNO_0[4] .INIT=16'h0415;
// @66:106
  CFG4 \shifter.sreg_RNO_0[27]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_25),
	.D(sreg_23),
	.Y(N_1763_1)
);
defparam \shifter.sreg_RNO_0[27] .INIT=16'h0415;
// @66:106
  CFG4 \shifter.sreg_RNO_0[21]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_19),
	.D(sreg_17),
	.Y(N_1692_1)
);
defparam \shifter.sreg_RNO_0[21] .INIT=16'h0415;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[5]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_3),
	.D(sreg[4]),
	.Y(sreg_6_1[5])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[5] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.sreg_RNO_0[12]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_10),
	.D(sreg_8),
	.Y(N_1822_1)
);
defparam \shifter.sreg_RNO_0[12] .INIT=16'h0415;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[15]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_13),
	.D(sreg_11),
	.Y(sreg_6_1[15])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[15] .INIT=16'h5140;
// @66:106
  CFG4 \shifter.sreg_RNO_0[29]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_27),
	.D(sreg_25),
	.Y(N_1821_1)
);
defparam \shifter.sreg_RNO_0[29] .INIT=16'h0415;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[11]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_9),
	.D(sreg_7),
	.Y(sreg_6_1[11])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[11] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[13]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_11),
	.D(sreg_9),
	.Y(sreg_6_1[13])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[13] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[14]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[15]),
	.D(sreg_10),
	.Y(sreg_6_1[14])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[14] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[28]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[29]),
	.D(sreg_24),
	.Y(sreg_6_1[28])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[28] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[17]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_15),
	.D(sreg_13),
	.Y(sreg_6_1[17])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[17] .INIT=16'h5140;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[30]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_28),
	.D(sreg[29]),
	.Y(sreg_6_1[30])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[30] .INIT=16'h5140;
// @22:98
  CFG2 valid_o (
	.A(tmp_v_4_i_0),
	.B(busy),
	.Y(cp_done)
);
defparam valid_o.INIT=4'h8;
// @66:106
  CFG4 \shifter.sreg_RNIO6B31[1]  (
	.A(alu_op[1]),
	.B(sreg[1]),
	.C(alu_add_0),
	.D(N_25_0),
	.Y(N_1747)
);
defparam \shifter.sreg_RNIO6B31[1] .INIT=16'hD850;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[16]  (
	.A(rs1[16]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[16]),
	.Y(sreg_6[16])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[16] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[19]  (
	.A(rs1[19]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[19]),
	.Y(sreg_6[19])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[19] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[25]  (
	.A(rs1[25]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[25]),
	.Y(sreg_6[25])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[25] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[6]  (
	.A(rs1[6]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[6]),
	.Y(sreg_6[6])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[6] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[8]  (
	.A(rs1[8]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[8]),
	.Y(sreg_6[8])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[8] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[18]  (
	.A(rs1[18]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[18]),
	.Y(sreg_6[18])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[18] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[20]  (
	.A(rs1[20]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[20]),
	.Y(sreg_6[20])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[20] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[9]  (
	.A(rs1[9]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[9]),
	.Y(sreg_6[9])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[9] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[10]  (
	.A(rs1[10]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[10]),
	.Y(sreg_6[10])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[10] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[7]  (
	.A(rs1[7]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[7]),
	.Y(sreg_6[7])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[7] .INIT=8'hF8;
// @22:105
  CFG4 \serial_shifter.serial_shifter_core.shifter.sreg_6_1[31]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_27),
	.D(sreg_4[31]),
	.Y(sreg_6_1[31])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6_1[31] .INIT=16'h5410;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[5]  (
	.A(rs1[5]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[5]),
	.Y(sreg_6[5])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[5] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[15]  (
	.A(rs1[15]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[15]),
	.Y(sreg_6[15])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[15] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[11]  (
	.A(rs1[11]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[11]),
	.Y(sreg_6[11])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[11] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[13]  (
	.A(rs1[13]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[13]),
	.Y(sreg_6[13])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[13] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[14]  (
	.A(rs1[14]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[14]),
	.Y(sreg_6[14])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[14] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[28]  (
	.A(rs1[28]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[28]),
	.Y(sreg_6[28])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[28] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[17]  (
	.A(rs1[17]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[17]),
	.Y(sreg_6[17])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[17] .INIT=8'hF8;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[30]  (
	.A(rs1[30]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[30]),
	.Y(sreg_6[30])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[30] .INIT=8'hF8;
// @66:106
  CFG3 \shifter.cnt_RNO_1[4]  (
	.A(cnt[4]),
	.B(cnt[3]),
	.C(N_9_0),
	.Y(N_11_0)
);
defparam \shifter.cnt_RNO_1[4] .INIT=8'h65;
// @22:91
  CFG3 \shifter.cnt_RNIA41T[0]  (
	.A(alu_cp_trig_0),
	.B(tmp_v_4_i_0),
	.C(cnt[0]),
	.Y(N_95_mux_i)
);
defparam \shifter.cnt_RNIA41T[0] .INIT=8'hFB;
// @22:91
  CFG4 \shifter.cnt_RNO[1]  (
	.A(alu_cp_trig_0),
	.B(N_3_0),
	.C(cnt[1]),
	.D(cnt[0]),
	.Y(N_1461_i)
);
defparam \shifter.cnt_RNO[1] .INIT=16'h7227;
// @22:91
  CFG3 \shifter.cnt_RNO[0]  (
	.A(alu_cp_trig_0),
	.B(N_1583),
	.C(cnt[0]),
	.Y(N_1460_i)
);
defparam \shifter.cnt_RNO[0] .INIT=8'h27;
// @22:91
  CFG4 \shifter.cnt_RNO[2]  (
	.A(alu_cp_trig_0),
	.B(N_98),
	.C(cnt[2]),
	.D(cnt_c1),
	.Y(N_1462_i)
);
defparam \shifter.cnt_RNO[2] .INIT=16'h7227;
// @22:105
  CFG3 \serial_shifter.serial_shifter_core.shifter.sreg_6[31]  (
	.A(rs1[31]),
	.B(alu_cp_trig_0),
	.C(sreg_6_1[31]),
	.Y(sreg_6[31])
);
defparam \serial_shifter.serial_shifter_core.shifter.sreg_6[31] .INIT=8'hF8;
// @22:91
  CFG3 \shifter.busy_RNO  (
	.A(alu_cp_trig_0),
	.B(tmp_v_4_i_0),
	.C(cpu_trap),
	.Y(N_96_mux_i)
);
defparam \shifter.busy_RNO .INIT=8'hFE;
// @22:91
  CFG3 \shifter.sreg_RNO[12]  (
	.A(rs1[12]),
	.B(alu_cp_trig_0),
	.C(N_1822_1),
	.Y(N_1822_i)
);
defparam \shifter.sreg_RNO[12] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[4]  (
	.A(rs1[4]),
	.B(alu_cp_trig_0),
	.C(N_1619_1),
	.Y(N_1619_i)
);
defparam \shifter.sreg_RNO[4] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[3]  (
	.A(rs1[3]),
	.B(alu_cp_trig_0),
	.C(N_1579_1),
	.Y(N_1579_i)
);
defparam \shifter.sreg_RNO[3] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[2]  (
	.A(rs1[2]),
	.B(alu_cp_trig_0),
	.C(N_1621_1),
	.Y(N_1621_i)
);
defparam \shifter.sreg_RNO[2] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[1]  (
	.A(rs1[1]),
	.B(alu_cp_trig_0),
	.C(N_1581_1),
	.Y(N_1581_i)
);
defparam \shifter.sreg_RNO[1] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[29]  (
	.A(rs1[29]),
	.B(alu_cp_trig_0),
	.C(N_1821_1),
	.Y(N_1821_i)
);
defparam \shifter.sreg_RNO[29] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[27]  (
	.A(rs1[27]),
	.B(alu_cp_trig_0),
	.C(N_1763_1),
	.Y(N_1763_i)
);
defparam \shifter.sreg_RNO[27] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[26]  (
	.A(rs1[26]),
	.B(alu_cp_trig_0),
	.C(N_1765_1),
	.Y(N_1765_i)
);
defparam \shifter.sreg_RNO[26] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[24]  (
	.A(rs1[24]),
	.B(alu_cp_trig_0),
	.C(N_1688_1),
	.Y(N_1688_i)
);
defparam \shifter.sreg_RNO[24] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[23]  (
	.A(rs1[23]),
	.B(alu_cp_trig_0),
	.C(N_1690_1),
	.Y(N_1690_i)
);
defparam \shifter.sreg_RNO[23] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[22]  (
	.A(rs1[22]),
	.B(alu_cp_trig_0),
	.C(N_1766_1),
	.Y(N_1766_i)
);
defparam \shifter.sreg_RNO[22] .INIT=8'h0B;
// @22:91
  CFG3 \shifter.sreg_RNO[21]  (
	.A(rs1[21]),
	.B(alu_cp_trig_0),
	.C(N_1692_1),
	.Y(N_1692_i)
);
defparam \shifter.sreg_RNO[21] .INIT=8'h0B;
// @66:106
  CFG4 m67_0_2_0 (
	.A(rs1[15]),
	.B(alu_op[2]),
	.C(alu_op[0]),
	.D(N_101),
	.Y(N_1683_2)
);
defparam m67_0_2_0.INIT=16'hC044;
// @66:106
  CFG3 \shifter.sreg_RNI6HU41[15]  (
	.A(sreg[15]),
	.B(alu_op[2]),
	.C(N_25_0),
	.Y(N_1683_1)
);
defparam \shifter.sreg_RNI6HU41[15] .INIT=8'h13;
// @22:91
  CFG4 \shifter.cnt_RNO[3]  (
	.A(N_9_0),
	.B(opb_0),
	.C(cnt[3]),
	.D(alu_cp_trig_0),
	.Y(N_1463_i)
);
defparam \shifter.cnt_RNO[3] .INIT=16'hCC5A;
// @66:106
  CFG4 m57_0 (
	.A(alu_op[1]),
	.B(rs1[7]),
	.C(alu_op[0]),
	.D(N_1695),
	.Y(N_1678)
);
defparam m57_0.INIT=16'hB760;
// @66:106
  CFG4 m35 (
	.A(alu_op[1]),
	.B(rs1[23]),
	.C(alu_op[0]),
	.D(N_1693),
	.Y(N_1660)
);
defparam m35.INIT=16'hB760;
// @66:106
  CFG4 m46_0 (
	.A(alu_op[1]),
	.B(rs1[9]),
	.C(alu_op[0]),
	.D(N_97),
	.Y(N_1669)
);
defparam m46_0.INIT=16'hB760;
// @66:106
  CFG4 m57 (
	.A(alu_op[1]),
	.B(rs1[2]),
	.C(alu_op[0]),
	.D(N_98),
	.Y(N_1610)
);
defparam m57.INIT=16'hB760;
// @66:106
  CFG4 m33 (
	.A(alu_op[1]),
	.B(rs1[21]),
	.C(alu_op[0]),
	.D(N_1622),
	.Y(N_1598)
);
defparam m33.INIT=16'hB760;
// @66:106
  CFG4 m21_0 (
	.A(alu_op[1]),
	.B(rs1[24]),
	.C(alu_op[0]),
	.D(N_8_0),
	.Y(N_1649)
);
defparam m21_0.INIT=16'hB760;
// @66:106
  CFG4 \shifter.sreg_RNIU9B31[4]  (
	.A(alu_op[1]),
	.B(sreg[4]),
	.C(alu_add_3),
	.D(N_25_0),
	.Y(N_42)
);
defparam \shifter.sreg_RNIU9B31[4] .INIT=16'hD850;
// @66:106
  CFG4 \shifter.sreg_RNISRE51[21]  (
	.A(alu_op[1]),
	.B(sreg[21]),
	.C(alu_add_20),
	.D(N_25_0),
	.Y(N_28_0)
);
defparam \shifter.sreg_RNISRE51[21] .INIT=16'hD850;
// @66:106
  CFG4 \shifter.sreg_RNIQ7B31[2]  (
	.A(alu_op[1]),
	.B(sreg[2]),
	.C(alu_add_1),
	.D(N_25_0),
	.Y(N_1607)
);
defparam \shifter.sreg_RNIQ7B31[2] .INIT=16'hD850;
// @66:106
  CFG4 \shifter.sreg_RNI8FB31[9]  (
	.A(alu_op[1]),
	.B(sreg[9]),
	.C(alu_add_8),
	.D(N_25_0),
	.Y(N_1666)
);
defparam \shifter.sreg_RNI8FB31[9] .INIT=16'hD850;
// @66:106
  CFG4 \shifter.sreg_RNI0UE51[23]  (
	.A(alu_op[1]),
	.B(sreg[23]),
	.C(alu_add_22),
	.D(N_25_0),
	.Y(N_1655)
);
defparam \shifter.sreg_RNI0UE51[23] .INIT=16'hD850;
// @66:106
  CFG4 \shifter.sreg_RNI2VE51[24]  (
	.A(alu_op[1]),
	.B(sreg[24]),
	.C(alu_add_23),
	.D(N_25_0),
	.Y(N_17_0)
);
defparam \shifter.sreg_RNI2VE51[24] .INIT=16'hD850;
// @66:106
  CFG4 \shifter.sreg_RNI4DB31[7]  (
	.A(alu_op[1]),
	.B(sreg[7]),
	.C(alu_add_6),
	.D(N_25_0),
	.Y(N_1675)
);
defparam \shifter.sreg_RNI4DB31[7] .INIT=16'hD850;
// @22:91
  CFG3 \shifter.cnt_RNO[4]  (
	.A(alu_cp_trig_0),
	.B(N_1464_2),
	.C(N_11_0),
	.Y(N_1464_i)
);
defparam \shifter.cnt_RNO[4] .INIT=8'h23;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_cp_shifter */

module neorv32_cpu_alu (
  alu_cp_trig_0,
  csr_rdata_22,
  csr_rdata_20,
  csr_rdata_27,
  csr_rdata_28,
  csr_rdata_1,
  csr_rdata_0,
  csr_rdata_4,
  csr_rdata_7,
  csr_rdata_23,
  csr_rdata_21,
  csr_rdata_24,
  csr_rdata_2,
  csr_rdata_9,
  link_pc_21,
  link_pc_19,
  link_pc_26,
  link_pc_27,
  link_pc_0,
  link_pc_3,
  link_pc_6,
  link_pc_22,
  link_pc_20,
  link_pc_23,
  link_pc_1,
  link_pc_8,
  mem_rdata_22,
  mem_rdata_20,
  mem_rdata_27,
  mem_rdata_28,
  mem_rdata_0,
  mem_rdata_4,
  mem_rdata_7,
  mem_rdata_23,
  mem_rdata_21,
  mem_rdata_24,
  mem_rdata_2,
  mem_rdata_9,
  mem_rdata_1,
  xcsr_addr_0,
  imm,
  ir_funct3_0,
  rf_wdata_0,
  alu_res_3,
  alu_res_28,
  alu_res_0,
  alu_res_23,
  alu_res_27,
  alu_res_9,
  alu_res_22,
  alu_res_5,
  alu_res_10,
  alu_res_13,
  alu_res_15,
  alu_res_2,
  alu_res_8,
  alu_res_14,
  alu_res_16,
  alu_res_7,
  alu_res_11,
  alu_res_12,
  ir_funct3_i,
  curr_pc,
  alu_op,
  rf_mux,
  alu_add,
  un1_cmp_0_data_tmp_0,
  alu_cmp_0,
  rs2,
  rs1,
  rstn_sys,
  top_sb_0_FIC_0_CLK,
  cp_done,
  N_1604_i,
  N_1681_i,
  N_1663_i,
  N_39_i,
  N_1652_i,
  N_1613_i,
  N_1672_i,
  N_1751_i,
  cpu_trap,
  N_1755_i_1z,
  N_1753_i_1z,
  N_1813_i_1z,
  N_20_0_i,
  N_1727_i,
  N_23_0_i,
  N_22_0_i,
  N_1757_i,
  N_1814_i_1z,
  N_1577_i_1z,
  alu_opb_mux,
  N_20_i,
  N_38_i,
  N_1736_i,
  N_1569_i,
  N_1745_i,
  alu_opa_mux,
  alu_unsigned
)
;
input alu_cp_trig_0 ;
input csr_rdata_22 ;
input csr_rdata_20 ;
input csr_rdata_27 ;
input csr_rdata_28 ;
input csr_rdata_1 ;
input csr_rdata_0 ;
input csr_rdata_4 ;
input csr_rdata_7 ;
input csr_rdata_23 ;
input csr_rdata_21 ;
input csr_rdata_24 ;
input csr_rdata_2 ;
input csr_rdata_9 ;
input link_pc_21 ;
input link_pc_19 ;
input link_pc_26 ;
input link_pc_27 ;
input link_pc_0 ;
input link_pc_3 ;
input link_pc_6 ;
input link_pc_22 ;
input link_pc_20 ;
input link_pc_23 ;
input link_pc_1 ;
input link_pc_8 ;
input mem_rdata_22 ;
input mem_rdata_20 ;
input mem_rdata_27 ;
input mem_rdata_28 ;
input mem_rdata_0 ;
input mem_rdata_4 ;
input mem_rdata_7 ;
input mem_rdata_23 ;
input mem_rdata_21 ;
input mem_rdata_24 ;
input mem_rdata_2 ;
input mem_rdata_9 ;
input mem_rdata_1 ;
input xcsr_addr_0 ;
input [31:0] imm ;
input ir_funct3_0 ;
output rf_wdata_0 ;
output alu_res_3 ;
output alu_res_28 ;
output alu_res_0 ;
output alu_res_23 ;
output alu_res_27 ;
output alu_res_9 ;
output alu_res_22 ;
output alu_res_5 ;
output alu_res_10 ;
output alu_res_13 ;
output alu_res_15 ;
output alu_res_2 ;
output alu_res_8 ;
output alu_res_14 ;
output alu_res_16 ;
output alu_res_7 ;
output alu_res_11 ;
output alu_res_12 ;
input [1:0] ir_funct3_i ;
input [31:1] curr_pc ;
input [2:0] alu_op ;
input [1:0] rf_mux ;
output [31:0] alu_add ;
output un1_cmp_0_data_tmp_0 ;
output alu_cmp_0 ;
input [31:0] rs2 ;
input [31:0] rs1 ;
input rstn_sys ;
input top_sb_0_FIC_0_CLK ;
output cp_done ;
output N_1604_i ;
output N_1681_i ;
output N_1663_i ;
output N_39_i ;
output N_1652_i ;
output N_1613_i ;
output N_1672_i ;
output N_1751_i ;
input cpu_trap ;
output N_1755_i_1z ;
output N_1753_i_1z ;
output N_1813_i_1z ;
output N_20_0_i ;
output N_1727_i ;
output N_23_0_i ;
output N_22_0_i ;
output N_1757_i ;
output N_1814_i_1z ;
output N_1577_i_1z ;
input alu_opb_mux ;
output N_20_i ;
output N_38_i ;
output N_1736_i ;
output N_1569_i ;
output N_1745_i ;
input alu_opa_mux ;
input alu_unsigned ;
wire alu_cp_trig_0 ;
wire csr_rdata_22 ;
wire csr_rdata_20 ;
wire csr_rdata_27 ;
wire csr_rdata_28 ;
wire csr_rdata_1 ;
wire csr_rdata_0 ;
wire csr_rdata_4 ;
wire csr_rdata_7 ;
wire csr_rdata_23 ;
wire csr_rdata_21 ;
wire csr_rdata_24 ;
wire csr_rdata_2 ;
wire csr_rdata_9 ;
wire link_pc_21 ;
wire link_pc_19 ;
wire link_pc_26 ;
wire link_pc_27 ;
wire link_pc_0 ;
wire link_pc_3 ;
wire link_pc_6 ;
wire link_pc_22 ;
wire link_pc_20 ;
wire link_pc_23 ;
wire link_pc_1 ;
wire link_pc_8 ;
wire mem_rdata_22 ;
wire mem_rdata_20 ;
wire mem_rdata_27 ;
wire mem_rdata_28 ;
wire mem_rdata_0 ;
wire mem_rdata_4 ;
wire mem_rdata_7 ;
wire mem_rdata_23 ;
wire mem_rdata_21 ;
wire mem_rdata_24 ;
wire mem_rdata_2 ;
wire mem_rdata_9 ;
wire mem_rdata_1 ;
wire xcsr_addr_0 ;
wire ir_funct3_0 ;
wire rf_wdata_0 ;
wire alu_res_3 ;
wire alu_res_28 ;
wire alu_res_0 ;
wire alu_res_23 ;
wire alu_res_27 ;
wire alu_res_9 ;
wire alu_res_22 ;
wire alu_res_5 ;
wire alu_res_10 ;
wire alu_res_13 ;
wire alu_res_15 ;
wire alu_res_2 ;
wire alu_res_8 ;
wire alu_res_14 ;
wire alu_res_16 ;
wire alu_res_7 ;
wire alu_res_11 ;
wire alu_res_12 ;
wire un1_cmp_0_data_tmp_0 ;
wire alu_cmp_0 ;
wire rstn_sys ;
wire top_sb_0_FIC_0_CLK ;
wire cp_done ;
wire N_1604_i ;
wire N_1681_i ;
wire N_1663_i ;
wire N_39_i ;
wire N_1652_i ;
wire N_1613_i ;
wire N_1672_i ;
wire N_1751_i ;
wire cpu_trap ;
wire N_1755_i_1z ;
wire N_1753_i_1z ;
wire N_1813_i_1z ;
wire N_20_0_i ;
wire N_1727_i ;
wire N_23_0_i ;
wire N_22_0_i ;
wire N_1757_i ;
wire N_1814_i_1z ;
wire N_1577_i_1z ;
wire alu_opb_mux ;
wire N_20_i ;
wire N_38_i ;
wire N_1736_i ;
wire N_1569_i ;
wire N_1745_i ;
wire alu_opa_mux ;
wire alu_unsigned ;
wire [14:0] un1_cmp_0_data_tmp;
wire [31:1] opa_Z;
wire [31:3] opb_Z;
wire [26:5] un1_opb_Z;
wire [32:32] addsub_res_Z;
wire [32:32] opb_x_Z;
wire [0:0] un1_opb_i;
wire [14:14] res_o_6_2_0_2_Z;
wire [31:3] sreg;
wire [31:3] res_o_6_2_0_Z;
wire [31:3] res_o_6_2_1;
wire [31:3] res_o_6_2_Z;
wire [31:3] res_o_6_2_0_0_Z;
wire [0:0] rf_wdata_1;
wire un12_cmp_cry_0_Z ;
wire un12_cmp_cry_0_S ;
wire un12_cmp_cry_0_Y ;
wire GND ;
wire un12_cmp_cry_1_Z ;
wire un12_cmp_cry_1_S ;
wire un12_cmp_cry_1_Y ;
wire un12_cmp_cry_2_Z ;
wire un12_cmp_cry_2_S ;
wire un12_cmp_cry_2_Y ;
wire un12_cmp_cry_3_Z ;
wire un12_cmp_cry_3_S ;
wire un12_cmp_cry_3_Y ;
wire un12_cmp_cry_4_Z ;
wire un12_cmp_cry_4_S ;
wire un12_cmp_cry_4_Y ;
wire un12_cmp_cry_5_Z ;
wire un12_cmp_cry_5_S ;
wire un12_cmp_cry_5_Y ;
wire un12_cmp_cry_6_Z ;
wire un12_cmp_cry_6_S ;
wire un12_cmp_cry_6_Y ;
wire un12_cmp_cry_7_Z ;
wire un12_cmp_cry_7_S ;
wire un12_cmp_cry_7_Y ;
wire un12_cmp_cry_8_Z ;
wire un12_cmp_cry_8_S ;
wire un12_cmp_cry_8_Y ;
wire un12_cmp_cry_9_Z ;
wire un12_cmp_cry_9_S ;
wire un12_cmp_cry_9_Y ;
wire un12_cmp_cry_10_Z ;
wire un12_cmp_cry_10_S ;
wire un12_cmp_cry_10_Y ;
wire un12_cmp_cry_11_Z ;
wire un12_cmp_cry_11_S ;
wire un12_cmp_cry_11_Y ;
wire un12_cmp_cry_12_Z ;
wire un12_cmp_cry_12_S ;
wire un12_cmp_cry_12_Y ;
wire un12_cmp_cry_13_Z ;
wire un12_cmp_cry_13_S ;
wire un12_cmp_cry_13_Y ;
wire un12_cmp_cry_14_Z ;
wire un12_cmp_cry_14_S ;
wire un12_cmp_cry_14_Y ;
wire un12_cmp_cry_15_Z ;
wire un12_cmp_cry_15_S ;
wire un12_cmp_cry_15_Y ;
wire un12_cmp_cry_16_Z ;
wire un12_cmp_cry_16_S ;
wire un12_cmp_cry_16_Y ;
wire un12_cmp_cry_17_Z ;
wire un12_cmp_cry_17_S ;
wire un12_cmp_cry_17_Y ;
wire un12_cmp_cry_18_Z ;
wire un12_cmp_cry_18_S ;
wire un12_cmp_cry_18_Y ;
wire un12_cmp_cry_19_Z ;
wire un12_cmp_cry_19_S ;
wire un12_cmp_cry_19_Y ;
wire un12_cmp_cry_20_Z ;
wire un12_cmp_cry_20_S ;
wire un12_cmp_cry_20_Y ;
wire un12_cmp_cry_21_Z ;
wire un12_cmp_cry_21_S ;
wire un12_cmp_cry_21_Y ;
wire un12_cmp_cry_22_Z ;
wire un12_cmp_cry_22_S ;
wire un12_cmp_cry_22_Y ;
wire un12_cmp_cry_23_Z ;
wire un12_cmp_cry_23_S ;
wire un12_cmp_cry_23_Y ;
wire un12_cmp_cry_24_Z ;
wire un12_cmp_cry_24_S ;
wire un12_cmp_cry_24_Y ;
wire un12_cmp_cry_25_Z ;
wire un12_cmp_cry_25_S ;
wire un12_cmp_cry_25_Y ;
wire un12_cmp_cry_26_Z ;
wire un12_cmp_cry_26_S ;
wire un12_cmp_cry_26_Y ;
wire un12_cmp_cry_27_Z ;
wire un12_cmp_cry_27_S ;
wire un12_cmp_cry_27_Y ;
wire un12_cmp_cry_28_Z ;
wire un12_cmp_cry_28_S ;
wire un12_cmp_cry_28_Y ;
wire un12_cmp_cry_29_Z ;
wire un12_cmp_cry_29_S ;
wire un12_cmp_cry_29_Y ;
wire un12_cmp_cry_30_Z ;
wire un12_cmp_cry_30_S ;
wire un12_cmp_cry_30_Y ;
wire un12_cmp_cry_31_Z ;
wire un12_cmp_cry_31_S ;
wire un12_cmp_cry_31_Y ;
wire un12_cmp_cry_32_S ;
wire un12_cmp_cry_32_Y ;
wire un1_cmp_0_I_1_S ;
wire un1_cmp_0_I_1_Y ;
wire un1_cmp_0_I_9_S ;
wire un1_cmp_0_I_9_Y ;
wire un1_cmp_0_I_15_S ;
wire un1_cmp_0_I_15_Y ;
wire un1_cmp_0_I_51_S ;
wire un1_cmp_0_I_51_Y ;
wire un1_cmp_0_I_75_S ;
wire un1_cmp_0_I_75_Y ;
wire un1_cmp_0_I_33_S ;
wire un1_cmp_0_I_33_Y ;
wire un1_cmp_0_I_39_S ;
wire un1_cmp_0_I_39_Y ;
wire un1_cmp_0_I_27_S ;
wire un1_cmp_0_I_27_Y ;
wire un1_cmp_0_I_93_S ;
wire un1_cmp_0_I_93_Y ;
wire un1_cmp_0_I_57_S ;
wire un1_cmp_0_I_57_Y ;
wire un1_cmp_0_I_63_S ;
wire un1_cmp_0_I_63_Y ;
wire un1_cmp_0_I_21_S ;
wire un1_cmp_0_I_21_Y ;
wire un1_cmp_0_I_69_S ;
wire un1_cmp_0_I_69_Y ;
wire un1_cmp_0_I_81_S ;
wire un1_cmp_0_I_81_Y ;
wire un1_cmp_0_I_87_S ;
wire un1_cmp_0_I_87_Y ;
wire un1_cmp_0_I_45_S ;
wire un1_cmp_0_I_45_Y ;
wire addsub_res_s_0_468_FCO ;
wire addsub_res_s_0_468_S ;
wire addsub_res_s_0_468_Y ;
wire VCC ;
wire addsub_res_cry_0_Z ;
wire addsub_res_cry_0_Y ;
wire addsub_res ;
wire addsub_res_cry_1_Z ;
wire addsub_res_cry_1_Y ;
wire N_3_0 ;
wire addsub_res_cry_2_Z ;
wire addsub_res_cry_2_Y ;
wire m1 ;
wire addsub_res_cry_3_Z ;
wire addsub_res_cry_3_Y ;
wire addsub_res_cry_4_Z ;
wire addsub_res_cry_4_Y ;
wire m4_1 ;
wire addsub_res_cry_5_Z ;
wire addsub_res_cry_5_Y ;
wire addsub_res_cry_6_Z ;
wire addsub_res_cry_6_Y ;
wire addsub_res_cry_7_Z ;
wire addsub_res_cry_7_Y ;
wire N_1695 ;
wire addsub_res_cry_8_Z ;
wire addsub_res_cry_8_Y ;
wire addsub_res_cry_9_Z ;
wire addsub_res_cry_9_Y ;
wire N_97 ;
wire addsub_res_cry_10_Z ;
wire addsub_res_cry_10_Y ;
wire addsub_res_cry_11_Z ;
wire addsub_res_cry_11_Y ;
wire addsub_res_cry_12_Z ;
wire addsub_res_cry_12_Y ;
wire addsub_res_cry_13_Z ;
wire addsub_res_cry_13_Y ;
wire addsub_res_cry_14_Z ;
wire addsub_res_cry_14_Y ;
wire N_1623 ;
wire addsub_res_cry_15_Z ;
wire addsub_res_cry_15_Y ;
wire N_1694 ;
wire addsub_res_cry_16_Z ;
wire addsub_res_cry_16_Y ;
wire addsub_res_cry_17_Z ;
wire addsub_res_cry_17_Y ;
wire addsub_res_cry_18_Z ;
wire addsub_res_cry_18_Y ;
wire addsub_res_cry_19_Z ;
wire addsub_res_cry_19_Y ;
wire addsub_res_cry_20_Z ;
wire addsub_res_cry_20_Y ;
wire addsub_res_cry_21_Z ;
wire addsub_res_cry_21_Y ;
wire m6 ;
wire addsub_res_cry_22_Z ;
wire addsub_res_cry_22_Y ;
wire addsub_res_cry_22_RNO_Z ;
wire addsub_res_cry_23_Z ;
wire addsub_res_cry_23_Y ;
wire m4_0 ;
wire addsub_res_cry_24_Z ;
wire addsub_res_cry_24_Y ;
wire m8_0 ;
wire addsub_res_cry_25_Z ;
wire addsub_res_cry_25_Y ;
wire addsub_res_cry_26_Z ;
wire addsub_res_cry_26_Y ;
wire addsub_res_cry_27_Z ;
wire addsub_res_cry_27_Y ;
wire addsub_res_cry_27_RNO_Z ;
wire addsub_res_cry_28_Z ;
wire addsub_res_cry_28_Y ;
wire N_1582 ;
wire addsub_res_cry_29_Z ;
wire addsub_res_cry_29_Y ;
wire m4_Z ;
wire addsub_res_cry_30_Z ;
wire addsub_res_cry_30_Y ;
wire addsub_res_s_32_FCO ;
wire addsub_res_s_32_Y ;
wire addsub_res_cry_31_Z ;
wire addsub_res_cry_31_Y ;
wire m42_2_1_1_co1 ;
wire m42_2_1_1_wmux_0_S ;
wire m42_2_1_1_y0 ;
wire m42_2_1_1_co0 ;
wire m42_2_1_1_wmux_S ;
wire m42_2_1_0 ;
wire m51_2_1_1_co1 ;
wire m51_2_1_1_wmux_0_S_0 ;
wire m51_2_1_1_y0 ;
wire m51_2_1_1_co0 ;
wire m51_2_1_1_wmux_S_0 ;
wire m51_2_1_0 ;
wire m29_0_2_1_1_co1 ;
wire m29_0_2_1_wmux_0_S ;
wire m29_0_2_1_1_y0 ;
wire m29_0_2_1_1_co0 ;
wire m29_0_2_1_1_wmux_S ;
wire m29_0_2_1_0 ;
wire m37_2_1_1_co1 ;
wire m37_2_1_1_wmux_0_S ;
wire m37_2_1_1_y0 ;
wire m37_2_1_1_co0 ;
wire m37_2_1_1_wmux_S ;
wire m37_2_1_0 ;
wire m61_1_0_co1 ;
wire m61_1_0_wmux_0_S ;
wire N_1575 ;
wire N_1574 ;
wire m61_1_0_y0 ;
wire m61_1_0_co0 ;
wire m61_1_0_wmux_S ;
wire N_1583 ;
wire N_1573_i_0 ;
wire i3_mux ;
wire addsub_res_cry_29_RNI7DEB1_Z ;
wire N_1817_i_Z ;
wire N_25_0 ;
wire m56_2_0_1 ;
wire N_1572_2 ;
wire m55_0_2_1_Z ;
wire N_1742 ;
wire N_1738 ;
wire i16_mux_0 ;
wire N_41 ;
wire N_1733 ;
wire N_1730 ;
wire N_1565 ;
wire N_33 ;
wire m19_1_1_1 ;
wire N_247 ;
wire N_256 ;
wire N_254 ;
wire N_248 ;
wire N_242 ;
wire N_255 ;
wire N_253 ;
wire N_250 ;
wire N_245 ;
wire N_262 ;
wire N_249 ;
wire N_267 ;
wire N_263 ;
wire N_240 ;
wire N_268 ;
wire N_243 ;
wire N_6_0 ;
wire N_1811 ;
wire N_1724 ;
wire done_ff ;
wire N_101 ;
wire N_1572_1 ;
wire N_1813_1 ;
wire N_1755_1 ;
wire N_1753_1 ;
wire N_220_2 ;
wire N_51 ;
wire N_220 ;
wire N_63 ;
wire N_1683_2 ;
wire N_1683_1 ;
// @27:114
  ARI1 un12_cmp_cry_0 (
	.FCO(un12_cmp_cry_0_Z),
	.S(un12_cmp_cry_0_S),
	.Y(un12_cmp_cry_0_Y),
	.B(rs1[0]),
	.C(GND),
	.D(GND),
	.A(rs2[0]),
	.FCI(GND)
);
defparam un12_cmp_cry_0.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_1 (
	.FCO(un12_cmp_cry_1_Z),
	.S(un12_cmp_cry_1_S),
	.Y(un12_cmp_cry_1_Y),
	.B(rs1[1]),
	.C(GND),
	.D(GND),
	.A(rs2[1]),
	.FCI(un12_cmp_cry_0_Z)
);
defparam un12_cmp_cry_1.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_2 (
	.FCO(un12_cmp_cry_2_Z),
	.S(un12_cmp_cry_2_S),
	.Y(un12_cmp_cry_2_Y),
	.B(rs1[2]),
	.C(GND),
	.D(GND),
	.A(rs2[2]),
	.FCI(un12_cmp_cry_1_Z)
);
defparam un12_cmp_cry_2.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_3 (
	.FCO(un12_cmp_cry_3_Z),
	.S(un12_cmp_cry_3_S),
	.Y(un12_cmp_cry_3_Y),
	.B(rs1[3]),
	.C(GND),
	.D(GND),
	.A(rs2[3]),
	.FCI(un12_cmp_cry_2_Z)
);
defparam un12_cmp_cry_3.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_4 (
	.FCO(un12_cmp_cry_4_Z),
	.S(un12_cmp_cry_4_S),
	.Y(un12_cmp_cry_4_Y),
	.B(rs1[4]),
	.C(GND),
	.D(GND),
	.A(rs2[4]),
	.FCI(un12_cmp_cry_3_Z)
);
defparam un12_cmp_cry_4.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_5 (
	.FCO(un12_cmp_cry_5_Z),
	.S(un12_cmp_cry_5_S),
	.Y(un12_cmp_cry_5_Y),
	.B(rs1[5]),
	.C(GND),
	.D(GND),
	.A(rs2[5]),
	.FCI(un12_cmp_cry_4_Z)
);
defparam un12_cmp_cry_5.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_6 (
	.FCO(un12_cmp_cry_6_Z),
	.S(un12_cmp_cry_6_S),
	.Y(un12_cmp_cry_6_Y),
	.B(rs1[6]),
	.C(GND),
	.D(GND),
	.A(rs2[6]),
	.FCI(un12_cmp_cry_5_Z)
);
defparam un12_cmp_cry_6.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_7 (
	.FCO(un12_cmp_cry_7_Z),
	.S(un12_cmp_cry_7_S),
	.Y(un12_cmp_cry_7_Y),
	.B(rs1[7]),
	.C(GND),
	.D(GND),
	.A(rs2[7]),
	.FCI(un12_cmp_cry_6_Z)
);
defparam un12_cmp_cry_7.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_8 (
	.FCO(un12_cmp_cry_8_Z),
	.S(un12_cmp_cry_8_S),
	.Y(un12_cmp_cry_8_Y),
	.B(rs1[8]),
	.C(GND),
	.D(GND),
	.A(rs2[8]),
	.FCI(un12_cmp_cry_7_Z)
);
defparam un12_cmp_cry_8.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_9 (
	.FCO(un12_cmp_cry_9_Z),
	.S(un12_cmp_cry_9_S),
	.Y(un12_cmp_cry_9_Y),
	.B(rs1[9]),
	.C(GND),
	.D(GND),
	.A(rs2[9]),
	.FCI(un12_cmp_cry_8_Z)
);
defparam un12_cmp_cry_9.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_10 (
	.FCO(un12_cmp_cry_10_Z),
	.S(un12_cmp_cry_10_S),
	.Y(un12_cmp_cry_10_Y),
	.B(rs1[10]),
	.C(GND),
	.D(GND),
	.A(rs2[10]),
	.FCI(un12_cmp_cry_9_Z)
);
defparam un12_cmp_cry_10.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_11 (
	.FCO(un12_cmp_cry_11_Z),
	.S(un12_cmp_cry_11_S),
	.Y(un12_cmp_cry_11_Y),
	.B(rs1[11]),
	.C(GND),
	.D(GND),
	.A(rs2[11]),
	.FCI(un12_cmp_cry_10_Z)
);
defparam un12_cmp_cry_11.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_12 (
	.FCO(un12_cmp_cry_12_Z),
	.S(un12_cmp_cry_12_S),
	.Y(un12_cmp_cry_12_Y),
	.B(rs1[12]),
	.C(GND),
	.D(GND),
	.A(rs2[12]),
	.FCI(un12_cmp_cry_11_Z)
);
defparam un12_cmp_cry_12.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_13 (
	.FCO(un12_cmp_cry_13_Z),
	.S(un12_cmp_cry_13_S),
	.Y(un12_cmp_cry_13_Y),
	.B(rs1[13]),
	.C(GND),
	.D(GND),
	.A(rs2[13]),
	.FCI(un12_cmp_cry_12_Z)
);
defparam un12_cmp_cry_13.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_14 (
	.FCO(un12_cmp_cry_14_Z),
	.S(un12_cmp_cry_14_S),
	.Y(un12_cmp_cry_14_Y),
	.B(rs1[14]),
	.C(GND),
	.D(GND),
	.A(rs2[14]),
	.FCI(un12_cmp_cry_13_Z)
);
defparam un12_cmp_cry_14.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_15 (
	.FCO(un12_cmp_cry_15_Z),
	.S(un12_cmp_cry_15_S),
	.Y(un12_cmp_cry_15_Y),
	.B(rs1[15]),
	.C(GND),
	.D(GND),
	.A(rs2[15]),
	.FCI(un12_cmp_cry_14_Z)
);
defparam un12_cmp_cry_15.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_16 (
	.FCO(un12_cmp_cry_16_Z),
	.S(un12_cmp_cry_16_S),
	.Y(un12_cmp_cry_16_Y),
	.B(rs1[16]),
	.C(GND),
	.D(GND),
	.A(rs2[16]),
	.FCI(un12_cmp_cry_15_Z)
);
defparam un12_cmp_cry_16.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_17 (
	.FCO(un12_cmp_cry_17_Z),
	.S(un12_cmp_cry_17_S),
	.Y(un12_cmp_cry_17_Y),
	.B(rs1[17]),
	.C(GND),
	.D(GND),
	.A(rs2[17]),
	.FCI(un12_cmp_cry_16_Z)
);
defparam un12_cmp_cry_17.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_18 (
	.FCO(un12_cmp_cry_18_Z),
	.S(un12_cmp_cry_18_S),
	.Y(un12_cmp_cry_18_Y),
	.B(rs1[18]),
	.C(GND),
	.D(GND),
	.A(rs2[18]),
	.FCI(un12_cmp_cry_17_Z)
);
defparam un12_cmp_cry_18.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_19 (
	.FCO(un12_cmp_cry_19_Z),
	.S(un12_cmp_cry_19_S),
	.Y(un12_cmp_cry_19_Y),
	.B(rs1[19]),
	.C(GND),
	.D(GND),
	.A(rs2[19]),
	.FCI(un12_cmp_cry_18_Z)
);
defparam un12_cmp_cry_19.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_20 (
	.FCO(un12_cmp_cry_20_Z),
	.S(un12_cmp_cry_20_S),
	.Y(un12_cmp_cry_20_Y),
	.B(rs1[20]),
	.C(GND),
	.D(GND),
	.A(rs2[20]),
	.FCI(un12_cmp_cry_19_Z)
);
defparam un12_cmp_cry_20.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_21 (
	.FCO(un12_cmp_cry_21_Z),
	.S(un12_cmp_cry_21_S),
	.Y(un12_cmp_cry_21_Y),
	.B(rs1[21]),
	.C(GND),
	.D(GND),
	.A(rs2[21]),
	.FCI(un12_cmp_cry_20_Z)
);
defparam un12_cmp_cry_21.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_22 (
	.FCO(un12_cmp_cry_22_Z),
	.S(un12_cmp_cry_22_S),
	.Y(un12_cmp_cry_22_Y),
	.B(rs1[22]),
	.C(GND),
	.D(GND),
	.A(rs2[22]),
	.FCI(un12_cmp_cry_21_Z)
);
defparam un12_cmp_cry_22.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_23 (
	.FCO(un12_cmp_cry_23_Z),
	.S(un12_cmp_cry_23_S),
	.Y(un12_cmp_cry_23_Y),
	.B(rs1[23]),
	.C(GND),
	.D(GND),
	.A(rs2[23]),
	.FCI(un12_cmp_cry_22_Z)
);
defparam un12_cmp_cry_23.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_24 (
	.FCO(un12_cmp_cry_24_Z),
	.S(un12_cmp_cry_24_S),
	.Y(un12_cmp_cry_24_Y),
	.B(rs1[24]),
	.C(GND),
	.D(GND),
	.A(rs2[24]),
	.FCI(un12_cmp_cry_23_Z)
);
defparam un12_cmp_cry_24.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_25 (
	.FCO(un12_cmp_cry_25_Z),
	.S(un12_cmp_cry_25_S),
	.Y(un12_cmp_cry_25_Y),
	.B(rs1[25]),
	.C(GND),
	.D(GND),
	.A(rs2[25]),
	.FCI(un12_cmp_cry_24_Z)
);
defparam un12_cmp_cry_25.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_26 (
	.FCO(un12_cmp_cry_26_Z),
	.S(un12_cmp_cry_26_S),
	.Y(un12_cmp_cry_26_Y),
	.B(rs1[26]),
	.C(GND),
	.D(GND),
	.A(rs2[26]),
	.FCI(un12_cmp_cry_25_Z)
);
defparam un12_cmp_cry_26.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_27 (
	.FCO(un12_cmp_cry_27_Z),
	.S(un12_cmp_cry_27_S),
	.Y(un12_cmp_cry_27_Y),
	.B(rs1[27]),
	.C(GND),
	.D(GND),
	.A(rs2[27]),
	.FCI(un12_cmp_cry_26_Z)
);
defparam un12_cmp_cry_27.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_28 (
	.FCO(un12_cmp_cry_28_Z),
	.S(un12_cmp_cry_28_S),
	.Y(un12_cmp_cry_28_Y),
	.B(rs1[28]),
	.C(GND),
	.D(GND),
	.A(rs2[28]),
	.FCI(un12_cmp_cry_27_Z)
);
defparam un12_cmp_cry_28.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_29 (
	.FCO(un12_cmp_cry_29_Z),
	.S(un12_cmp_cry_29_S),
	.Y(un12_cmp_cry_29_Y),
	.B(rs1[29]),
	.C(GND),
	.D(GND),
	.A(rs2[29]),
	.FCI(un12_cmp_cry_28_Z)
);
defparam un12_cmp_cry_29.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_30 (
	.FCO(un12_cmp_cry_30_Z),
	.S(un12_cmp_cry_30_S),
	.Y(un12_cmp_cry_30_Y),
	.B(rs1[30]),
	.C(GND),
	.D(GND),
	.A(rs2[30]),
	.FCI(un12_cmp_cry_29_Z)
);
defparam un12_cmp_cry_30.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_31 (
	.FCO(un12_cmp_cry_31_Z),
	.S(un12_cmp_cry_31_S),
	.Y(un12_cmp_cry_31_Y),
	.B(rs1[31]),
	.C(GND),
	.D(GND),
	.A(rs2[31]),
	.FCI(un12_cmp_cry_30_Z)
);
defparam un12_cmp_cry_31.INIT=20'h5AA55;
// @27:114
  ARI1 un12_cmp_cry_32 (
	.FCO(alu_cmp_0),
	.S(un12_cmp_cry_32_S),
	.Y(un12_cmp_cry_32_Y),
	.B(alu_unsigned),
	.C(rs2[31]),
	.D(GND),
	.A(rs1[31]),
	.FCI(un12_cmp_cry_31_Z)
);
defparam un12_cmp_cry_32.INIT=20'h5EEBB;
// @27:113
  ARI1 un1_cmp_0_I_1 (
	.FCO(un1_cmp_0_data_tmp[0]),
	.S(un1_cmp_0_I_1_S),
	.Y(un1_cmp_0_I_1_Y),
	.B(rs1[0]),
	.C(rs1[1]),
	.D(rs2[0]),
	.A(rs2[1]),
	.FCI(GND)
);
defparam un1_cmp_0_I_1.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_9 (
	.FCO(un1_cmp_0_data_tmp[1]),
	.S(un1_cmp_0_I_9_S),
	.Y(un1_cmp_0_I_9_Y),
	.B(rs1[2]),
	.C(rs1[3]),
	.D(rs2[2]),
	.A(rs2[3]),
	.FCI(un1_cmp_0_data_tmp[0])
);
defparam un1_cmp_0_I_9.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_15 (
	.FCO(un1_cmp_0_data_tmp[2]),
	.S(un1_cmp_0_I_15_S),
	.Y(un1_cmp_0_I_15_Y),
	.B(rs1[4]),
	.C(rs1[5]),
	.D(rs2[4]),
	.A(rs2[5]),
	.FCI(un1_cmp_0_data_tmp[1])
);
defparam un1_cmp_0_I_15.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_51 (
	.FCO(un1_cmp_0_data_tmp[3]),
	.S(un1_cmp_0_I_51_S),
	.Y(un1_cmp_0_I_51_Y),
	.B(rs1[6]),
	.C(rs1[7]),
	.D(rs2[6]),
	.A(rs2[7]),
	.FCI(un1_cmp_0_data_tmp[2])
);
defparam un1_cmp_0_I_51.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_75 (
	.FCO(un1_cmp_0_data_tmp[4]),
	.S(un1_cmp_0_I_75_S),
	.Y(un1_cmp_0_I_75_Y),
	.B(rs1[8]),
	.C(rs1[9]),
	.D(rs2[8]),
	.A(rs2[9]),
	.FCI(un1_cmp_0_data_tmp[3])
);
defparam un1_cmp_0_I_75.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_33 (
	.FCO(un1_cmp_0_data_tmp[5]),
	.S(un1_cmp_0_I_33_S),
	.Y(un1_cmp_0_I_33_Y),
	.B(rs1[10]),
	.C(rs1[11]),
	.D(rs2[10]),
	.A(rs2[11]),
	.FCI(un1_cmp_0_data_tmp[4])
);
defparam un1_cmp_0_I_33.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_39 (
	.FCO(un1_cmp_0_data_tmp[6]),
	.S(un1_cmp_0_I_39_S),
	.Y(un1_cmp_0_I_39_Y),
	.B(rs1[12]),
	.C(rs1[13]),
	.D(rs2[12]),
	.A(rs2[13]),
	.FCI(un1_cmp_0_data_tmp[5])
);
defparam un1_cmp_0_I_39.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_27 (
	.FCO(un1_cmp_0_data_tmp[7]),
	.S(un1_cmp_0_I_27_S),
	.Y(un1_cmp_0_I_27_Y),
	.B(rs1[14]),
	.C(rs1[15]),
	.D(rs2[14]),
	.A(rs2[15]),
	.FCI(un1_cmp_0_data_tmp[6])
);
defparam un1_cmp_0_I_27.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_93 (
	.FCO(un1_cmp_0_data_tmp[8]),
	.S(un1_cmp_0_I_93_S),
	.Y(un1_cmp_0_I_93_Y),
	.B(rs1[16]),
	.C(rs1[17]),
	.D(rs2[16]),
	.A(rs2[17]),
	.FCI(un1_cmp_0_data_tmp[7])
);
defparam un1_cmp_0_I_93.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_57 (
	.FCO(un1_cmp_0_data_tmp[9]),
	.S(un1_cmp_0_I_57_S),
	.Y(un1_cmp_0_I_57_Y),
	.B(rs1[18]),
	.C(rs1[19]),
	.D(rs2[18]),
	.A(rs2[19]),
	.FCI(un1_cmp_0_data_tmp[8])
);
defparam un1_cmp_0_I_57.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_63 (
	.FCO(un1_cmp_0_data_tmp[10]),
	.S(un1_cmp_0_I_63_S),
	.Y(un1_cmp_0_I_63_Y),
	.B(rs1[20]),
	.C(rs1[21]),
	.D(rs2[20]),
	.A(rs2[21]),
	.FCI(un1_cmp_0_data_tmp[9])
);
defparam un1_cmp_0_I_63.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_21 (
	.FCO(un1_cmp_0_data_tmp[11]),
	.S(un1_cmp_0_I_21_S),
	.Y(un1_cmp_0_I_21_Y),
	.B(rs1[22]),
	.C(rs1[23]),
	.D(rs2[22]),
	.A(rs2[23]),
	.FCI(un1_cmp_0_data_tmp[10])
);
defparam un1_cmp_0_I_21.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_69 (
	.FCO(un1_cmp_0_data_tmp[12]),
	.S(un1_cmp_0_I_69_S),
	.Y(un1_cmp_0_I_69_Y),
	.B(rs1[24]),
	.C(rs1[25]),
	.D(rs2[24]),
	.A(rs2[25]),
	.FCI(un1_cmp_0_data_tmp[11])
);
defparam un1_cmp_0_I_69.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_81 (
	.FCO(un1_cmp_0_data_tmp[13]),
	.S(un1_cmp_0_I_81_S),
	.Y(un1_cmp_0_I_81_Y),
	.B(rs1[26]),
	.C(rs1[27]),
	.D(rs2[26]),
	.A(rs2[27]),
	.FCI(un1_cmp_0_data_tmp[12])
);
defparam un1_cmp_0_I_81.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_87 (
	.FCO(un1_cmp_0_data_tmp[14]),
	.S(un1_cmp_0_I_87_S),
	.Y(un1_cmp_0_I_87_Y),
	.B(rs1[28]),
	.C(rs1[29]),
	.D(rs2[28]),
	.A(rs2[29]),
	.FCI(un1_cmp_0_data_tmp[13])
);
defparam un1_cmp_0_I_87.INIT=20'h68421;
// @27:113
  ARI1 un1_cmp_0_I_45 (
	.FCO(un1_cmp_0_data_tmp_0),
	.S(un1_cmp_0_I_45_S),
	.Y(un1_cmp_0_I_45_Y),
	.B(rs1[30]),
	.C(rs1[31]),
	.D(rs2[30]),
	.A(rs2[31]),
	.FCI(un1_cmp_0_data_tmp[14])
);
defparam un1_cmp_0_I_45.INIT=20'h68421;
// @27:129
  ARI1 addsub_res_s_0_468 (
	.FCO(addsub_res_s_0_468_FCO),
	.S(addsub_res_s_0_468_S),
	.Y(addsub_res_s_0_468_Y),
	.B(alu_op[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam addsub_res_s_0_468.INIT=20'h4AA00;
// @27:129
  ARI1 addsub_res_cry_0 (
	.FCO(addsub_res_cry_0_Z),
	.S(alu_add[0]),
	.Y(addsub_res_cry_0_Y),
	.B(alu_opa_mux),
	.C(rs1[0]),
	.D(GND),
	.A(addsub_res),
	.FCI(addsub_res_s_0_468_FCO)
);
defparam addsub_res_cry_0.INIT=20'h5BB44;
// @27:129
  ARI1 addsub_res_cry_1 (
	.FCO(addsub_res_cry_1_Z),
	.S(alu_add[1]),
	.Y(addsub_res_cry_1_Y),
	.B(N_3_0),
	.C(alu_op[0]),
	.D(GND),
	.A(opa_Z[1]),
	.FCI(addsub_res_cry_0_Z)
);
defparam addsub_res_cry_1.INIT=20'h56699;
// @27:129
  ARI1 addsub_res_cry_2 (
	.FCO(addsub_res_cry_2_Z),
	.S(alu_add[2]),
	.Y(addsub_res_cry_2_Y),
	.B(alu_opa_mux),
	.C(curr_pc[2]),
	.D(rs1[2]),
	.A(m1),
	.FCI(addsub_res_cry_1_Z)
);
defparam addsub_res_cry_2.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_3 (
	.FCO(addsub_res_cry_3_Z),
	.S(alu_add[3]),
	.Y(addsub_res_cry_3_Y),
	.B(alu_op[0]),
	.C(opb_Z[3]),
	.D(GND),
	.A(opa_Z[3]),
	.FCI(addsub_res_cry_2_Z)
);
defparam addsub_res_cry_3.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_4 (
	.FCO(addsub_res_cry_4_Z),
	.S(alu_add[4]),
	.Y(addsub_res_cry_4_Y),
	.B(alu_opa_mux),
	.C(curr_pc[4]),
	.D(rs1[4]),
	.A(m4_1),
	.FCI(addsub_res_cry_3_Z)
);
defparam addsub_res_cry_4.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_5 (
	.FCO(addsub_res_cry_5_Z),
	.S(alu_add[5]),
	.Y(addsub_res_cry_5_Y),
	.B(alu_opa_mux),
	.C(curr_pc[5]),
	.D(rs1[5]),
	.A(un1_opb_Z[5]),
	.FCI(addsub_res_cry_4_Z)
);
defparam addsub_res_cry_5.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_6 (
	.FCO(addsub_res_cry_6_Z),
	.S(alu_add[6]),
	.Y(addsub_res_cry_6_Y),
	.B(alu_op[0]),
	.C(opb_Z[6]),
	.D(GND),
	.A(opa_Z[6]),
	.FCI(addsub_res_cry_5_Z)
);
defparam addsub_res_cry_6.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_7 (
	.FCO(addsub_res_cry_7_Z),
	.S(alu_add[7]),
	.Y(addsub_res_cry_7_Y),
	.B(N_1695),
	.C(alu_op[0]),
	.D(GND),
	.A(opa_Z[7]),
	.FCI(addsub_res_cry_6_Z)
);
defparam addsub_res_cry_7.INIT=20'h56699;
// @27:129
  ARI1 addsub_res_cry_8 (
	.FCO(addsub_res_cry_8_Z),
	.S(alu_add[8]),
	.Y(addsub_res_cry_8_Y),
	.B(alu_op[0]),
	.C(opb_Z[8]),
	.D(GND),
	.A(opa_Z[8]),
	.FCI(addsub_res_cry_7_Z)
);
defparam addsub_res_cry_8.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_9 (
	.FCO(addsub_res_cry_9_Z),
	.S(alu_add[9]),
	.Y(addsub_res_cry_9_Y),
	.B(N_97),
	.C(alu_op[0]),
	.D(GND),
	.A(opa_Z[9]),
	.FCI(addsub_res_cry_8_Z)
);
defparam addsub_res_cry_9.INIT=20'h56699;
// @27:129
  ARI1 addsub_res_cry_10 (
	.FCO(addsub_res_cry_10_Z),
	.S(alu_add[10]),
	.Y(addsub_res_cry_10_Y),
	.B(alu_op[0]),
	.C(opb_Z[10]),
	.D(GND),
	.A(opa_Z[10]),
	.FCI(addsub_res_cry_9_Z)
);
defparam addsub_res_cry_10.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_11 (
	.FCO(addsub_res_cry_11_Z),
	.S(alu_add[11]),
	.Y(addsub_res_cry_11_Y),
	.B(alu_op[0]),
	.C(opb_Z[11]),
	.D(GND),
	.A(opa_Z[11]),
	.FCI(addsub_res_cry_10_Z)
);
defparam addsub_res_cry_11.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_12 (
	.FCO(addsub_res_cry_12_Z),
	.S(alu_add[12]),
	.Y(addsub_res_cry_12_Y),
	.B(alu_opa_mux),
	.C(curr_pc[12]),
	.D(rs1[12]),
	.A(un1_opb_Z[12]),
	.FCI(addsub_res_cry_11_Z)
);
defparam addsub_res_cry_12.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_13 (
	.FCO(addsub_res_cry_13_Z),
	.S(alu_add[13]),
	.Y(addsub_res_cry_13_Y),
	.B(alu_opa_mux),
	.C(curr_pc[13]),
	.D(rs1[13]),
	.A(un1_opb_Z[13]),
	.FCI(addsub_res_cry_12_Z)
);
defparam addsub_res_cry_13.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_14 (
	.FCO(addsub_res_cry_14_Z),
	.S(alu_add[14]),
	.Y(addsub_res_cry_14_Y),
	.B(N_1623),
	.C(alu_op[0]),
	.D(GND),
	.A(opa_Z[14]),
	.FCI(addsub_res_cry_13_Z)
);
defparam addsub_res_cry_14.INIT=20'h56699;
// @27:129
  ARI1 addsub_res_cry_15 (
	.FCO(addsub_res_cry_15_Z),
	.S(alu_add[15]),
	.Y(addsub_res_cry_15_Y),
	.B(N_1694),
	.C(alu_op[0]),
	.D(GND),
	.A(opa_Z[15]),
	.FCI(addsub_res_cry_14_Z)
);
defparam addsub_res_cry_15.INIT=20'h56699;
// @27:129
  ARI1 addsub_res_cry_16 (
	.FCO(addsub_res_cry_16_Z),
	.S(alu_add[16]),
	.Y(addsub_res_cry_16_Y),
	.B(alu_op[0]),
	.C(opb_Z[16]),
	.D(GND),
	.A(opa_Z[16]),
	.FCI(addsub_res_cry_15_Z)
);
defparam addsub_res_cry_16.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_17 (
	.FCO(addsub_res_cry_17_Z),
	.S(alu_add[17]),
	.Y(addsub_res_cry_17_Y),
	.B(alu_op[0]),
	.C(opb_Z[17]),
	.D(GND),
	.A(opa_Z[17]),
	.FCI(addsub_res_cry_16_Z)
);
defparam addsub_res_cry_17.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_18 (
	.FCO(addsub_res_cry_18_Z),
	.S(alu_add[18]),
	.Y(addsub_res_cry_18_Y),
	.B(alu_op[0]),
	.C(opb_Z[18]),
	.D(GND),
	.A(opa_Z[18]),
	.FCI(addsub_res_cry_17_Z)
);
defparam addsub_res_cry_18.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_19 (
	.FCO(addsub_res_cry_19_Z),
	.S(alu_add[19]),
	.Y(addsub_res_cry_19_Y),
	.B(alu_op[0]),
	.C(opb_Z[19]),
	.D(GND),
	.A(opa_Z[19]),
	.FCI(addsub_res_cry_18_Z)
);
defparam addsub_res_cry_19.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_20 (
	.FCO(addsub_res_cry_20_Z),
	.S(alu_add[20]),
	.Y(addsub_res_cry_20_Y),
	.B(alu_op[0]),
	.C(opb_Z[20]),
	.D(GND),
	.A(opa_Z[20]),
	.FCI(addsub_res_cry_19_Z)
);
defparam addsub_res_cry_20.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_21 (
	.FCO(addsub_res_cry_21_Z),
	.S(alu_add[21]),
	.Y(addsub_res_cry_21_Y),
	.B(alu_opa_mux),
	.C(curr_pc[21]),
	.D(rs1[21]),
	.A(m6),
	.FCI(addsub_res_cry_20_Z)
);
defparam addsub_res_cry_21.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_22 (
	.FCO(addsub_res_cry_22_Z),
	.S(alu_add[22]),
	.Y(addsub_res_cry_22_Y),
	.B(alu_opa_mux),
	.C(curr_pc[22]),
	.D(rs1[22]),
	.A(addsub_res_cry_22_RNO_Z),
	.FCI(addsub_res_cry_21_Z)
);
defparam addsub_res_cry_22.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_23 (
	.FCO(addsub_res_cry_23_Z),
	.S(alu_add[23]),
	.Y(addsub_res_cry_23_Y),
	.B(alu_opa_mux),
	.C(curr_pc[23]),
	.D(rs1[23]),
	.A(m4_0),
	.FCI(addsub_res_cry_22_Z)
);
defparam addsub_res_cry_23.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_24 (
	.FCO(addsub_res_cry_24_Z),
	.S(alu_add[24]),
	.Y(addsub_res_cry_24_Y),
	.B(alu_opa_mux),
	.C(curr_pc[24]),
	.D(rs1[24]),
	.A(m8_0),
	.FCI(addsub_res_cry_23_Z)
);
defparam addsub_res_cry_24.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_25 (
	.FCO(addsub_res_cry_25_Z),
	.S(alu_add[25]),
	.Y(addsub_res_cry_25_Y),
	.B(alu_op[0]),
	.C(opb_Z[25]),
	.D(GND),
	.A(opa_Z[25]),
	.FCI(addsub_res_cry_24_Z)
);
defparam addsub_res_cry_25.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_cry_26 (
	.FCO(addsub_res_cry_26_Z),
	.S(alu_add[26]),
	.Y(addsub_res_cry_26_Y),
	.B(alu_opa_mux),
	.C(curr_pc[26]),
	.D(rs1[26]),
	.A(un1_opb_Z[26]),
	.FCI(addsub_res_cry_25_Z)
);
defparam addsub_res_cry_26.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_27 (
	.FCO(addsub_res_cry_27_Z),
	.S(alu_add[27]),
	.Y(addsub_res_cry_27_Y),
	.B(alu_opa_mux),
	.C(curr_pc[27]),
	.D(rs1[27]),
	.A(addsub_res_cry_27_RNO_Z),
	.FCI(addsub_res_cry_26_Z)
);
defparam addsub_res_cry_27.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_28 (
	.FCO(addsub_res_cry_28_Z),
	.S(alu_add[28]),
	.Y(addsub_res_cry_28_Y),
	.B(N_1582),
	.C(alu_op[0]),
	.D(GND),
	.A(opa_Z[28]),
	.FCI(addsub_res_cry_27_Z)
);
defparam addsub_res_cry_28.INIT=20'h56699;
// @27:129
  ARI1 addsub_res_cry_29 (
	.FCO(addsub_res_cry_29_Z),
	.S(alu_add[29]),
	.Y(addsub_res_cry_29_Y),
	.B(alu_opa_mux),
	.C(curr_pc[29]),
	.D(rs1[29]),
	.A(m4_Z),
	.FCI(addsub_res_cry_28_Z)
);
defparam addsub_res_cry_29.INIT=20'h527D8;
// @27:129
  ARI1 addsub_res_cry_30 (
	.FCO(addsub_res_cry_30_Z),
	.S(alu_add[30]),
	.Y(addsub_res_cry_30_Y),
	.B(alu_op[0]),
	.C(opb_Z[30]),
	.D(GND),
	.A(opa_Z[30]),
	.FCI(addsub_res_cry_29_Z)
);
defparam addsub_res_cry_30.INIT=20'h59966;
// @27:129
  ARI1 addsub_res_s_32 (
	.FCO(addsub_res_s_32_FCO),
	.S(addsub_res_Z[32]),
	.Y(addsub_res_s_32_Y),
	.B(alu_unsigned),
	.C(alu_op[0]),
	.D(opa_Z[31]),
	.A(opb_x_Z[32]),
	.FCI(addsub_res_cry_31_Z)
);
defparam addsub_res_s_32.INIT=20'h4639C;
// @27:129
  ARI1 addsub_res_cry_31 (
	.FCO(addsub_res_cry_31_Z),
	.S(alu_add[31]),
	.Y(addsub_res_cry_31_Y),
	.B(alu_op[0]),
	.C(opb_Z[31]),
	.D(GND),
	.A(opa_Z[31]),
	.FCI(addsub_res_cry_30_Z)
);
defparam addsub_res_cry_31.INIT=20'h59966;
// @66:106
  ARI1 m42_2_1_1_wmux_0 (
	.FCO(m42_2_1_1_co1),
	.S(m42_2_1_1_wmux_0_S),
	.Y(N_1745_i),
	.B(rf_mux[1]),
	.C(csr_rdata_22),
	.D(link_pc_21),
	.A(m42_2_1_1_y0),
	.FCI(m42_2_1_1_co0)
);
defparam m42_2_1_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m42_2_1_1_wmux (
	.FCO(m42_2_1_1_co0),
	.S(m42_2_1_1_wmux_S),
	.Y(m42_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m42_2_1_0),
	.D(mem_rdata_22),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m42_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m51_2_1_1_wmux_0 (
	.FCO(m51_2_1_1_co1),
	.S(m51_2_1_1_wmux_0_S_0),
	.Y(N_1569_i),
	.B(rf_mux[1]),
	.C(csr_rdata_20),
	.D(link_pc_19),
	.A(m51_2_1_1_y0),
	.FCI(m51_2_1_1_co0)
);
defparam m51_2_1_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m51_2_1_1_wmux (
	.FCO(m51_2_1_1_co0),
	.S(m51_2_1_1_wmux_S_0),
	.Y(m51_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m51_2_1_0),
	.D(mem_rdata_20),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m51_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m29_0_2_1_wmux_0 (
	.FCO(m29_0_2_1_1_co1),
	.S(m29_0_2_1_wmux_0_S),
	.Y(N_1736_i),
	.B(rf_mux[1]),
	.C(csr_rdata_27),
	.D(link_pc_26),
	.A(m29_0_2_1_1_y0),
	.FCI(m29_0_2_1_1_co0)
);
defparam m29_0_2_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m29_0_2_1_1_wmux (
	.FCO(m29_0_2_1_1_co0),
	.S(m29_0_2_1_1_wmux_S),
	.Y(m29_0_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m29_0_2_1_0),
	.D(mem_rdata_27),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m29_0_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m37_2_1_1_wmux_0 (
	.FCO(m37_2_1_1_co1),
	.S(m37_2_1_1_wmux_0_S),
	.Y(N_38_i),
	.B(rf_mux[1]),
	.C(csr_rdata_28),
	.D(link_pc_27),
	.A(m37_2_1_1_y0),
	.FCI(m37_2_1_1_co0)
);
defparam m37_2_1_1_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m37_2_1_1_wmux (
	.FCO(m37_2_1_1_co0),
	.S(m37_2_1_1_wmux_S),
	.Y(m37_2_1_1_y0),
	.B(rf_mux[1]),
	.C(m37_2_1_0),
	.D(mem_rdata_28),
	.A(rf_mux[0]),
	.FCI(VCC)
);
defparam m37_2_1_1_wmux.INIT=20'h0FA44;
// @66:106
  ARI1 m61_1_0_wmux_0 (
	.FCO(m61_1_0_co1),
	.S(m61_1_0_wmux_0_S),
	.Y(N_1575),
	.B(rs1[0]),
	.C(un1_opb_i[0]),
	.D(N_1574),
	.A(m61_1_0_y0),
	.FCI(m61_1_0_co0)
);
defparam m61_1_0_wmux_0.INIT=20'h0F588;
// @66:106
  ARI1 m61_1_0_wmux (
	.FCO(m61_1_0_co0),
	.S(m61_1_0_wmux_S),
	.Y(m61_1_0_y0),
	.B(rs1[0]),
	.C(N_1583),
	.D(N_1573_i_0),
	.A(alu_op[1]),
	.FCI(VCC)
);
defparam m61_1_0_wmux.INIT=20'h0FA44;
// @32:99
  CFG4 addsub_res_cry_29_RNIDEMT6 (
	.A(i3_mux),
	.B(alu_op[2]),
	.C(addsub_res_cry_29_RNI7DEB1_Z),
	.D(N_1817_i_Z),
	.Y(N_20_i)
);
defparam addsub_res_cry_29_RNIDEMT6.INIT=16'h434F;
// @27:139
  CFG4 \res_o_6_2_0[14]  (
	.A(res_o_6_2_0_2_Z[14]),
	.B(N_25_0),
	.C(sreg[14]),
	.D(alu_op[2]),
	.Y(res_o_6_2_0_Z[14])
);
defparam \res_o_6_2_0[14] .INIT=16'hAAC0;
// @27:139
  CFG3 \res_o_6_2_0_2[14]  (
	.A(rs1[14]),
	.B(alu_op[0]),
	.C(N_1623),
	.Y(res_o_6_2_0_2_Z[14])
);
defparam \res_o_6_2_0_2[14] .INIT=8'h2B;
// @66:106
  CFG4 addsub_res_s_32_RNIGDR21 (
	.A(m56_2_0_1),
	.B(alu_op[1]),
	.C(addsub_res_Z[32]),
	.D(alu_op[0]),
	.Y(N_1572_2)
);
defparam addsub_res_s_32_RNIGDR21.INIT=16'h0C88;
// @66:106
  CFG4 m55_0_2_1 (
	.A(rf_mux[1]),
	.B(rf_mux[0]),
	.C(link_pc_0),
	.D(csr_rdata_1),
	.Y(m55_0_2_1_Z)
);
defparam m55_0_2_1.INIT=16'h193B;
// @66:106
  CFG3 addsub_res_cry_22_RNIP7QH3 (
	.A(alu_op[2]),
	.B(N_1742),
	.C(N_1738),
	.Y(m42_2_1_0)
);
defparam addsub_res_cry_22_RNIP7QH3.INIT=8'h72;
// @66:106
  CFG3 addsub_res_cry_20_RNIL6H82 (
	.A(i16_mux_0),
	.B(N_41),
	.C(alu_op[2]),
	.Y(m51_2_1_0)
);
defparam addsub_res_cry_20_RNIL6H82.INIT=8'h5C;
// @66:106
  CFG3 addsub_res_cry_27_RNI8IQH3 (
	.A(alu_op[2]),
	.B(N_1733),
	.C(N_1730),
	.Y(m29_0_2_1_0)
);
defparam addsub_res_cry_27_RNI8IQH3.INIT=8'h72;
// @66:106
  CFG3 addsub_res_cry_28_RNIBKQH3 (
	.A(N_1565),
	.B(alu_op[2]),
	.C(N_33),
	.Y(m37_2_1_0)
);
defparam addsub_res_cry_28_RNIBKQH3.INIT=8'h2E;
// @66:106
  CFG4 addsub_res_cry_29_RNI7DEB1 (
	.A(m19_1_1_1),
	.B(alu_add[29]),
	.C(alu_op[1]),
	.D(alu_op[2]),
	.Y(addsub_res_cry_29_RNI7DEB1_Z)
);
defparam addsub_res_cry_29_RNI7DEB1.INIT=16'hF053;
// @27:139
  CFG4 \res_o_6_2[14]  (
	.A(alu_op[2]),
	.B(N_1623),
	.C(res_o_6_2_1[14]),
	.D(alu_add[14]),
	.Y(res_o_6_2_Z[14])
);
defparam \res_o_6_2[14] .INIT=16'h7D28;
// @27:139
  CFG2 \res_o_6_2_1_0[14]  (
	.A(alu_op[0]),
	.B(rs1[14]),
	.Y(res_o_6_2_1[14])
);
defparam \res_o_6_2_1_0[14] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2[10]  (
	.A(res_o_6_2_1[10]),
	.B(alu_add[10]),
	.C(alu_op[2]),
	.D(opb_Z[10]),
	.Y(res_o_6_2_Z[10])
);
defparam \res_o_6_2[10] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[10]  (
	.A(alu_op[0]),
	.B(rs1[10]),
	.Y(res_o_6_2_1[10])
);
defparam \res_o_6_2_1_0[10] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[10]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[10]),
	.D(opb_Z[10]),
	.Y(res_o_6_2_0_Z[10])
);
defparam \res_o_6_2_0[10] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[10]  (
	.A(rs1[10]),
	.B(alu_op[2]),
	.C(N_247),
	.Y(res_o_6_2_0_0_Z[10])
);
defparam \res_o_6_2_0_0[10] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[19]  (
	.A(res_o_6_2_1[19]),
	.B(alu_add[19]),
	.C(alu_op[2]),
	.D(opb_Z[19]),
	.Y(res_o_6_2_Z[19])
);
defparam \res_o_6_2[19] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[19]  (
	.A(alu_op[0]),
	.B(rs1[19]),
	.Y(res_o_6_2_1[19])
);
defparam \res_o_6_2_1_0[19] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[19]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[19]),
	.D(opb_Z[19]),
	.Y(res_o_6_2_0_Z[19])
);
defparam \res_o_6_2_0[19] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[19]  (
	.A(rs1[19]),
	.B(alu_op[2]),
	.C(N_256),
	.Y(res_o_6_2_0_0_Z[19])
);
defparam \res_o_6_2_0_0[19] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[17]  (
	.A(res_o_6_2_1[17]),
	.B(alu_add[17]),
	.C(alu_op[2]),
	.D(opb_Z[17]),
	.Y(res_o_6_2_Z[17])
);
defparam \res_o_6_2[17] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[17]  (
	.A(alu_op[0]),
	.B(rs1[17]),
	.Y(res_o_6_2_1[17])
);
defparam \res_o_6_2_1_0[17] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[17]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[17]),
	.D(opb_Z[17]),
	.Y(res_o_6_2_0_Z[17])
);
defparam \res_o_6_2_0[17] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[17]  (
	.A(rs1[17]),
	.B(alu_op[2]),
	.C(N_254),
	.Y(res_o_6_2_0_0_Z[17])
);
defparam \res_o_6_2_0_0[17] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[11]  (
	.A(res_o_6_2_1[11]),
	.B(alu_add[11]),
	.C(alu_op[2]),
	.D(opb_Z[11]),
	.Y(res_o_6_2_Z[11])
);
defparam \res_o_6_2[11] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[11]  (
	.A(alu_op[0]),
	.B(rs1[11]),
	.Y(res_o_6_2_1[11])
);
defparam \res_o_6_2_1_0[11] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[11]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[11]),
	.D(opb_Z[11]),
	.Y(res_o_6_2_0_Z[11])
);
defparam \res_o_6_2_0[11] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[11]  (
	.A(rs1[11]),
	.B(alu_op[2]),
	.C(N_248),
	.Y(res_o_6_2_0_0_Z[11])
);
defparam \res_o_6_2_0_0[11] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[5]  (
	.A(res_o_6_2_1[5]),
	.B(alu_add[5]),
	.C(alu_op[2]),
	.D(opb_Z[5]),
	.Y(res_o_6_2_Z[5])
);
defparam \res_o_6_2[5] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[5]  (
	.A(alu_op[0]),
	.B(rs1[5]),
	.Y(res_o_6_2_1[5])
);
defparam \res_o_6_2_1_0[5] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[5]  (
	.A(alu_op[0]),
	.B(res_o_6_2_0_0_Z[5]),
	.C(alu_op[2]),
	.D(opb_Z[5]),
	.Y(res_o_6_2_0_Z[5])
);
defparam \res_o_6_2_0[5] .INIT=16'h7313;
// @27:139
  CFG3 \res_o_6_2_0_0[5]  (
	.A(rs1[5]),
	.B(alu_op[2]),
	.C(N_242),
	.Y(res_o_6_2_0_0_Z[5])
);
defparam \res_o_6_2_0_0[5] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[18]  (
	.A(res_o_6_2_1[18]),
	.B(alu_add[18]),
	.C(alu_op[2]),
	.D(opb_Z[18]),
	.Y(res_o_6_2_Z[18])
);
defparam \res_o_6_2[18] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[18]  (
	.A(alu_op[0]),
	.B(rs1[18]),
	.Y(res_o_6_2_1[18])
);
defparam \res_o_6_2_1_0[18] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[18]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[18]),
	.D(opb_Z[18]),
	.Y(res_o_6_2_0_Z[18])
);
defparam \res_o_6_2_0[18] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[18]  (
	.A(rs1[18]),
	.B(alu_op[2]),
	.C(N_255),
	.Y(res_o_6_2_0_0_Z[18])
);
defparam \res_o_6_2_0_0[18] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[16]  (
	.A(res_o_6_2_1[16]),
	.B(alu_add[16]),
	.C(alu_op[2]),
	.D(opb_Z[16]),
	.Y(res_o_6_2_Z[16])
);
defparam \res_o_6_2[16] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[16]  (
	.A(alu_op[0]),
	.B(rs1[16]),
	.Y(res_o_6_2_1[16])
);
defparam \res_o_6_2_1_0[16] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[16]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[16]),
	.D(opb_Z[16]),
	.Y(res_o_6_2_0_Z[16])
);
defparam \res_o_6_2_0[16] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[16]  (
	.A(rs1[16]),
	.B(alu_op[2]),
	.C(N_253),
	.Y(res_o_6_2_0_0_Z[16])
);
defparam \res_o_6_2_0_0[16] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[13]  (
	.A(res_o_6_2_1[13]),
	.B(alu_add[13]),
	.C(alu_op[2]),
	.D(opb_Z[13]),
	.Y(res_o_6_2_Z[13])
);
defparam \res_o_6_2[13] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[13]  (
	.A(alu_op[0]),
	.B(rs1[13]),
	.Y(res_o_6_2_1[13])
);
defparam \res_o_6_2_1_0[13] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[13]  (
	.A(alu_op[0]),
	.B(res_o_6_2_0_0_Z[13]),
	.C(alu_op[2]),
	.D(opb_Z[13]),
	.Y(res_o_6_2_0_Z[13])
);
defparam \res_o_6_2_0[13] .INIT=16'h7313;
// @27:139
  CFG3 \res_o_6_2_0_0[13]  (
	.A(rs1[13]),
	.B(alu_op[2]),
	.C(N_250),
	.Y(res_o_6_2_0_0_Z[13])
);
defparam \res_o_6_2_0_0[13] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[8]  (
	.A(res_o_6_2_1[8]),
	.B(alu_add[8]),
	.C(alu_op[2]),
	.D(opb_Z[8]),
	.Y(res_o_6_2_Z[8])
);
defparam \res_o_6_2[8] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[8]  (
	.A(alu_op[0]),
	.B(rs1[8]),
	.Y(res_o_6_2_1[8])
);
defparam \res_o_6_2_1_0[8] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[8]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[8]),
	.D(opb_Z[8]),
	.Y(res_o_6_2_0_Z[8])
);
defparam \res_o_6_2_0[8] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[8]  (
	.A(rs1[8]),
	.B(alu_op[2]),
	.C(N_245),
	.Y(res_o_6_2_0_0_Z[8])
);
defparam \res_o_6_2_0_0[8] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[25]  (
	.A(res_o_6_2_1[25]),
	.B(alu_add[25]),
	.C(alu_op[2]),
	.D(opb_Z[25]),
	.Y(res_o_6_2_Z[25])
);
defparam \res_o_6_2[25] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[25]  (
	.A(alu_op[0]),
	.B(rs1[25]),
	.Y(res_o_6_2_1[25])
);
defparam \res_o_6_2_1_0[25] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[25]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[25]),
	.D(opb_Z[25]),
	.Y(res_o_6_2_0_Z[25])
);
defparam \res_o_6_2_0[25] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[25]  (
	.A(rs1[25]),
	.B(alu_op[2]),
	.C(N_262),
	.Y(res_o_6_2_0_0_Z[25])
);
defparam \res_o_6_2_0_0[25] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[12]  (
	.A(res_o_6_2_1[12]),
	.B(alu_add[12]),
	.C(alu_op[2]),
	.D(opb_Z[12]),
	.Y(res_o_6_2_Z[12])
);
defparam \res_o_6_2[12] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[12]  (
	.A(alu_op[0]),
	.B(rs1[12]),
	.Y(res_o_6_2_1[12])
);
defparam \res_o_6_2_1_0[12] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[12]  (
	.A(alu_op[0]),
	.B(res_o_6_2_0_0_Z[12]),
	.C(alu_op[2]),
	.D(opb_Z[12]),
	.Y(res_o_6_2_0_Z[12])
);
defparam \res_o_6_2_0[12] .INIT=16'h7313;
// @27:139
  CFG3 \res_o_6_2_0_0[12]  (
	.A(rs1[12]),
	.B(alu_op[2]),
	.C(N_249),
	.Y(res_o_6_2_0_0_Z[12])
);
defparam \res_o_6_2_0_0[12] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[30]  (
	.A(res_o_6_2_1[30]),
	.B(alu_add[30]),
	.C(alu_op[2]),
	.D(opb_Z[30]),
	.Y(res_o_6_2_Z[30])
);
defparam \res_o_6_2[30] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[30]  (
	.A(alu_op[0]),
	.B(rs1[30]),
	.Y(res_o_6_2_1[30])
);
defparam \res_o_6_2_1_0[30] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[30]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[30]),
	.D(opb_Z[30]),
	.Y(res_o_6_2_0_Z[30])
);
defparam \res_o_6_2_0[30] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[30]  (
	.A(rs1[30]),
	.B(alu_op[2]),
	.C(N_267),
	.Y(res_o_6_2_0_0_Z[30])
);
defparam \res_o_6_2_0_0[30] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[26]  (
	.A(res_o_6_2_1[26]),
	.B(alu_add[26]),
	.C(alu_op[2]),
	.D(opb_Z[26]),
	.Y(res_o_6_2_Z[26])
);
defparam \res_o_6_2[26] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[26]  (
	.A(alu_op[0]),
	.B(rs1[26]),
	.Y(res_o_6_2_1[26])
);
defparam \res_o_6_2_1_0[26] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[26]  (
	.A(alu_op[0]),
	.B(res_o_6_2_0_0_Z[26]),
	.C(alu_op[2]),
	.D(opb_Z[26]),
	.Y(res_o_6_2_0_Z[26])
);
defparam \res_o_6_2_0[26] .INIT=16'h7313;
// @27:139
  CFG3 \res_o_6_2_0_0[26]  (
	.A(rs1[26]),
	.B(alu_op[2]),
	.C(N_263),
	.Y(res_o_6_2_0_0_Z[26])
);
defparam \res_o_6_2_0_0[26] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[3]  (
	.A(res_o_6_2_1[3]),
	.B(alu_add[3]),
	.C(alu_op[2]),
	.D(opb_Z[3]),
	.Y(res_o_6_2_Z[3])
);
defparam \res_o_6_2[3] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[3]  (
	.A(alu_op[0]),
	.B(rs1[3]),
	.Y(res_o_6_2_1[3])
);
defparam \res_o_6_2_1_0[3] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[3]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[3]),
	.D(opb_Z[3]),
	.Y(res_o_6_2_0_Z[3])
);
defparam \res_o_6_2_0[3] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[3]  (
	.A(rs1[3]),
	.B(alu_op[2]),
	.C(N_240),
	.Y(res_o_6_2_0_0_Z[3])
);
defparam \res_o_6_2_0_0[3] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[31]  (
	.A(res_o_6_2_1[31]),
	.B(alu_add[31]),
	.C(alu_op[2]),
	.D(opb_Z[31]),
	.Y(res_o_6_2_Z[31])
);
defparam \res_o_6_2[31] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[31]  (
	.A(alu_op[0]),
	.B(rs1[31]),
	.Y(res_o_6_2_1[31])
);
defparam \res_o_6_2_1_0[31] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[31]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[31]),
	.D(opb_Z[31]),
	.Y(res_o_6_2_0_Z[31])
);
defparam \res_o_6_2_0[31] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[31]  (
	.A(rs1[31]),
	.B(alu_op[2]),
	.C(N_268),
	.Y(res_o_6_2_0_0_Z[31])
);
defparam \res_o_6_2_0_0[31] .INIT=8'h47;
// @27:139
  CFG4 \res_o_6_2[6]  (
	.A(res_o_6_2_1[6]),
	.B(alu_add[6]),
	.C(alu_op[2]),
	.D(opb_Z[6]),
	.Y(res_o_6_2_Z[6])
);
defparam \res_o_6_2[6] .INIT=16'hAC5C;
// @27:139
  CFG2 \res_o_6_2_1_0[6]  (
	.A(alu_op[0]),
	.B(rs1[6]),
	.Y(res_o_6_2_1[6])
);
defparam \res_o_6_2_1_0[6] .INIT=4'h7;
// @27:139
  CFG4 \res_o_6_2_0[6]  (
	.A(alu_op[0]),
	.B(alu_op[2]),
	.C(res_o_6_2_0_0_Z[6]),
	.D(opb_Z[6]),
	.Y(res_o_6_2_0_Z[6])
);
defparam \res_o_6_2_0[6] .INIT=16'h4F07;
// @27:139
  CFG3 \res_o_6_2_0_0[6]  (
	.A(rs1[6]),
	.B(alu_op[2]),
	.C(N_243),
	.Y(res_o_6_2_0_0_Z[6])
);
defparam \res_o_6_2_0_0[6] .INIT=8'h47;
  CFG3 \res_o_6_2_0_RNIV9TK[6]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[6]),
	.C(res_o_6_2_Z[6]),
	.Y(alu_res_3)
);
defparam \res_o_6_2_0_RNIV9TK[6] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIRDMI[31]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[31]),
	.C(res_o_6_2_Z[31]),
	.Y(alu_res_28)
);
defparam \res_o_6_2_0_RNIRDMI[31] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIP3TK[3]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[3]),
	.C(res_o_6_2_Z[3]),
	.Y(alu_res_0)
);
defparam \res_o_6_2_0_RNIP3TK[3] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI3KKI[26]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[26]),
	.C(res_o_6_2_Z[26]),
	.Y(alu_res_23)
);
defparam \res_o_6_2_0_RNI3KKI[26] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIPBMI[30]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[30]),
	.C(res_o_6_2_Z[30]),
	.Y(alu_res_27)
);
defparam \res_o_6_2_0_RNIPBMI[30] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIP7II[12]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[12]),
	.C(res_o_6_2_Z[12]),
	.Y(alu_res_9)
);
defparam \res_o_6_2_0_RNIP7II[12] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI1IKI[25]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[25]),
	.C(res_o_6_2_Z[25]),
	.Y(alu_res_22)
);
defparam \res_o_6_2_0_RNI1IKI[25] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI3ETK[8]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[8]),
	.C(res_o_6_2_Z[8]),
	.Y(alu_res_5)
);
defparam \res_o_6_2_0_RNI3ETK[8] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIR9II[13]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[13]),
	.C(res_o_6_2_Z[13]),
	.Y(alu_res_10)
);
defparam \res_o_6_2_0_RNIR9II[13] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI1GII[16]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[16]),
	.C(res_o_6_2_Z[16]),
	.Y(alu_res_13)
);
defparam \res_o_6_2_0_RNI1GII[16] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI5KII[18]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[18]),
	.C(res_o_6_2_Z[18]),
	.Y(alu_res_15)
);
defparam \res_o_6_2_0_RNI5KII[18] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIT7TK[5]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[5]),
	.C(res_o_6_2_Z[5]),
	.Y(alu_res_2)
);
defparam \res_o_6_2_0_RNIT7TK[5] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIN5II[11]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[11]),
	.C(res_o_6_2_Z[11]),
	.Y(alu_res_8)
);
defparam \res_o_6_2_0_RNIN5II[11] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI3III[17]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[17]),
	.C(res_o_6_2_Z[17]),
	.Y(alu_res_14)
);
defparam \res_o_6_2_0_RNI3III[17] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNI7MII[19]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[19]),
	.C(res_o_6_2_Z[19]),
	.Y(alu_res_16)
);
defparam \res_o_6_2_0_RNI7MII[19] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNIL3II[10]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[10]),
	.C(res_o_6_2_Z[10]),
	.Y(alu_res_7)
);
defparam \res_o_6_2_0_RNIL3II[10] .INIT=8'hD8;
  CFG3 \res_o_6_2_0_RNITBII[14]  (
	.A(alu_op[1]),
	.B(res_o_6_2_0_Z[14]),
	.C(res_o_6_2_Z[14]),
	.Y(alu_res_11)
);
defparam \res_o_6_2_0_RNITBII[14] .INIT=8'hD8;
// @66:106
  CFG4 m9_i (
	.A(imm[0]),
	.B(rs2[0]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(un1_opb_i[0])
);
defparam m9_i.INIT=16'hAC53;
// @27:120
  CFG3 \opa[1]  (
	.A(rs1[1]),
	.B(alu_opa_mux),
	.C(curr_pc[1]),
	.Y(opa_Z[1])
);
defparam \opa[1] .INIT=8'hE2;
// @27:120
  CFG3 \opa[8]  (
	.A(rs1[8]),
	.B(alu_opa_mux),
	.C(curr_pc[8]),
	.Y(opa_Z[8])
);
defparam \opa[8] .INIT=8'hE2;
// @66:106
  CFG3 m85 (
	.A(rs2[28]),
	.B(alu_opb_mux),
	.C(imm[28]),
	.Y(N_1582)
);
defparam m85.INIT=8'h1D;
// @66:106
  CFG3 m5_0 (
	.A(rs2[22]),
	.B(alu_opb_mux),
	.C(imm[22]),
	.Y(N_6_0)
);
defparam m5_0.INIT=8'h1D;
// @27:121
  CFG3 \opb[3]  (
	.A(rs2[3]),
	.B(alu_opb_mux),
	.C(imm[3]),
	.Y(opb_Z[3])
);
defparam \opb[3] .INIT=8'hE2;
// @27:121
  CFG3 \opb[20]  (
	.A(rs2[20]),
	.B(alu_opb_mux),
	.C(imm[20]),
	.Y(opb_Z[20])
);
defparam \opb[20] .INIT=8'hE2;
// @27:121
  CFG3 \opb[6]  (
	.A(rs2[6]),
	.B(alu_opb_mux),
	.C(imm[6]),
	.Y(opb_Z[6])
);
defparam \opb[6] .INIT=8'hE2;
// @27:121
  CFG3 \opb[11]  (
	.A(rs2[11]),
	.B(alu_opb_mux),
	.C(imm[11]),
	.Y(opb_Z[11])
);
defparam \opb[11] .INIT=8'hE2;
// @27:120
  CFG3 \opa[7]  (
	.A(rs1[7]),
	.B(alu_opa_mux),
	.C(curr_pc[7]),
	.Y(opa_Z[7])
);
defparam \opa[7] .INIT=8'hE2;
// @27:120
  CFG3 \opa[28]  (
	.A(rs1[28]),
	.B(alu_opa_mux),
	.C(curr_pc[28]),
	.Y(opa_Z[28])
);
defparam \opa[28] .INIT=8'hE2;
// @27:120
  CFG3 \opa[31]  (
	.A(rs1[31]),
	.B(alu_opa_mux),
	.C(curr_pc[31]),
	.Y(opa_Z[31])
);
defparam \opa[31] .INIT=8'hE2;
// @27:121
  CFG3 \opb[31]  (
	.A(rs2[31]),
	.B(alu_opb_mux),
	.C(imm[31]),
	.Y(opb_Z[31])
);
defparam \opb[31] .INIT=8'hE2;
// @27:120
  CFG3 \opa[20]  (
	.A(rs1[20]),
	.B(alu_opa_mux),
	.C(curr_pc[20]),
	.Y(opa_Z[20])
);
defparam \opa[20] .INIT=8'hE2;
// @27:120
  CFG3 \opa[30]  (
	.A(rs1[30]),
	.B(alu_opa_mux),
	.C(curr_pc[30]),
	.Y(opa_Z[30])
);
defparam \opa[30] .INIT=8'hE2;
// @27:121
  CFG3 \opb[26]  (
	.A(rs2[26]),
	.B(alu_opb_mux),
	.C(imm[26]),
	.Y(opb_Z[26])
);
defparam \opb[26] .INIT=8'hE2;
// @27:121
  CFG3 \opb[30]  (
	.A(rs2[30]),
	.B(alu_opb_mux),
	.C(imm[30]),
	.Y(opb_Z[30])
);
defparam \opb[30] .INIT=8'hE2;
// @27:120
  CFG3 \opa[9]  (
	.A(rs1[9]),
	.B(alu_opa_mux),
	.C(curr_pc[9]),
	.Y(opa_Z[9])
);
defparam \opa[9] .INIT=8'hE2;
// @27:120
  CFG3 \opa[25]  (
	.A(rs1[25]),
	.B(alu_opa_mux),
	.C(curr_pc[25]),
	.Y(opa_Z[25])
);
defparam \opa[25] .INIT=8'hE2;
// @27:121
  CFG3 \opb[12]  (
	.A(rs2[12]),
	.B(alu_opb_mux),
	.C(imm[12]),
	.Y(opb_Z[12])
);
defparam \opb[12] .INIT=8'hE2;
// @27:121
  CFG3 \opb[25]  (
	.A(rs2[25]),
	.B(alu_opb_mux),
	.C(imm[25]),
	.Y(opb_Z[25])
);
defparam \opb[25] .INIT=8'hE2;
// @27:120
  CFG3 \opa[18]  (
	.A(rs1[18]),
	.B(alu_opa_mux),
	.C(curr_pc[18]),
	.Y(opa_Z[18])
);
defparam \opa[18] .INIT=8'hE2;
// @27:120
  CFG3 \opa[19]  (
	.A(rs1[19]),
	.B(alu_opa_mux),
	.C(curr_pc[19]),
	.Y(opa_Z[19])
);
defparam \opa[19] .INIT=8'hE2;
// @27:121
  CFG3 \opb[8]  (
	.A(rs2[8]),
	.B(alu_opb_mux),
	.C(imm[8]),
	.Y(opb_Z[8])
);
defparam \opb[8] .INIT=8'hE2;
// @27:121
  CFG3 \opb[18]  (
	.A(rs2[18]),
	.B(alu_opb_mux),
	.C(imm[18]),
	.Y(opb_Z[18])
);
defparam \opb[18] .INIT=8'hE2;
// @27:121
  CFG3 \opb[19]  (
	.A(rs2[19]),
	.B(alu_opb_mux),
	.C(imm[19]),
	.Y(opb_Z[19])
);
defparam \opb[19] .INIT=8'hE2;
// @27:120
  CFG3 \opa[6]  (
	.A(rs1[6]),
	.B(alu_opa_mux),
	.C(curr_pc[6]),
	.Y(opa_Z[6])
);
defparam \opa[6] .INIT=8'hE2;
// @27:120
  CFG3 \opa[17]  (
	.A(rs1[17]),
	.B(alu_opa_mux),
	.C(curr_pc[17]),
	.Y(opa_Z[17])
);
defparam \opa[17] .INIT=8'hE2;
// @27:121
  CFG3 \opb[5]  (
	.A(rs2[5]),
	.B(alu_opb_mux),
	.C(imm[5]),
	.Y(opb_Z[5])
);
defparam \opb[5] .INIT=8'hE2;
// @27:121
  CFG3 \opb[13]  (
	.A(rs2[13]),
	.B(alu_opb_mux),
	.C(imm[13]),
	.Y(opb_Z[13])
);
defparam \opb[13] .INIT=8'hE2;
// @27:121
  CFG3 \opb[17]  (
	.A(rs2[17]),
	.B(alu_opb_mux),
	.C(imm[17]),
	.Y(opb_Z[17])
);
defparam \opb[17] .INIT=8'hE2;
// @27:120
  CFG3 \opa[10]  (
	.A(rs1[10]),
	.B(alu_opa_mux),
	.C(curr_pc[10]),
	.Y(opa_Z[10])
);
defparam \opa[10] .INIT=8'hE2;
// @27:120
  CFG3 \opa[11]  (
	.A(rs1[11]),
	.B(alu_opa_mux),
	.C(curr_pc[11]),
	.Y(opa_Z[11])
);
defparam \opa[11] .INIT=8'hE2;
// @27:121
  CFG3 \opb[10]  (
	.A(rs2[10]),
	.B(alu_opb_mux),
	.C(imm[10]),
	.Y(opb_Z[10])
);
defparam \opb[10] .INIT=8'hE2;
// @27:121
  CFG3 \opb[16]  (
	.A(rs2[16]),
	.B(alu_opb_mux),
	.C(imm[16]),
	.Y(opb_Z[16])
);
defparam \opb[16] .INIT=8'hE2;
// @27:120
  CFG3 \opa[14]  (
	.A(rs1[14]),
	.B(alu_opa_mux),
	.C(curr_pc[14]),
	.Y(opa_Z[14])
);
defparam \opa[14] .INIT=8'hE2;
// @27:120
  CFG3 \opa[15]  (
	.A(rs1[15]),
	.B(alu_opa_mux),
	.C(curr_pc[15]),
	.Y(opa_Z[15])
);
defparam \opa[15] .INIT=8'hE2;
// @66:106
  CFG3 m88 (
	.A(rs2[0]),
	.B(alu_opb_mux),
	.C(imm[0]),
	.Y(N_1583)
);
defparam m88.INIT=8'h1D;
// @66:106
  CFG3 m2 (
	.A(rs2[1]),
	.B(alu_opb_mux),
	.C(imm[1]),
	.Y(N_3_0)
);
defparam m2.INIT=8'h1D;
// @27:120
  CFG3 \opa[16]  (
	.A(rs1[16]),
	.B(alu_opa_mux),
	.C(curr_pc[16]),
	.Y(opa_Z[16])
);
defparam \opa[16] .INIT=8'hE2;
// @66:106
  CFG3 m3 (
	.A(rs2[29]),
	.B(alu_opb_mux),
	.C(imm[29]),
	.Y(N_1811)
);
defparam m3.INIT=8'h1D;
// @27:120
  CFG3 \opa[3]  (
	.A(rs1[3]),
	.B(alu_opa_mux),
	.C(curr_pc[3]),
	.Y(opa_Z[3])
);
defparam \opa[3] .INIT=8'hE2;
// @66:106
  CFG3 m9_0 (
	.A(rs2[27]),
	.B(alu_opb_mux),
	.C(imm[27]),
	.Y(N_1724)
);
defparam m9_0.INIT=8'h1D;
// @27:139
  CFG3 \res_o_3[31]  (
	.A(sreg[31]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_268)
);
defparam \res_o_3[31] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[3]  (
	.A(sreg[3]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_240)
);
defparam \res_o_3[3] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[26]  (
	.A(sreg[26]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_263)
);
defparam \res_o_3[26] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[30]  (
	.A(sreg[30]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_267)
);
defparam \res_o_3[30] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[12]  (
	.A(sreg[12]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_249)
);
defparam \res_o_3[12] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[25]  (
	.A(sreg[25]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_262)
);
defparam \res_o_3[25] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[6]  (
	.A(sreg[6]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_243)
);
defparam \res_o_3[6] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[8]  (
	.A(sreg[8]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_245)
);
defparam \res_o_3[8] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[13]  (
	.A(sreg[13]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_250)
);
defparam \res_o_3[13] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[16]  (
	.A(sreg[16]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_253)
);
defparam \res_o_3[16] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[18]  (
	.A(sreg[18]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_255)
);
defparam \res_o_3[18] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[5]  (
	.A(sreg[5]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_242)
);
defparam \res_o_3[5] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[11]  (
	.A(sreg[11]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_248)
);
defparam \res_o_3[11] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[17]  (
	.A(sreg[17]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_254)
);
defparam \res_o_3[17] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[19]  (
	.A(sreg[19]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_256)
);
defparam \res_o_3[19] .INIT=8'h08;
// @27:139
  CFG3 \res_o_3[10]  (
	.A(sreg[10]),
	.B(done_ff),
	.C(alu_op[0]),
	.Y(N_247)
);
defparam \res_o_3[10] .INIT=8'h08;
// @66:106
  CFG4 addsub_res_cry_0_RNO (
	.A(imm[0]),
	.B(rs2[0]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(addsub_res)
);
defparam addsub_res_cry_0_RNO.INIT=16'h53AC;
// @66:106
  CFG4 addsub_res_cry_22_RNO (
	.A(imm[22]),
	.B(rs2[22]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(addsub_res_cry_22_RNO_Z)
);
defparam addsub_res_cry_22_RNO.INIT=16'h53AC;
// @27:127
  CFG4 \opb_x[32]  (
	.A(rs2[31]),
	.B(alu_opb_mux),
	.C(imm[31]),
	.D(alu_unsigned),
	.Y(opb_x_Z[32])
);
defparam \opb_x[32] .INIT=16'h00E2;
// @27:129
  CFG4 \un1_opb[26]  (
	.A(imm[26]),
	.B(rs2[26]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(un1_opb_Z[26])
);
defparam \un1_opb[26] .INIT=16'h53AC;
// @27:129
  CFG4 \un1_opb[12]  (
	.A(imm[12]),
	.B(rs2[12]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(un1_opb_Z[12])
);
defparam \un1_opb[12] .INIT=16'h53AC;
// @27:129
  CFG4 \un1_opb[13]  (
	.A(imm[13]),
	.B(rs2[13]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(un1_opb_Z[13])
);
defparam \un1_opb[13] .INIT=16'h53AC;
// @27:129
  CFG4 \un1_opb[5]  (
	.A(imm[5]),
	.B(rs2[5]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(un1_opb_Z[5])
);
defparam \un1_opb[5] .INIT=16'h53AC;
// @27:146
  CFG4 \alu_core.res_o_6[15]  (
	.A(rs2[15]),
	.B(imm[15]),
	.C(alu_opb_mux),
	.D(rs1[15]),
	.Y(N_101)
);
defparam \alu_core.res_o_6[15] .INIT=16'h35CA;
// @66:106
  CFG2 m59 (
	.A(N_1583),
	.B(alu_op[0]),
	.Y(N_1574)
);
defparam m59.INIT=4'h8;
// @66:106
  CFG4 m4 (
	.A(imm[29]),
	.B(rs2[29]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(m4_Z)
);
defparam m4.INIT=16'h53AC;
// @66:106
  CFG4 addsub_res_cry_27_RNO (
	.A(imm[27]),
	.B(rs2[27]),
	.C(alu_opb_mux),
	.D(alu_op[0]),
	.Y(addsub_res_cry_27_RNO_Z)
);
defparam addsub_res_cry_27_RNO.INIT=16'h53AC;
// @31:133
  CFG3 N_1577_i (
	.A(rs2[17]),
	.B(rs2[1]),
	.C(ir_funct3_i[1]),
	.Y(N_1577_i_1z)
);
defparam N_1577_i.INIT=8'hAC;
// @31:133
  CFG3 N_1814_i (
	.A(rs2[21]),
	.B(rs2[5]),
	.C(ir_funct3_i[1]),
	.Y(N_1814_i_1z)
);
defparam N_1814_i.INIT=8'hAC;
// @66:106
  CFG2 addsub_res_cry_0_RNI1BBA (
	.A(alu_add[0]),
	.B(alu_op[1]),
	.Y(N_1572_1)
);
defparam addsub_res_cry_0_RNI1BBA.INIT=4'h1;
// @66:106
  CFG4 m8_1_0 (
	.A(rs2[5]),
	.B(rs2[13]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(N_1813_1)
);
defparam m8_1_0.INIT=16'h0305;
// @66:106
  CFG4 m64_0_1_0 (
	.A(rs2[2]),
	.B(rs2[10]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(N_1755_1)
);
defparam m64_0_1_0.INIT=16'h0305;
// @66:106
  CFG4 m59_0_1_0 (
	.A(rs2[3]),
	.B(rs2[11]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(N_1753_1)
);
defparam m59_0_1_0.INIT=16'h0305;
// @66:106
  CFG3 m17_1 (
	.A(alu_op[0]),
	.B(rs1[29]),
	.C(N_1811),
	.Y(i3_mux)
);
defparam m17_1.INIT=8'hB2;
// @66:106
  CFG2 N_1573_i (
	.A(N_1583),
	.B(alu_op[0]),
	.Y(N_1573_i_0)
);
defparam N_1573_i.INIT=4'hE;
// @66:106
  CFG4 addsub_res_cry_28_RNIA3F51 (
	.A(alu_op[1]),
	.B(sreg[28]),
	.C(alu_add[28]),
	.D(N_25_0),
	.Y(N_1565)
);
defparam addsub_res_cry_28_RNIA3F51.INIT=16'hD850;
// @66:106
  CFG4 m32 (
	.A(alu_op[1]),
	.B(rs1[28]),
	.C(alu_op[0]),
	.D(N_1582),
	.Y(N_33)
);
defparam m32.INIT=16'hB760;
// @66:106
  CFG4 addsub_res_cry_20_RNIQQE51 (
	.A(alu_op[1]),
	.B(sreg[20]),
	.C(alu_add[20]),
	.D(N_25_0),
	.Y(N_41)
);
defparam addsub_res_cry_20_RNIQQE51.INIT=16'hD850;
// @66:106
  CFG4 addsub_res_cry_22_RNIUSE51 (
	.A(alu_op[1]),
	.B(sreg[22]),
	.C(alu_add[22]),
	.D(N_25_0),
	.Y(N_1738)
);
defparam addsub_res_cry_22_RNIUSE51.INIT=16'hD850;
// @66:106
  CFG4 addsub_res_cry_27_RNI82F51 (
	.A(alu_op[1]),
	.B(sreg[27]),
	.C(alu_add[27]),
	.D(N_25_0),
	.Y(N_1730)
);
defparam addsub_res_cry_27_RNI82F51.INIT=16'hD850;
// @31:81
  CFG4 addsub_res_cry_0_RNI47051_1 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_1757_i)
);
defparam addsub_res_cry_0_RNI47051_1.INIT=16'hECE0;
// @31:133
  CFG4 addsub_res_cry_0_RNI47051_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_22_0_i)
);
defparam addsub_res_cry_0_RNI47051_0.INIT=16'hEFCC;
// @31:133
  CFG4 addsub_res_cry_0_RNI47051_2 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_23_0_i)
);
defparam addsub_res_cry_0_RNI47051_2.INIT=16'hCCFE;
// @31:133
  CFG4 addsub_res_cry_0_RNI47051_3 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_1727_i)
);
defparam addsub_res_cry_0_RNI47051_3.INIT=16'hCCEF;
// @31:133
  CFG4 addsub_res_cry_0_RNI47051 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_20_0_i)
);
defparam addsub_res_cry_0_RNI47051.INIT=16'hFECC;
// @66:106
  CFG3 N_1817_i (
	.A(m4_Z),
	.B(rs1[29]),
	.C(N_1811),
	.Y(N_1817_i_Z)
);
defparam N_1817_i.INIT=8'h74;
// @31:133
  CFG3 N_1813_i (
	.A(rs2[29]),
	.B(ir_funct3_i[1]),
	.C(N_1813_1),
	.Y(N_1813_i_1z)
);
defparam N_1813_i.INIT=8'h0B;
// @31:133
  CFG3 N_1753_i (
	.A(rs2[27]),
	.B(ir_funct3_i[1]),
	.C(N_1753_1),
	.Y(N_1753_i_1z)
);
defparam N_1753_i.INIT=8'h0B;
// @31:133
  CFG3 N_1755_i (
	.A(rs2[26]),
	.B(ir_funct3_i[1]),
	.C(N_1755_1),
	.Y(N_1755_i_1z)
);
defparam N_1755_i.INIT=8'h0B;
// @27:139
  CFG4 \res_o_2_2[15]  (
	.A(alu_op[2]),
	.B(N_1694),
	.C(alu_op[0]),
	.D(N_101),
	.Y(N_220_2)
);
defparam \res_o_2_2[15] .INIT=16'hA202;
// @66:106
  CFG4 m50 (
	.A(rs1[1]),
	.B(alu_op[1]),
	.C(alu_op[0]),
	.D(N_3_0),
	.Y(N_51)
);
defparam m50.INIT=16'hD760;
// @27:139
  CFG3 \res_o_2[15]  (
	.A(alu_op[2]),
	.B(N_220_2),
	.C(alu_add[15]),
	.Y(N_220)
);
defparam \res_o_2[15] .INIT=8'hDC;
// @66:106
  CFG4 \opb_RNI033T[20]  (
	.A(rs1[20]),
	.B(alu_op[1]),
	.C(opb_Z[20]),
	.D(alu_op[0]),
	.Y(i16_mux_0)
);
defparam \opb_RNI033T[20] .INIT=16'h6D07;
// @66:106
  CFG4 m37_0 (
	.A(alu_op[1]),
	.B(rs1[22]),
	.C(alu_op[0]),
	.D(N_6_0),
	.Y(N_1742)
);
defparam m37_0.INIT=16'hB760;
// @66:106
  CFG4 m24_0 (
	.A(alu_op[1]),
	.B(rs1[27]),
	.C(alu_op[0]),
	.D(N_1724),
	.Y(N_1733)
);
defparam m24_0.INIT=16'hB760;
// @66:106
  CFG4 addsub_res_s_32_RNI8757C (
	.A(alu_op[2]),
	.B(N_1575),
	.C(N_1572_2),
	.D(N_1572_1),
	.Y(N_63)
);
defparam addsub_res_s_32_RNI8757C.INIT=16'hDDD8;
// @27:139
  CFG4 \res_o_6[15]  (
	.A(N_1683_2),
	.B(alu_op[1]),
	.C(N_220),
	.D(N_1683_1),
	.Y(alu_res_12)
);
defparam \res_o_6[15] .INIT=16'h3074;
// @66:106
  CFG4 addsub_res_s_32_RNIL5USC (
	.A(rf_mux[1]),
	.B(csr_rdata_0),
	.C(N_63),
	.D(rf_mux[0]),
	.Y(rf_wdata_1[0])
);
defparam addsub_res_s_32_RNIL5USC.INIT=16'h008D;
// @66:106
  CFG4 addsub_res_s_32_RNIDONHD (
	.A(rf_mux[0]),
	.B(rf_wdata_1[0]),
	.C(mem_rdata_0),
	.D(rf_mux[1]),
	.Y(rf_wdata_0)
);
defparam addsub_res_s_32_RNIDONHD.INIT=16'hCCEC;
// @27:177
  neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst (
	.alu_add_0(alu_add[1]),
	.alu_add_3(alu_add[4]),
	.alu_add_20(alu_add[21]),
	.alu_add_1(alu_add[2]),
	.alu_add_8(alu_add[9]),
	.alu_add_22(alu_add[23]),
	.alu_add_23(alu_add[24]),
	.alu_add_6(alu_add[7]),
	.opb_0(opb_Z[3]),
	.rs1(rs1[31:0]),
	.ir_funct3_0(ir_funct3_0),
	.imm_2(imm[4]),
	.imm_19(imm[21]),
	.imm_0(imm[2]),
	.imm_22(imm[24]),
	.imm_21(imm[23]),
	.imm_7(imm[9]),
	.imm_5(imm[7]),
	.imm_12(imm[14]),
	.imm_13(imm[15]),
	.rs2_2(rs2[4]),
	.rs2_19(rs2[21]),
	.rs2_0(rs2[2]),
	.rs2_22(rs2[24]),
	.rs2_21(rs2[23]),
	.rs2_7(rs2[9]),
	.rs2_5(rs2[7]),
	.rs2_12(rs2[14]),
	.rs2_13(rs2[15]),
	.xcsr_addr_0(xcsr_addr_0),
	.alu_op(alu_op[2:0]),
	.mem_rdata_3(mem_rdata_4),
	.mem_rdata_6(mem_rdata_7),
	.mem_rdata_22(mem_rdata_23),
	.mem_rdata_20(mem_rdata_21),
	.mem_rdata_23(mem_rdata_24),
	.mem_rdata_1(mem_rdata_2),
	.mem_rdata_8(mem_rdata_9),
	.mem_rdata_0(mem_rdata_1),
	.link_pc_2(link_pc_3),
	.link_pc_5(link_pc_6),
	.link_pc_21(link_pc_22),
	.link_pc_19(link_pc_20),
	.link_pc_22(link_pc_23),
	.link_pc_0(link_pc_1),
	.link_pc_7(link_pc_8),
	.csr_rdata_2(csr_rdata_4),
	.csr_rdata_5(csr_rdata_7),
	.csr_rdata_21(csr_rdata_23),
	.csr_rdata_19(csr_rdata_21),
	.csr_rdata_22(csr_rdata_24),
	.csr_rdata_0(csr_rdata_2),
	.csr_rdata_7(csr_rdata_9),
	.rf_mux(rf_mux[1:0]),
	.sreg_11(sreg[14]),
	.sreg_10(sreg[13]),
	.sreg_9(sreg[12]),
	.sreg_8(sreg[11]),
	.sreg_7(sreg[10]),
	.sreg_5(sreg[8]),
	.sreg_3(sreg[6]),
	.sreg_2(sreg[5]),
	.sreg_0(sreg[3]),
	.sreg_27(sreg[30]),
	.sreg_25(sreg[28]),
	.sreg_24(sreg[27]),
	.sreg_23(sreg[26]),
	.sreg_22(sreg[25]),
	.sreg_19(sreg[22]),
	.sreg_17(sreg[20]),
	.sreg_16(sreg[19]),
	.sreg_15(sreg[18]),
	.sreg_14(sreg[17]),
	.sreg_13(sreg[16]),
	.sreg_28(sreg[31]),
	.alu_cp_trig_0(alu_cp_trig_0),
	.N_1683_1(N_1683_1),
	.N_1683_2(N_1683_2),
	.N_101(N_101),
	.cpu_trap(cpu_trap),
	.N_1583(N_1583),
	.N_3_0(N_3_0),
	.m4_1(m4_1),
	.m8_0_1z(m8_0),
	.m4_0_1z(m4_0),
	.m6_1z(m6),
	.m1_1z(m1),
	.N_1694(N_1694),
	.N_1623(N_1623),
	.N_1695(N_1695),
	.N_97(N_97),
	.N_25_0(N_25_0),
	.m19_1_1_1(m19_1_1_1),
	.N_51(N_51),
	.m56_2_0_1(m56_2_0_1),
	.alu_opb_mux(alu_opb_mux),
	.N_1751_i(N_1751_i),
	.m55_0_2_1(m55_0_2_1_Z),
	.N_1672_i(N_1672_i),
	.N_1613_i(N_1613_i),
	.N_1652_i(N_1652_i),
	.N_39_i(N_39_i),
	.N_1663_i(N_1663_i),
	.N_1681_i(N_1681_i),
	.N_1604_i(N_1604_i),
	.cp_done(cp_done),
	.done_ff(done_ff),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_alu */

module neorv32_cpu_lsu (
  rs2,
  ir_funct3_i,
  mem_rdata,
  alu_add,
  addr,
  ben,
  data,
  un1_neorv32_cpu_inst_1_0,
  lsu_wait_i,
  cpu_trap,
  lsu_req,
  un2_ma_load_o_1z,
  un1_ma_store_o_1z,
  N_128_i,
  N_127_i,
  N_126_i,
  N_125_i,
  N_124_i,
  N_123_i,
  N_152_i,
  N_149_i,
  N_146_i,
  N_143_i,
  N_140_i,
  N_138_i,
  N_137_i,
  N_136_i,
  N_135_i,
  N_134_i,
  N_133_i,
  N_132_i,
  N_131_i,
  N_130_i,
  N_129_i,
  N_191_i,
  N_187_i,
  N_183_i,
  N_179_i,
  N_175_i,
  N_171_i,
  N_167_i,
  N_163_i,
  N_161_i,
  N_158_i_0,
  N_155_i,
  N_20_0_i,
  N_1814_i,
  N_1755_i,
  N_1753_i,
  N_1813_i,
  N_1727_i,
  N_23_0_i,
  N_22_0_i,
  N_1577_i,
  N_1757_i,
  misaligned_1z,
  lsu_mo_we,
  lsu_rw,
  N_158_i,
  top_sb_0_FIC_0_CLK,
  rstn_sys,
  arbiter_err_1z
)
;
input [31:0] rs2 ;
input [1:0] ir_funct3_i ;
output [31:0] mem_rdata ;
input [31:0] alu_add ;
output [31:0] addr ;
output [3:0] ben ;
output [31:0] data ;
output un1_neorv32_cpu_inst_1_0 ;
input lsu_wait_i ;
input cpu_trap ;
input lsu_req ;
output un2_ma_load_o_1z ;
output un1_ma_store_o_1z ;
input N_128_i ;
input N_127_i ;
input N_126_i ;
input N_125_i ;
input N_124_i ;
input N_123_i ;
input N_152_i ;
input N_149_i ;
input N_146_i ;
input N_143_i ;
input N_140_i ;
input N_138_i ;
input N_137_i ;
input N_136_i ;
input N_135_i ;
input N_134_i ;
input N_133_i ;
input N_132_i ;
input N_131_i ;
input N_130_i ;
input N_129_i ;
input N_191_i ;
input N_187_i ;
input N_183_i ;
input N_179_i ;
input N_175_i ;
input N_171_i ;
input N_167_i ;
input N_163_i ;
input N_161_i ;
input N_158_i_0 ;
input N_155_i ;
input N_20_0_i ;
input N_1814_i ;
input N_1755_i ;
input N_1753_i ;
input N_1813_i ;
input N_1727_i ;
input N_23_0_i ;
input N_22_0_i ;
input N_1577_i ;
input N_1757_i ;
output misaligned_1z ;
input lsu_mo_we ;
input lsu_rw ;
input N_158_i ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
output arbiter_err_1z ;
wire un1_neorv32_cpu_inst_1_0 ;
wire lsu_wait_i ;
wire cpu_trap ;
wire lsu_req ;
wire un2_ma_load_o_1z ;
wire un1_ma_store_o_1z ;
wire N_128_i ;
wire N_127_i ;
wire N_126_i ;
wire N_125_i ;
wire N_124_i ;
wire N_123_i ;
wire N_152_i ;
wire N_149_i ;
wire N_146_i ;
wire N_143_i ;
wire N_140_i ;
wire N_138_i ;
wire N_137_i ;
wire N_136_i ;
wire N_135_i ;
wire N_134_i ;
wire N_133_i ;
wire N_132_i ;
wire N_131_i ;
wire N_130_i ;
wire N_129_i ;
wire N_191_i ;
wire N_187_i ;
wire N_183_i ;
wire N_179_i ;
wire N_175_i ;
wire N_171_i ;
wire N_167_i ;
wire N_163_i ;
wire N_161_i ;
wire N_158_i_0 ;
wire N_155_i ;
wire N_20_0_i ;
wire N_1814_i ;
wire N_1755_i ;
wire N_1753_i ;
wire N_1813_i ;
wire N_1727_i ;
wire N_23_0_i ;
wire N_22_0_i ;
wire N_1577_i ;
wire N_1757_i ;
wire misaligned_1z ;
wire lsu_mo_we ;
wire lsu_rw ;
wire N_158_i ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire arbiter_err_1z ;
wire [31:8] data_9;
wire [31:24] data_9_1;
wire VCC ;
wire GND ;
wire arbiter_req_Z ;
wire arbiter_req_2 ;
wire un1_arbiter_req ;
wire N_3 ;
// @31:207
  SLE arbiter_err (
	.Q(arbiter_err_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_158_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:105
  SLE \bus_req_o.rw  (
	.Q(un1_neorv32_cpu_inst_1_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(lsu_rw),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:207
  SLE arbiter_req (
	.Q(arbiter_req_Z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(arbiter_req_2),
	.EN(un1_arbiter_req),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE misaligned (
	.Q(misaligned_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1757_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[4]  (
	.Q(data[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[4]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[3]  (
	.Q(data[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[3]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[2]  (
	.Q(data[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[2]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[1]  (
	.Q(data[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[1]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[0]  (
	.Q(data[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[0]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[19]  (
	.Q(data[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[19]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[18]  (
	.Q(data[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[18]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[17]  (
	.Q(data[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1577_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[16]  (
	.Q(data[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[16]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[15]  (
	.Q(data[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[15]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[14]  (
	.Q(data[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[14]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[13]  (
	.Q(data[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[13]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[12]  (
	.Q(data[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[12]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[11]  (
	.Q(data[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[11]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[10]  (
	.Q(data[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[10]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[9]  (
	.Q(data[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[9]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[8]  (
	.Q(data[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[8]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[7]  (
	.Q(data[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[7]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[6]  (
	.Q(data[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[6]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[5]  (
	.Q(data[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rs2[5]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.ben[2]  (
	.Q(ben[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_22_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.ben[1]  (
	.Q(ben[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_23_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.ben[0]  (
	.Q(ben[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1727_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[31]  (
	.Q(data[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[31]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[30]  (
	.Q(data[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[30]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[29]  (
	.Q(data[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1813_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[28]  (
	.Q(data[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[28]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[27]  (
	.Q(data[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1753_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[26]  (
	.Q(data[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1755_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[25]  (
	.Q(data[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[25]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[24]  (
	.Q(data[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[24]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[23]  (
	.Q(data[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[23]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[22]  (
	.Q(data[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[22]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[21]  (
	.Q(data[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1814_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.data[20]  (
	.Q(data[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_9[20]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[13]  (
	.Q(addr[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[13]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[12]  (
	.Q(addr[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[12]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[11]  (
	.Q(addr[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[11]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[10]  (
	.Q(addr[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[10]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[9]  (
	.Q(addr[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[9]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[8]  (
	.Q(addr[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[8]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[7]  (
	.Q(addr[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[7]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[6]  (
	.Q(addr[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[6]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[5]  (
	.Q(addr[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[5]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[4]  (
	.Q(addr[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[4]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[3]  (
	.Q(addr[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[3]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[2]  (
	.Q(addr[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[2]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[1]  (
	.Q(addr[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[1]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[0]  (
	.Q(addr[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[0]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:133
  SLE \bus_req_o.ben[3]  (
	.Q(ben[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_20_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[28]  (
	.Q(addr[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[28]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[27]  (
	.Q(addr[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[27]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[26]  (
	.Q(addr[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[26]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[25]  (
	.Q(addr[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[25]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[24]  (
	.Q(addr[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[24]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[23]  (
	.Q(addr[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[23]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[22]  (
	.Q(addr[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[22]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[21]  (
	.Q(addr[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[21]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[20]  (
	.Q(addr[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[20]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[19]  (
	.Q(addr[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[19]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[18]  (
	.Q(addr[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[18]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[17]  (
	.Q(addr[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[17]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[16]  (
	.Q(addr[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[16]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[15]  (
	.Q(addr[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[15]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[14]  (
	.Q(addr[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[14]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[31]  (
	.Q(addr[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[31]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[30]  (
	.Q(addr[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[30]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:81
  SLE \mar[29]  (
	.Q(addr[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(alu_add[29]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[10]  (
	.Q(mem_rdata[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_155_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[9]  (
	.Q(mem_rdata[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_158_i_0),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[8]  (
	.Q(mem_rdata[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_161_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[7]  (
	.Q(mem_rdata[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_163_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[6]  (
	.Q(mem_rdata[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_167_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[5]  (
	.Q(mem_rdata[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_171_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[4]  (
	.Q(mem_rdata[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_175_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[3]  (
	.Q(mem_rdata[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_179_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[2]  (
	.Q(mem_rdata[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_183_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[1]  (
	.Q(mem_rdata[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_187_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[0]  (
	.Q(mem_rdata[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_191_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[25]  (
	.Q(mem_rdata[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_129_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[24]  (
	.Q(mem_rdata[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_130_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[23]  (
	.Q(mem_rdata[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_131_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[22]  (
	.Q(mem_rdata[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_132_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[21]  (
	.Q(mem_rdata[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_133_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[20]  (
	.Q(mem_rdata[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_134_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[19]  (
	.Q(mem_rdata[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_135_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[18]  (
	.Q(mem_rdata[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_136_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[17]  (
	.Q(mem_rdata[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_137_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[16]  (
	.Q(mem_rdata[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_138_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[15]  (
	.Q(mem_rdata[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_140_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[14]  (
	.Q(mem_rdata[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_143_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[13]  (
	.Q(mem_rdata[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_146_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[12]  (
	.Q(mem_rdata[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_149_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[11]  (
	.Q(mem_rdata[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_152_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[31]  (
	.Q(mem_rdata[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_123_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[30]  (
	.Q(mem_rdata[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_124_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[29]  (
	.Q(mem_rdata[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_125_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[28]  (
	.Q(mem_rdata[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_126_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[27]  (
	.Q(mem_rdata[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_127_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:167
  SLE \rdata_o[26]  (
	.Q(mem_rdata[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_128_i),
	.EN(arbiter_req_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:226
  CFG2 un1_ma_store_o (
	.A(arbiter_req_Z),
	.B(lsu_rw),
	.Y(un1_ma_store_o_1z)
);
defparam un1_ma_store_o.INIT=4'h8;
// @31:224
  CFG2 un2_ma_load_o (
	.A(arbiter_req_Z),
	.B(lsu_rw),
	.Y(un2_ma_load_o_1z)
);
defparam un2_ma_load_o.INIT=4'h2;
// @31:212
  CFG2 \access_arbiter.arbiter_req_2  (
	.A(arbiter_req_Z),
	.B(lsu_req),
	.Y(arbiter_req_2)
);
defparam \access_arbiter.arbiter_req_2 .INIT=4'h4;
// @34:178
  CFG3 \bus_req_o.data_RNO[20]  (
	.A(rs2[20]),
	.B(rs2[4]),
	.C(ir_funct3_i[1]),
	.Y(data_9[20])
);
defparam \bus_req_o.data_RNO[20] .INIT=8'hAC;
// @34:178
  CFG3 \bus_req_o.data_RNO[19]  (
	.A(rs2[19]),
	.B(rs2[3]),
	.C(ir_funct3_i[1]),
	.Y(data_9[19])
);
defparam \bus_req_o.data_RNO[19] .INIT=8'hAC;
// @34:178
  CFG3 \bus_req_o.data_RNO[18]  (
	.A(rs2[18]),
	.B(rs2[2]),
	.C(ir_funct3_i[1]),
	.Y(data_9[18])
);
defparam \bus_req_o.data_RNO[18] .INIT=8'hAC;
// @34:178
  CFG3 \bus_req_o.data_RNO[16]  (
	.A(rs2[16]),
	.B(rs2[0]),
	.C(ir_funct3_i[1]),
	.Y(data_9[16])
);
defparam \bus_req_o.data_RNO[16] .INIT=8'hAC;
// @34:178
  CFG3 \bus_req_o.data_RNO[22]  (
	.A(rs2[22]),
	.B(rs2[6]),
	.C(ir_funct3_i[1]),
	.Y(data_9[22])
);
defparam \bus_req_o.data_RNO[22] .INIT=8'hAC;
// @34:178
  CFG3 \bus_req_o.data_RNO[23]  (
	.A(rs2[23]),
	.B(rs2[7]),
	.C(ir_funct3_i[1]),
	.Y(data_9[23])
);
defparam \bus_req_o.data_RNO[23] .INIT=8'hAC;
// @31:88
  CFG4 \bus_req_o.data_RNO[13]  (
	.A(rs2[5]),
	.B(rs2[13]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[13])
);
defparam \bus_req_o.data_RNO[13] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[12]  (
	.A(rs2[4]),
	.B(rs2[12]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[12])
);
defparam \bus_req_o.data_RNO[12] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[9]  (
	.A(rs2[1]),
	.B(rs2[9]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[9])
);
defparam \bus_req_o.data_RNO[9] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[8]  (
	.A(rs2[0]),
	.B(rs2[8]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[8])
);
defparam \bus_req_o.data_RNO[8] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[14]  (
	.A(rs2[6]),
	.B(rs2[14]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[14])
);
defparam \bus_req_o.data_RNO[14] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[11]  (
	.A(rs2[3]),
	.B(rs2[11]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[11])
);
defparam \bus_req_o.data_RNO[11] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[10]  (
	.A(rs2[2]),
	.B(rs2[10]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[10])
);
defparam \bus_req_o.data_RNO[10] .INIT=16'hCCCA;
// @31:88
  CFG4 \bus_req_o.data_RNO[15]  (
	.A(rs2[7]),
	.B(rs2[15]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9[15])
);
defparam \bus_req_o.data_RNO[15] .INIT=16'hCCCA;
// @31:138
  CFG4 \mem_do_reg.bus_req_o.data_9_1[30]  (
	.A(rs2[6]),
	.B(rs2[14]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9_1[30])
);
defparam \mem_do_reg.bus_req_o.data_9_1[30] .INIT=16'h0C0A;
// @31:138
  CFG4 \mem_do_reg.bus_req_o.data_9_1[25]  (
	.A(rs2[1]),
	.B(rs2[9]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9_1[25])
);
defparam \mem_do_reg.bus_req_o.data_9_1[25] .INIT=16'h0C0A;
// @31:138
  CFG4 \mem_do_reg.bus_req_o.data_9_1[28]  (
	.A(rs2[4]),
	.B(rs2[12]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9_1[28])
);
defparam \mem_do_reg.bus_req_o.data_9_1[28] .INIT=16'h0C0A;
// @31:138
  CFG4 \mem_do_reg.bus_req_o.data_9_1[31]  (
	.A(rs2[7]),
	.B(rs2[15]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9_1[31])
);
defparam \mem_do_reg.bus_req_o.data_9_1[31] .INIT=16'h0C0A;
// @31:138
  CFG4 \mem_do_reg.bus_req_o.data_9_1[24]  (
	.A(rs2[0]),
	.B(rs2[8]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_9_1[24])
);
defparam \mem_do_reg.bus_req_o.data_9_1[24] .INIT=16'h0C0A;
// @31:138
  CFG3 \mem_do_reg.bus_req_o.data_9[30]  (
	.A(data_9_1[30]),
	.B(rs2[30]),
	.C(ir_funct3_i[1]),
	.Y(data_9[30])
);
defparam \mem_do_reg.bus_req_o.data_9[30] .INIT=8'hEA;
// @31:138
  CFG3 \mem_do_reg.bus_req_o.data_9[25]  (
	.A(data_9_1[25]),
	.B(rs2[25]),
	.C(ir_funct3_i[1]),
	.Y(data_9[25])
);
defparam \mem_do_reg.bus_req_o.data_9[25] .INIT=8'hEA;
// @31:138
  CFG3 \mem_do_reg.bus_req_o.data_9[28]  (
	.A(data_9_1[28]),
	.B(rs2[28]),
	.C(ir_funct3_i[1]),
	.Y(data_9[28])
);
defparam \mem_do_reg.bus_req_o.data_9[28] .INIT=8'hEA;
// @31:138
  CFG3 \mem_do_reg.bus_req_o.data_9[31]  (
	.A(data_9_1[31]),
	.B(rs2[31]),
	.C(ir_funct3_i[1]),
	.Y(data_9[31])
);
defparam \mem_do_reg.bus_req_o.data_9[31] .INIT=8'hEA;
// @31:138
  CFG3 \mem_do_reg.bus_req_o.data_9[24]  (
	.A(data_9_1[24]),
	.B(rs2[24]),
	.C(ir_funct3_i[1]),
	.Y(data_9[24])
);
defparam \mem_do_reg.bus_req_o.data_9[24] .INIT=8'hEA;
// @31:214
  CFG3 \access_arbiter.un1_arbiter_req  (
	.A(arbiter_req_Z),
	.B(cpu_trap),
	.C(lsu_wait_i),
	.Y(un1_arbiter_req)
);
defparam \access_arbiter.un1_arbiter_req .INIT=8'hDF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_lsu */

module neorv32_cpu (
  un1_neorv32_cpu_inst_1_0,
  data,
  ben,
  ir_funct3_0,
  ir_funct3_i,
  addr_0,
  addr,
  un1_neorv32_core_bus_switch_inst_1,
  un1_neorv32_cpu_inst_0,
  N_158_i_0,
  N_155_i,
  N_158_i,
  N_161_i,
  N_163_i,
  N_167_i,
  N_171_i,
  N_175_i,
  N_179_i,
  N_183_i,
  N_187_i,
  N_191_i,
  N_129_i,
  N_130_i,
  N_131_i,
  N_132_i,
  N_133_i,
  N_134_i,
  N_135_i,
  N_136_i,
  N_137_i,
  N_138_i,
  N_140_i,
  N_143_i,
  N_146_i,
  N_149_i,
  N_152_i,
  N_123_i,
  N_124_i,
  N_125_i,
  N_126_i,
  N_127_i,
  N_128_i,
  rstn_sys,
  top_sb_0_FIC_0_CLK,
  lsu_req,
  mtime_irq,
  uart0_rx,
  uart0_tx,
  lsu_wait_i,
  misaligned,
  N_35_0,
  N_232_mux,
  N_233_mux,
  N_1856_i,
  N_234_mux,
  N_231_mux,
  N_1847_i,
  N_1848_i,
  N_212_mux,
  N_1850_i,
  N_213_mux,
  N_29_0,
  N_1861_i,
  N_113,
  N_1860_i,
  N_32_0,
  N_214_mux,
  N_215_mux,
  N_216_mux,
  N_217_mux,
  N_218_mux,
  N_219_mux,
  N_220_mux,
  N_221_mux,
  N_65_0,
  N_68_0,
  N_222_mux,
  N_226_mux,
  N_227_mux,
  N_228_mux,
  N_229_mux,
  N_230_mux
)
;
output un1_neorv32_cpu_inst_1_0 ;
output [31:0] data ;
output [3:0] ben ;
output ir_funct3_0 ;
output [1:0] ir_funct3_i ;
output [31:2] addr_0 /* synthesis syn_tristate = 1 */ ;
output [31:0] addr ;
input [33:32] un1_neorv32_core_bus_switch_inst_1 ;
output un1_neorv32_cpu_inst_0 ;
input N_158_i_0 ;
input N_155_i ;
input N_158_i ;
input N_161_i ;
input N_163_i ;
input N_167_i ;
input N_171_i ;
input N_175_i ;
input N_179_i ;
input N_183_i ;
input N_187_i ;
input N_191_i ;
input N_129_i ;
input N_130_i ;
input N_131_i ;
input N_132_i ;
input N_133_i ;
input N_134_i ;
input N_135_i ;
input N_136_i ;
input N_137_i ;
input N_138_i ;
input N_140_i ;
input N_143_i ;
input N_146_i ;
input N_149_i ;
input N_152_i ;
input N_123_i ;
input N_124_i ;
input N_125_i ;
input N_126_i ;
input N_127_i ;
input N_128_i ;
input rstn_sys ;
input top_sb_0_FIC_0_CLK ;
output lsu_req ;
input mtime_irq ;
input uart0_rx ;
input uart0_tx ;
input lsu_wait_i ;
output misaligned ;
input N_35_0 ;
input N_232_mux ;
input N_233_mux ;
input N_1856_i ;
input N_234_mux ;
input N_231_mux ;
input N_1847_i ;
input N_1848_i ;
input N_212_mux ;
input N_1850_i ;
input N_213_mux ;
input N_29_0 ;
input N_1861_i ;
input N_113 ;
input N_1860_i ;
input N_32_0 ;
input N_214_mux ;
input N_215_mux ;
input N_216_mux ;
input N_217_mux ;
input N_218_mux ;
input N_219_mux ;
input N_220_mux ;
input N_221_mux ;
input N_65_0 ;
input N_68_0 ;
input N_222_mux ;
input N_226_mux ;
input N_227_mux ;
input N_228_mux ;
input N_229_mux ;
input N_230_mux ;
wire un1_neorv32_cpu_inst_1_0 ;
wire ir_funct3_0 ;
wire un1_neorv32_cpu_inst_0 ;
wire N_158_i_0 ;
wire N_155_i ;
wire N_158_i ;
wire N_161_i ;
wire N_163_i ;
wire N_167_i ;
wire N_171_i ;
wire N_175_i ;
wire N_179_i ;
wire N_183_i ;
wire N_187_i ;
wire N_191_i ;
wire N_129_i ;
wire N_130_i ;
wire N_131_i ;
wire N_132_i ;
wire N_133_i ;
wire N_134_i ;
wire N_135_i ;
wire N_136_i ;
wire N_137_i ;
wire N_138_i ;
wire N_140_i ;
wire N_143_i ;
wire N_146_i ;
wire N_149_i ;
wire N_152_i ;
wire N_123_i ;
wire N_124_i ;
wire N_125_i ;
wire N_126_i ;
wire N_127_i ;
wire N_128_i ;
wire rstn_sys ;
wire top_sb_0_FIC_0_CLK ;
wire lsu_req ;
wire mtime_irq ;
wire uart0_rx ;
wire uart0_tx ;
wire lsu_wait_i ;
wire misaligned ;
wire N_35_0 ;
wire N_232_mux ;
wire N_233_mux ;
wire N_1856_i ;
wire N_234_mux ;
wire N_231_mux ;
wire N_1847_i ;
wire N_1848_i ;
wire N_212_mux ;
wire N_1850_i ;
wire N_213_mux ;
wire N_29_0 ;
wire N_1861_i ;
wire N_113 ;
wire N_1860_i ;
wire N_32_0 ;
wire N_214_mux ;
wire N_215_mux ;
wire N_216_mux ;
wire N_217_mux ;
wire N_218_mux ;
wire N_219_mux ;
wire N_220_mux ;
wire N_221_mux ;
wire N_65_0 ;
wire N_68_0 ;
wire N_222_mux ;
wire N_226_mux ;
wire N_227_mux ;
wire N_228_mux ;
wire N_229_mux ;
wire N_230_mux ;
wire [31:0] alu_add;
wire [1:1] alu_cmp;
wire [15:15] un1_cmp_0_data_tmp;
wire [31:0] rs1;
wire [31:0] imm;
wire [1:0] rf_mux;
wire [31:0] csr_rdata;
wire [2:0] alu_op;
wire [31:1] link_pc;
wire [31:1] curr_pc;
wire [10:0] xcsr_addr;
wire [4:0] rf_rd;
wire [4:0] rf_rs1;
wire [0:0] alu_cp_trig;
wire [31:3] alu_res;
wire [31:0] mem_rdata;
wire [31:0] rs2;
wire [0:0] rf_wdata;
wire un1_ma_store_o ;
wire arbiter_err ;
wire un2_ma_load_o ;
wire un2_rd_zero ;
wire rf_wb_en ;
wire cp_done ;
wire cpu_trap ;
wire un2_rd_zero_0 ;
wire lsu_mo_we ;
wire alu_opa_mux ;
wire alu_opb_mux ;
wire lsu_rw ;
wire rf_zero_we ;
wire alu_unsigned ;
wire N_20_i ;
wire N_38_i ;
wire N_1736_i ;
wire N_1652_i ;
wire N_1663_i ;
wire N_1745_i ;
wire N_39_i ;
wire N_1569_i ;
wire N_1672_i ;
wire N_1681_i ;
wire N_1604_i ;
wire N_1613_i ;
wire N_1751_i ;
wire N_1755_i ;
wire N_1753_i ;
wire N_1813_i ;
wire N_20_0_i ;
wire N_1727_i ;
wire N_23_0_i ;
wire N_22_0_i ;
wire N_1757_i ;
wire N_1814_i ;
wire N_1577_i ;
wire N_2188 ;
wire N_2189 ;
wire N_2190 ;
wire N_2191 ;
wire N_2192 ;
wire GND ;
wire VCC ;
// @34:178
  neorv32_cpu_control neorv32_cpu_control_inst (
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst_0),
	.un1_neorv32_core_bus_switch_inst_1(un1_neorv32_core_bus_switch_inst_1[33:32]),
	.alu_add(alu_add[31:1]),
	.alu_cmp_0(alu_cmp[1]),
	.un1_cmp_0_data_tmp_0(un1_cmp_0_data_tmp[15]),
	.rs1(rs1[31:0]),
	.imm(imm[31:0]),
	.rf_mux(rf_mux[1:0]),
	.csr_rdata(csr_rdata[31:0]),
	.alu_op(alu_op[2:0]),
	.link_pc(link_pc[31:1]),
	.curr_pc(curr_pc[31:1]),
	.addr_0(addr[31:2]),
	.xcsr_addr_4(xcsr_addr[4]),
	.xcsr_addr_3(xcsr_addr[3]),
	.xcsr_addr_2(xcsr_addr[2]),
	.xcsr_addr_1(xcsr_addr[1]),
	.xcsr_addr_0(xcsr_addr[0]),
	.xcsr_addr_10(xcsr_addr[10]),
	.addr({addr_0[31:2], addr[1:0]}),
	.rf_rd(rf_rd[4:0]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.ir_funct3_0(ir_funct3_0),
	.rf_rs1(rf_rs1[4:0]),
	.alu_cp_trig_0(alu_cp_trig[0]),
	.N_230_mux(N_230_mux),
	.N_229_mux(N_229_mux),
	.N_228_mux(N_228_mux),
	.N_227_mux(N_227_mux),
	.N_226_mux(N_226_mux),
	.N_222_mux(N_222_mux),
	.N_68_0(N_68_0),
	.N_65_0(N_65_0),
	.N_221_mux(N_221_mux),
	.N_220_mux(N_220_mux),
	.N_219_mux(N_219_mux),
	.N_218_mux(N_218_mux),
	.N_217_mux(N_217_mux),
	.N_216_mux(N_216_mux),
	.N_215_mux(N_215_mux),
	.N_214_mux(N_214_mux),
	.N_32_0(N_32_0),
	.N_1860_i(N_1860_i),
	.N_113_0(N_113),
	.N_1861_i(N_1861_i),
	.N_29_0(N_29_0),
	.N_213_mux(N_213_mux),
	.N_1850_i(N_1850_i),
	.N_212_mux(N_212_mux),
	.N_1848_i(N_1848_i),
	.N_1847_i(N_1847_i),
	.N_231_mux(N_231_mux),
	.N_234_mux(N_234_mux),
	.N_1856_i(N_1856_i),
	.N_233_mux(N_233_mux),
	.N_232_mux(N_232_mux),
	.N_35_0(N_35_0),
	.misaligned(misaligned),
	.un1_ma_store_o(un1_ma_store_o),
	.arbiter_err(arbiter_err),
	.un2_ma_load_o(un2_ma_load_o),
	.lsu_wait_i(lsu_wait_i),
	.un2_rd_zero(un2_rd_zero),
	.rf_wb_en_2(rf_wb_en),
	.cp_done(cp_done),
	.uart0_tx(uart0_tx),
	.uart0_rx(uart0_rx),
	.cpu_trap(cpu_trap),
	.un2_rd_zero_0(un2_rd_zero_0),
	.mtime_irq(mtime_irq),
	.lsu_mo_we(lsu_mo_we),
	.alu_opa_mux(alu_opa_mux),
	.alu_opb_mux(alu_opb_mux),
	.lsu_rw(lsu_rw),
	.rf_zero_we(rf_zero_we),
	.alu_unsigned(alu_unsigned),
	.lsu_req(lsu_req),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys)
);
// @34:267
  neorv32_cpu_regfile neorv32_cpu_regfile_inst (
	.rf_rd(rf_rd[4:0]),
	.rf_rs1(rf_rs1[4:0]),
	.csr_rdata_11(csr_rdata[14]),
	.csr_rdata_5(csr_rdata[8]),
	.csr_rdata_9(csr_rdata[12]),
	.csr_rdata_23(csr_rdata[26]),
	.csr_rdata_12(csr_rdata[15]),
	.csr_rdata_15(csr_rdata[18]),
	.csr_rdata_13(csr_rdata[16]),
	.csr_rdata_8(csr_rdata[11]),
	.csr_rdata_28(csr_rdata[31]),
	.csr_rdata_10(csr_rdata[13]),
	.csr_rdata_3(csr_rdata[6]),
	.csr_rdata_14(csr_rdata[17]),
	.csr_rdata_16(csr_rdata[19]),
	.csr_rdata_22(csr_rdata[25]),
	.csr_rdata_2(csr_rdata[5]),
	.csr_rdata_7(csr_rdata[10]),
	.csr_rdata_26(csr_rdata[29]),
	.csr_rdata_27(csr_rdata[30]),
	.csr_rdata_0(csr_rdata[3]),
	.alu_res_11(alu_res[14]),
	.alu_res_5(alu_res[8]),
	.alu_res_9(alu_res[12]),
	.alu_res_23(alu_res[26]),
	.alu_res_12(alu_res[15]),
	.alu_res_15(alu_res[18]),
	.alu_res_13(alu_res[16]),
	.alu_res_8(alu_res[11]),
	.alu_res_28(alu_res[31]),
	.alu_res_10(alu_res[13]),
	.alu_res_3(alu_res[6]),
	.alu_res_14(alu_res[17]),
	.alu_res_16(alu_res[19]),
	.alu_res_22(alu_res[25]),
	.alu_res_2(alu_res[5]),
	.alu_res_7(alu_res[10]),
	.alu_res_27(alu_res[30]),
	.alu_res_0(alu_res[3]),
	.link_pc_11(link_pc[14]),
	.link_pc_5(link_pc[8]),
	.link_pc_9(link_pc[12]),
	.link_pc_23(link_pc[26]),
	.link_pc_12(link_pc[15]),
	.link_pc_15(link_pc[18]),
	.link_pc_13(link_pc[16]),
	.link_pc_8(link_pc[11]),
	.link_pc_28(link_pc[31]),
	.link_pc_10(link_pc[13]),
	.link_pc_3(link_pc[6]),
	.link_pc_14(link_pc[17]),
	.link_pc_16(link_pc[19]),
	.link_pc_22(link_pc[25]),
	.link_pc_2(link_pc[5]),
	.link_pc_7(link_pc[10]),
	.link_pc_26(link_pc[29]),
	.link_pc_27(link_pc[30]),
	.link_pc_0(link_pc[3]),
	.mem_rdata_11(mem_rdata[14]),
	.mem_rdata_5(mem_rdata[8]),
	.mem_rdata_9(mem_rdata[12]),
	.mem_rdata_23(mem_rdata[26]),
	.mem_rdata_12(mem_rdata[15]),
	.mem_rdata_15(mem_rdata[18]),
	.mem_rdata_13(mem_rdata[16]),
	.mem_rdata_8(mem_rdata[11]),
	.mem_rdata_28(mem_rdata[31]),
	.mem_rdata_10(mem_rdata[13]),
	.mem_rdata_3(mem_rdata[6]),
	.mem_rdata_14(mem_rdata[17]),
	.mem_rdata_16(mem_rdata[19]),
	.mem_rdata_22(mem_rdata[25]),
	.mem_rdata_2(mem_rdata[5]),
	.mem_rdata_7(mem_rdata[10]),
	.mem_rdata_26(mem_rdata[29]),
	.mem_rdata_27(mem_rdata[30]),
	.mem_rdata_0(mem_rdata[3]),
	.rf_mux(rf_mux[1:0]),
	.rs1(rs1[31:0]),
	.rs2(rs2[31:0]),
	.rf_wdata_0(rf_wdata[0]),
	.xcsr_addr(xcsr_addr[4:0]),
	.un2_rd_zero(un2_rd_zero),
	.un2_rd_zero_0(un2_rd_zero_0),
	.rf_wb_en(rf_wb_en),
	.rf_zero_we(rf_zero_we),
	.N_20_i(N_20_i),
	.N_38_i(N_38_i),
	.N_1736_i(N_1736_i),
	.N_1652_i(N_1652_i),
	.N_1663_i(N_1663_i),
	.N_1745_i(N_1745_i),
	.N_39_i(N_39_i),
	.N_1569_i(N_1569_i),
	.N_1672_i(N_1672_i),
	.N_1681_i(N_1681_i),
	.N_1604_i(N_1604_i),
	.N_1613_i(N_1613_i),
	.N_1751_i(N_1751_i),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK)
);
// @34:294
  neorv32_cpu_alu neorv32_cpu_alu_inst (
	.alu_cp_trig_0(alu_cp_trig[0]),
	.csr_rdata_22(csr_rdata[22]),
	.csr_rdata_20(csr_rdata[20]),
	.csr_rdata_27(csr_rdata[27]),
	.csr_rdata_28(csr_rdata[28]),
	.csr_rdata_1(csr_rdata[1]),
	.csr_rdata_0(csr_rdata[0]),
	.csr_rdata_4(csr_rdata[4]),
	.csr_rdata_7(csr_rdata[7]),
	.csr_rdata_23(csr_rdata[23]),
	.csr_rdata_21(csr_rdata[21]),
	.csr_rdata_24(csr_rdata[24]),
	.csr_rdata_2(csr_rdata[2]),
	.csr_rdata_9(csr_rdata[9]),
	.link_pc_21(link_pc[22]),
	.link_pc_19(link_pc[20]),
	.link_pc_26(link_pc[27]),
	.link_pc_27(link_pc[28]),
	.link_pc_0(link_pc[1]),
	.link_pc_3(link_pc[4]),
	.link_pc_6(link_pc[7]),
	.link_pc_22(link_pc[23]),
	.link_pc_20(link_pc[21]),
	.link_pc_23(link_pc[24]),
	.link_pc_1(link_pc[2]),
	.link_pc_8(link_pc[9]),
	.mem_rdata_22(mem_rdata[22]),
	.mem_rdata_20(mem_rdata[20]),
	.mem_rdata_27(mem_rdata[27]),
	.mem_rdata_28(mem_rdata[28]),
	.mem_rdata_0(mem_rdata[0]),
	.mem_rdata_4(mem_rdata[4]),
	.mem_rdata_7(mem_rdata[7]),
	.mem_rdata_23(mem_rdata[23]),
	.mem_rdata_21(mem_rdata[21]),
	.mem_rdata_24(mem_rdata[24]),
	.mem_rdata_2(mem_rdata[2]),
	.mem_rdata_9(mem_rdata[9]),
	.mem_rdata_1(mem_rdata[1]),
	.xcsr_addr_0(xcsr_addr[10]),
	.imm(imm[31:0]),
	.ir_funct3_0(ir_funct3_0),
	.rf_wdata_0(rf_wdata[0]),
	.alu_res_3(alu_res[6]),
	.alu_res_28(alu_res[31]),
	.alu_res_0(alu_res[3]),
	.alu_res_23(alu_res[26]),
	.alu_res_27(alu_res[30]),
	.alu_res_9(alu_res[12]),
	.alu_res_22(alu_res[25]),
	.alu_res_5(alu_res[8]),
	.alu_res_10(alu_res[13]),
	.alu_res_13(alu_res[16]),
	.alu_res_15(alu_res[18]),
	.alu_res_2(alu_res[5]),
	.alu_res_8(alu_res[11]),
	.alu_res_14(alu_res[17]),
	.alu_res_16(alu_res[19]),
	.alu_res_7(alu_res[10]),
	.alu_res_11(alu_res[14]),
	.alu_res_12(alu_res[15]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.curr_pc(curr_pc[31:1]),
	.alu_op(alu_op[2:0]),
	.rf_mux(rf_mux[1:0]),
	.alu_add(alu_add[31:0]),
	.un1_cmp_0_data_tmp_0(un1_cmp_0_data_tmp[15]),
	.alu_cmp_0(alu_cmp[1]),
	.rs2(rs2[31:0]),
	.rs1(rs1[31:0]),
	.rstn_sys(rstn_sys),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.cp_done(cp_done),
	.N_1604_i(N_1604_i),
	.N_1681_i(N_1681_i),
	.N_1663_i(N_1663_i),
	.N_39_i(N_39_i),
	.N_1652_i(N_1652_i),
	.N_1613_i(N_1613_i),
	.N_1672_i(N_1672_i),
	.N_1751_i(N_1751_i),
	.cpu_trap(cpu_trap),
	.N_1755_i_1z(N_1755_i),
	.N_1753_i_1z(N_1753_i),
	.N_1813_i_1z(N_1813_i),
	.N_20_0_i(N_20_0_i),
	.N_1727_i(N_1727_i),
	.N_23_0_i(N_23_0_i),
	.N_22_0_i(N_22_0_i),
	.N_1757_i(N_1757_i),
	.N_1814_i_1z(N_1814_i),
	.N_1577_i_1z(N_1577_i),
	.alu_opb_mux(alu_opb_mux),
	.N_20_i(N_20_i),
	.N_38_i(N_38_i),
	.N_1736_i(N_1736_i),
	.N_1569_i(N_1569_i),
	.N_1745_i(N_1745_i),
	.alu_opa_mux(alu_opa_mux),
	.alu_unsigned(alu_unsigned)
);
// @34:334
  neorv32_cpu_lsu neorv32_cpu_lsu_inst (
	.rs2({rs2[31:30], N_2192, rs2[28], N_2191, N_2190, rs2[25:22], N_2189, rs2[20:18], N_2188, rs2[16:0]}),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.mem_rdata(mem_rdata[31:0]),
	.alu_add(alu_add[31:0]),
	.addr(addr[31:0]),
	.ben(ben[3:0]),
	.data(data[31:0]),
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1_0),
	.lsu_wait_i(lsu_wait_i),
	.cpu_trap(cpu_trap),
	.lsu_req(lsu_req),
	.un2_ma_load_o_1z(un2_ma_load_o),
	.un1_ma_store_o_1z(un1_ma_store_o),
	.N_128_i(N_128_i),
	.N_127_i(N_127_i),
	.N_126_i(N_126_i),
	.N_125_i(N_125_i),
	.N_124_i(N_124_i),
	.N_123_i(N_123_i),
	.N_152_i(N_152_i),
	.N_149_i(N_149_i),
	.N_146_i(N_146_i),
	.N_143_i(N_143_i),
	.N_140_i(N_140_i),
	.N_138_i(N_138_i),
	.N_137_i(N_137_i),
	.N_136_i(N_136_i),
	.N_135_i(N_135_i),
	.N_134_i(N_134_i),
	.N_133_i(N_133_i),
	.N_132_i(N_132_i),
	.N_131_i(N_131_i),
	.N_130_i(N_130_i),
	.N_129_i(N_129_i),
	.N_191_i(N_191_i),
	.N_187_i(N_187_i),
	.N_183_i(N_183_i),
	.N_179_i(N_179_i),
	.N_175_i(N_175_i),
	.N_171_i(N_171_i),
	.N_167_i(N_167_i),
	.N_163_i(N_163_i),
	.N_161_i(N_161_i),
	.N_158_i_0(N_158_i),
	.N_155_i(N_155_i),
	.N_20_0_i(N_20_0_i),
	.N_1814_i(N_1814_i),
	.N_1755_i(N_1755_i),
	.N_1753_i(N_1753_i),
	.N_1813_i(N_1813_i),
	.N_1727_i(N_1727_i),
	.N_23_0_i(N_23_0_i),
	.N_22_0_i(N_22_0_i),
	.N_1577_i(N_1577_i),
	.N_1757_i(N_1757_i),
	.misaligned_1z(misaligned),
	.lsu_mo_we(lsu_mo_we),
	.lsu_rw(lsu_rw),
	.N_158_i(N_158_i_0),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys),
	.arbiter_err_1z(arbiter_err)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu */

module neorv32_bus_switch (
  ir_funct3_0,
  addr_1,
  addr_0,
  addr,
  un1_neorv32_core_bus_switch_inst_1,
  un1_neorv32_cpu_inst_1_0,
  data_0,
  data,
  rdata,
  data_1,
  data_2_7,
  data_2_1,
  data_2_3,
  data_2_8,
  data_2_5,
  data_2_6,
  data_2_10,
  data_2_15,
  data_2_0,
  data_2_2,
  data_2_4,
  data_3_6,
  data_3_0,
  x_rsp_i_0,
  ir_funct3_i,
  un1_neorv32_cpu_inst_0,
  state_0,
  N_152_i,
  N_149_i_1z,
  N_146_i_1z,
  N_143_i_1z,
  N_140_i_1z,
  N_161_i_1z,
  N_158_i_0_1z,
  N_155_i_1z,
  N_128_i_1z,
  N_127_i_1z,
  N_126_i_1z,
  N_125_i_1z,
  N_124_i_1z,
  N_123_i_1z,
  N_138_i_1z,
  N_137_i_1z,
  N_136_i_1z,
  N_135_i_1z,
  N_134_i_1z,
  N_133_i_1z,
  N_132_i_1z,
  N_131_i_1z,
  N_130_i_1z,
  N_129_i_1z,
  N_163_i_1z,
  N_158_i,
  lsu_wait_i,
  rw,
  sel,
  N_1861_i,
  N_113,
  N_1860_i,
  N_68_0,
  N_222_mux,
  N_221_mux,
  N_220_mux,
  N_219_mux,
  N_218_mux,
  N_217_mux,
  N_216_mux,
  N_213_mux,
  N_212_mux,
  N_65_0,
  N_35_0,
  N_32_0,
  N_29_0,
  N_1850_i,
  N_152,
  rden,
  misaligned,
  lsu_req,
  ack,
  N_215_mux,
  N_1848_i,
  N_167_i,
  N_214_mux,
  N_1847_i,
  N_171_i_1z,
  N_230_mux,
  N_231_mux,
  N_175_i_1z,
  N_229_mux,
  N_234_mux,
  N_179_i_1z,
  N_228_mux,
  N_1856_i,
  N_183_i_1z,
  N_227_mux,
  N_233_mux,
  N_187_i_1z,
  N_226_mux,
  N_232_mux,
  N_191_i_1z,
  sel_rep1,
  sel_rep2,
  un18_port_sel_15_5_N_4L5_1,
  sel_0_a3_1_0,
  sel2,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input ir_funct3_0 ;
output [31:2] addr_1 ;
inout [31:0] addr_0 /* synthesis syn_tristate = 1 */ ;
input [31:0] addr ;
output [33:32] un1_neorv32_core_bus_switch_inst_1 ;
input un1_neorv32_cpu_inst_1_0 ;
input [31:0] data_0 ;
input [31:0] data ;
input [31:0] rdata ;
input [31:0] data_1 ;
input data_2_7 ;
input data_2_1 ;
input data_2_3 ;
input data_2_8 ;
input data_2_5 ;
input data_2_6 ;
input data_2_10 ;
input data_2_15 ;
input data_2_0 ;
input data_2_2 ;
input data_2_4 ;
input data_3_6 ;
input data_3_0 ;
input x_rsp_i_0 ;
input [1:0] ir_funct3_i ;
input un1_neorv32_cpu_inst_0 ;
output state_0 ;
output N_152_i ;
output N_149_i_1z ;
output N_146_i_1z ;
output N_143_i_1z ;
output N_140_i_1z ;
output N_161_i_1z ;
output N_158_i_0_1z ;
output N_155_i_1z ;
output N_128_i_1z ;
output N_127_i_1z ;
output N_126_i_1z ;
output N_125_i_1z ;
output N_124_i_1z ;
output N_123_i_1z ;
output N_138_i_1z ;
output N_137_i_1z ;
output N_136_i_1z ;
output N_135_i_1z ;
output N_134_i_1z ;
output N_133_i_1z ;
output N_132_i_1z ;
output N_131_i_1z ;
output N_130_i_1z ;
output N_129_i_1z ;
output N_163_i_1z ;
output N_158_i ;
output lsu_wait_i ;
output rw ;
output sel ;
output N_1861_i ;
output N_113 ;
output N_1860_i ;
output N_68_0 ;
output N_222_mux ;
output N_221_mux ;
output N_220_mux ;
output N_219_mux ;
output N_218_mux ;
output N_217_mux ;
output N_216_mux ;
output N_213_mux ;
output N_212_mux ;
output N_65_0 ;
output N_35_0 ;
output N_32_0 ;
output N_29_0 ;
output N_1850_i ;
output N_152 ;
input rden ;
input misaligned ;
input lsu_req ;
input ack ;
output N_215_mux ;
output N_1848_i ;
output N_167_i ;
output N_214_mux ;
output N_1847_i ;
output N_171_i_1z ;
output N_230_mux ;
output N_231_mux ;
output N_175_i_1z ;
output N_229_mux ;
output N_234_mux ;
output N_179_i_1z ;
output N_228_mux ;
output N_1856_i ;
output N_183_i_1z ;
output N_227_mux ;
output N_233_mux ;
output N_187_i_1z ;
output N_226_mux ;
output N_232_mux ;
output N_191_i_1z ;
output sel_rep1 ;
output sel_rep2 ;
output un18_port_sel_15_5_N_4L5_1 ;
output sel_0_a3_1_0 ;
output sel2 ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire ir_funct3_0 ;
wire un1_neorv32_cpu_inst_1_0 ;
wire data_2_7 ;
wire data_2_1 ;
wire data_2_3 ;
wire data_2_8 ;
wire data_2_5 ;
wire data_2_6 ;
wire data_2_10 ;
wire data_2_15 ;
wire data_2_0 ;
wire data_2_2 ;
wire data_2_4 ;
wire data_3_6 ;
wire data_3_0 ;
wire x_rsp_i_0 ;
wire un1_neorv32_cpu_inst_0 ;
wire state_0 ;
wire N_152_i ;
wire N_149_i_1z ;
wire N_146_i_1z ;
wire N_143_i_1z ;
wire N_140_i_1z ;
wire N_161_i_1z ;
wire N_158_i_0_1z ;
wire N_155_i_1z ;
wire N_128_i_1z ;
wire N_127_i_1z ;
wire N_126_i_1z ;
wire N_125_i_1z ;
wire N_124_i_1z ;
wire N_123_i_1z ;
wire N_138_i_1z ;
wire N_137_i_1z ;
wire N_136_i_1z ;
wire N_135_i_1z ;
wire N_134_i_1z ;
wire N_133_i_1z ;
wire N_132_i_1z ;
wire N_131_i_1z ;
wire N_130_i_1z ;
wire N_129_i_1z ;
wire N_163_i_1z ;
wire N_158_i ;
wire lsu_wait_i ;
wire rw ;
wire sel ;
wire N_1861_i ;
wire N_113 ;
wire N_1860_i ;
wire N_68_0 ;
wire N_222_mux ;
wire N_221_mux ;
wire N_220_mux ;
wire N_219_mux ;
wire N_218_mux ;
wire N_217_mux ;
wire N_216_mux ;
wire N_213_mux ;
wire N_212_mux ;
wire N_65_0 ;
wire N_35_0 ;
wire N_32_0 ;
wire N_29_0 ;
wire N_1850_i ;
wire N_152 ;
wire rden ;
wire misaligned ;
wire lsu_req ;
wire ack ;
wire N_215_mux ;
wire N_1848_i ;
wire N_167_i ;
wire N_214_mux ;
wire N_1847_i ;
wire N_171_i_1z ;
wire N_230_mux ;
wire N_231_mux ;
wire N_175_i_1z ;
wire N_229_mux ;
wire N_234_mux ;
wire N_179_i_1z ;
wire N_228_mux ;
wire N_1856_i ;
wire N_183_i_1z ;
wire N_227_mux ;
wire N_233_mux ;
wire N_187_i_1z ;
wire N_226_mux ;
wire N_232_mux ;
wire N_191_i_1z ;
wire sel_rep1 ;
wire sel_rep2 ;
wire un18_port_sel_15_5_N_4L5_1 ;
wire sel_0_a3_1_0 ;
wire sel2 ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [1:1] state;
wire [1:0] state_ns;
wire VCC ;
wire GND ;
wire b_req ;
wire N_162_i ;
wire a_req ;
wire N_164_i ;
wire addr_N_2L1 ;
wire sel_fast ;
wire N_1870 ;
wire N_191_i_1_Z ;
wire N_159 ;
wire N_187_i_1_Z ;
wire N_156 ;
wire N_183_i_1_Z ;
wire N_153 ;
wire N_179_i_1_Z ;
wire N_150 ;
wire N_175_i_1_Z ;
wire N_147 ;
wire N_171_i_1_Z ;
wire N_144 ;
wire N_167_i_0_1_Z ;
wire N_141 ;
wire stb_i_0 ;
wire m14_0_Z ;
wire m11_0_Z ;
wire m20_0_Z ;
wire m31_0_Z ;
wire m67_0_Z ;
wire m28_0_Z ;
wire m84_0_Z ;
wire m64_0_Z ;
wire N_167 ;
wire m45_2_Z ;
wire m95_2_Z ;
wire m102_2_Z ;
wire m106_1_Z ;
wire m38_1_Z ;
wire m99_1_Z ;
wire m92_1_Z ;
wire m42_1_Z ;
wire m55_1_Z ;
wire m8_1_Z ;
wire m58_1_Z ;
wire m61_1_Z ;
wire m77_1_Z ;
wire m48_1_Z ;
wire m81_1_Z ;
wire m51_1_Z ;
wire m25_1_Z ;
wire m88_1_Z ;
wire b_req_1_i_0_tz ;
wire N_12_mux ;
wire N_1849 ;
wire N_197_mux ;
wire N_203_mux ;
wire N_1862 ;
wire N_118 ;
wire N_119 ;
wire N_122 ;
wire N_163_1 ;
wire m139 ;
wire N_152_1 ;
wire N_149_1 ;
wire N_158_1 ;
wire N_155_1 ;
wire N_143_1 ;
wire N_140_1 ;
wire N_146_1 ;
wire N_161_1 ;
wire N_122_0 ;
wire N_121 ;
wire N_120 ;
// @21:85
  SLE \arbiter.state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:85
  SLE \arbiter.state[0]  (
	.Q(state_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:85
  SLE \arbiter.b_req  (
	.Q(b_req),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_162_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:85
  SLE \arbiter.a_req  (
	.Q(a_req),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_164_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:144
  CFG3 \x_req_o.addr_N_2L1  (
	.A(state_0),
	.B(sel2),
	.C(un1_neorv32_cpu_inst_0),
	.Y(addr_N_2L1)
);
defparam \x_req_o.addr_N_2L1 .INIT=8'h10;
// @21:144
  CFG4 \x_req_o.addr[28]  (
	.A(addr[28]),
	.B(addr_0[28]),
	.C(addr_N_2L1),
	.D(sel_0_a3_1_0),
	.Y(addr_1[28])
);
defparam \x_req_o.addr[28] .INIT=16'hAAAC;
// @21:144
  CFG3 \x_req_o.addr_1[28]  (
	.A(state_0),
	.B(sel2),
	.C(un1_neorv32_cpu_inst_0),
	.Y(un18_port_sel_15_5_N_4L5_1)
);
defparam \x_req_o.addr_1[28] .INIT=8'h10;
// @21:106
  CFG4 \arbiter.sel_0_a3_1_rep2  (
	.A(un1_neorv32_cpu_inst_0),
	.B(sel_0_a3_1_0),
	.C(state_0),
	.D(sel2),
	.Y(sel_rep2)
);
defparam \arbiter.sel_0_a3_1_rep2 .INIT=16'hCCCE;
// @21:106
  CFG4 \arbiter.sel_0_a3_1_rep1  (
	.A(un1_neorv32_cpu_inst_0),
	.B(sel_0_a3_1_0),
	.C(state_0),
	.D(sel2),
	.Y(sel_rep1)
);
defparam \arbiter.sel_0_a3_1_rep1 .INIT=16'hCCCE;
// @21:106
  CFG4 \arbiter.sel_0_a3_1_fast  (
	.A(un1_neorv32_cpu_inst_0),
	.B(sel_0_a3_1_0),
	.C(state_0),
	.D(sel2),
	.Y(sel_fast)
);
defparam \arbiter.sel_0_a3_1_fast .INIT=16'hCCCE;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_rep1_RNIREKV  (
	.A(addr[26]),
	.B(addr_0[26]),
	.C(sel_rep1),
	.Y(addr_1[26])
);
defparam \arbiter.sel_0_a3_1_rep1_RNIREKV .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_rep1_RNITGKV  (
	.A(addr[27]),
	.B(addr_0[27]),
	.C(sel_rep1),
	.Y(addr_1[27])
);
defparam \arbiter.sel_0_a3_1_rep1_RNITGKV .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNI9VA21  (
	.A(addr[22]),
	.B(addr_0[22]),
	.C(sel_fast),
	.Y(addr_1[22])
);
defparam \arbiter.sel_0_a3_1_fast_RNI9VA21 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNIB1B21  (
	.A(addr[23]),
	.B(addr_0[23]),
	.C(sel_fast),
	.Y(addr_1[23])
);
defparam \arbiter.sel_0_a3_1_fast_RNIB1B21 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNID3B21  (
	.A(addr[24]),
	.B(addr_0[24]),
	.C(sel_fast),
	.Y(addr_1[24])
);
defparam \arbiter.sel_0_a3_1_fast_RNID3B21 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNIF5B21  (
	.A(addr[25]),
	.B(addr_0[25]),
	.C(sel_fast),
	.Y(addr_1[25])
);
defparam \arbiter.sel_0_a3_1_fast_RNIF5B21 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNIJ7921  (
	.A(addr[18]),
	.B(addr_0[18]),
	.C(sel_fast),
	.Y(addr_1[18])
);
defparam \arbiter.sel_0_a3_1_fast_RNIJ7921 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNIL9921  (
	.A(addr[19]),
	.B(addr_0[19]),
	.C(sel_fast),
	.Y(addr_1[19])
);
defparam \arbiter.sel_0_a3_1_fast_RNIL9921 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNI5RA21  (
	.A(addr[20]),
	.B(addr_0[20]),
	.C(sel_fast),
	.Y(addr_1[20])
);
defparam \arbiter.sel_0_a3_1_fast_RNI5RA21 .INIT=8'hAC;
// @21:144
  CFG3 \arbiter.sel_0_a3_1_fast_RNI7TA21  (
	.A(addr[21]),
	.B(addr_0[21]),
	.C(sel_fast),
	.Y(addr_1[21])
);
defparam \arbiter.sel_0_a3_1_fast_RNI7TA21 .INIT=8'hAC;
// @31:167
  CFG4 N_191_i (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_191_i_1_Z),
	.D(N_159),
	.Y(N_191_i_1z)
);
defparam N_191_i.INIT=16'h0B4F;
// @31:167
  CFG4 N_191_i_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_232_mux),
	.D(N_226_mux),
	.Y(N_191_i_1_Z)
);
defparam N_191_i_1.INIT=16'h04BF;
// @31:167
  CFG4 N_187_i (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_187_i_1_Z),
	.D(N_156),
	.Y(N_187_i_1z)
);
defparam N_187_i.INIT=16'h0B4F;
// @31:167
  CFG4 N_187_i_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_233_mux),
	.D(N_227_mux),
	.Y(N_187_i_1_Z)
);
defparam N_187_i_1.INIT=16'h04BF;
// @31:167
  CFG4 N_183_i (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_183_i_1_Z),
	.D(N_153),
	.Y(N_183_i_1z)
);
defparam N_183_i.INIT=16'h0B4F;
// @31:167
  CFG4 N_183_i_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_1856_i),
	.D(N_228_mux),
	.Y(N_183_i_1_Z)
);
defparam N_183_i_1.INIT=16'h04BF;
// @31:167
  CFG4 N_179_i (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_179_i_1_Z),
	.D(N_150),
	.Y(N_179_i_1z)
);
defparam N_179_i.INIT=16'h0B4F;
// @31:167
  CFG4 N_179_i_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_234_mux),
	.D(N_229_mux),
	.Y(N_179_i_1_Z)
);
defparam N_179_i_1.INIT=16'h04BF;
// @31:167
  CFG4 N_175_i (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_175_i_1_Z),
	.D(N_147),
	.Y(N_175_i_1z)
);
defparam N_175_i.INIT=16'h0B4F;
// @31:167
  CFG4 N_175_i_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_231_mux),
	.D(N_230_mux),
	.Y(N_175_i_1_Z)
);
defparam N_175_i_1.INIT=16'h04BF;
// @31:167
  CFG4 N_171_i (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_171_i_1_Z),
	.D(N_144),
	.Y(N_171_i_1z)
);
defparam N_171_i.INIT=16'h0B4F;
// @31:167
  CFG4 N_171_i_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_1847_i),
	.D(N_214_mux),
	.Y(N_171_i_1_Z)
);
defparam N_171_i_1.INIT=16'h04BF;
// @31:167
  CFG4 N_167_i_0 (
	.A(ir_funct3_i[1]),
	.B(N_1870),
	.C(N_167_i_0_1_Z),
	.D(N_141),
	.Y(N_167_i)
);
defparam N_167_i_0.INIT=16'h0B4F;
// @31:167
  CFG4 N_167_i_0_1 (
	.A(ir_funct3_i[1]),
	.B(addr[1]),
	.C(N_1848_i),
	.D(N_215_mux),
	.Y(N_167_i_0_1_Z)
);
defparam N_167_i_0_1.INIT=16'h04BF;
// @21:106
  CFG2 \arbiter.stb_i_0  (
	.A(state_0),
	.B(state[1]),
	.Y(stb_i_0)
);
defparam \arbiter.stb_i_0 .INIT=4'hE;
// @66:106
  CFG2 m14_0 (
	.A(data[22]),
	.B(data_0[22]),
	.Y(m14_0_Z)
);
defparam m14_0.INIT=4'h1;
// @66:106
  CFG2 m11_0 (
	.A(data[21]),
	.B(data_0[21]),
	.Y(m11_0_Z)
);
defparam m11_0.INIT=4'h1;
// @66:106
  CFG2 m20_0 (
	.A(data[24]),
	.B(data_0[24]),
	.Y(m20_0_Z)
);
defparam m20_0.INIT=4'h1;
// @66:106
  CFG2 m31_0 (
	.A(data[30]),
	.B(data_0[30]),
	.Y(m31_0_Z)
);
defparam m31_0.INIT=4'h1;
// @66:106
  CFG2 m67_0 (
	.A(data[14]),
	.B(data_0[14]),
	.Y(m67_0_Z)
);
defparam m67_0.INIT=4'h1;
// @66:106
  CFG2 m28_0 (
	.A(data[26]),
	.B(data_0[26]),
	.Y(m28_0_Z)
);
defparam m28_0.INIT=4'h1;
// @66:106
  CFG2 m84_0 (
	.A(data[18]),
	.B(data_0[18]),
	.Y(m84_0_Z)
);
defparam m84_0.INIT=4'h1;
// @66:106
  CFG2 m64_0 (
	.A(data[13]),
	.B(data_0[13]),
	.Y(m64_0_Z)
);
defparam m64_0.INIT=4'h1;
// @66:106
  CFG2 m165_e (
	.A(ir_funct3_i[0]),
	.B(addr[0]),
	.Y(N_1870)
);
defparam m165_e.INIT=4'h4;
// @21:93
  CFG2 \arbiter_sync.arbiter.b_req_1_i_o3_0  (
	.A(ack),
	.B(x_rsp_i_0),
	.Y(N_167)
);
defparam \arbiter_sync.arbiter.b_req_1_i_o3_0 .INIT=4'hE;
// @66:106
  CFG4 m45_2 (
	.A(data[7]),
	.B(data_0[7]),
	.C(data_1[7]),
	.D(data_2_7),
	.Y(m45_2_Z)
);
defparam m45_2.INIT=16'h0001;
// @66:106
  CFG4 m95_2 (
	.A(data[1]),
	.B(data_0[1]),
	.C(data_1[1]),
	.D(data_2_1),
	.Y(m95_2_Z)
);
defparam m95_2.INIT=16'h0001;
// @66:106
  CFG4 m102_2 (
	.A(data[3]),
	.B(data_0[3]),
	.C(data_1[3]),
	.D(data_2_3),
	.Y(m102_2_Z)
);
defparam m102_2.INIT=16'h0001;
// @66:106
  CFG3 m106_1 (
	.A(data[4]),
	.B(data_0[4]),
	.C(data_1[4]),
	.Y(m106_1_Z)
);
defparam m106_1.INIT=8'h01;
// @66:106
  CFG3 m38_1 (
	.A(data[5]),
	.B(data_0[5]),
	.C(data_1[5]),
	.Y(m38_1_Z)
);
defparam m38_1.INIT=8'h01;
// @66:106
  CFG3 m99_1 (
	.A(data[2]),
	.B(data_0[2]),
	.C(data_1[2]),
	.Y(m99_1_Z)
);
defparam m99_1.INIT=8'h01;
// @66:106
  CFG3 m92_1 (
	.A(data[0]),
	.B(data_0[0]),
	.C(data_1[0]),
	.Y(m92_1_Z)
);
defparam m92_1.INIT=8'h01;
// @66:106
  CFG3 m42_1 (
	.A(data[6]),
	.B(data_0[6]),
	.C(data_1[6]),
	.Y(m42_1_Z)
);
defparam m42_1.INIT=8'h01;
// @66:106
  CFG3 m55_1 (
	.A(data[10]),
	.B(data_0[10]),
	.C(data_1[10]),
	.Y(m55_1_Z)
);
defparam m55_1.INIT=8'h01;
// @66:106
  CFG3 m8_1 (
	.A(data[20]),
	.B(data_0[20]),
	.C(data[19]),
	.Y(m8_1_Z)
);
defparam m8_1.INIT=8'h01;
// @66:106
  CFG3 m58_1 (
	.A(data[11]),
	.B(data_0[11]),
	.C(data_1[11]),
	.Y(m58_1_Z)
);
defparam m58_1.INIT=8'h01;
// @66:106
  CFG3 m61_1 (
	.A(data[12]),
	.B(data_0[12]),
	.C(data_1[12]),
	.Y(m61_1_Z)
);
defparam m61_1.INIT=8'h01;
// @66:106
  CFG3 m77_1 (
	.A(data[16]),
	.B(data_0[16]),
	.C(data_1[16]),
	.Y(m77_1_Z)
);
defparam m77_1.INIT=8'h01;
// @66:106
  CFG3 m48_1 (
	.A(data[8]),
	.B(data_0[8]),
	.C(data_1[8]),
	.Y(m48_1_Z)
);
defparam m48_1.INIT=8'h01;
// @66:106
  CFG3 m81_1 (
	.A(data[17]),
	.B(data_0[17]),
	.C(data_1[16]),
	.Y(m81_1_Z)
);
defparam m81_1.INIT=8'h01;
// @66:106
  CFG3 m51_1 (
	.A(data[9]),
	.B(data_0[9]),
	.C(data_1[9]),
	.Y(m51_1_Z)
);
defparam m51_1.INIT=8'h01;
// @66:106
  CFG3 m25_1 (
	.A(data[25]),
	.B(data_0[25]),
	.C(data_1[25]),
	.Y(m25_1_Z)
);
defparam m25_1.INIT=8'h01;
// @66:106
  CFG3 m88_1 (
	.A(data_0[19]),
	.B(data_1[19]),
	.C(data[19]),
	.Y(m88_1_Z)
);
defparam m88_1.INIT=8'h01;
// @21:93
  CFG3 \arbiter_sync.arbiter.b_req_1_i_0_tz  (
	.A(state_0),
	.B(sel2),
	.C(state[1]),
	.Y(b_req_1_i_0_tz)
);
defparam \arbiter_sync.arbiter.b_req_1_i_0_tz .INIT=8'hF1;
// @21:85
  CFG3 \arbiter.state_ns_1_0_.m7  (
	.A(b_req),
	.B(sel2),
	.C(un1_neorv32_cpu_inst_0),
	.Y(N_12_mux)
);
defparam \arbiter.state_ns_1_0_.m7 .INIT=8'h32;
// @21:110
  CFG3 \arbiter_sync.arbiter.sel2  (
	.A(a_req),
	.B(lsu_req),
	.C(misaligned),
	.Y(sel2)
);
defparam \arbiter_sync.arbiter.sel2 .INIT=8'hAE;
// @66:106
  CFG3 m15 (
	.A(rdata[23]),
	.B(data_3_6),
	.C(rden),
	.Y(N_1849)
);
defparam m15.INIT=8'h13;
// @66:106
  CFG3 m33 (
	.A(rdata[31]),
	.B(data[31]),
	.C(rden),
	.Y(N_197_mux)
);
defparam m33.INIT=8'h13;
// @66:106
  CFG3 m69 (
	.A(rdata[15]),
	.B(data[15]),
	.C(rden),
	.Y(N_203_mux)
);
defparam m69.INIT=8'h13;
// @21:106
  CFG4 \arbiter.sel_0_a3_1_0  (
	.A(b_req),
	.B(state[1]),
	.C(state_0),
	.D(sel2),
	.Y(sel_0_a3_1_0)
);
defparam \arbiter.sel_0_a3_1_0 .INIT=16'hCCCE;
// @21:106
  CFG4 \arbiter.stb_i  (
	.A(b_req),
	.B(stb_i_0),
	.C(sel2),
	.D(un1_neorv32_cpu_inst_0),
	.Y(N_152)
);
defparam \arbiter.stb_i .INIT=16'hCCCD;
// @66:106
  CFG4 m11 (
	.A(data_1[21]),
	.B(m11_0_Z),
	.C(rden),
	.D(rdata[21]),
	.Y(N_1847_i)
);
defparam m11.INIT=16'hFBBB;
// @66:106
  CFG4 m14 (
	.A(data_1[22]),
	.B(m14_0_Z),
	.C(rden),
	.D(rdata[22]),
	.Y(N_1848_i)
);
defparam m14.INIT=16'hFBBB;
// @66:106
  CFG4 m20 (
	.A(data_1[24]),
	.B(m20_0_Z),
	.C(rden),
	.D(rdata[24]),
	.Y(N_1850_i)
);
defparam m20.INIT=16'hFBBB;
// @66:106
  CFG4 m28 (
	.A(data_1[26]),
	.B(m28_0_Z),
	.C(rden),
	.D(rdata[26]),
	.Y(N_29_0)
);
defparam m28.INIT=16'hFBBB;
// @66:106
  CFG4 m31 (
	.A(data_1[30]),
	.B(m31_0_Z),
	.C(rden),
	.D(rdata[30]),
	.Y(N_32_0)
);
defparam m31.INIT=16'hFBBB;
// @66:106
  CFG3 m34 (
	.A(data_0[31]),
	.B(data_1[31]),
	.C(N_197_mux),
	.Y(N_35_0)
);
defparam m34.INIT=8'hEF;
// @66:106
  CFG4 m64 (
	.A(data_1[13]),
	.B(m64_0_Z),
	.C(rden),
	.D(rdata[13]),
	.Y(N_65_0)
);
defparam m64.INIT=16'hFBBB;
// @66:106
  CFG4 m84 (
	.A(data_1[18]),
	.B(m84_0_Z),
	.C(rden),
	.D(rdata[18]),
	.Y(N_1856_i)
);
defparam m84.INIT=16'hFBBB;
// @66:106
  CFG4 m17 (
	.A(data[23]),
	.B(data_0[23]),
	.C(data_1[23]),
	.D(N_1849),
	.Y(N_212_mux)
);
defparam m17.INIT=16'hFEFF;
// @66:106
  CFG4 m25 (
	.A(data_2_8),
	.B(m25_1_Z),
	.C(rdata[25]),
	.D(rden),
	.Y(N_213_mux)
);
defparam m25.INIT=16'hFBBB;
// @66:106
  CFG4 m38 (
	.A(data_2_5),
	.B(m38_1_Z),
	.C(rden),
	.D(rdata[5]),
	.Y(N_214_mux)
);
defparam m38.INIT=16'hFBBB;
// @66:106
  CFG4 m42 (
	.A(data_2_6),
	.B(m42_1_Z),
	.C(rden),
	.D(rdata[6]),
	.Y(N_215_mux)
);
defparam m42.INIT=16'hFBBB;
// @66:106
  CFG4 m45 (
	.A(data_3_6),
	.B(m45_2_Z),
	.C(rdata[7]),
	.D(rden),
	.Y(N_216_mux)
);
defparam m45.INIT=16'hFBBB;
// @66:106
  CFG4 m48 (
	.A(data_2_8),
	.B(m48_1_Z),
	.C(rdata[8]),
	.D(rden),
	.Y(N_217_mux)
);
defparam m48.INIT=16'hFBBB;
// @66:106
  CFG4 m51 (
	.A(data_3_6),
	.B(m51_1_Z),
	.C(rdata[9]),
	.D(rden),
	.Y(N_218_mux)
);
defparam m51.INIT=16'hFBBB;
// @66:106
  CFG4 m55 (
	.A(data_2_10),
	.B(m55_1_Z),
	.C(rden),
	.D(rdata[10]),
	.Y(N_219_mux)
);
defparam m55.INIT=16'hFBBB;
// @66:106
  CFG4 m58 (
	.A(data_2_8),
	.B(m58_1_Z),
	.C(rdata[11]),
	.D(rden),
	.Y(N_220_mux)
);
defparam m58.INIT=16'hFBBB;
// @66:106
  CFG4 m61 (
	.A(data_3_6),
	.B(m61_1_Z),
	.C(rdata[12]),
	.D(rden),
	.Y(N_221_mux)
);
defparam m61.INIT=16'hFBBB;
// @66:106
  CFG4 m71 (
	.A(data_0[15]),
	.B(data_1[15]),
	.C(data_2_15),
	.D(N_203_mux),
	.Y(N_222_mux)
);
defparam m71.INIT=16'hFEFF;
// @66:106
  CFG4 m92 (
	.A(data_2_0),
	.B(m92_1_Z),
	.C(rden),
	.D(rdata[0]),
	.Y(N_226_mux)
);
defparam m92.INIT=16'hFBBB;
// @66:106
  CFG4 m95 (
	.A(data_3_0),
	.B(m95_2_Z),
	.C(rdata[1]),
	.D(rden),
	.Y(N_227_mux)
);
defparam m95.INIT=16'hFBBB;
// @66:106
  CFG4 m99 (
	.A(data_2_2),
	.B(m99_1_Z),
	.C(rden),
	.D(rdata[2]),
	.Y(N_228_mux)
);
defparam m99.INIT=16'hFBBB;
// @66:106
  CFG4 m102 (
	.A(data_3_0),
	.B(m102_2_Z),
	.C(rdata[3]),
	.D(rden),
	.Y(N_229_mux)
);
defparam m102.INIT=16'hFBBB;
// @66:106
  CFG4 m106 (
	.A(data_2_4),
	.B(m106_1_Z),
	.C(rden),
	.D(rdata[4]),
	.Y(N_230_mux)
);
defparam m106.INIT=16'hFBBB;
// @66:106
  CFG4 m8 (
	.A(data_3_6),
	.B(m8_1_Z),
	.C(rden),
	.D(rdata[20]),
	.Y(N_231_mux)
);
defparam m8.INIT=16'hFBBB;
// @66:106
  CFG4 m77 (
	.A(data_3_0),
	.B(m77_1_Z),
	.C(rden),
	.D(rdata[16]),
	.Y(N_232_mux)
);
defparam m77.INIT=16'hFBBB;
// @66:106
  CFG4 m81 (
	.A(data_3_0),
	.B(m81_1_Z),
	.C(rden),
	.D(rdata[17]),
	.Y(N_233_mux)
);
defparam m81.INIT=16'hFBBB;
// @66:106
  CFG4 m88 (
	.A(data_3_6),
	.B(m88_1_Z),
	.C(rden),
	.D(rdata[19]),
	.Y(N_234_mux)
);
defparam m88.INIT=16'hFBBB;
// @66:106
  CFG4 m67 (
	.A(data_1[14]),
	.B(m67_0_Z),
	.C(rden),
	.D(rdata[14]),
	.Y(N_68_0)
);
defparam m67.INIT=16'hFBBB;
// @66:106
  CFG4 m109 (
	.A(rden),
	.B(rdata[29]),
	.C(data[29]),
	.D(data_0[29]),
	.Y(N_1860_i)
);
defparam m109.INIT=16'hFFF8;
// @66:106
  CFG4 m112 (
	.A(rden),
	.B(rdata[28]),
	.C(data[28]),
	.D(data_0[28]),
	.Y(N_113)
);
defparam m112.INIT=16'hFFF8;
// @66:106
  CFG4 m115 (
	.A(rden),
	.B(rdata[27]),
	.C(data[27]),
	.D(data_0[27]),
	.Y(N_1861_i)
);
defparam m115.INIT=16'hFFF8;
// @21:85
  CFG4 \arbiter.state_ns_1_0_.m5  (
	.A(sel2),
	.B(N_167),
	.C(state[1]),
	.D(state_0),
	.Y(state_ns[0])
);
defparam \arbiter.state_ns_1_0_.m5 .INIT=16'h030A;
// @21:106
  CFG4 \arbiter.sel_0_a3_1  (
	.A(un1_neorv32_cpu_inst_0),
	.B(sel_0_a3_1_0),
	.C(state_0),
	.D(sel2),
	.Y(sel)
);
defparam \arbiter.sel_0_a3_1 .INIT=16'hCCCE;
// @21:85
  CFG3 \arbiter.a_req_RNO  (
	.A(sel2),
	.B(N_167),
	.C(state[1]),
	.Y(N_164_i)
);
defparam \arbiter.a_req_RNO .INIT=8'hA2;
// @21:85
  CFG4 \arbiter.state_ns_1_0_.m9  (
	.A(N_167),
	.B(N_12_mux),
	.C(state[1]),
	.D(state_0),
	.Y(state_ns[1])
);
defparam \arbiter.state_ns_1_0_.m9 .INIT=16'h005C;
// @21:144
  CFG2 \x_req_o.addr[0]  (
	.A(sel),
	.B(addr[0]),
	.Y(addr_0[0])
);
defparam \x_req_o.addr[0] .INIT=4'h4;
// @21:144
  CFG2 \x_req_o.addr[1]  (
	.A(sel),
	.B(addr[1]),
	.Y(addr_0[1])
);
defparam \x_req_o.addr[1] .INIT=4'h4;
// @66:106
  CFG3 m116 (
	.A(addr[1]),
	.B(N_216_mux),
	.C(N_212_mux),
	.Y(N_1862)
);
defparam m116.INIT=8'h1B;
// @66:106
  CFG3 m117 (
	.A(N_222_mux),
	.B(addr[1]),
	.C(N_35_0),
	.Y(N_118)
);
defparam m117.INIT=8'h1D;
// @66:106
  CFG3 m140 (
	.A(addr[1]),
	.B(N_68_0),
	.C(N_32_0),
	.Y(N_141)
);
defparam m140.INIT=8'h1B;
// @66:106
  CFG3 m143 (
	.A(addr[1]),
	.B(N_1860_i),
	.C(N_65_0),
	.Y(N_144)
);
defparam m143.INIT=8'h27;
// @66:106
  CFG3 m146 (
	.A(N_221_mux),
	.B(addr[1]),
	.C(N_113),
	.Y(N_147)
);
defparam m146.INIT=8'h1D;
// @66:106
  CFG3 m149 (
	.A(addr[1]),
	.B(N_1861_i),
	.C(N_220_mux),
	.Y(N_150)
);
defparam m149.INIT=8'h27;
// @66:106
  CFG3 m152 (
	.A(addr[1]),
	.B(N_219_mux),
	.C(N_29_0),
	.Y(N_153)
);
defparam m152.INIT=8'h1B;
// @66:106
  CFG3 m155 (
	.A(addr[1]),
	.B(N_218_mux),
	.C(N_213_mux),
	.Y(N_156)
);
defparam m155.INIT=8'h1B;
// @66:106
  CFG3 m158 (
	.A(N_1850_i),
	.B(addr[1]),
	.C(N_217_mux),
	.Y(N_159)
);
defparam m158.INIT=8'h47;
// @21:148
  CFG2 \x_req_o.rw  (
	.A(sel),
	.B(un1_neorv32_cpu_inst_1_0),
	.Y(rw)
);
defparam \x_req_o.rw .INIT=4'h4;
// @21:167
  CFG2 b_bus_ack_0_a3 (
	.A(sel),
	.B(ack),
	.Y(un1_neorv32_core_bus_switch_inst_1[32])
);
defparam b_bus_ack_0_a3.INIT=4'h8;
// @21:172
  CFG2 b_bus_err_0_a3 (
	.A(sel),
	.B(x_rsp_i_0),
	.Y(un1_neorv32_core_bus_switch_inst_1[33])
);
defparam b_bus_err_0_a3.INIT=4'h8;
// @21:166
  CFG2 a_bus_ack_i_0 (
	.A(sel),
	.B(ack),
	.Y(lsu_wait_i)
);
defparam a_bus_ack_i_0.INIT=4'hB;
// @21:85
  CFG4 \arbiter.b_req_RNO  (
	.A(N_167),
	.B(un1_neorv32_cpu_inst_0),
	.C(b_req),
	.D(b_req_1_i_0_tz),
	.Y(N_162_i)
);
defparam \arbiter.b_req_RNO .INIT=16'h54FC;
// @21:144
  CFG3 \x_req_o.addr[4]  (
	.A(addr[4]),
	.B(addr_0[4]),
	.C(sel),
	.Y(addr_1[4])
);
defparam \x_req_o.addr[4] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[5]  (
	.A(addr[5]),
	.B(addr_0[5]),
	.C(sel),
	.Y(addr_1[5])
);
defparam \x_req_o.addr[5] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[6]  (
	.A(addr[6]),
	.B(addr_0[6]),
	.C(sel),
	.Y(addr_1[6])
);
defparam \x_req_o.addr[6] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[7]  (
	.A(addr[7]),
	.B(addr_0[7]),
	.C(sel),
	.Y(addr_1[7])
);
defparam \x_req_o.addr[7] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[2]  (
	.A(addr[2]),
	.B(addr_0[2]),
	.C(sel_rep2),
	.Y(addr_1[2])
);
defparam \x_req_o.addr[2] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[3]  (
	.A(addr[3]),
	.B(addr_0[3]),
	.C(sel),
	.Y(addr_1[3])
);
defparam \x_req_o.addr[3] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[8]  (
	.A(addr[8]),
	.B(addr_0[8]),
	.C(sel_rep2),
	.Y(addr_1[8])
);
defparam \x_req_o.addr[8] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[9]  (
	.A(addr[9]),
	.B(addr_0[9]),
	.C(sel),
	.Y(addr_1[9])
);
defparam \x_req_o.addr[9] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[10]  (
	.A(addr[10]),
	.B(addr_0[10]),
	.C(sel_rep2),
	.Y(addr_1[10])
);
defparam \x_req_o.addr[10] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[11]  (
	.A(addr[11]),
	.B(addr_0[11]),
	.C(sel_rep2),
	.Y(addr_1[11])
);
defparam \x_req_o.addr[11] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[12]  (
	.A(addr[12]),
	.B(addr_0[12]),
	.C(sel_rep2),
	.Y(addr_1[12])
);
defparam \x_req_o.addr[12] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[13]  (
	.A(addr[13]),
	.B(addr_0[13]),
	.C(sel_rep1),
	.Y(addr_1[13])
);
defparam \x_req_o.addr[13] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[14]  (
	.A(addr[14]),
	.B(addr_0[14]),
	.C(sel_rep1),
	.Y(addr_1[14])
);
defparam \x_req_o.addr[14] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[15]  (
	.A(addr[15]),
	.B(addr_0[15]),
	.C(sel_rep1),
	.Y(addr_1[15])
);
defparam \x_req_o.addr[15] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[16]  (
	.A(addr[16]),
	.B(addr_0[16]),
	.C(sel_rep1),
	.Y(addr_1[16])
);
defparam \x_req_o.addr[16] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[17]  (
	.A(addr[17]),
	.B(addr_0[17]),
	.C(sel_rep1),
	.Y(addr_1[17])
);
defparam \x_req_o.addr[17] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[29]  (
	.A(addr[29]),
	.B(addr_0[29]),
	.C(sel_rep1),
	.Y(addr_1[29])
);
defparam \x_req_o.addr[29] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[30]  (
	.A(addr[30]),
	.B(addr_0[30]),
	.C(sel_rep2),
	.Y(addr_1[30])
);
defparam \x_req_o.addr[30] .INIT=8'hAC;
// @21:144
  CFG3 \x_req_o.addr[31]  (
	.A(addr[31]),
	.B(addr_0[31]),
	.C(sel_rep2),
	.Y(addr_1[31])
);
defparam \x_req_o.addr[31] .INIT=8'hAC;
// @31:207
  CFG2 \arbiter.sel_0_a3_1_RNIQER5  (
	.A(sel),
	.B(x_rsp_i_0),
	.Y(N_158_i)
);
defparam \arbiter.sel_0_a3_1_RNIQER5 .INIT=4'h4;
// @66:106
  CFG3 m118 (
	.A(addr[0]),
	.B(N_1862),
	.C(N_118),
	.Y(N_119)
);
defparam m118.INIT=8'hE4;
// @66:106
  CFG4 m121 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_0),
	.C(N_119),
	.D(N_118),
	.Y(N_122)
);
defparam m121.INIT=16'hFEDC;
// @66:106
  CFG4 m162_1_0 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_119),
	.D(N_1862),
	.Y(N_163_1)
);
defparam m162_1_0.INIT=16'h5410;
// @66:106
  CFG4 m139_0 (
	.A(ir_funct3_0),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(N_119),
	.Y(m139)
);
defparam m139_0.INIT=16'h0302;
// @66:106
  CFG4 m151_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_150),
	.D(m139),
	.Y(N_152_1)
);
defparam m151_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m148_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_147),
	.D(m139),
	.Y(N_149_1)
);
defparam m148_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m157_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_156),
	.D(m139),
	.Y(N_158_1)
);
defparam m157_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m154_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_153),
	.D(m139),
	.Y(N_155_1)
);
defparam m154_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m142_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_141),
	.D(m139),
	.Y(N_143_1)
);
defparam m142_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m139_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_118),
	.D(m139),
	.Y(N_140_1)
);
defparam m139_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m145_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_144),
	.D(m139),
	.Y(N_146_1)
);
defparam m145_1_0.INIT=16'hFF20;
// @66:106
  CFG4 m160_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_159),
	.D(m139),
	.Y(N_161_1)
);
defparam m160_1_0.INIT=16'hFF20;
// @31:167
  CFG3 N_163_i (
	.A(ir_funct3_i[1]),
	.B(N_216_mux),
	.C(N_163_1),
	.Y(N_163_i_1z)
);
defparam N_163_i.INIT=8'h0D;
// @31:167
  CFG3 N_129_i (
	.A(ir_funct3_i[1]),
	.B(N_213_mux),
	.C(N_122),
	.Y(N_129_i_1z)
);
defparam N_129_i.INIT=8'h8D;
// @31:167
  CFG3 N_130_i (
	.A(ir_funct3_i[1]),
	.B(N_1850_i),
	.C(N_122),
	.Y(N_130_i_1z)
);
defparam N_130_i.INIT=8'h8D;
// @31:167
  CFG3 N_131_i (
	.A(ir_funct3_i[1]),
	.B(N_212_mux),
	.C(N_122),
	.Y(N_131_i_1z)
);
defparam N_131_i.INIT=8'h8D;
// @31:167
  CFG3 N_132_i (
	.A(ir_funct3_i[1]),
	.B(N_1848_i),
	.C(N_122),
	.Y(N_132_i_1z)
);
defparam N_132_i.INIT=8'h8D;
// @31:167
  CFG3 N_133_i (
	.A(ir_funct3_i[1]),
	.B(N_1847_i),
	.C(N_122),
	.Y(N_133_i_1z)
);
defparam N_133_i.INIT=8'h8D;
// @31:167
  CFG3 N_134_i (
	.A(ir_funct3_i[1]),
	.B(N_231_mux),
	.C(N_122),
	.Y(N_134_i_1z)
);
defparam N_134_i.INIT=8'h8D;
// @31:167
  CFG3 N_135_i (
	.A(ir_funct3_i[1]),
	.B(N_234_mux),
	.C(N_122),
	.Y(N_135_i_1z)
);
defparam N_135_i.INIT=8'h8D;
// @31:167
  CFG3 N_136_i (
	.A(ir_funct3_i[1]),
	.B(N_1856_i),
	.C(N_122),
	.Y(N_136_i_1z)
);
defparam N_136_i.INIT=8'h8D;
// @31:167
  CFG3 N_137_i (
	.A(ir_funct3_i[1]),
	.B(N_233_mux),
	.C(N_122),
	.Y(N_137_i_1z)
);
defparam N_137_i.INIT=8'h8D;
// @31:167
  CFG3 N_138_i (
	.A(ir_funct3_i[1]),
	.B(N_232_mux),
	.C(N_122),
	.Y(N_138_i_1z)
);
defparam N_138_i.INIT=8'h8D;
// @31:167
  CFG3 N_123_i (
	.A(N_122),
	.B(ir_funct3_i[1]),
	.C(N_35_0),
	.Y(N_123_i_1z)
);
defparam N_123_i.INIT=8'hD1;
// @31:167
  CFG3 N_124_i (
	.A(N_122),
	.B(ir_funct3_i[1]),
	.C(N_32_0),
	.Y(N_124_i_1z)
);
defparam N_124_i.INIT=8'hD1;
// @31:167
  CFG3 N_125_i (
	.A(ir_funct3_i[1]),
	.B(N_1860_i),
	.C(N_122),
	.Y(N_125_i_1z)
);
defparam N_125_i.INIT=8'h8D;
// @31:167
  CFG3 N_126_i (
	.A(N_122),
	.B(ir_funct3_i[1]),
	.C(N_113),
	.Y(N_126_i_1z)
);
defparam N_126_i.INIT=8'hD1;
// @31:167
  CFG3 N_127_i (
	.A(ir_funct3_i[1]),
	.B(N_1861_i),
	.C(N_122),
	.Y(N_127_i_1z)
);
defparam N_127_i.INIT=8'h8D;
// @31:167
  CFG3 N_128_i (
	.A(N_122),
	.B(ir_funct3_i[1]),
	.C(N_29_0),
	.Y(N_128_i_1z)
);
defparam N_128_i.INIT=8'hD1;
// @31:167
  CFG3 N_155_i (
	.A(ir_funct3_i[1]),
	.B(N_219_mux),
	.C(N_155_1),
	.Y(N_155_i_1z)
);
defparam N_155_i.INIT=8'h0D;
// @31:167
  CFG3 N_158_i_0 (
	.A(ir_funct3_i[1]),
	.B(N_218_mux),
	.C(N_158_1),
	.Y(N_158_i_0_1z)
);
defparam N_158_i_0.INIT=8'h0D;
// @31:167
  CFG3 N_161_i (
	.A(ir_funct3_i[1]),
	.B(N_217_mux),
	.C(N_161_1),
	.Y(N_161_i_1z)
);
defparam N_161_i.INIT=8'h0D;
// @31:167
  CFG3 N_140_i (
	.A(ir_funct3_i[1]),
	.B(N_222_mux),
	.C(N_140_1),
	.Y(N_140_i_1z)
);
defparam N_140_i.INIT=8'h0D;
// @31:167
  CFG3 N_143_i (
	.A(N_143_1),
	.B(ir_funct3_i[1]),
	.C(N_68_0),
	.Y(N_143_i_1z)
);
defparam N_143_i.INIT=8'h51;
// @31:167
  CFG3 N_146_i (
	.A(N_146_1),
	.B(ir_funct3_i[1]),
	.C(N_65_0),
	.Y(N_146_i_1z)
);
defparam N_146_i.INIT=8'h51;
// @31:167
  CFG3 N_149_i (
	.A(ir_funct3_i[1]),
	.B(N_221_mux),
	.C(N_149_1),
	.Y(N_149_i_1z)
);
defparam N_149_i.INIT=8'h0D;
// @31:167
  CFG3 N_152_i_0 (
	.A(ir_funct3_i[1]),
	.B(N_220_mux),
	.C(N_152_1),
	.Y(N_152_i)
);
defparam N_152_i_0.INIT=8'h0D;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_bus_switch */

module neorv32_bus_gateway (
  addr_1,
  addr,
  un1_neorv32_wishbone_inst,
  un1_neorv32_sysinfo_inst_0,
  un1_neorv32_uart0_inst_0,
  un1_neorv32_gpio_inst_0,
  un1_neorv32_mtime_inst_0,
  un1_neorv32_int_dmem_inst_0,
  addr_0,
  state_0,
  un1_neorv32_cpu_inst_0,
  x_rsp_i_0,
  stb_1,
  un6_port_sel_14_1z,
  un6_port_sel_15_1z,
  un6_port_sel_13_1z,
  ack,
  stb,
  un18_port_sel_16_1z,
  un18_port_sel_15_5_1z,
  un18_port_sel_15_4_1z,
  stb_0,
  sel_rep1,
  N_152,
  sel_rep2,
  un18_port_sel_15_5_N_4L5_1,
  sel2,
  sel_0_a3_1_0,
  un25_port_sel_1z,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input [31:13] addr_1 ;
input [31:13] addr ;
input [33:32] un1_neorv32_wishbone_inst ;
input un1_neorv32_sysinfo_inst_0 ;
input un1_neorv32_uart0_inst_0 ;
input un1_neorv32_gpio_inst_0 ;
input un1_neorv32_mtime_inst_0 ;
input un1_neorv32_int_dmem_inst_0 ;
input [31:13] addr_0 ;
input state_0 ;
input un1_neorv32_cpu_inst_0 ;
output x_rsp_i_0 ;
output stb_1 ;
output un6_port_sel_14_1z ;
output un6_port_sel_15_1z ;
output un6_port_sel_13_1z ;
output ack ;
output stb ;
output un18_port_sel_16_1z ;
output un18_port_sel_15_5_1z ;
output un18_port_sel_15_4_1z ;
output stb_0 ;
input sel_rep1 ;
input N_152 ;
input sel_rep2 ;
input un18_port_sel_15_5_N_4L5_1 ;
input sel2 ;
input sel_0_a3_1_0 ;
output un25_port_sel_1z ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire un1_neorv32_sysinfo_inst_0 ;
wire un1_neorv32_uart0_inst_0 ;
wire un1_neorv32_gpio_inst_0 ;
wire un1_neorv32_mtime_inst_0 ;
wire un1_neorv32_int_dmem_inst_0 ;
wire state_0 ;
wire un1_neorv32_cpu_inst_0 ;
wire x_rsp_i_0 ;
wire stb_1 ;
wire un6_port_sel_14_1z ;
wire un6_port_sel_15_1z ;
wire un6_port_sel_13_1z ;
wire ack ;
wire stb ;
wire un18_port_sel_16_1z ;
wire un18_port_sel_15_5_1z ;
wire un18_port_sel_15_4_1z ;
wire stb_0 ;
wire sel_rep1 ;
wire N_152 ;
wire sel_rep2 ;
wire un18_port_sel_15_5_N_4L5_1 ;
wire sel2 ;
wire sel_0_a3_1_0 ;
wire un25_port_sel_1z ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [4:0] cnt;
wire VCC ;
wire err_3 ;
wire GND ;
wire halt ;
wire busy ;
wire busy_3 ;
wire busy_1_sqmuxa_i ;
wire cnt_n0 ;
wire N_1467_i ;
wire N_1466_i ;
wire N_1469_i ;
wire N_1468_i ;
wire un18_port_sel_15_4_N_3L3_Z ;
wire stb_0_N_2L1 ;
wire un18_port_sel_16_RNO_2_Z ;
wire g0_1 ;
wire un18_port_sel_16_RNO_6_Z ;
wire un18_port_sel_16_7 ;
wire un18_port_sel_16_RNO_3_Z ;
wire un18_port_sel_16_RNO_5_Z ;
wire un18_port_sel_16_6 ;
wire un18_port_sel_16_RNO_4_Z ;
wire un18_port_sel_16_0 ;
wire un18_port_sel_15_5_1 ;
wire stb_0_N_4L5 ;
wire un18_port_sel_15_5_N_2L1_Z ;
wire un18_port_sel_15_4_N_2L1_Z ;
wire stb_0_N_5L8 ;
wire un18_port_sel_15_4_1 ;
wire un18_port_sel_15_5_N_3L3_Z ;
wire un1_tmp_v_2 ;
wire ack_3 ;
wire cnt_c2 ;
wire err2 ;
wire un6_port_sel_15_3_Z ;
wire un6_port_sel_15_4_Z ;
wire un6_port_sel_14_4_Z ;
wire un18_port_sel_Z ;
// @21:371
  SLE \keeper.err  (
	.Q(x_rsp_i_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(err_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.halt  (
	.Q(halt),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un25_port_sel_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.busy  (
	.Q(busy),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(busy_3),
	.EN(busy_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.cnt[0]  (
	.Q(cnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(cnt_n0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.cnt[2]  (
	.Q(cnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1467_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.cnt[1]  (
	.Q(cnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1466_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.cnt[4]  (
	.Q(cnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1469_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:371
  SLE \keeper.cnt[3]  (
	.Q(cnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_1468_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:341
  CFG4 \port_req_4.stb_0_N_2L1  (
	.A(addr[15]),
	.B(addr[16]),
	.C(addr[17]),
	.D(un18_port_sel_15_4_N_3L3_Z),
	.Y(stb_0_N_2L1)
);
defparam \port_req_4.stb_0_N_2L1 .INIT=16'h0080;
// @21:319
  CFG4 un18_port_sel_16_RNO_1 (
	.A(un18_port_sel_16_RNO_2_Z),
	.B(g0_1),
	.C(addr[21]),
	.D(un18_port_sel_16_RNO_6_Z),
	.Y(un18_port_sel_16_7)
);
defparam un18_port_sel_16_RNO_1.INIT=16'h11D1;
// @21:319
  CFG4 un18_port_sel_16_RNO (
	.A(addr[25]),
	.B(un18_port_sel_16_RNO_3_Z),
	.C(un18_port_sel_16_RNO_5_Z),
	.D(g0_1),
	.Y(un18_port_sel_16_6)
);
defparam un18_port_sel_16_RNO.INIT=16'h220F;
// @21:319
  CFG4 un18_port_sel_16_RNO_0 (
	.A(addr[27]),
	.B(addr[26]),
	.C(un18_port_sel_16_RNO_4_Z),
	.D(g0_1),
	.Y(un18_port_sel_16_0)
);
defparam un18_port_sel_16_RNO_0.INIT=16'h0F88;
// @21:319
  CFG4 g0_2_1 (
	.A(un1_neorv32_cpu_inst_0),
	.B(sel_0_a3_1_0),
	.C(state_0),
	.D(sel2),
	.Y(g0_1)
);
defparam g0_2_1.INIT=16'h3331;
// @21:319
  CFG4 un18_port_sel_15_5_N_4L5 (
	.A(un18_port_sel_15_5_N_4L5_1),
	.B(sel_0_a3_1_0),
	.C(addr[30]),
	.D(addr_0[30]),
	.Y(un18_port_sel_15_5_1)
);
defparam un18_port_sel_15_5_N_4L5.INIT=16'h0E1F;
// @21:341
  CFG4 \port_req_4.stb_0_N_4L5  (
	.A(addr[31]),
	.B(addr_0[31]),
	.C(sel_rep2),
	.D(N_152),
	.Y(stb_0_N_4L5)
);
defparam \port_req_4.stb_0_N_4L5 .INIT=16'h00CA;
// @21:341
  CFG4 \port_req_4.stb_0_N_5L8  (
	.A(un18_port_sel_15_5_N_2L1_Z),
	.B(un18_port_sel_15_4_N_2L1_Z),
	.C(stb_0_N_2L1),
	.D(sel_rep1),
	.Y(stb_0_N_5L8)
);
defparam \port_req_4.stb_0_N_5L8 .INIT=16'hEE0F;
// @21:341
  CFG3 \port_req_4.stb_0  (
	.A(stb_0_N_5L8),
	.B(un18_port_sel_15_5_1),
	.C(stb_0_N_4L5),
	.Y(stb_0)
);
defparam \port_req_4.stb_0 .INIT=8'h10;
// @21:319
  CFG4 un18_port_sel_16_RNO_2 (
	.A(addr_0[21]),
	.B(addr[20]),
	.C(addr[19]),
	.D(addr[18]),
	.Y(un18_port_sel_16_RNO_2_Z)
);
defparam un18_port_sel_16_RNO_2.INIT=16'h7FFF;
// @21:319
  CFG3 un18_port_sel_16_RNO_6 (
	.A(addr_0[20]),
	.B(addr_0[19]),
	.C(addr_0[18]),
	.Y(un18_port_sel_16_RNO_6_Z)
);
defparam un18_port_sel_16_RNO_6.INIT=8'h7F;
// @21:319
  CFG4 un18_port_sel_16_RNO_5 (
	.A(addr_0[25]),
	.B(addr[24]),
	.C(addr[23]),
	.D(addr[22]),
	.Y(un18_port_sel_16_RNO_5_Z)
);
defparam un18_port_sel_16_RNO_5.INIT=16'h7FFF;
// @21:319
  CFG3 un18_port_sel_16_RNO_3 (
	.A(addr_0[24]),
	.B(addr_0[23]),
	.C(addr_0[22]),
	.Y(un18_port_sel_16_RNO_3_Z)
);
defparam un18_port_sel_16_RNO_3.INIT=8'h7F;
// @21:319
  CFG2 un18_port_sel_16_RNO_4 (
	.A(addr_0[26]),
	.B(addr_0[27]),
	.Y(un18_port_sel_16_RNO_4_Z)
);
defparam un18_port_sel_16_RNO_4.INIT=4'h7;
// @21:319
  CFG3 un18_port_sel_15_4_N_2L1 (
	.A(addr[29]),
	.B(addr[14]),
	.C(addr[13]),
	.Y(un18_port_sel_15_4_N_2L1_Z)
);
defparam un18_port_sel_15_4_N_2L1.INIT=8'h7F;
// @21:319
  CFG3 un18_port_sel_15_4_N_3L3 (
	.A(addr_0[29]),
	.B(addr_0[14]),
	.C(addr_0[13]),
	.Y(un18_port_sel_15_4_N_3L3_Z)
);
defparam un18_port_sel_15_4_N_3L3.INIT=8'h7F;
// @21:319
  CFG3 un18_port_sel_15_4_N_4L5 (
	.A(addr_0[31]),
	.B(addr[31]),
	.C(sel_rep2),
	.Y(un18_port_sel_15_4_1)
);
defparam un18_port_sel_15_4_N_4L5.INIT=8'h53;
// @21:319
  CFG4 un18_port_sel_15_4 (
	.A(un18_port_sel_15_4_N_2L1_Z),
	.B(un18_port_sel_15_4_N_3L3_Z),
	.C(un18_port_sel_15_4_1),
	.D(sel_rep1),
	.Y(un18_port_sel_15_4_1z)
);
defparam un18_port_sel_15_4.INIT=16'h0503;
// @21:319
  CFG3 un18_port_sel_15_5_N_2L1 (
	.A(addr_0[17]),
	.B(addr_0[16]),
	.C(addr_0[15]),
	.Y(un18_port_sel_15_5_N_2L1_Z)
);
defparam un18_port_sel_15_5_N_2L1.INIT=8'h7F;
// @21:319
  CFG3 un18_port_sel_15_5_N_3L3 (
	.A(addr[17]),
	.B(addr[16]),
	.C(addr[15]),
	.Y(un18_port_sel_15_5_N_3L3_Z)
);
defparam un18_port_sel_15_5_N_3L3.INIT=8'h7F;
// @21:319
  CFG4 un18_port_sel_15_5 (
	.A(un18_port_sel_15_5_N_3L3_Z),
	.B(un18_port_sel_15_5_N_2L1_Z),
	.C(un18_port_sel_15_5_1),
	.D(sel_rep1),
	.Y(un18_port_sel_15_5_1z)
);
defparam un18_port_sel_15_5.INIT=16'h0305;
// @21:341
  CFG4 \port_req_4.stb  (
	.A(un18_port_sel_15_5_1z),
	.B(N_152),
	.C(un18_port_sel_15_4_1z),
	.D(un18_port_sel_16_1z),
	.Y(stb)
);
defparam \port_req_4.stb .INIT=16'h2000;
// @21:384
  CFG4 \bus_monitor.un1_tmp_v_2  (
	.A(halt),
	.B(cnt[4]),
	.C(cnt[3]),
	.D(cnt[2]),
	.Y(un1_tmp_v_2)
);
defparam \bus_monitor.un1_tmp_v_2 .INIT=16'h0001;
// @21:354
  CFG4 \int_rsp.ack_3  (
	.A(un1_neorv32_wishbone_inst[32]),
	.B(un1_neorv32_int_dmem_inst_0),
	.C(un1_neorv32_mtime_inst_0),
	.D(un1_neorv32_gpio_inst_0),
	.Y(ack_3)
);
defparam \int_rsp.ack_3 .INIT=16'hFFFE;
// @21:371
  CFG2 \keeper.cnt_RNO[0]  (
	.A(busy),
	.B(cnt[0]),
	.Y(cnt_n0)
);
defparam \keeper.cnt_RNO[0] .INIT=4'h7;
// @21:371
  CFG3 \keeper.cnt_RNIUTA91[2]  (
	.A(cnt[2]),
	.B(cnt[1]),
	.C(cnt[0]),
	.Y(cnt_c2)
);
defparam \keeper.cnt_RNIUTA91[2] .INIT=8'hFE;
// @21:354
  CFG3 \int_rsp.ack  (
	.A(un1_neorv32_uart0_inst_0),
	.B(ack_3),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(ack)
);
defparam \int_rsp.ack .INIT=8'hFE;
// @21:371
  CFG3 \keeper.cnt_RNO[1]  (
	.A(cnt[1]),
	.B(cnt[0]),
	.C(busy),
	.Y(N_1466_i)
);
defparam \keeper.cnt_RNO[1] .INIT=8'h9F;
// @21:379
  CFG2 \bus_monitor.keeper.busy_3  (
	.A(N_152),
	.B(busy),
	.Y(busy_3)
);
defparam \bus_monitor.keeper.busy_3 .INIT=4'h1;
// @21:384
  CFG4 \bus_monitor.keeper.err2  (
	.A(cnt[0]),
	.B(un1_tmp_v_2),
	.C(un1_neorv32_wishbone_inst[33]),
	.D(cnt[1]),
	.Y(err2)
);
defparam \bus_monitor.keeper.err2 .INIT=16'hF0F4;
// @21:371
  CFG4 \keeper.cnt_RNO[2]  (
	.A(cnt[2]),
	.B(cnt[1]),
	.C(cnt[0]),
	.D(busy),
	.Y(N_1467_i)
);
defparam \keeper.cnt_RNO[2] .INIT=16'hA9FF;
// @21:379
  CFG2 \bus_monitor.keeper.err_3  (
	.A(err2),
	.B(busy),
	.Y(err_3)
);
defparam \bus_monitor.keeper.err_3 .INIT=4'h8;
// @21:371
  CFG4 \keeper.cnt_RNO[4]  (
	.A(busy),
	.B(cnt_c2),
	.C(cnt[4]),
	.D(cnt[3]),
	.Y(N_1469_i)
);
defparam \keeper.cnt_RNO[4] .INIT=16'hA082;
// @21:371
  CFG3 \keeper.cnt_RNO[3]  (
	.A(busy),
	.B(cnt_c2),
	.C(cnt[3]),
	.Y(N_1468_i)
);
defparam \keeper.cnt_RNO[3] .INIT=8'hD7;
// @21:371
  CFG3 \keeper.busy_RNO  (
	.A(err2),
	.B(busy),
	.C(ack),
	.Y(busy_1_sqmuxa_i)
);
defparam \keeper.busy_RNO .INIT=8'hFB;
// @21:316
  CFG2 un6_port_sel_15_3 (
	.A(addr_1[14]),
	.B(addr_1[29]),
	.Y(un6_port_sel_15_3_Z)
);
defparam un6_port_sel_15_3.INIT=4'h1;
// @21:316
  CFG4 un6_port_sel_15_4 (
	.A(addr_1[31]),
	.B(addr[28]),
	.C(addr_1[13]),
	.D(addr_1[30]),
	.Y(un6_port_sel_15_4_Z)
);
defparam un6_port_sel_15_4.INIT=16'h0002;
// @21:316
  CFG4 un6_port_sel_14_4 (
	.A(addr_1[23]),
	.B(addr_1[22]),
	.C(addr_1[21]),
	.D(addr_1[20]),
	.Y(un6_port_sel_14_4_Z)
);
defparam un6_port_sel_14_4.INIT=16'h0001;
// @21:316
  CFG4 un6_port_sel_13 (
	.A(addr_1[25]),
	.B(addr_1[24]),
	.C(addr_1[27]),
	.D(addr_1[26]),
	.Y(un6_port_sel_13_1z)
);
defparam un6_port_sel_13.INIT=16'h0001;
// @21:316
  CFG4 un6_port_sel_15 (
	.A(addr_1[15]),
	.B(addr_1[16]),
	.C(un6_port_sel_15_4_Z),
	.D(un6_port_sel_15_3_Z),
	.Y(un6_port_sel_15_1z)
);
defparam un6_port_sel_15.INIT=16'h1000;
// @21:316
  CFG4 un6_port_sel_14 (
	.A(addr_1[17]),
	.B(un6_port_sel_14_4_Z),
	.C(addr_1[19]),
	.D(addr_1[18]),
	.Y(un6_port_sel_14_1z)
);
defparam un6_port_sel_14.INIT=16'h0004;
// @21:319
  CFG4 un18_port_sel_16 (
	.A(un18_port_sel_16_6),
	.B(un18_port_sel_16_0),
	.C(addr[28]),
	.D(un18_port_sel_16_7),
	.Y(un18_port_sel_16_1z)
);
defparam un18_port_sel_16.INIT=16'h8000;
// @21:319
  CFG3 un18_port_sel (
	.A(un18_port_sel_16_1z),
	.B(un18_port_sel_15_4_1z),
	.C(un18_port_sel_15_5_1z),
	.Y(un18_port_sel_Z)
);
defparam un18_port_sel.INIT=8'h80;
// @21:341
  CFG4 \port_req_1.stb  (
	.A(N_152),
	.B(un6_port_sel_13_1z),
	.C(un6_port_sel_14_1z),
	.D(un6_port_sel_15_1z),
	.Y(stb_1)
);
defparam \port_req_1.stb .INIT=16'h4000;
// @21:322
  CFG4 un25_port_sel (
	.A(un6_port_sel_14_1z),
	.B(un6_port_sel_15_1z),
	.C(un18_port_sel_Z),
	.D(un6_port_sel_13_1z),
	.Y(un25_port_sel_1z)
);
defparam un25_port_sel.INIT=16'h070F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_bus_gateway */

module neorv32_dmem (
  ben,
  un1_neorv32_cpu_inst_1_0,
  data,
  rdata,
  addr,
  un1_neorv32_int_dmem_inst_0,
  rw,
  un6_port_sel_15,
  un6_port_sel_14,
  un6_port_sel_13,
  N_152,
  sel,
  rden_1z,
  stb,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input [3:0] ben ;
input un1_neorv32_cpu_inst_1_0 ;
input [31:0] data ;
output [31:0] rdata ;
input [12:2] addr ;
output un1_neorv32_int_dmem_inst_0 ;
input rw ;
input un6_port_sel_15 ;
input un6_port_sel_14 ;
input un6_port_sel_13 ;
input N_152 ;
input sel ;
output rden_1z ;
input stb ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire un1_neorv32_cpu_inst_1_0 ;
wire un1_neorv32_int_dmem_inst_0 ;
wire rw ;
wire un6_port_sel_15 ;
wire un6_port_sel_14 ;
wire un6_port_sel_13 ;
wire N_152 ;
wire sel ;
wire rden_1z ;
wire stb ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [8:8] mem_ram_b3_mem_ram_b3_0_0_A_DOUT;
wire [8:0] mem_ram_b3_mem_ram_b3_0_0_B_DOUT;
wire [8:8] mem_ram_b2_mem_ram_b2_0_0_A_DOUT;
wire [8:0] mem_ram_b2_mem_ram_b2_0_0_B_DOUT;
wire [8:8] mem_ram_b1_mem_ram_b1_0_0_A_DOUT;
wire [8:0] mem_ram_b1_mem_ram_b1_0_0_B_DOUT;
wire [8:8] mem_ram_b0_mem_ram_b0_0_0_A_DOUT;
wire [8:0] mem_ram_b0_mem_ram_b0_0_0_B_DOUT;
wire VCC ;
wire GND ;
wire rden_2 ;
wire un1_bus_req_i_4 ;
wire un1_bus_req_i_3 ;
wire un1_bus_req_i_2 ;
wire un1_bus_req_i_1 ;
wire mem_m3_e_1_1 ;
wire mem_m3_e_0_1 ;
wire mem_m3_e_1 ;
wire mem_m1_e_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
// @36:91
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_int_dmem_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(stb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:91
  SLE rden (
	.Q(rden_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rden_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:53
  RAM1K18 mem_ram_b3_mem_ram_b3_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, mem_ram_b3_mem_ram_b3_0_0_A_DOUT[8], rdata[31:24]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, mem_ram_b3_mem_ram_b3_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(top_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[31:24]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_4}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b3_mem_ram_b3_0_0.RAMINDEX="mem_ram_b3[31:24]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @36:53
  RAM1K18 mem_ram_b2_mem_ram_b2_0_0 (
	.A_DOUT({NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, mem_ram_b2_mem_ram_b2_0_0_A_DOUT[8], rdata[23:16]}),
	.B_DOUT({NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, mem_ram_b2_mem_ram_b2_0_0_B_DOUT[8:0]}),
	.BUSY(NC37),
	.A_CLK(top_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[23:16]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_3}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b2_mem_ram_b2_0_0.RAMINDEX="mem_ram_b2[23:16]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @36:53
  RAM1K18 mem_ram_b1_mem_ram_b1_0_0 (
	.A_DOUT({NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, mem_ram_b1_mem_ram_b1_0_0_A_DOUT[8], rdata[15:8]}),
	.B_DOUT({NC55, NC54, NC53, NC52, NC51, NC50, NC49, NC48, NC47, mem_ram_b1_mem_ram_b1_0_0_B_DOUT[8:0]}),
	.BUSY(NC56),
	.A_CLK(top_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[15:8]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_2}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b1_mem_ram_b1_0_0.RAMINDEX="mem_ram_b1[15:8]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @36:53
  RAM1K18 mem_ram_b0_mem_ram_b0_0_0 (
	.A_DOUT({NC65, NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, mem_ram_b0_mem_ram_b0_0_0_A_DOUT[8], rdata[7:0]}),
	.B_DOUT({NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, mem_ram_b0_mem_ram_b0_0_0_B_DOUT[8:0]}),
	.BUSY(NC75),
	.A_CLK(top_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[7:0]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_1}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b0_mem_ram_b0_0_0.RAMINDEX="mem_ram_b0[7:0]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @36:62
  CFG4 mem_ram_b1_mem_ram_b1_0_0_RNO_0 (
	.A(un1_neorv32_cpu_inst_1_0),
	.B(ben[1]),
	.C(sel),
	.D(N_152),
	.Y(mem_m3_e_1_1)
);
defparam mem_ram_b1_mem_ram_b1_0_0_RNO_0.INIT=16'h0008;
// @36:62
  CFG4 mem_ram_b3_mem_ram_b3_0_0_RNO_0 (
	.A(un1_neorv32_cpu_inst_1_0),
	.B(ben[3]),
	.C(sel),
	.D(N_152),
	.Y(mem_m3_e_0_1)
);
defparam mem_ram_b3_mem_ram_b3_0_0_RNO_0.INIT=16'h0008;
// @36:62
  CFG4 mem_ram_b2_mem_ram_b2_0_0_RNO_0 (
	.A(un1_neorv32_cpu_inst_1_0),
	.B(ben[2]),
	.C(sel),
	.D(N_152),
	.Y(mem_m3_e_1)
);
defparam mem_ram_b2_mem_ram_b2_0_0_RNO_0.INIT=16'h0008;
// @36:62
  CFG4 mem_ram_b0_mem_ram_b0_0_0_RNO_0 (
	.A(un1_neorv32_cpu_inst_1_0),
	.B(ben[0]),
	.C(sel),
	.D(N_152),
	.Y(mem_m1_e_1)
);
defparam mem_ram_b0_mem_ram_b0_0_0_RNO_0.INIT=16'h0008;
// @36:62
  CFG4 mem_ram_b1_mem_ram_b1_0_0_RNO (
	.A(mem_m3_e_1_1),
	.B(un6_port_sel_13),
	.C(un6_port_sel_14),
	.D(un6_port_sel_15),
	.Y(un1_bus_req_i_2)
);
defparam mem_ram_b1_mem_ram_b1_0_0_RNO.INIT=16'h8000;
// @36:62
  CFG4 mem_ram_b3_mem_ram_b3_0_0_RNO (
	.A(mem_m3_e_0_1),
	.B(un6_port_sel_13),
	.C(un6_port_sel_14),
	.D(un6_port_sel_15),
	.Y(un1_bus_req_i_4)
);
defparam mem_ram_b3_mem_ram_b3_0_0_RNO.INIT=16'h8000;
// @36:62
  CFG4 mem_ram_b2_mem_ram_b2_0_0_RNO (
	.A(mem_m3_e_1),
	.B(un6_port_sel_13),
	.C(un6_port_sel_14),
	.D(un6_port_sel_15),
	.Y(un1_bus_req_i_3)
);
defparam mem_ram_b2_mem_ram_b2_0_0_RNO.INIT=16'h8000;
// @36:62
  CFG4 mem_ram_b0_mem_ram_b0_0_0_RNO (
	.A(mem_m1_e_1),
	.B(un6_port_sel_13),
	.C(un6_port_sel_14),
	.D(un6_port_sel_15),
	.Y(un1_bus_req_i_1)
);
defparam mem_ram_b0_mem_ram_b0_0_0_RNO.INIT=16'h8000;
// @36:95
  CFG2 \bus_feedback.rden_2  (
	.A(stb),
	.B(rw),
	.Y(rden_2)
);
defparam \bus_feedback.rden_2 .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_dmem */

module neorv32_bus_io_switch (
  un1_neorv32_bus_io_switch_inst_4_0,
  addr_1_2,
  addr_1_0,
  un1_neorv32_bus_io_switch_inst_11_0,
  addr,
  addr_0_0,
  addr_0_2,
  N_27,
  stb_0_1,
  un18_port_sel_16,
  g0_1z,
  stb,
  g2_1z,
  stb_0,
  sel_rep2,
  sel
)
;
output un1_neorv32_bus_io_switch_inst_4_0 ;
input addr_1_2 ;
input addr_1_0 ;
output un1_neorv32_bus_io_switch_inst_11_0 ;
input [12:8] addr ;
input addr_0_0 ;
input addr_0_2 ;
output N_27 ;
input stb_0_1 ;
input un18_port_sel_16 ;
output g0_1z ;
input stb ;
output g2_1z ;
output stb_0 ;
input sel_rep2 ;
input sel ;
wire un1_neorv32_bus_io_switch_inst_4_0 ;
wire addr_1_2 ;
wire addr_1_0 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire addr_0_0 ;
wire addr_0_2 ;
wire N_27 ;
wire stb_0_1 ;
wire un18_port_sel_16 ;
wire g0_1z ;
wire stb ;
wire g2_1z ;
wire stb_0 ;
wire sel_rep2 ;
wire sel ;
wire [68:68] un1_neorv32_bus_io_switch_inst_11_3;
wire g0_0_1 ;
wire g0_2_Z ;
wire stb_0_0 ;
wire GND ;
wire VCC ;
// @21:586
  CFG4 \dev_req_10.stb_RNO  (
	.A(sel),
	.B(g0_0_1),
	.C(addr[9]),
	.D(addr_0_0),
	.Y(un1_neorv32_bus_io_switch_inst_11_3[68])
);
defparam \dev_req_10.stb_RNO .INIT=16'h084C;
// @21:586
  CFG3 \dev_req_10.stb_RNO_0  (
	.A(addr[11]),
	.B(addr_0_2),
	.C(sel_rep2),
	.Y(g0_0_1)
);
defparam \dev_req_10.stb_RNO_0 .INIT=8'h53;
// @21:586
  CFG2 g0_1 (
	.A(addr[10]),
	.B(addr[12]),
	.Y(stb_0)
);
defparam g0_1.INIT=4'h8;
// @21:586
  CFG3 g2 (
	.A(addr[9]),
	.B(addr_0_0),
	.C(sel),
	.Y(g2_1z)
);
defparam g2.INIT=8'h53;
  CFG3 g0_2 (
	.A(addr[12]),
	.B(addr_1_2),
	.C(addr[10]),
	.Y(g0_2_Z)
);
defparam g0_2.INIT=8'h20;
// @21:586
  CFG4 g0 (
	.A(g0_2_Z),
	.B(stb),
	.C(g2_1z),
	.D(addr[8]),
	.Y(g0_1z)
);
defparam g0.INIT=16'h0080;
// @21:586
  CFG3 \dev_req_10.stb_0_0  (
	.A(addr[12]),
	.B(addr[10]),
	.C(addr[8]),
	.Y(stb_0_0)
);
defparam \dev_req_10.stb_0_0 .INIT=8'h80;
// @21:586
  CFG4 \dev_req_10.stb  (
	.A(un18_port_sel_16),
	.B(un1_neorv32_bus_io_switch_inst_11_3[68]),
	.C(stb_0_0),
	.D(stb_0_1),
	.Y(un1_neorv32_bus_io_switch_inst_11_0)
);
defparam \dev_req_10.stb .INIT=16'h8000;
// @21:586
  CFG3 \dev_req_11.stb_2_i_o2  (
	.A(stb_0_1),
	.B(un18_port_sel_16),
	.C(addr[8]),
	.Y(N_27)
);
defparam \dev_req_11.stb_2_i_o2 .INIT=8'hF7;
// @21:586
  CFG4 \dev_req_3.stb_0_a2  (
	.A(stb_0),
	.B(N_27),
	.C(addr_1_2),
	.D(addr_1_0),
	.Y(un1_neorv32_bus_io_switch_inst_4_0)
);
defparam \dev_req_3.stb_0_a2 .INIT=16'h0020;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_bus_io_switch */

module neorv32_gpio (
  addr_6,
  addr_9,
  addr_10,
  addr_8,
  addr_7,
  addr_0,
  addr_1,
  data_0,
  data,
  un1_neorv32_bus_io_switch_inst_4_0,
  un1_neorv32_gpio_inst_0,
  un18_port_sel_16,
  stb_0_0,
  stb,
  N_1563,
  rw,
  stb_0,
  led4_c,
  led5_c,
  led6_c,
  led7_c,
  led0_c,
  led1_c,
  led2_c,
  led3_c,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input addr_6 ;
input addr_9 ;
input addr_10 ;
input addr_8 ;
input addr_7 ;
input addr_0 ;
input addr_1 ;
output [7:0] data_0 ;
input [7:0] data ;
input un1_neorv32_bus_io_switch_inst_4_0 ;
output un1_neorv32_gpio_inst_0 ;
input un18_port_sel_16 ;
input stb_0_0 ;
input stb ;
input N_1563 ;
input rw ;
input stb_0 ;
output led4_c ;
output led5_c ;
output led6_c ;
output led7_c ;
output led0_c ;
output led1_c ;
output led2_c ;
output led3_c ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire addr_6 ;
wire addr_9 ;
wire addr_10 ;
wire addr_8 ;
wire addr_7 ;
wire addr_0 ;
wire addr_1 ;
wire un1_neorv32_bus_io_switch_inst_4_0 ;
wire un1_neorv32_gpio_inst_0 ;
wire un18_port_sel_16 ;
wire stb_0_0 ;
wire stb ;
wire N_1563 ;
wire rw ;
wire stb_0 ;
wire led4_c ;
wire led5_c ;
wire led6_c ;
wire led7_c ;
wire led0_c ;
wire led1_c ;
wire led2_c ;
wire led3_c ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [7:0] data_8;
wire VCC ;
wire GND ;
wire dout_0_sqmuxa_1 ;
wire dout_m1_e_1_Z ;
wire bus_m2_e_1 ;
wire bus_m2_e_0_1 ;
wire bus_m2_e_1_0_Z ;
wire data_8_0_a2_0_out ;
// @37:66
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_gpio_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un1_neorv32_bus_io_switch_inst_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[3]  (
	.Q(led3_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[3]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[2]  (
	.Q(led2_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[2]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[1]  (
	.Q(led1_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[1]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[0]  (
	.Q(led0_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[0]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[7]  (
	.Q(led7_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[7]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[6]  (
	.Q(led6_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[6]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[5]  (
	.Q(led5_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[5]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \dout[4]  (
	.Q(led4_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[4]),
	.EN(dout_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:66
  SLE \bus_rsp_o.data[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_8[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:80
  CFG4 dout_m1_e_1 (
	.A(addr_6),
	.B(addr_9),
	.C(stb_0),
	.D(rw),
	.Y(dout_m1_e_1_Z)
);
defparam dout_m1_e_1.INIT=16'h4000;
// @37:76
  CFG4 \bus_rsp_o.data_RNO_0[2]  (
	.A(led2_c),
	.B(addr_9),
	.C(addr_6),
	.D(stb_0),
	.Y(bus_m2_e_1)
);
defparam \bus_rsp_o.data_RNO_0[2] .INIT=16'h0800;
// @37:76
  CFG4 \bus_rsp_o.data_RNO_0[6]  (
	.A(led6_c),
	.B(addr_9),
	.C(addr_6),
	.D(stb_0),
	.Y(bus_m2_e_0_1)
);
defparam \bus_rsp_o.data_RNO_0[6] .INIT=16'h0800;
// @37:76
  CFG4 bus_m2_e_1_0 (
	.A(addr_10),
	.B(addr_9),
	.C(addr_8),
	.D(addr_6),
	.Y(bus_m2_e_1_0_Z)
);
defparam bus_m2_e_1_0.INIT=16'h0080;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2_0_s[0]  (
	.A(addr_7),
	.B(rw),
	.C(addr_0),
	.D(addr_1),
	.Y(data_8_0_a2_0_out)
);
defparam \bus_rsp_o.data_8_0_a2_0_s[0] .INIT=16'h0100;
// @37:80
  CFG4 dout_m1_e (
	.A(N_1563),
	.B(dout_m1_e_1_Z),
	.C(addr_7),
	.D(stb),
	.Y(dout_0_sqmuxa_1)
);
defparam dout_m1_e.INIT=16'h0800;
// @37:76
  CFG4 \bus_rsp_o.data_RNO[6]  (
	.A(stb_0_0),
	.B(un18_port_sel_16),
	.C(data_8_0_a2_0_out),
	.D(bus_m2_e_0_1),
	.Y(data_8[6])
);
defparam \bus_rsp_o.data_RNO[6] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_RNO[2]  (
	.A(stb_0_0),
	.B(un18_port_sel_16),
	.C(data_8_0_a2_0_out),
	.D(bus_m2_e_1),
	.Y(data_8[2])
);
defparam \bus_rsp_o.data_RNO[2] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2[0]  (
	.A(led0_c),
	.B(bus_m2_e_1_0_Z),
	.C(stb),
	.D(data_8_0_a2_0_out),
	.Y(data_8[0])
);
defparam \bus_rsp_o.data_8_0_a2[0] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2[1]  (
	.A(led1_c),
	.B(bus_m2_e_1_0_Z),
	.C(stb),
	.D(data_8_0_a2_0_out),
	.Y(data_8[1])
);
defparam \bus_rsp_o.data_8_0_a2[1] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2[3]  (
	.A(led3_c),
	.B(bus_m2_e_1_0_Z),
	.C(stb),
	.D(data_8_0_a2_0_out),
	.Y(data_8[3])
);
defparam \bus_rsp_o.data_8_0_a2[3] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2[4]  (
	.A(led4_c),
	.B(bus_m2_e_1_0_Z),
	.C(stb),
	.D(data_8_0_a2_0_out),
	.Y(data_8[4])
);
defparam \bus_rsp_o.data_8_0_a2[4] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2[5]  (
	.A(led5_c),
	.B(bus_m2_e_1_0_Z),
	.C(stb),
	.D(data_8_0_a2_0_out),
	.Y(data_8[5])
);
defparam \bus_rsp_o.data_8_0_a2[5] .INIT=16'h8000;
// @37:76
  CFG4 \bus_rsp_o.data_8_0_a2[7]  (
	.A(led7_c),
	.B(bus_m2_e_1_0_Z),
	.C(stb),
	.D(data_8_0_a2_0_out),
	.Y(data_8[7])
);
defparam \bus_rsp_o.data_8_0_a2[7] .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_gpio */

module neorv32_mtime (
  addr_1,
  addr_0,
  addr_9,
  addr_7,
  addr_8,
  addr_10,
  addr_6,
  data_0,
  data,
  un1_neorv32_mtime_inst_0,
  stb,
  g2,
  g0_1z,
  mtime_irq,
  top_sb_0_FIC_0_CLK,
  rstn_sys,
  rw
)
;
input addr_1 ;
input addr_0 ;
input addr_9 ;
input addr_7 ;
input addr_8 ;
input addr_10 ;
input addr_6 ;
output [31:0] data_0 ;
input [31:0] data ;
output un1_neorv32_mtime_inst_0 ;
input stb ;
input g2 ;
input g0_1z ;
output mtime_irq ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
input rw ;
wire addr_1 ;
wire addr_0 ;
wire addr_9 ;
wire addr_7 ;
wire addr_8 ;
wire addr_10 ;
wire addr_6 ;
wire un1_neorv32_mtime_inst_0 ;
wire stb ;
wire g2 ;
wire g0_1z ;
wire mtime_irq ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire rw ;
wire [31:0] data_RNO;
wire [31:0] mtime_hi_Z;
wire [31:31] mtime_hi_s_Z;
wire [30:0] mtime_hi_s;
wire [31:0] mtime_lo_Z;
wire [31:0] mtime_lo_lm;
wire [0:0] mtime_lo_ovfl_Z;
wire [31:1] mtime_lo_cry_Z;
wire [31:0] mtimecmp_lo_Z;
wire [31:0] mtimecmp_hi_Z;
wire [0:0] mtime_hi_cry_cy_S;
wire [0:0] mtime_hi_cry_cy_Y;
wire [30:0] mtime_hi_cry_Z;
wire [30:0] mtime_hi_cry_Y;
wire [31:31] mtime_hi_s_FCO;
wire [31:31] mtime_hi_s_Y;
wire [15:0] un2_cmp_hi_eq_0_data_tmp;
wire [31:1] mtime_lo_s;
wire [31:1] mtime_lo_cry_Y;
wire [13:12] data_RNO_2;
wire un2_cmp_lo_ge_cry_31_Z ;
wire un2_cmp_lo_ge_cry_31_i ;
wire N_2101 ;
wire N_2083 ;
wire N_2080 ;
wire N_2062 ;
wire N_2059 ;
wire N_2041 ;
wire N_2038 ;
wire N_2020 ;
wire N_2017 ;
wire N_2204 ;
wire N_2201 ;
wire N_2183 ;
wire N_2180 ;
wire N_1957 ;
wire N_1954 ;
wire N_1936 ;
wire N_1933 ;
wire N_1915 ;
wire N_1912 ;
wire N_16 ;
wire N_7 ;
wire m13_0_1 ;
wire m13_0_1_0 ;
wire m22_0_1 ;
wire m22_0_1_0 ;
wire N_2146 ;
wire N_2143 ;
wire N_2125 ;
wire N_2122 ;
wire N_2104 ;
wire N_1999 ;
wire N_1996 ;
wire N_1978 ;
wire N_1975 ;
wire VCC ;
wire mtime_hie ;
wire GND ;
wire irq_o_1 ;
wire cmp_lo_ge_ff_Z ;
wire mtime_lo_we_Z ;
wire mtime_lo_we2 ;
wire mtime_hi_we_Z ;
wire mtime_hi_we2 ;
wire mtimecmp_lo_0_sqmuxa ;
wire mtimecmp_hi_0_sqmuxa ;
wire mtime_hi_cry_cy ;
wire un2_cmp_hi_gt_cry_0_Z ;
wire un2_cmp_hi_gt_cry_0_S ;
wire un2_cmp_hi_gt_cry_0_Y ;
wire un2_cmp_hi_gt_cry_1_Z ;
wire un2_cmp_hi_gt_cry_1_S ;
wire un2_cmp_hi_gt_cry_1_Y ;
wire un2_cmp_hi_gt_cry_2_Z ;
wire un2_cmp_hi_gt_cry_2_S ;
wire un2_cmp_hi_gt_cry_2_Y ;
wire un2_cmp_hi_gt_cry_3_Z ;
wire un2_cmp_hi_gt_cry_3_S ;
wire un2_cmp_hi_gt_cry_3_Y ;
wire un2_cmp_hi_gt_cry_4_Z ;
wire un2_cmp_hi_gt_cry_4_S ;
wire un2_cmp_hi_gt_cry_4_Y ;
wire un2_cmp_hi_gt_cry_5_Z ;
wire un2_cmp_hi_gt_cry_5_S ;
wire un2_cmp_hi_gt_cry_5_Y ;
wire un2_cmp_hi_gt_cry_6_Z ;
wire un2_cmp_hi_gt_cry_6_S ;
wire un2_cmp_hi_gt_cry_6_Y ;
wire un2_cmp_hi_gt_cry_7_Z ;
wire un2_cmp_hi_gt_cry_7_S ;
wire un2_cmp_hi_gt_cry_7_Y ;
wire un2_cmp_hi_gt_cry_8_Z ;
wire un2_cmp_hi_gt_cry_8_S ;
wire un2_cmp_hi_gt_cry_8_Y ;
wire un2_cmp_hi_gt_cry_9_Z ;
wire un2_cmp_hi_gt_cry_9_S ;
wire un2_cmp_hi_gt_cry_9_Y ;
wire un2_cmp_hi_gt_cry_10_Z ;
wire un2_cmp_hi_gt_cry_10_S ;
wire un2_cmp_hi_gt_cry_10_Y ;
wire un2_cmp_hi_gt_cry_11_Z ;
wire un2_cmp_hi_gt_cry_11_S ;
wire un2_cmp_hi_gt_cry_11_Y ;
wire un2_cmp_hi_gt_cry_12_Z ;
wire un2_cmp_hi_gt_cry_12_S ;
wire un2_cmp_hi_gt_cry_12_Y ;
wire un2_cmp_hi_gt_cry_13_Z ;
wire un2_cmp_hi_gt_cry_13_S ;
wire un2_cmp_hi_gt_cry_13_Y ;
wire un2_cmp_hi_gt_cry_14_Z ;
wire un2_cmp_hi_gt_cry_14_S ;
wire un2_cmp_hi_gt_cry_14_Y ;
wire un2_cmp_hi_gt_cry_15_Z ;
wire un2_cmp_hi_gt_cry_15_S ;
wire un2_cmp_hi_gt_cry_15_Y ;
wire un2_cmp_hi_gt_cry_16_Z ;
wire un2_cmp_hi_gt_cry_16_S ;
wire un2_cmp_hi_gt_cry_16_Y ;
wire un2_cmp_hi_gt_cry_17_Z ;
wire un2_cmp_hi_gt_cry_17_S ;
wire un2_cmp_hi_gt_cry_17_Y ;
wire un2_cmp_hi_gt_cry_18_Z ;
wire un2_cmp_hi_gt_cry_18_S ;
wire un2_cmp_hi_gt_cry_18_Y ;
wire un2_cmp_hi_gt_cry_19_Z ;
wire un2_cmp_hi_gt_cry_19_S ;
wire un2_cmp_hi_gt_cry_19_Y ;
wire un2_cmp_hi_gt_cry_20_Z ;
wire un2_cmp_hi_gt_cry_20_S ;
wire un2_cmp_hi_gt_cry_20_Y ;
wire un2_cmp_hi_gt_cry_21_Z ;
wire un2_cmp_hi_gt_cry_21_S ;
wire un2_cmp_hi_gt_cry_21_Y ;
wire un2_cmp_hi_gt_cry_22_Z ;
wire un2_cmp_hi_gt_cry_22_S ;
wire un2_cmp_hi_gt_cry_22_Y ;
wire un2_cmp_hi_gt_cry_23_Z ;
wire un2_cmp_hi_gt_cry_23_S ;
wire un2_cmp_hi_gt_cry_23_Y ;
wire un2_cmp_hi_gt_cry_24_Z ;
wire un2_cmp_hi_gt_cry_24_S ;
wire un2_cmp_hi_gt_cry_24_Y ;
wire un2_cmp_hi_gt_cry_25_Z ;
wire un2_cmp_hi_gt_cry_25_S ;
wire un2_cmp_hi_gt_cry_25_Y ;
wire un2_cmp_hi_gt_cry_26_Z ;
wire un2_cmp_hi_gt_cry_26_S ;
wire un2_cmp_hi_gt_cry_26_Y ;
wire un2_cmp_hi_gt_cry_27_Z ;
wire un2_cmp_hi_gt_cry_27_S ;
wire un2_cmp_hi_gt_cry_27_Y ;
wire un2_cmp_hi_gt_cry_28_Z ;
wire un2_cmp_hi_gt_cry_28_S ;
wire un2_cmp_hi_gt_cry_28_Y ;
wire un2_cmp_hi_gt_cry_29_Z ;
wire un2_cmp_hi_gt_cry_29_S ;
wire un2_cmp_hi_gt_cry_29_Y ;
wire un2_cmp_hi_gt_cry_30_Z ;
wire un2_cmp_hi_gt_cry_30_S ;
wire un2_cmp_hi_gt_cry_30_Y ;
wire un2_cmp_hi_gt_cry_31_Z ;
wire un2_cmp_hi_gt_cry_31_S ;
wire un2_cmp_hi_gt_cry_31_Y ;
wire un2_cmp_lo_ge_cry_0_Z ;
wire un2_cmp_lo_ge_cry_0_S ;
wire un2_cmp_lo_ge_cry_0_Y ;
wire un2_cmp_lo_ge_cry_1_Z ;
wire un2_cmp_lo_ge_cry_1_S ;
wire un2_cmp_lo_ge_cry_1_Y ;
wire un2_cmp_lo_ge_cry_2_Z ;
wire un2_cmp_lo_ge_cry_2_S ;
wire un2_cmp_lo_ge_cry_2_Y ;
wire un2_cmp_lo_ge_cry_3_Z ;
wire un2_cmp_lo_ge_cry_3_S ;
wire un2_cmp_lo_ge_cry_3_Y ;
wire un2_cmp_lo_ge_cry_4_Z ;
wire un2_cmp_lo_ge_cry_4_S ;
wire un2_cmp_lo_ge_cry_4_Y ;
wire un2_cmp_lo_ge_cry_5_Z ;
wire un2_cmp_lo_ge_cry_5_S ;
wire un2_cmp_lo_ge_cry_5_Y ;
wire un2_cmp_lo_ge_cry_6_Z ;
wire un2_cmp_lo_ge_cry_6_S ;
wire un2_cmp_lo_ge_cry_6_Y ;
wire un2_cmp_lo_ge_cry_7_Z ;
wire un2_cmp_lo_ge_cry_7_S ;
wire un2_cmp_lo_ge_cry_7_Y ;
wire un2_cmp_lo_ge_cry_8_Z ;
wire un2_cmp_lo_ge_cry_8_S ;
wire un2_cmp_lo_ge_cry_8_Y ;
wire un2_cmp_lo_ge_cry_9_Z ;
wire un2_cmp_lo_ge_cry_9_S ;
wire un2_cmp_lo_ge_cry_9_Y ;
wire un2_cmp_lo_ge_cry_10_Z ;
wire un2_cmp_lo_ge_cry_10_S ;
wire un2_cmp_lo_ge_cry_10_Y ;
wire un2_cmp_lo_ge_cry_11_Z ;
wire un2_cmp_lo_ge_cry_11_S ;
wire un2_cmp_lo_ge_cry_11_Y ;
wire un2_cmp_lo_ge_cry_12_Z ;
wire un2_cmp_lo_ge_cry_12_S ;
wire un2_cmp_lo_ge_cry_12_Y ;
wire un2_cmp_lo_ge_cry_13_Z ;
wire un2_cmp_lo_ge_cry_13_S ;
wire un2_cmp_lo_ge_cry_13_Y ;
wire un2_cmp_lo_ge_cry_14_Z ;
wire un2_cmp_lo_ge_cry_14_S ;
wire un2_cmp_lo_ge_cry_14_Y ;
wire un2_cmp_lo_ge_cry_15_Z ;
wire un2_cmp_lo_ge_cry_15_S ;
wire un2_cmp_lo_ge_cry_15_Y ;
wire un2_cmp_lo_ge_cry_16_Z ;
wire un2_cmp_lo_ge_cry_16_S ;
wire un2_cmp_lo_ge_cry_16_Y ;
wire un2_cmp_lo_ge_cry_17_Z ;
wire un2_cmp_lo_ge_cry_17_S ;
wire un2_cmp_lo_ge_cry_17_Y ;
wire un2_cmp_lo_ge_cry_18_Z ;
wire un2_cmp_lo_ge_cry_18_S ;
wire un2_cmp_lo_ge_cry_18_Y ;
wire un2_cmp_lo_ge_cry_19_Z ;
wire un2_cmp_lo_ge_cry_19_S ;
wire un2_cmp_lo_ge_cry_19_Y ;
wire un2_cmp_lo_ge_cry_20_Z ;
wire un2_cmp_lo_ge_cry_20_S ;
wire un2_cmp_lo_ge_cry_20_Y ;
wire un2_cmp_lo_ge_cry_21_Z ;
wire un2_cmp_lo_ge_cry_21_S ;
wire un2_cmp_lo_ge_cry_21_Y ;
wire un2_cmp_lo_ge_cry_22_Z ;
wire un2_cmp_lo_ge_cry_22_S ;
wire un2_cmp_lo_ge_cry_22_Y ;
wire un2_cmp_lo_ge_cry_23_Z ;
wire un2_cmp_lo_ge_cry_23_S ;
wire un2_cmp_lo_ge_cry_23_Y ;
wire un2_cmp_lo_ge_cry_24_Z ;
wire un2_cmp_lo_ge_cry_24_S ;
wire un2_cmp_lo_ge_cry_24_Y ;
wire un2_cmp_lo_ge_cry_25_Z ;
wire un2_cmp_lo_ge_cry_25_S ;
wire un2_cmp_lo_ge_cry_25_Y ;
wire un2_cmp_lo_ge_cry_26_Z ;
wire un2_cmp_lo_ge_cry_26_S ;
wire un2_cmp_lo_ge_cry_26_Y ;
wire un2_cmp_lo_ge_cry_27_Z ;
wire un2_cmp_lo_ge_cry_27_S ;
wire un2_cmp_lo_ge_cry_27_Y ;
wire un2_cmp_lo_ge_cry_28_Z ;
wire un2_cmp_lo_ge_cry_28_S ;
wire un2_cmp_lo_ge_cry_28_Y ;
wire un2_cmp_lo_ge_cry_29_Z ;
wire un2_cmp_lo_ge_cry_29_S ;
wire un2_cmp_lo_ge_cry_29_Y ;
wire un2_cmp_lo_ge_cry_30_Z ;
wire un2_cmp_lo_ge_cry_30_S ;
wire un2_cmp_lo_ge_cry_30_Y ;
wire un2_cmp_lo_ge_cry_31_S ;
wire un2_cmp_lo_ge_cry_31_Y ;
wire irq_o_1_RNO_14_S ;
wire irq_o_1_RNO_14_Y ;
wire irq_o_1_RNO_13_S ;
wire irq_o_1_RNO_13_Y ;
wire irq_o_1_RNO_12_S ;
wire irq_o_1_RNO_12_Y ;
wire irq_o_1_RNO_11_S ;
wire irq_o_1_RNO_11_Y ;
wire irq_o_1_RNO_10_S ;
wire irq_o_1_RNO_10_Y ;
wire irq_o_1_RNO_9_S ;
wire irq_o_1_RNO_9_Y ;
wire irq_o_1_RNO_8_S ;
wire irq_o_1_RNO_8_Y ;
wire irq_o_1_RNO_7_S ;
wire irq_o_1_RNO_7_Y ;
wire irq_o_1_RNO_6_S ;
wire irq_o_1_RNO_6_Y ;
wire irq_o_1_RNO_5_S ;
wire irq_o_1_RNO_5_Y ;
wire irq_o_1_RNO_4_S ;
wire irq_o_1_RNO_4_Y ;
wire irq_o_1_RNO_3_S ;
wire irq_o_1_RNO_3_Y ;
wire irq_o_1_RNO_2_S ;
wire irq_o_1_RNO_2_Y ;
wire irq_o_1_RNO_1_S ;
wire irq_o_1_RNO_1_Y ;
wire irq_o_1_RNO_0_S ;
wire irq_o_1_RNO_0_Y ;
wire irq_o_1_RNO_S ;
wire irq_o_1_RNO_Y ;
wire mtime_lo_s_462_FCO ;
wire mtime_lo_s_462_S ;
wire mtime_lo_s_462_Y ;
wire m15_6_2_1_1 ;
wire m6_7_2_1_1 ;
wire m6_13_2_1_1 ;
wire m6_6_2_1_1 ;
wire m6_9_2_1_1 ;
wire m6_10_2_1_1 ;
wire m15_13_2_1_1 ;
wire m6_5_2_1_1 ;
wire m15_8_2_1_1 ;
wire m15_5_2_1_1 ;
wire m6_8_2_1_1 ;
wire m15_9_2_1_1 ;
wire m15_7_2_1_1 ;
wire m6_14_2_1_1 ;
wire m15_14_2_1_1 ;
wire m1_s_1_Z ;
wire m1_out ;
wire g0_5_Z ;
wire g0_4_Z ;
wire m15_2_2_1_1 ;
wire m6_2_0_1_1 ;
wire m6_2_2_1_1 ;
wire m15_3_2_1_1 ;
wire m6_11_2_1_1 ;
wire m15_11_2_1_1 ;
wire m15_4_2_1_1 ;
wire m15_1_2_1_1 ;
wire m15_10_2_1_1 ;
wire m6_0_2_1_1 ;
wire m6_3_2_1_1 ;
wire m6_4_2_1_1 ;
wire m6_1_2_1_1 ;
wire m15_2_0_1_1 ;
wire m15_0_2_1_1 ;
wire m13_a0_0_Z ;
wire m5_m1_e_0_Z ;
  CFG1 cmp_lo_ge_ff_RNO (
	.A(un2_cmp_lo_ge_cry_31_Z),
	.Y(un2_cmp_lo_ge_cry_31_i)
);
defparam cmp_lo_ge_ff_RNO.INIT=2'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[19]  (
	.A(N_2101),
	.B(rw),
	.Y(data_RNO[19])
);
defparam \bus_rsp_o.data_RNO[19] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[20]  (
	.A(N_2083),
	.B(rw),
	.Y(data_RNO[20])
);
defparam \bus_rsp_o.data_RNO[20] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[21]  (
	.A(N_2080),
	.B(rw),
	.Y(data_RNO[21])
);
defparam \bus_rsp_o.data_RNO[21] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[22]  (
	.A(N_2062),
	.B(rw),
	.Y(data_RNO[22])
);
defparam \bus_rsp_o.data_RNO[22] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[23]  (
	.A(N_2059),
	.B(rw),
	.Y(data_RNO[23])
);
defparam \bus_rsp_o.data_RNO[23] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[24]  (
	.A(N_2041),
	.B(rw),
	.Y(data_RNO[24])
);
defparam \bus_rsp_o.data_RNO[24] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[25]  (
	.A(N_2038),
	.B(rw),
	.Y(data_RNO[25])
);
defparam \bus_rsp_o.data_RNO[25] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[26]  (
	.A(N_2020),
	.B(rw),
	.Y(data_RNO[26])
);
defparam \bus_rsp_o.data_RNO[26] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[27]  (
	.A(N_2017),
	.B(rw),
	.Y(data_RNO[27])
);
defparam \bus_rsp_o.data_RNO[27] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[28]  (
	.A(N_2204),
	.B(rw),
	.Y(data_RNO[28])
);
defparam \bus_rsp_o.data_RNO[28] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[29]  (
	.A(N_2201),
	.B(rw),
	.Y(data_RNO[29])
);
defparam \bus_rsp_o.data_RNO[29] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[30]  (
	.A(N_2183),
	.B(rw),
	.Y(data_RNO[30])
);
defparam \bus_rsp_o.data_RNO[30] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[31]  (
	.A(N_2180),
	.B(rw),
	.Y(data_RNO[31])
);
defparam \bus_rsp_o.data_RNO[31] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[4]  (
	.A(N_1957),
	.B(rw),
	.Y(data_RNO[4])
);
defparam \bus_rsp_o.data_RNO[4] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[5]  (
	.A(N_1954),
	.B(rw),
	.Y(data_RNO[5])
);
defparam \bus_rsp_o.data_RNO[5] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[6]  (
	.A(N_1936),
	.B(rw),
	.Y(data_RNO[6])
);
defparam \bus_rsp_o.data_RNO[6] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[7]  (
	.A(N_1933),
	.B(rw),
	.Y(data_RNO[7])
);
defparam \bus_rsp_o.data_RNO[7] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[8]  (
	.A(N_1915),
	.B(rw),
	.Y(data_RNO[8])
);
defparam \bus_rsp_o.data_RNO[8] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[9]  (
	.A(N_1912),
	.B(rw),
	.Y(data_RNO[9])
);
defparam \bus_rsp_o.data_RNO[9] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[10]  (
	.A(N_16),
	.B(rw),
	.Y(data_RNO[10])
);
defparam \bus_rsp_o.data_RNO[10] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[11]  (
	.A(N_7),
	.B(rw),
	.Y(data_RNO[11])
);
defparam \bus_rsp_o.data_RNO[11] .INIT=4'h1;
// @66:106
  CFG3 \bus_rsp_o.data_RNO[12]  (
	.A(m13_0_1),
	.B(addr_1),
	.C(m13_0_1_0),
	.Y(data_RNO[12])
);
defparam \bus_rsp_o.data_RNO[12] .INIT=8'hA2;
// @66:106
  CFG3 \bus_rsp_o.data_RNO[13]  (
	.A(m22_0_1),
	.B(addr_1),
	.C(m22_0_1_0),
	.Y(data_RNO[13])
);
defparam \bus_rsp_o.data_RNO[13] .INIT=8'hA2;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[14]  (
	.A(N_2146),
	.B(rw),
	.Y(data_RNO[14])
);
defparam \bus_rsp_o.data_RNO[14] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[15]  (
	.A(N_2143),
	.B(rw),
	.Y(data_RNO[15])
);
defparam \bus_rsp_o.data_RNO[15] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[16]  (
	.A(N_2125),
	.B(rw),
	.Y(data_RNO[16])
);
defparam \bus_rsp_o.data_RNO[16] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[17]  (
	.A(N_2122),
	.B(rw),
	.Y(data_RNO[17])
);
defparam \bus_rsp_o.data_RNO[17] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[18]  (
	.A(N_2104),
	.B(rw),
	.Y(data_RNO[18])
);
defparam \bus_rsp_o.data_RNO[18] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[0]  (
	.A(N_1999),
	.B(rw),
	.Y(data_RNO[0])
);
defparam \bus_rsp_o.data_RNO[0] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[1]  (
	.A(N_1996),
	.B(rw),
	.Y(data_RNO[1])
);
defparam \bus_rsp_o.data_RNO[1] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[2]  (
	.A(N_1978),
	.B(rw),
	.Y(data_RNO[2])
);
defparam \bus_rsp_o.data_RNO[2] .INIT=4'h1;
// @66:106
  CFG2 \bus_rsp_o.data_RNO[3]  (
	.A(N_1975),
	.B(rw),
	.Y(data_RNO[3])
);
defparam \bus_rsp_o.data_RNO[3] .INIT=4'h1;
// @53:81
  SLE \mtime_hi[31]  (
	.Q(mtime_hi_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s_Z[31]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[30]  (
	.Q(mtime_hi_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[30]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[29]  (
	.Q(mtime_hi_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[29]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[28]  (
	.Q(mtime_hi_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[28]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[27]  (
	.Q(mtime_hi_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[27]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[26]  (
	.Q(mtime_hi_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[26]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[25]  (
	.Q(mtime_hi_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[25]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[24]  (
	.Q(mtime_hi_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[24]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[23]  (
	.Q(mtime_hi_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[23]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[22]  (
	.Q(mtime_hi_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[22]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[21]  (
	.Q(mtime_hi_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[21]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[20]  (
	.Q(mtime_hi_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[20]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[19]  (
	.Q(mtime_hi_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[19]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[18]  (
	.Q(mtime_hi_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[18]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[17]  (
	.Q(mtime_hi_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[17]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[16]  (
	.Q(mtime_hi_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[16]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[15]  (
	.Q(mtime_hi_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[15]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[14]  (
	.Q(mtime_hi_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[14]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[13]  (
	.Q(mtime_hi_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[13]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[12]  (
	.Q(mtime_hi_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[12]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[11]  (
	.Q(mtime_hi_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[11]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[10]  (
	.Q(mtime_hi_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[10]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[9]  (
	.Q(mtime_hi_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[9]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[8]  (
	.Q(mtime_hi_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[8]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[7]  (
	.Q(mtime_hi_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[7]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[6]  (
	.Q(mtime_hi_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[6]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[5]  (
	.Q(mtime_hi_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[5]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[4]  (
	.Q(mtime_hi_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[4]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[3]  (
	.Q(mtime_hi_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[3]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[2]  (
	.Q(mtime_hi_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[2]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[1]  (
	.Q(mtime_hi_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[1]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_hi[0]  (
	.Q(mtime_hi_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_s[0]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[31]  (
	.Q(mtime_lo_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[30]  (
	.Q(mtime_lo_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[29]  (
	.Q(mtime_lo_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[28]  (
	.Q(mtime_lo_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[27]  (
	.Q(mtime_lo_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[26]  (
	.Q(mtime_lo_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[25]  (
	.Q(mtime_lo_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[24]  (
	.Q(mtime_lo_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[23]  (
	.Q(mtime_lo_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[22]  (
	.Q(mtime_lo_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[21]  (
	.Q(mtime_lo_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[20]  (
	.Q(mtime_lo_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[19]  (
	.Q(mtime_lo_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[18]  (
	.Q(mtime_lo_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[17]  (
	.Q(mtime_lo_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[16]  (
	.Q(mtime_lo_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[15]  (
	.Q(mtime_lo_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[14]  (
	.Q(mtime_lo_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[13]  (
	.Q(mtime_lo_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[12]  (
	.Q(mtime_lo_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[11]  (
	.Q(mtime_lo_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[10]  (
	.Q(mtime_lo_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[9]  (
	.Q(mtime_lo_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[8]  (
	.Q(mtime_lo_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[7]  (
	.Q(mtime_lo_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[6]  (
	.Q(mtime_lo_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[5]  (
	.Q(mtime_lo_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[4]  (
	.Q(mtime_lo_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[3]  (
	.Q(mtime_lo_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[2]  (
	.Q(mtime_lo_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[1]  (
	.Q(mtime_lo_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo[0]  (
	.Q(mtime_lo_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtime_lo_ovfl[0]  (
	.Q(mtime_lo_ovfl_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_cry_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:153
  SLE irq_o (
	.Q(mtime_irq),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(irq_o_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:153
  SLE cmp_lo_ge_ff (
	.Q(cmp_lo_ge_ff_Z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un2_cmp_lo_ge_cry_31_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE mtime_lo_we (
	.Q(mtime_lo_we_Z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_lo_we2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE mtime_hi_we (
	.Q(mtime_hi_we_Z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(mtime_hi_we2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_mtime_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(g0_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[7]  (
	.Q(mtimecmp_lo_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[7]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[6]  (
	.Q(mtimecmp_lo_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[6]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[5]  (
	.Q(mtimecmp_lo_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[5]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[4]  (
	.Q(mtimecmp_lo_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[4]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[3]  (
	.Q(mtimecmp_lo_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[3]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[2]  (
	.Q(mtimecmp_lo_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[2]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[1]  (
	.Q(mtimecmp_lo_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[1]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[0]  (
	.Q(mtimecmp_lo_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[0]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[22]  (
	.Q(mtimecmp_lo_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[22]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[21]  (
	.Q(mtimecmp_lo_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[21]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[20]  (
	.Q(mtimecmp_lo_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[20]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[19]  (
	.Q(mtimecmp_lo_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[19]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[18]  (
	.Q(mtimecmp_lo_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[18]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[17]  (
	.Q(mtimecmp_lo_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[17]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[16]  (
	.Q(mtimecmp_lo_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[16]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[15]  (
	.Q(mtimecmp_lo_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[15]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[14]  (
	.Q(mtimecmp_lo_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[14]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[13]  (
	.Q(mtimecmp_lo_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[13]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[12]  (
	.Q(mtimecmp_lo_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[12]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[11]  (
	.Q(mtimecmp_lo_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[11]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[10]  (
	.Q(mtimecmp_lo_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[10]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[9]  (
	.Q(mtimecmp_lo_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[9]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[8]  (
	.Q(mtimecmp_lo_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[8]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[5]  (
	.Q(mtimecmp_hi_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[5]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[4]  (
	.Q(mtimecmp_hi_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[4]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[3]  (
	.Q(mtimecmp_hi_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[3]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[2]  (
	.Q(mtimecmp_hi_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[2]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[1]  (
	.Q(mtimecmp_hi_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[1]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[0]  (
	.Q(mtimecmp_hi_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[0]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[31]  (
	.Q(mtimecmp_lo_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[31]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[30]  (
	.Q(mtimecmp_lo_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[30]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[29]  (
	.Q(mtimecmp_lo_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[29]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[28]  (
	.Q(mtimecmp_lo_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[28]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[27]  (
	.Q(mtimecmp_lo_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[27]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[26]  (
	.Q(mtimecmp_lo_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[26]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[25]  (
	.Q(mtimecmp_lo_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[25]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[24]  (
	.Q(mtimecmp_lo_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[24]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_lo[23]  (
	.Q(mtimecmp_lo_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[23]),
	.EN(mtimecmp_lo_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[20]  (
	.Q(mtimecmp_hi_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[20]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[19]  (
	.Q(mtimecmp_hi_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[19]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[18]  (
	.Q(mtimecmp_hi_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[18]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[17]  (
	.Q(mtimecmp_hi_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[17]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[16]  (
	.Q(mtimecmp_hi_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[16]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[15]  (
	.Q(mtimecmp_hi_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[15]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[14]  (
	.Q(mtimecmp_hi_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[14]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[13]  (
	.Q(mtimecmp_hi_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[13]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[12]  (
	.Q(mtimecmp_hi_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[12]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[11]  (
	.Q(mtimecmp_hi_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[11]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[10]  (
	.Q(mtimecmp_hi_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[10]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[9]  (
	.Q(mtimecmp_hi_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[9]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[8]  (
	.Q(mtimecmp_hi_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[8]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[7]  (
	.Q(mtimecmp_hi_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[7]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[6]  (
	.Q(mtimecmp_hi_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[6]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \bus_rsp_o.data[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \mtimecmp_hi[31]  (
	.Q(mtimecmp_hi_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[31]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[30]  (
	.Q(mtimecmp_hi_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[30]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[29]  (
	.Q(mtimecmp_hi_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[29]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[28]  (
	.Q(mtimecmp_hi_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[28]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[27]  (
	.Q(mtimecmp_hi_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[27]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[26]  (
	.Q(mtimecmp_hi_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[26]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[25]  (
	.Q(mtimecmp_hi_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[25]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[24]  (
	.Q(mtimecmp_hi_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[24]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[23]  (
	.Q(mtimecmp_hi_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[23]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[22]  (
	.Q(mtimecmp_hi_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[22]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \mtimecmp_hi[21]  (
	.Q(mtimecmp_hi_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[21]),
	.EN(mtimecmp_hi_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:81
  SLE \bus_rsp_o.data[18]  (
	.Q(data_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[17]  (
	.Q(data_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[16]  (
	.Q(data_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[15]  (
	.Q(data_0[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[14]  (
	.Q(data_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[13]  (
	.Q(data_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[12]  (
	.Q(data_0[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[11]  (
	.Q(data_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[10]  (
	.Q(data_0[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[9]  (
	.Q(data_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[8]  (
	.Q(data_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[31]  (
	.Q(data_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[30]  (
	.Q(data_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[29]  (
	.Q(data_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[28]  (
	.Q(data_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[27]  (
	.Q(data_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[26]  (
	.Q(data_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[25]  (
	.Q(data_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[24]  (
	.Q(data_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[23]  (
	.Q(data_0[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[22]  (
	.Q(data_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[21]  (
	.Q(data_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[20]  (
	.Q(data_0[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  SLE \bus_rsp_o.data[19]  (
	.Q(data_0[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_RNO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(g0_1z)
);
// @53:81
  ARI1 \mtime_hi_cry_cy[0]  (
	.FCO(mtime_hi_cry_cy),
	.S(mtime_hi_cry_cy_S[0]),
	.Y(mtime_hi_cry_cy_Y[0]),
	.B(mtime_hi_we_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \mtime_hi_cry_cy[0] .INIT=20'h45500;
// @53:81
  ARI1 \mtime_hi_cry[0]  (
	.FCO(mtime_hi_cry_Z[0]),
	.S(mtime_hi_s[0]),
	.Y(mtime_hi_cry_Y[0]),
	.B(data[0]),
	.C(mtime_hi_Z[0]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_cy)
);
defparam \mtime_hi_cry[0] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[1]  (
	.FCO(mtime_hi_cry_Z[1]),
	.S(mtime_hi_s[1]),
	.Y(mtime_hi_cry_Y[1]),
	.B(data[1]),
	.C(mtime_hi_Z[1]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[0])
);
defparam \mtime_hi_cry[1] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[2]  (
	.FCO(mtime_hi_cry_Z[2]),
	.S(mtime_hi_s[2]),
	.Y(mtime_hi_cry_Y[2]),
	.B(data[2]),
	.C(mtime_hi_Z[2]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[1])
);
defparam \mtime_hi_cry[2] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[3]  (
	.FCO(mtime_hi_cry_Z[3]),
	.S(mtime_hi_s[3]),
	.Y(mtime_hi_cry_Y[3]),
	.B(data[3]),
	.C(mtime_hi_Z[3]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[2])
);
defparam \mtime_hi_cry[3] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[4]  (
	.FCO(mtime_hi_cry_Z[4]),
	.S(mtime_hi_s[4]),
	.Y(mtime_hi_cry_Y[4]),
	.B(data[4]),
	.C(mtime_hi_Z[4]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[3])
);
defparam \mtime_hi_cry[4] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[5]  (
	.FCO(mtime_hi_cry_Z[5]),
	.S(mtime_hi_s[5]),
	.Y(mtime_hi_cry_Y[5]),
	.B(data[5]),
	.C(mtime_hi_Z[5]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[4])
);
defparam \mtime_hi_cry[5] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[6]  (
	.FCO(mtime_hi_cry_Z[6]),
	.S(mtime_hi_s[6]),
	.Y(mtime_hi_cry_Y[6]),
	.B(data[6]),
	.C(mtime_hi_Z[6]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[5])
);
defparam \mtime_hi_cry[6] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[7]  (
	.FCO(mtime_hi_cry_Z[7]),
	.S(mtime_hi_s[7]),
	.Y(mtime_hi_cry_Y[7]),
	.B(data[7]),
	.C(mtime_hi_Z[7]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[6])
);
defparam \mtime_hi_cry[7] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[8]  (
	.FCO(mtime_hi_cry_Z[8]),
	.S(mtime_hi_s[8]),
	.Y(mtime_hi_cry_Y[8]),
	.B(data[8]),
	.C(mtime_hi_Z[8]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[7])
);
defparam \mtime_hi_cry[8] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[9]  (
	.FCO(mtime_hi_cry_Z[9]),
	.S(mtime_hi_s[9]),
	.Y(mtime_hi_cry_Y[9]),
	.B(data[9]),
	.C(mtime_hi_Z[9]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[8])
);
defparam \mtime_hi_cry[9] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[10]  (
	.FCO(mtime_hi_cry_Z[10]),
	.S(mtime_hi_s[10]),
	.Y(mtime_hi_cry_Y[10]),
	.B(data[10]),
	.C(mtime_hi_Z[10]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[9])
);
defparam \mtime_hi_cry[10] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[11]  (
	.FCO(mtime_hi_cry_Z[11]),
	.S(mtime_hi_s[11]),
	.Y(mtime_hi_cry_Y[11]),
	.B(data[11]),
	.C(mtime_hi_Z[11]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[10])
);
defparam \mtime_hi_cry[11] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[12]  (
	.FCO(mtime_hi_cry_Z[12]),
	.S(mtime_hi_s[12]),
	.Y(mtime_hi_cry_Y[12]),
	.B(data[12]),
	.C(mtime_hi_Z[12]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[11])
);
defparam \mtime_hi_cry[12] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[13]  (
	.FCO(mtime_hi_cry_Z[13]),
	.S(mtime_hi_s[13]),
	.Y(mtime_hi_cry_Y[13]),
	.B(data[13]),
	.C(mtime_hi_Z[13]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[12])
);
defparam \mtime_hi_cry[13] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[14]  (
	.FCO(mtime_hi_cry_Z[14]),
	.S(mtime_hi_s[14]),
	.Y(mtime_hi_cry_Y[14]),
	.B(data[14]),
	.C(mtime_hi_Z[14]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[13])
);
defparam \mtime_hi_cry[14] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[15]  (
	.FCO(mtime_hi_cry_Z[15]),
	.S(mtime_hi_s[15]),
	.Y(mtime_hi_cry_Y[15]),
	.B(data[15]),
	.C(mtime_hi_Z[15]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[14])
);
defparam \mtime_hi_cry[15] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[16]  (
	.FCO(mtime_hi_cry_Z[16]),
	.S(mtime_hi_s[16]),
	.Y(mtime_hi_cry_Y[16]),
	.B(data[16]),
	.C(mtime_hi_Z[16]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[15])
);
defparam \mtime_hi_cry[16] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[17]  (
	.FCO(mtime_hi_cry_Z[17]),
	.S(mtime_hi_s[17]),
	.Y(mtime_hi_cry_Y[17]),
	.B(data[17]),
	.C(mtime_hi_Z[17]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[16])
);
defparam \mtime_hi_cry[17] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[18]  (
	.FCO(mtime_hi_cry_Z[18]),
	.S(mtime_hi_s[18]),
	.Y(mtime_hi_cry_Y[18]),
	.B(data[18]),
	.C(mtime_hi_Z[18]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[17])
);
defparam \mtime_hi_cry[18] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[19]  (
	.FCO(mtime_hi_cry_Z[19]),
	.S(mtime_hi_s[19]),
	.Y(mtime_hi_cry_Y[19]),
	.B(data[19]),
	.C(mtime_hi_Z[19]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[18])
);
defparam \mtime_hi_cry[19] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[20]  (
	.FCO(mtime_hi_cry_Z[20]),
	.S(mtime_hi_s[20]),
	.Y(mtime_hi_cry_Y[20]),
	.B(data[20]),
	.C(mtime_hi_Z[20]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[19])
);
defparam \mtime_hi_cry[20] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[21]  (
	.FCO(mtime_hi_cry_Z[21]),
	.S(mtime_hi_s[21]),
	.Y(mtime_hi_cry_Y[21]),
	.B(data[21]),
	.C(mtime_hi_Z[21]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[20])
);
defparam \mtime_hi_cry[21] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[22]  (
	.FCO(mtime_hi_cry_Z[22]),
	.S(mtime_hi_s[22]),
	.Y(mtime_hi_cry_Y[22]),
	.B(data[22]),
	.C(mtime_hi_Z[22]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[21])
);
defparam \mtime_hi_cry[22] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[23]  (
	.FCO(mtime_hi_cry_Z[23]),
	.S(mtime_hi_s[23]),
	.Y(mtime_hi_cry_Y[23]),
	.B(data[23]),
	.C(mtime_hi_Z[23]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[22])
);
defparam \mtime_hi_cry[23] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[24]  (
	.FCO(mtime_hi_cry_Z[24]),
	.S(mtime_hi_s[24]),
	.Y(mtime_hi_cry_Y[24]),
	.B(data[24]),
	.C(mtime_hi_Z[24]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[23])
);
defparam \mtime_hi_cry[24] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[25]  (
	.FCO(mtime_hi_cry_Z[25]),
	.S(mtime_hi_s[25]),
	.Y(mtime_hi_cry_Y[25]),
	.B(data[25]),
	.C(mtime_hi_Z[25]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[24])
);
defparam \mtime_hi_cry[25] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[26]  (
	.FCO(mtime_hi_cry_Z[26]),
	.S(mtime_hi_s[26]),
	.Y(mtime_hi_cry_Y[26]),
	.B(data[26]),
	.C(mtime_hi_Z[26]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[25])
);
defparam \mtime_hi_cry[26] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[27]  (
	.FCO(mtime_hi_cry_Z[27]),
	.S(mtime_hi_s[27]),
	.Y(mtime_hi_cry_Y[27]),
	.B(data[27]),
	.C(mtime_hi_Z[27]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[26])
);
defparam \mtime_hi_cry[27] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[28]  (
	.FCO(mtime_hi_cry_Z[28]),
	.S(mtime_hi_s[28]),
	.Y(mtime_hi_cry_Y[28]),
	.B(data[28]),
	.C(mtime_hi_Z[28]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[27])
);
defparam \mtime_hi_cry[28] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[29]  (
	.FCO(mtime_hi_cry_Z[29]),
	.S(mtime_hi_s[29]),
	.Y(mtime_hi_cry_Y[29]),
	.B(data[29]),
	.C(mtime_hi_Z[29]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[28])
);
defparam \mtime_hi_cry[29] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_s[31]  (
	.FCO(mtime_hi_s_FCO[31]),
	.S(mtime_hi_s_Z[31]),
	.Y(mtime_hi_s_Y[31]),
	.B(data[31]),
	.C(mtime_hi_Z[31]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[30])
);
defparam \mtime_hi_s[31] .INIT=20'h4AC00;
// @53:81
  ARI1 \mtime_hi_cry[30]  (
	.FCO(mtime_hi_cry_Z[30]),
	.S(mtime_hi_s[30]),
	.Y(mtime_hi_cry_Y[30]),
	.B(data[30]),
	.C(mtime_hi_Z[30]),
	.D(mtime_hi_we_Z),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[29])
);
defparam \mtime_hi_cry[30] .INIT=20'h4AC00;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_0 (
	.FCO(un2_cmp_hi_gt_cry_0_Z),
	.S(un2_cmp_hi_gt_cry_0_S),
	.Y(un2_cmp_hi_gt_cry_0_Y),
	.B(mtimecmp_hi_Z[0]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[0]),
	.FCI(GND)
);
defparam un2_cmp_hi_gt_cry_0.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_1 (
	.FCO(un2_cmp_hi_gt_cry_1_Z),
	.S(un2_cmp_hi_gt_cry_1_S),
	.Y(un2_cmp_hi_gt_cry_1_Y),
	.B(mtimecmp_hi_Z[1]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[1]),
	.FCI(un2_cmp_hi_gt_cry_0_Z)
);
defparam un2_cmp_hi_gt_cry_1.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_2 (
	.FCO(un2_cmp_hi_gt_cry_2_Z),
	.S(un2_cmp_hi_gt_cry_2_S),
	.Y(un2_cmp_hi_gt_cry_2_Y),
	.B(mtimecmp_hi_Z[2]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[2]),
	.FCI(un2_cmp_hi_gt_cry_1_Z)
);
defparam un2_cmp_hi_gt_cry_2.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_3 (
	.FCO(un2_cmp_hi_gt_cry_3_Z),
	.S(un2_cmp_hi_gt_cry_3_S),
	.Y(un2_cmp_hi_gt_cry_3_Y),
	.B(mtimecmp_hi_Z[3]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[3]),
	.FCI(un2_cmp_hi_gt_cry_2_Z)
);
defparam un2_cmp_hi_gt_cry_3.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_4 (
	.FCO(un2_cmp_hi_gt_cry_4_Z),
	.S(un2_cmp_hi_gt_cry_4_S),
	.Y(un2_cmp_hi_gt_cry_4_Y),
	.B(mtimecmp_hi_Z[4]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[4]),
	.FCI(un2_cmp_hi_gt_cry_3_Z)
);
defparam un2_cmp_hi_gt_cry_4.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_5 (
	.FCO(un2_cmp_hi_gt_cry_5_Z),
	.S(un2_cmp_hi_gt_cry_5_S),
	.Y(un2_cmp_hi_gt_cry_5_Y),
	.B(mtimecmp_hi_Z[5]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[5]),
	.FCI(un2_cmp_hi_gt_cry_4_Z)
);
defparam un2_cmp_hi_gt_cry_5.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_6 (
	.FCO(un2_cmp_hi_gt_cry_6_Z),
	.S(un2_cmp_hi_gt_cry_6_S),
	.Y(un2_cmp_hi_gt_cry_6_Y),
	.B(mtimecmp_hi_Z[6]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[6]),
	.FCI(un2_cmp_hi_gt_cry_5_Z)
);
defparam un2_cmp_hi_gt_cry_6.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_7 (
	.FCO(un2_cmp_hi_gt_cry_7_Z),
	.S(un2_cmp_hi_gt_cry_7_S),
	.Y(un2_cmp_hi_gt_cry_7_Y),
	.B(mtimecmp_hi_Z[7]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[7]),
	.FCI(un2_cmp_hi_gt_cry_6_Z)
);
defparam un2_cmp_hi_gt_cry_7.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_8 (
	.FCO(un2_cmp_hi_gt_cry_8_Z),
	.S(un2_cmp_hi_gt_cry_8_S),
	.Y(un2_cmp_hi_gt_cry_8_Y),
	.B(mtimecmp_hi_Z[8]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[8]),
	.FCI(un2_cmp_hi_gt_cry_7_Z)
);
defparam un2_cmp_hi_gt_cry_8.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_9 (
	.FCO(un2_cmp_hi_gt_cry_9_Z),
	.S(un2_cmp_hi_gt_cry_9_S),
	.Y(un2_cmp_hi_gt_cry_9_Y),
	.B(mtimecmp_hi_Z[9]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[9]),
	.FCI(un2_cmp_hi_gt_cry_8_Z)
);
defparam un2_cmp_hi_gt_cry_9.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_10 (
	.FCO(un2_cmp_hi_gt_cry_10_Z),
	.S(un2_cmp_hi_gt_cry_10_S),
	.Y(un2_cmp_hi_gt_cry_10_Y),
	.B(mtimecmp_hi_Z[10]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[10]),
	.FCI(un2_cmp_hi_gt_cry_9_Z)
);
defparam un2_cmp_hi_gt_cry_10.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_11 (
	.FCO(un2_cmp_hi_gt_cry_11_Z),
	.S(un2_cmp_hi_gt_cry_11_S),
	.Y(un2_cmp_hi_gt_cry_11_Y),
	.B(mtimecmp_hi_Z[11]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[11]),
	.FCI(un2_cmp_hi_gt_cry_10_Z)
);
defparam un2_cmp_hi_gt_cry_11.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_12 (
	.FCO(un2_cmp_hi_gt_cry_12_Z),
	.S(un2_cmp_hi_gt_cry_12_S),
	.Y(un2_cmp_hi_gt_cry_12_Y),
	.B(mtimecmp_hi_Z[12]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[12]),
	.FCI(un2_cmp_hi_gt_cry_11_Z)
);
defparam un2_cmp_hi_gt_cry_12.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_13 (
	.FCO(un2_cmp_hi_gt_cry_13_Z),
	.S(un2_cmp_hi_gt_cry_13_S),
	.Y(un2_cmp_hi_gt_cry_13_Y),
	.B(mtimecmp_hi_Z[13]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[13]),
	.FCI(un2_cmp_hi_gt_cry_12_Z)
);
defparam un2_cmp_hi_gt_cry_13.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_14 (
	.FCO(un2_cmp_hi_gt_cry_14_Z),
	.S(un2_cmp_hi_gt_cry_14_S),
	.Y(un2_cmp_hi_gt_cry_14_Y),
	.B(mtimecmp_hi_Z[14]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[14]),
	.FCI(un2_cmp_hi_gt_cry_13_Z)
);
defparam un2_cmp_hi_gt_cry_14.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_15 (
	.FCO(un2_cmp_hi_gt_cry_15_Z),
	.S(un2_cmp_hi_gt_cry_15_S),
	.Y(un2_cmp_hi_gt_cry_15_Y),
	.B(mtimecmp_hi_Z[15]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[15]),
	.FCI(un2_cmp_hi_gt_cry_14_Z)
);
defparam un2_cmp_hi_gt_cry_15.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_16 (
	.FCO(un2_cmp_hi_gt_cry_16_Z),
	.S(un2_cmp_hi_gt_cry_16_S),
	.Y(un2_cmp_hi_gt_cry_16_Y),
	.B(mtimecmp_hi_Z[16]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[16]),
	.FCI(un2_cmp_hi_gt_cry_15_Z)
);
defparam un2_cmp_hi_gt_cry_16.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_17 (
	.FCO(un2_cmp_hi_gt_cry_17_Z),
	.S(un2_cmp_hi_gt_cry_17_S),
	.Y(un2_cmp_hi_gt_cry_17_Y),
	.B(mtimecmp_hi_Z[17]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[17]),
	.FCI(un2_cmp_hi_gt_cry_16_Z)
);
defparam un2_cmp_hi_gt_cry_17.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_18 (
	.FCO(un2_cmp_hi_gt_cry_18_Z),
	.S(un2_cmp_hi_gt_cry_18_S),
	.Y(un2_cmp_hi_gt_cry_18_Y),
	.B(mtimecmp_hi_Z[18]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[18]),
	.FCI(un2_cmp_hi_gt_cry_17_Z)
);
defparam un2_cmp_hi_gt_cry_18.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_19 (
	.FCO(un2_cmp_hi_gt_cry_19_Z),
	.S(un2_cmp_hi_gt_cry_19_S),
	.Y(un2_cmp_hi_gt_cry_19_Y),
	.B(mtimecmp_hi_Z[19]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[19]),
	.FCI(un2_cmp_hi_gt_cry_18_Z)
);
defparam un2_cmp_hi_gt_cry_19.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_20 (
	.FCO(un2_cmp_hi_gt_cry_20_Z),
	.S(un2_cmp_hi_gt_cry_20_S),
	.Y(un2_cmp_hi_gt_cry_20_Y),
	.B(mtimecmp_hi_Z[20]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[20]),
	.FCI(un2_cmp_hi_gt_cry_19_Z)
);
defparam un2_cmp_hi_gt_cry_20.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_21 (
	.FCO(un2_cmp_hi_gt_cry_21_Z),
	.S(un2_cmp_hi_gt_cry_21_S),
	.Y(un2_cmp_hi_gt_cry_21_Y),
	.B(mtimecmp_hi_Z[21]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[21]),
	.FCI(un2_cmp_hi_gt_cry_20_Z)
);
defparam un2_cmp_hi_gt_cry_21.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_22 (
	.FCO(un2_cmp_hi_gt_cry_22_Z),
	.S(un2_cmp_hi_gt_cry_22_S),
	.Y(un2_cmp_hi_gt_cry_22_Y),
	.B(mtimecmp_hi_Z[22]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[22]),
	.FCI(un2_cmp_hi_gt_cry_21_Z)
);
defparam un2_cmp_hi_gt_cry_22.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_23 (
	.FCO(un2_cmp_hi_gt_cry_23_Z),
	.S(un2_cmp_hi_gt_cry_23_S),
	.Y(un2_cmp_hi_gt_cry_23_Y),
	.B(mtimecmp_hi_Z[23]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[23]),
	.FCI(un2_cmp_hi_gt_cry_22_Z)
);
defparam un2_cmp_hi_gt_cry_23.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_24 (
	.FCO(un2_cmp_hi_gt_cry_24_Z),
	.S(un2_cmp_hi_gt_cry_24_S),
	.Y(un2_cmp_hi_gt_cry_24_Y),
	.B(mtimecmp_hi_Z[24]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[24]),
	.FCI(un2_cmp_hi_gt_cry_23_Z)
);
defparam un2_cmp_hi_gt_cry_24.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_25 (
	.FCO(un2_cmp_hi_gt_cry_25_Z),
	.S(un2_cmp_hi_gt_cry_25_S),
	.Y(un2_cmp_hi_gt_cry_25_Y),
	.B(mtimecmp_hi_Z[25]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[25]),
	.FCI(un2_cmp_hi_gt_cry_24_Z)
);
defparam un2_cmp_hi_gt_cry_25.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_26 (
	.FCO(un2_cmp_hi_gt_cry_26_Z),
	.S(un2_cmp_hi_gt_cry_26_S),
	.Y(un2_cmp_hi_gt_cry_26_Y),
	.B(mtimecmp_hi_Z[26]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[26]),
	.FCI(un2_cmp_hi_gt_cry_25_Z)
);
defparam un2_cmp_hi_gt_cry_26.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_27 (
	.FCO(un2_cmp_hi_gt_cry_27_Z),
	.S(un2_cmp_hi_gt_cry_27_S),
	.Y(un2_cmp_hi_gt_cry_27_Y),
	.B(mtimecmp_hi_Z[27]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[27]),
	.FCI(un2_cmp_hi_gt_cry_26_Z)
);
defparam un2_cmp_hi_gt_cry_27.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_28 (
	.FCO(un2_cmp_hi_gt_cry_28_Z),
	.S(un2_cmp_hi_gt_cry_28_S),
	.Y(un2_cmp_hi_gt_cry_28_Y),
	.B(mtimecmp_hi_Z[28]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[28]),
	.FCI(un2_cmp_hi_gt_cry_27_Z)
);
defparam un2_cmp_hi_gt_cry_28.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_29 (
	.FCO(un2_cmp_hi_gt_cry_29_Z),
	.S(un2_cmp_hi_gt_cry_29_S),
	.Y(un2_cmp_hi_gt_cry_29_Y),
	.B(mtimecmp_hi_Z[29]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[29]),
	.FCI(un2_cmp_hi_gt_cry_28_Z)
);
defparam un2_cmp_hi_gt_cry_29.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_30 (
	.FCO(un2_cmp_hi_gt_cry_30_Z),
	.S(un2_cmp_hi_gt_cry_30_S),
	.Y(un2_cmp_hi_gt_cry_30_Y),
	.B(mtimecmp_hi_Z[30]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[30]),
	.FCI(un2_cmp_hi_gt_cry_29_Z)
);
defparam un2_cmp_hi_gt_cry_30.INIT=20'h5AA55;
// @53:165
  ARI1 un2_cmp_hi_gt_cry_31 (
	.FCO(un2_cmp_hi_gt_cry_31_Z),
	.S(un2_cmp_hi_gt_cry_31_S),
	.Y(un2_cmp_hi_gt_cry_31_Y),
	.B(mtimecmp_hi_Z[31]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[31]),
	.FCI(un2_cmp_hi_gt_cry_30_Z)
);
defparam un2_cmp_hi_gt_cry_31.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_0 (
	.FCO(un2_cmp_lo_ge_cry_0_Z),
	.S(un2_cmp_lo_ge_cry_0_S),
	.Y(un2_cmp_lo_ge_cry_0_Y),
	.B(mtime_lo_Z[0]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[0]),
	.FCI(GND)
);
defparam un2_cmp_lo_ge_cry_0.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_1 (
	.FCO(un2_cmp_lo_ge_cry_1_Z),
	.S(un2_cmp_lo_ge_cry_1_S),
	.Y(un2_cmp_lo_ge_cry_1_Y),
	.B(mtime_lo_Z[1]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[1]),
	.FCI(un2_cmp_lo_ge_cry_0_Z)
);
defparam un2_cmp_lo_ge_cry_1.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_2 (
	.FCO(un2_cmp_lo_ge_cry_2_Z),
	.S(un2_cmp_lo_ge_cry_2_S),
	.Y(un2_cmp_lo_ge_cry_2_Y),
	.B(mtime_lo_Z[2]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[2]),
	.FCI(un2_cmp_lo_ge_cry_1_Z)
);
defparam un2_cmp_lo_ge_cry_2.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_3 (
	.FCO(un2_cmp_lo_ge_cry_3_Z),
	.S(un2_cmp_lo_ge_cry_3_S),
	.Y(un2_cmp_lo_ge_cry_3_Y),
	.B(mtime_lo_Z[3]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[3]),
	.FCI(un2_cmp_lo_ge_cry_2_Z)
);
defparam un2_cmp_lo_ge_cry_3.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_4 (
	.FCO(un2_cmp_lo_ge_cry_4_Z),
	.S(un2_cmp_lo_ge_cry_4_S),
	.Y(un2_cmp_lo_ge_cry_4_Y),
	.B(mtime_lo_Z[4]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[4]),
	.FCI(un2_cmp_lo_ge_cry_3_Z)
);
defparam un2_cmp_lo_ge_cry_4.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_5 (
	.FCO(un2_cmp_lo_ge_cry_5_Z),
	.S(un2_cmp_lo_ge_cry_5_S),
	.Y(un2_cmp_lo_ge_cry_5_Y),
	.B(mtime_lo_Z[5]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[5]),
	.FCI(un2_cmp_lo_ge_cry_4_Z)
);
defparam un2_cmp_lo_ge_cry_5.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_6 (
	.FCO(un2_cmp_lo_ge_cry_6_Z),
	.S(un2_cmp_lo_ge_cry_6_S),
	.Y(un2_cmp_lo_ge_cry_6_Y),
	.B(mtime_lo_Z[6]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[6]),
	.FCI(un2_cmp_lo_ge_cry_5_Z)
);
defparam un2_cmp_lo_ge_cry_6.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_7 (
	.FCO(un2_cmp_lo_ge_cry_7_Z),
	.S(un2_cmp_lo_ge_cry_7_S),
	.Y(un2_cmp_lo_ge_cry_7_Y),
	.B(mtime_lo_Z[7]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[7]),
	.FCI(un2_cmp_lo_ge_cry_6_Z)
);
defparam un2_cmp_lo_ge_cry_7.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_8 (
	.FCO(un2_cmp_lo_ge_cry_8_Z),
	.S(un2_cmp_lo_ge_cry_8_S),
	.Y(un2_cmp_lo_ge_cry_8_Y),
	.B(mtime_lo_Z[8]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[8]),
	.FCI(un2_cmp_lo_ge_cry_7_Z)
);
defparam un2_cmp_lo_ge_cry_8.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_9 (
	.FCO(un2_cmp_lo_ge_cry_9_Z),
	.S(un2_cmp_lo_ge_cry_9_S),
	.Y(un2_cmp_lo_ge_cry_9_Y),
	.B(mtime_lo_Z[9]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[9]),
	.FCI(un2_cmp_lo_ge_cry_8_Z)
);
defparam un2_cmp_lo_ge_cry_9.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_10 (
	.FCO(un2_cmp_lo_ge_cry_10_Z),
	.S(un2_cmp_lo_ge_cry_10_S),
	.Y(un2_cmp_lo_ge_cry_10_Y),
	.B(mtime_lo_Z[10]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[10]),
	.FCI(un2_cmp_lo_ge_cry_9_Z)
);
defparam un2_cmp_lo_ge_cry_10.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_11 (
	.FCO(un2_cmp_lo_ge_cry_11_Z),
	.S(un2_cmp_lo_ge_cry_11_S),
	.Y(un2_cmp_lo_ge_cry_11_Y),
	.B(mtime_lo_Z[11]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[11]),
	.FCI(un2_cmp_lo_ge_cry_10_Z)
);
defparam un2_cmp_lo_ge_cry_11.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_12 (
	.FCO(un2_cmp_lo_ge_cry_12_Z),
	.S(un2_cmp_lo_ge_cry_12_S),
	.Y(un2_cmp_lo_ge_cry_12_Y),
	.B(mtime_lo_Z[12]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[12]),
	.FCI(un2_cmp_lo_ge_cry_11_Z)
);
defparam un2_cmp_lo_ge_cry_12.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_13 (
	.FCO(un2_cmp_lo_ge_cry_13_Z),
	.S(un2_cmp_lo_ge_cry_13_S),
	.Y(un2_cmp_lo_ge_cry_13_Y),
	.B(mtime_lo_Z[13]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[13]),
	.FCI(un2_cmp_lo_ge_cry_12_Z)
);
defparam un2_cmp_lo_ge_cry_13.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_14 (
	.FCO(un2_cmp_lo_ge_cry_14_Z),
	.S(un2_cmp_lo_ge_cry_14_S),
	.Y(un2_cmp_lo_ge_cry_14_Y),
	.B(mtime_lo_Z[14]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[14]),
	.FCI(un2_cmp_lo_ge_cry_13_Z)
);
defparam un2_cmp_lo_ge_cry_14.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_15 (
	.FCO(un2_cmp_lo_ge_cry_15_Z),
	.S(un2_cmp_lo_ge_cry_15_S),
	.Y(un2_cmp_lo_ge_cry_15_Y),
	.B(mtime_lo_Z[15]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[15]),
	.FCI(un2_cmp_lo_ge_cry_14_Z)
);
defparam un2_cmp_lo_ge_cry_15.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_16 (
	.FCO(un2_cmp_lo_ge_cry_16_Z),
	.S(un2_cmp_lo_ge_cry_16_S),
	.Y(un2_cmp_lo_ge_cry_16_Y),
	.B(mtime_lo_Z[16]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[16]),
	.FCI(un2_cmp_lo_ge_cry_15_Z)
);
defparam un2_cmp_lo_ge_cry_16.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_17 (
	.FCO(un2_cmp_lo_ge_cry_17_Z),
	.S(un2_cmp_lo_ge_cry_17_S),
	.Y(un2_cmp_lo_ge_cry_17_Y),
	.B(mtime_lo_Z[17]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[17]),
	.FCI(un2_cmp_lo_ge_cry_16_Z)
);
defparam un2_cmp_lo_ge_cry_17.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_18 (
	.FCO(un2_cmp_lo_ge_cry_18_Z),
	.S(un2_cmp_lo_ge_cry_18_S),
	.Y(un2_cmp_lo_ge_cry_18_Y),
	.B(mtime_lo_Z[18]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[18]),
	.FCI(un2_cmp_lo_ge_cry_17_Z)
);
defparam un2_cmp_lo_ge_cry_18.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_19 (
	.FCO(un2_cmp_lo_ge_cry_19_Z),
	.S(un2_cmp_lo_ge_cry_19_S),
	.Y(un2_cmp_lo_ge_cry_19_Y),
	.B(mtime_lo_Z[19]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[19]),
	.FCI(un2_cmp_lo_ge_cry_18_Z)
);
defparam un2_cmp_lo_ge_cry_19.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_20 (
	.FCO(un2_cmp_lo_ge_cry_20_Z),
	.S(un2_cmp_lo_ge_cry_20_S),
	.Y(un2_cmp_lo_ge_cry_20_Y),
	.B(mtime_lo_Z[20]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[20]),
	.FCI(un2_cmp_lo_ge_cry_19_Z)
);
defparam un2_cmp_lo_ge_cry_20.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_21 (
	.FCO(un2_cmp_lo_ge_cry_21_Z),
	.S(un2_cmp_lo_ge_cry_21_S),
	.Y(un2_cmp_lo_ge_cry_21_Y),
	.B(mtime_lo_Z[21]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[21]),
	.FCI(un2_cmp_lo_ge_cry_20_Z)
);
defparam un2_cmp_lo_ge_cry_21.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_22 (
	.FCO(un2_cmp_lo_ge_cry_22_Z),
	.S(un2_cmp_lo_ge_cry_22_S),
	.Y(un2_cmp_lo_ge_cry_22_Y),
	.B(mtime_lo_Z[22]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[22]),
	.FCI(un2_cmp_lo_ge_cry_21_Z)
);
defparam un2_cmp_lo_ge_cry_22.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_23 (
	.FCO(un2_cmp_lo_ge_cry_23_Z),
	.S(un2_cmp_lo_ge_cry_23_S),
	.Y(un2_cmp_lo_ge_cry_23_Y),
	.B(mtime_lo_Z[23]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[23]),
	.FCI(un2_cmp_lo_ge_cry_22_Z)
);
defparam un2_cmp_lo_ge_cry_23.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_24 (
	.FCO(un2_cmp_lo_ge_cry_24_Z),
	.S(un2_cmp_lo_ge_cry_24_S),
	.Y(un2_cmp_lo_ge_cry_24_Y),
	.B(mtime_lo_Z[24]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[24]),
	.FCI(un2_cmp_lo_ge_cry_23_Z)
);
defparam un2_cmp_lo_ge_cry_24.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_25 (
	.FCO(un2_cmp_lo_ge_cry_25_Z),
	.S(un2_cmp_lo_ge_cry_25_S),
	.Y(un2_cmp_lo_ge_cry_25_Y),
	.B(mtime_lo_Z[25]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[25]),
	.FCI(un2_cmp_lo_ge_cry_24_Z)
);
defparam un2_cmp_lo_ge_cry_25.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_26 (
	.FCO(un2_cmp_lo_ge_cry_26_Z),
	.S(un2_cmp_lo_ge_cry_26_S),
	.Y(un2_cmp_lo_ge_cry_26_Y),
	.B(mtime_lo_Z[26]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[26]),
	.FCI(un2_cmp_lo_ge_cry_25_Z)
);
defparam un2_cmp_lo_ge_cry_26.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_27 (
	.FCO(un2_cmp_lo_ge_cry_27_Z),
	.S(un2_cmp_lo_ge_cry_27_S),
	.Y(un2_cmp_lo_ge_cry_27_Y),
	.B(mtime_lo_Z[27]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[27]),
	.FCI(un2_cmp_lo_ge_cry_26_Z)
);
defparam un2_cmp_lo_ge_cry_27.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_28 (
	.FCO(un2_cmp_lo_ge_cry_28_Z),
	.S(un2_cmp_lo_ge_cry_28_S),
	.Y(un2_cmp_lo_ge_cry_28_Y),
	.B(mtime_lo_Z[28]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[28]),
	.FCI(un2_cmp_lo_ge_cry_27_Z)
);
defparam un2_cmp_lo_ge_cry_28.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_29 (
	.FCO(un2_cmp_lo_ge_cry_29_Z),
	.S(un2_cmp_lo_ge_cry_29_S),
	.Y(un2_cmp_lo_ge_cry_29_Y),
	.B(mtime_lo_Z[29]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[29]),
	.FCI(un2_cmp_lo_ge_cry_28_Z)
);
defparam un2_cmp_lo_ge_cry_29.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_30 (
	.FCO(un2_cmp_lo_ge_cry_30_Z),
	.S(un2_cmp_lo_ge_cry_30_S),
	.Y(un2_cmp_lo_ge_cry_30_Y),
	.B(mtime_lo_Z[30]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[30]),
	.FCI(un2_cmp_lo_ge_cry_29_Z)
);
defparam un2_cmp_lo_ge_cry_30.INIT=20'h5AA55;
// @53:163
  ARI1 un2_cmp_lo_ge_cry_31 (
	.FCO(un2_cmp_lo_ge_cry_31_Z),
	.S(un2_cmp_lo_ge_cry_31_S),
	.Y(un2_cmp_lo_ge_cry_31_Y),
	.B(mtime_lo_Z[31]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_lo_Z[31]),
	.FCI(un2_cmp_lo_ge_cry_30_Z)
);
defparam un2_cmp_lo_ge_cry_31.INIT=20'h5AA55;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_14  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[0]),
	.S(irq_o_1_RNO_14_S),
	.Y(irq_o_1_RNO_14_Y),
	.B(mtime_hi_Z[0]),
	.C(mtime_hi_Z[1]),
	.D(mtimecmp_hi_Z[0]),
	.A(mtimecmp_hi_Z[1]),
	.FCI(GND)
);
defparam \cmp_sync.irq_o_1_RNO_14 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_13  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[1]),
	.S(irq_o_1_RNO_13_S),
	.Y(irq_o_1_RNO_13_Y),
	.B(mtime_hi_Z[2]),
	.C(mtime_hi_Z[3]),
	.D(mtimecmp_hi_Z[2]),
	.A(mtimecmp_hi_Z[3]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[0])
);
defparam \cmp_sync.irq_o_1_RNO_13 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_12  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[2]),
	.S(irq_o_1_RNO_12_S),
	.Y(irq_o_1_RNO_12_Y),
	.B(mtime_hi_Z[4]),
	.C(mtime_hi_Z[5]),
	.D(mtimecmp_hi_Z[4]),
	.A(mtimecmp_hi_Z[5]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[1])
);
defparam \cmp_sync.irq_o_1_RNO_12 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_11  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[3]),
	.S(irq_o_1_RNO_11_S),
	.Y(irq_o_1_RNO_11_Y),
	.B(mtime_hi_Z[6]),
	.C(mtime_hi_Z[7]),
	.D(mtimecmp_hi_Z[6]),
	.A(mtimecmp_hi_Z[7]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[2])
);
defparam \cmp_sync.irq_o_1_RNO_11 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_10  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[4]),
	.S(irq_o_1_RNO_10_S),
	.Y(irq_o_1_RNO_10_Y),
	.B(mtime_hi_Z[8]),
	.C(mtime_hi_Z[9]),
	.D(mtimecmp_hi_Z[8]),
	.A(mtimecmp_hi_Z[9]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[3])
);
defparam \cmp_sync.irq_o_1_RNO_10 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_9  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[5]),
	.S(irq_o_1_RNO_9_S),
	.Y(irq_o_1_RNO_9_Y),
	.B(mtime_hi_Z[10]),
	.C(mtime_hi_Z[11]),
	.D(mtimecmp_hi_Z[10]),
	.A(mtimecmp_hi_Z[11]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[4])
);
defparam \cmp_sync.irq_o_1_RNO_9 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_8  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[6]),
	.S(irq_o_1_RNO_8_S),
	.Y(irq_o_1_RNO_8_Y),
	.B(mtime_hi_Z[12]),
	.C(mtime_hi_Z[13]),
	.D(mtimecmp_hi_Z[12]),
	.A(mtimecmp_hi_Z[13]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[5])
);
defparam \cmp_sync.irq_o_1_RNO_8 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_7  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[7]),
	.S(irq_o_1_RNO_7_S),
	.Y(irq_o_1_RNO_7_Y),
	.B(mtime_hi_Z[14]),
	.C(mtime_hi_Z[15]),
	.D(mtimecmp_hi_Z[14]),
	.A(mtimecmp_hi_Z[15]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[6])
);
defparam \cmp_sync.irq_o_1_RNO_7 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_6  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[8]),
	.S(irq_o_1_RNO_6_S),
	.Y(irq_o_1_RNO_6_Y),
	.B(mtime_hi_Z[16]),
	.C(mtime_hi_Z[17]),
	.D(mtimecmp_hi_Z[16]),
	.A(mtimecmp_hi_Z[17]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[7])
);
defparam \cmp_sync.irq_o_1_RNO_6 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_5  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[9]),
	.S(irq_o_1_RNO_5_S),
	.Y(irq_o_1_RNO_5_Y),
	.B(mtime_hi_Z[18]),
	.C(mtime_hi_Z[19]),
	.D(mtimecmp_hi_Z[18]),
	.A(mtimecmp_hi_Z[19]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[8])
);
defparam \cmp_sync.irq_o_1_RNO_5 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_4  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[10]),
	.S(irq_o_1_RNO_4_S),
	.Y(irq_o_1_RNO_4_Y),
	.B(mtime_hi_Z[20]),
	.C(mtime_hi_Z[21]),
	.D(mtimecmp_hi_Z[20]),
	.A(mtimecmp_hi_Z[21]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[9])
);
defparam \cmp_sync.irq_o_1_RNO_4 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_3  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[11]),
	.S(irq_o_1_RNO_3_S),
	.Y(irq_o_1_RNO_3_Y),
	.B(mtime_hi_Z[22]),
	.C(mtime_hi_Z[23]),
	.D(mtimecmp_hi_Z[22]),
	.A(mtimecmp_hi_Z[23]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[10])
);
defparam \cmp_sync.irq_o_1_RNO_3 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_2  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[12]),
	.S(irq_o_1_RNO_2_S),
	.Y(irq_o_1_RNO_2_Y),
	.B(mtime_hi_Z[24]),
	.C(mtime_hi_Z[25]),
	.D(mtimecmp_hi_Z[24]),
	.A(mtimecmp_hi_Z[25]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[11])
);
defparam \cmp_sync.irq_o_1_RNO_2 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_1  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[13]),
	.S(irq_o_1_RNO_1_S),
	.Y(irq_o_1_RNO_1_Y),
	.B(mtime_hi_Z[26]),
	.C(mtime_hi_Z[27]),
	.D(mtimecmp_hi_Z[26]),
	.A(mtimecmp_hi_Z[27]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[12])
);
defparam \cmp_sync.irq_o_1_RNO_1 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO_0  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[14]),
	.S(irq_o_1_RNO_0_S),
	.Y(irq_o_1_RNO_0_Y),
	.B(mtime_hi_Z[28]),
	.C(mtime_hi_Z[29]),
	.D(mtimecmp_hi_Z[28]),
	.A(mtimecmp_hi_Z[29]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[13])
);
defparam \cmp_sync.irq_o_1_RNO_0 .INIT=20'h68421;
// @27:113
  ARI1 \cmp_sync.irq_o_1_RNO  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[15]),
	.S(irq_o_1_RNO_S),
	.Y(irq_o_1_RNO_Y),
	.B(mtime_hi_Z[30]),
	.C(mtime_hi_Z[31]),
	.D(mtimecmp_hi_Z[30]),
	.A(mtimecmp_hi_Z[31]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[14])
);
defparam \cmp_sync.irq_o_1_RNO .INIT=20'h68421;
// @53:81
  ARI1 mtime_lo_s_462 (
	.FCO(mtime_lo_s_462_FCO),
	.S(mtime_lo_s_462_S),
	.Y(mtime_lo_s_462_Y),
	.B(mtime_lo_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mtime_lo_s_462.INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[1]  (
	.FCO(mtime_lo_cry_Z[1]),
	.S(mtime_lo_s[1]),
	.Y(mtime_lo_cry_Y[1]),
	.B(mtime_lo_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_s_462_FCO)
);
defparam \mtime_lo_cry[1] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[2]  (
	.FCO(mtime_lo_cry_Z[2]),
	.S(mtime_lo_s[2]),
	.Y(mtime_lo_cry_Y[2]),
	.B(mtime_lo_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[1])
);
defparam \mtime_lo_cry[2] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[3]  (
	.FCO(mtime_lo_cry_Z[3]),
	.S(mtime_lo_s[3]),
	.Y(mtime_lo_cry_Y[3]),
	.B(mtime_lo_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[2])
);
defparam \mtime_lo_cry[3] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[4]  (
	.FCO(mtime_lo_cry_Z[4]),
	.S(mtime_lo_s[4]),
	.Y(mtime_lo_cry_Y[4]),
	.B(mtime_lo_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[3])
);
defparam \mtime_lo_cry[4] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[5]  (
	.FCO(mtime_lo_cry_Z[5]),
	.S(mtime_lo_s[5]),
	.Y(mtime_lo_cry_Y[5]),
	.B(mtime_lo_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[4])
);
defparam \mtime_lo_cry[5] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[6]  (
	.FCO(mtime_lo_cry_Z[6]),
	.S(mtime_lo_s[6]),
	.Y(mtime_lo_cry_Y[6]),
	.B(mtime_lo_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[5])
);
defparam \mtime_lo_cry[6] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[7]  (
	.FCO(mtime_lo_cry_Z[7]),
	.S(mtime_lo_s[7]),
	.Y(mtime_lo_cry_Y[7]),
	.B(mtime_lo_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[6])
);
defparam \mtime_lo_cry[7] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[8]  (
	.FCO(mtime_lo_cry_Z[8]),
	.S(mtime_lo_s[8]),
	.Y(mtime_lo_cry_Y[8]),
	.B(mtime_lo_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[7])
);
defparam \mtime_lo_cry[8] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[9]  (
	.FCO(mtime_lo_cry_Z[9]),
	.S(mtime_lo_s[9]),
	.Y(mtime_lo_cry_Y[9]),
	.B(mtime_lo_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[8])
);
defparam \mtime_lo_cry[9] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[10]  (
	.FCO(mtime_lo_cry_Z[10]),
	.S(mtime_lo_s[10]),
	.Y(mtime_lo_cry_Y[10]),
	.B(mtime_lo_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[9])
);
defparam \mtime_lo_cry[10] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[11]  (
	.FCO(mtime_lo_cry_Z[11]),
	.S(mtime_lo_s[11]),
	.Y(mtime_lo_cry_Y[11]),
	.B(mtime_lo_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[10])
);
defparam \mtime_lo_cry[11] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[12]  (
	.FCO(mtime_lo_cry_Z[12]),
	.S(mtime_lo_s[12]),
	.Y(mtime_lo_cry_Y[12]),
	.B(mtime_lo_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[11])
);
defparam \mtime_lo_cry[12] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[13]  (
	.FCO(mtime_lo_cry_Z[13]),
	.S(mtime_lo_s[13]),
	.Y(mtime_lo_cry_Y[13]),
	.B(mtime_lo_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[12])
);
defparam \mtime_lo_cry[13] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[14]  (
	.FCO(mtime_lo_cry_Z[14]),
	.S(mtime_lo_s[14]),
	.Y(mtime_lo_cry_Y[14]),
	.B(mtime_lo_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[13])
);
defparam \mtime_lo_cry[14] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[15]  (
	.FCO(mtime_lo_cry_Z[15]),
	.S(mtime_lo_s[15]),
	.Y(mtime_lo_cry_Y[15]),
	.B(mtime_lo_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[14])
);
defparam \mtime_lo_cry[15] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[16]  (
	.FCO(mtime_lo_cry_Z[16]),
	.S(mtime_lo_s[16]),
	.Y(mtime_lo_cry_Y[16]),
	.B(mtime_lo_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[15])
);
defparam \mtime_lo_cry[16] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[17]  (
	.FCO(mtime_lo_cry_Z[17]),
	.S(mtime_lo_s[17]),
	.Y(mtime_lo_cry_Y[17]),
	.B(mtime_lo_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[16])
);
defparam \mtime_lo_cry[17] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[18]  (
	.FCO(mtime_lo_cry_Z[18]),
	.S(mtime_lo_s[18]),
	.Y(mtime_lo_cry_Y[18]),
	.B(mtime_lo_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[17])
);
defparam \mtime_lo_cry[18] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[19]  (
	.FCO(mtime_lo_cry_Z[19]),
	.S(mtime_lo_s[19]),
	.Y(mtime_lo_cry_Y[19]),
	.B(mtime_lo_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[18])
);
defparam \mtime_lo_cry[19] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[20]  (
	.FCO(mtime_lo_cry_Z[20]),
	.S(mtime_lo_s[20]),
	.Y(mtime_lo_cry_Y[20]),
	.B(mtime_lo_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[19])
);
defparam \mtime_lo_cry[20] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[21]  (
	.FCO(mtime_lo_cry_Z[21]),
	.S(mtime_lo_s[21]),
	.Y(mtime_lo_cry_Y[21]),
	.B(mtime_lo_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[20])
);
defparam \mtime_lo_cry[21] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[22]  (
	.FCO(mtime_lo_cry_Z[22]),
	.S(mtime_lo_s[22]),
	.Y(mtime_lo_cry_Y[22]),
	.B(mtime_lo_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[21])
);
defparam \mtime_lo_cry[22] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[23]  (
	.FCO(mtime_lo_cry_Z[23]),
	.S(mtime_lo_s[23]),
	.Y(mtime_lo_cry_Y[23]),
	.B(mtime_lo_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[22])
);
defparam \mtime_lo_cry[23] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[24]  (
	.FCO(mtime_lo_cry_Z[24]),
	.S(mtime_lo_s[24]),
	.Y(mtime_lo_cry_Y[24]),
	.B(mtime_lo_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[23])
);
defparam \mtime_lo_cry[24] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[25]  (
	.FCO(mtime_lo_cry_Z[25]),
	.S(mtime_lo_s[25]),
	.Y(mtime_lo_cry_Y[25]),
	.B(mtime_lo_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[24])
);
defparam \mtime_lo_cry[25] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[26]  (
	.FCO(mtime_lo_cry_Z[26]),
	.S(mtime_lo_s[26]),
	.Y(mtime_lo_cry_Y[26]),
	.B(mtime_lo_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[25])
);
defparam \mtime_lo_cry[26] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[27]  (
	.FCO(mtime_lo_cry_Z[27]),
	.S(mtime_lo_s[27]),
	.Y(mtime_lo_cry_Y[27]),
	.B(mtime_lo_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[26])
);
defparam \mtime_lo_cry[27] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[28]  (
	.FCO(mtime_lo_cry_Z[28]),
	.S(mtime_lo_s[28]),
	.Y(mtime_lo_cry_Y[28]),
	.B(mtime_lo_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[27])
);
defparam \mtime_lo_cry[28] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[29]  (
	.FCO(mtime_lo_cry_Z[29]),
	.S(mtime_lo_s[29]),
	.Y(mtime_lo_cry_Y[29]),
	.B(mtime_lo_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[28])
);
defparam \mtime_lo_cry[29] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[30]  (
	.FCO(mtime_lo_cry_Z[30]),
	.S(mtime_lo_s[30]),
	.Y(mtime_lo_cry_Y[30]),
	.B(mtime_lo_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[29])
);
defparam \mtime_lo_cry[30] .INIT=20'h4AA00;
// @53:81
  ARI1 \mtime_lo_cry[31]  (
	.FCO(mtime_lo_cry_Z[31]),
	.S(mtime_lo_s[31]),
	.Y(mtime_lo_cry_Y[31]),
	.B(mtime_lo_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[30])
);
defparam \mtime_lo_cry[31] .INIT=20'h4AA00;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[24]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[24]),
	.D(mtime_hi_Z[24]),
	.Y(m15_6_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[24] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[23]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[23]),
	.D(mtime_hi_Z[23]),
	.Y(m6_7_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[23] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[31]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[31]),
	.D(mtime_hi_Z[31]),
	.Y(m6_13_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[31] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[25]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[25]),
	.D(mtime_hi_Z[25]),
	.Y(m6_6_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[25] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[19]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[19]),
	.D(mtime_hi_Z[19]),
	.Y(m6_9_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[19] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[17]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[17]),
	.D(mtime_hi_Z[17]),
	.Y(m6_10_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[17] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[30]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[30]),
	.D(mtime_hi_Z[30]),
	.Y(m15_13_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[30] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[27]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[27]),
	.D(mtime_hi_Z[27]),
	.Y(m6_5_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[27] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[20]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[20]),
	.D(mtime_hi_Z[20]),
	.Y(m15_8_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[20] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[26]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[26]),
	.D(mtime_hi_Z[26]),
	.Y(m15_5_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[26] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[21]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[21]),
	.D(mtime_hi_Z[21]),
	.Y(m6_8_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[21] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[18]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[18]),
	.D(mtime_hi_Z[18]),
	.Y(m15_9_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[18] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[22]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[22]),
	.D(mtime_hi_Z[22]),
	.Y(m15_7_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[22] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[29]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[29]),
	.D(mtime_hi_Z[29]),
	.Y(m6_14_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[29] .INIT=16'h4567;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[28]  (
	.A(addr_0),
	.B(addr_1),
	.C(mtime_lo_Z[28]),
	.D(mtime_hi_Z[28]),
	.Y(m15_14_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[28] .INIT=16'h4567;
// @53:81
  CFG3 \mtime_lo_lm_0[0]  (
	.A(data[0]),
	.B(mtime_lo_we_Z),
	.C(mtime_lo_Z[0]),
	.Y(mtime_lo_lm[0])
);
defparam \mtime_lo_lm_0[0] .INIT=8'h8B;
// @66:106
  CFG4 m1_s (
	.A(addr_9),
	.B(addr_7),
	.C(m1_s_1_Z),
	.D(rw),
	.Y(m1_out)
);
defparam m1_s.INIT=16'h0100;
// @66:106
  CFG2 m1_s_1 (
	.A(addr_8),
	.B(addr_10),
	.Y(m1_s_1_Z)
);
defparam m1_s_1.INIT=4'h7;
  CFG4 g0_5 (
	.A(addr_6),
	.B(addr_9),
	.C(addr_1),
	.D(addr_0),
	.Y(g0_5_Z)
);
defparam g0_5.INIT=16'h0010;
  CFG4 g0_4 (
	.A(addr_8),
	.B(rw),
	.C(g2),
	.D(addr_10),
	.Y(g0_4_Z)
);
defparam g0_4.INIT=16'h8000;
// @66:106
  CFG3 g0 (
	.A(g0_5_Z),
	.B(stb),
	.C(g0_4_Z),
	.Y(mtimecmp_lo_0_sqmuxa)
);
defparam g0.INIT=8'h80;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[13]  (
	.A(mtimecmp_lo_Z[13]),
	.B(mtimecmp_hi_Z[13]),
	.C(rw),
	.D(addr_0),
	.Y(m22_0_1_0)
);
defparam \bus_rsp_o.data_RNO_1[13] .INIT=16'h0C0A;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[12]  (
	.A(mtimecmp_lo_Z[12]),
	.B(mtimecmp_hi_Z[12]),
	.C(rw),
	.D(addr_0),
	.Y(m13_0_1_0)
);
defparam \bus_rsp_o.data_RNO_1[12] .INIT=16'h0C0A;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[4]  (
	.A(mtimecmp_hi_Z[4]),
	.B(mtimecmp_lo_Z[4]),
	.C(m15_2_2_1_1),
	.D(addr_1),
	.Y(N_1957)
);
defparam \bus_rsp_o.data_RNO_0[4] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[4]  (
	.A(mtime_hi_Z[4]),
	.B(mtime_lo_Z[4]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_2_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[4] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[24]  (
	.A(mtimecmp_hi_Z[24]),
	.B(mtimecmp_lo_Z[24]),
	.C(m15_6_2_1_1),
	.D(addr_1),
	.Y(N_2041)
);
defparam \bus_rsp_o.data_RNO_0[24] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[23]  (
	.A(mtimecmp_hi_Z[23]),
	.B(mtimecmp_lo_Z[23]),
	.C(m6_7_2_1_1),
	.D(addr_1),
	.Y(N_2059)
);
defparam \bus_rsp_o.data_RNO_0[23] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[31]  (
	.A(mtimecmp_hi_Z[31]),
	.B(mtimecmp_lo_Z[31]),
	.C(m6_13_2_1_1),
	.D(addr_1),
	.Y(N_2180)
);
defparam \bus_rsp_o.data_RNO_0[31] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[11]  (
	.A(mtimecmp_hi_Z[11]),
	.B(mtimecmp_lo_Z[11]),
	.C(m6_2_0_1_1),
	.D(addr_1),
	.Y(N_7)
);
defparam \bus_rsp_o.data_RNO_0[11] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[11]  (
	.A(mtime_hi_Z[11]),
	.B(mtime_lo_Z[11]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_2_0_1_1)
);
defparam \bus_rsp_o.data_RNO_1[11] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[25]  (
	.A(mtimecmp_hi_Z[25]),
	.B(mtimecmp_lo_Z[25]),
	.C(m6_6_2_1_1),
	.D(addr_1),
	.Y(N_2038)
);
defparam \bus_rsp_o.data_RNO_0[25] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[5]  (
	.A(mtimecmp_hi_Z[5]),
	.B(mtimecmp_lo_Z[5]),
	.C(m6_2_2_1_1),
	.D(addr_1),
	.Y(N_1954)
);
defparam \bus_rsp_o.data_RNO_0[5] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[5]  (
	.A(mtime_hi_Z[5]),
	.B(mtime_lo_Z[5]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_2_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[5] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[19]  (
	.A(mtimecmp_hi_Z[19]),
	.B(mtimecmp_lo_Z[19]),
	.C(m6_9_2_1_1),
	.D(addr_1),
	.Y(N_2101)
);
defparam \bus_rsp_o.data_RNO_0[19] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[2]  (
	.A(mtimecmp_hi_Z[2]),
	.B(mtimecmp_lo_Z[2]),
	.C(m15_3_2_1_1),
	.D(addr_1),
	.Y(N_1978)
);
defparam \bus_rsp_o.data_RNO_0[2] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[2]  (
	.A(mtime_hi_Z[2]),
	.B(mtime_lo_Z[2]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_3_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[2] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[15]  (
	.A(mtimecmp_hi_Z[15]),
	.B(mtimecmp_lo_Z[15]),
	.C(m6_11_2_1_1),
	.D(addr_1),
	.Y(N_2143)
);
defparam \bus_rsp_o.data_RNO_0[15] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[15]  (
	.A(mtime_hi_Z[15]),
	.B(mtime_lo_Z[15]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_11_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[15] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[14]  (
	.A(mtimecmp_hi_Z[14]),
	.B(mtimecmp_lo_Z[14]),
	.C(m15_11_2_1_1),
	.D(addr_1),
	.Y(N_2146)
);
defparam \bus_rsp_o.data_RNO_0[14] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[14]  (
	.A(mtime_hi_Z[14]),
	.B(mtime_lo_Z[14]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_11_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[14] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[17]  (
	.A(mtimecmp_hi_Z[17]),
	.B(mtimecmp_lo_Z[17]),
	.C(m6_10_2_1_1),
	.D(addr_1),
	.Y(N_2122)
);
defparam \bus_rsp_o.data_RNO_0[17] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[30]  (
	.A(mtimecmp_hi_Z[30]),
	.B(mtimecmp_lo_Z[30]),
	.C(m15_13_2_1_1),
	.D(addr_1),
	.Y(N_2183)
);
defparam \bus_rsp_o.data_RNO_0[30] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[0]  (
	.A(mtimecmp_hi_Z[0]),
	.B(mtimecmp_lo_Z[0]),
	.C(m15_4_2_1_1),
	.D(addr_1),
	.Y(N_1999)
);
defparam \bus_rsp_o.data_RNO_0[0] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[0]  (
	.A(mtime_hi_Z[0]),
	.B(mtime_lo_Z[0]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_4_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[0] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[27]  (
	.A(mtimecmp_hi_Z[27]),
	.B(mtimecmp_lo_Z[27]),
	.C(m6_5_2_1_1),
	.D(addr_1),
	.Y(N_2017)
);
defparam \bus_rsp_o.data_RNO_0[27] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[6]  (
	.A(mtimecmp_hi_Z[6]),
	.B(mtimecmp_lo_Z[6]),
	.C(m15_1_2_1_1),
	.D(addr_1),
	.Y(N_1936)
);
defparam \bus_rsp_o.data_RNO_0[6] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[6]  (
	.A(mtime_hi_Z[6]),
	.B(mtime_lo_Z[6]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_1_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[6] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[20]  (
	.A(mtimecmp_hi_Z[20]),
	.B(mtimecmp_lo_Z[20]),
	.C(m15_8_2_1_1),
	.D(addr_1),
	.Y(N_2083)
);
defparam \bus_rsp_o.data_RNO_0[20] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[16]  (
	.A(mtimecmp_hi_Z[16]),
	.B(mtimecmp_lo_Z[16]),
	.C(m15_10_2_1_1),
	.D(addr_1),
	.Y(N_2125)
);
defparam \bus_rsp_o.data_RNO_0[16] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[16]  (
	.A(mtime_hi_Z[16]),
	.B(mtime_lo_Z[16]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_10_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[16] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[26]  (
	.A(mtimecmp_hi_Z[26]),
	.B(mtimecmp_lo_Z[26]),
	.C(m15_5_2_1_1),
	.D(addr_1),
	.Y(N_2020)
);
defparam \bus_rsp_o.data_RNO_0[26] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[21]  (
	.A(mtimecmp_hi_Z[21]),
	.B(mtimecmp_lo_Z[21]),
	.C(m6_8_2_1_1),
	.D(addr_1),
	.Y(N_2080)
);
defparam \bus_rsp_o.data_RNO_0[21] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[9]  (
	.A(mtimecmp_hi_Z[9]),
	.B(mtimecmp_lo_Z[9]),
	.C(m6_0_2_1_1),
	.D(addr_1),
	.Y(N_1912)
);
defparam \bus_rsp_o.data_RNO_0[9] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[9]  (
	.A(mtime_hi_Z[9]),
	.B(mtime_lo_Z[9]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_0_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[9] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[3]  (
	.A(mtimecmp_hi_Z[3]),
	.B(mtimecmp_lo_Z[3]),
	.C(m6_3_2_1_1),
	.D(addr_1),
	.Y(N_1975)
);
defparam \bus_rsp_o.data_RNO_0[3] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[3]  (
	.A(mtime_hi_Z[3]),
	.B(mtime_lo_Z[3]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_3_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[3] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[1]  (
	.A(mtimecmp_hi_Z[1]),
	.B(mtimecmp_lo_Z[1]),
	.C(m6_4_2_1_1),
	.D(addr_1),
	.Y(N_1996)
);
defparam \bus_rsp_o.data_RNO_0[1] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[1]  (
	.A(mtime_hi_Z[1]),
	.B(mtime_lo_Z[1]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_4_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[1] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[7]  (
	.A(mtimecmp_hi_Z[7]),
	.B(mtimecmp_lo_Z[7]),
	.C(m6_1_2_1_1),
	.D(addr_1),
	.Y(N_1933)
);
defparam \bus_rsp_o.data_RNO_0[7] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[7]  (
	.A(mtime_hi_Z[7]),
	.B(mtime_lo_Z[7]),
	.C(addr_1),
	.D(addr_0),
	.Y(m6_1_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[7] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[10]  (
	.A(mtimecmp_hi_Z[10]),
	.B(mtimecmp_lo_Z[10]),
	.C(m15_2_0_1_1),
	.D(addr_1),
	.Y(N_16)
);
defparam \bus_rsp_o.data_RNO_0[10] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[10]  (
	.A(mtime_hi_Z[10]),
	.B(mtime_lo_Z[10]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_2_0_1_1)
);
defparam \bus_rsp_o.data_RNO_1[10] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[18]  (
	.A(mtimecmp_hi_Z[18]),
	.B(mtimecmp_lo_Z[18]),
	.C(m15_9_2_1_1),
	.D(addr_1),
	.Y(N_2104)
);
defparam \bus_rsp_o.data_RNO_0[18] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[22]  (
	.A(mtimecmp_hi_Z[22]),
	.B(mtimecmp_lo_Z[22]),
	.C(m15_7_2_1_1),
	.D(addr_1),
	.Y(N_2062)
);
defparam \bus_rsp_o.data_RNO_0[22] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[29]  (
	.A(mtimecmp_hi_Z[29]),
	.B(mtimecmp_lo_Z[29]),
	.C(m6_14_2_1_1),
	.D(addr_1),
	.Y(N_2201)
);
defparam \bus_rsp_o.data_RNO_0[29] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[8]  (
	.A(mtimecmp_hi_Z[8]),
	.B(mtimecmp_lo_Z[8]),
	.C(m15_0_2_1_1),
	.D(addr_1),
	.Y(N_1915)
);
defparam \bus_rsp_o.data_RNO_0[8] .INIT=16'h35F0;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_1[8]  (
	.A(mtime_hi_Z[8]),
	.B(mtime_lo_Z[8]),
	.C(addr_1),
	.D(addr_0),
	.Y(m15_0_2_1_1)
);
defparam \bus_rsp_o.data_RNO_1[8] .INIT=16'h05F3;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[28]  (
	.A(mtimecmp_hi_Z[28]),
	.B(mtimecmp_lo_Z[28]),
	.C(m15_14_2_1_1),
	.D(addr_1),
	.Y(N_2204)
);
defparam \bus_rsp_o.data_RNO_0[28] .INIT=16'h35F0;
// @66:106
  CFG2 m13_a0_0 (
	.A(addr_1),
	.B(addr_0),
	.Y(m13_a0_0_Z)
);
defparam m13_a0_0.INIT=4'h1;
// @65:1101
  CFG2 \mtime_lo_ovfl_RNITMOA[0]  (
	.A(mtime_hi_we_Z),
	.B(mtime_lo_ovfl_Z[0]),
	.Y(mtime_hie)
);
defparam \mtime_lo_ovfl_RNITMOA[0] .INIT=4'hE;
// @53:81
  CFG3 \mtime_lo_lm_0[31]  (
	.A(mtime_lo_s[31]),
	.B(data[31]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[31])
);
defparam \mtime_lo_lm_0[31] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[30]  (
	.A(mtime_lo_s[30]),
	.B(data[30]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[30])
);
defparam \mtime_lo_lm_0[30] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[29]  (
	.A(mtime_lo_s[29]),
	.B(data[29]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[29])
);
defparam \mtime_lo_lm_0[29] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[28]  (
	.A(mtime_lo_s[28]),
	.B(data[28]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[28])
);
defparam \mtime_lo_lm_0[28] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[27]  (
	.A(mtime_lo_s[27]),
	.B(data[27]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[27])
);
defparam \mtime_lo_lm_0[27] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[26]  (
	.A(mtime_lo_s[26]),
	.B(data[26]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[26])
);
defparam \mtime_lo_lm_0[26] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[25]  (
	.A(mtime_lo_s[25]),
	.B(data[25]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[25])
);
defparam \mtime_lo_lm_0[25] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[24]  (
	.A(mtime_lo_s[24]),
	.B(data[24]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[24])
);
defparam \mtime_lo_lm_0[24] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[23]  (
	.A(mtime_lo_s[23]),
	.B(data[23]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[23])
);
defparam \mtime_lo_lm_0[23] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[22]  (
	.A(mtime_lo_s[22]),
	.B(data[22]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[22])
);
defparam \mtime_lo_lm_0[22] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[21]  (
	.A(mtime_lo_s[21]),
	.B(data[21]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[21])
);
defparam \mtime_lo_lm_0[21] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[20]  (
	.A(mtime_lo_s[20]),
	.B(data[20]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[20])
);
defparam \mtime_lo_lm_0[20] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[19]  (
	.A(mtime_lo_s[19]),
	.B(data[19]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[19])
);
defparam \mtime_lo_lm_0[19] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[18]  (
	.A(mtime_lo_s[18]),
	.B(data[18]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[18])
);
defparam \mtime_lo_lm_0[18] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[17]  (
	.A(mtime_lo_s[17]),
	.B(data[17]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[17])
);
defparam \mtime_lo_lm_0[17] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[16]  (
	.A(mtime_lo_s[16]),
	.B(data[16]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[16])
);
defparam \mtime_lo_lm_0[16] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[15]  (
	.A(mtime_lo_s[15]),
	.B(data[15]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[15])
);
defparam \mtime_lo_lm_0[15] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[14]  (
	.A(mtime_lo_s[14]),
	.B(data[14]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[14])
);
defparam \mtime_lo_lm_0[14] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[13]  (
	.A(mtime_lo_s[13]),
	.B(data[13]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[13])
);
defparam \mtime_lo_lm_0[13] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[12]  (
	.A(mtime_lo_s[12]),
	.B(data[12]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[12])
);
defparam \mtime_lo_lm_0[12] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[11]  (
	.A(mtime_lo_s[11]),
	.B(data[11]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[11])
);
defparam \mtime_lo_lm_0[11] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[10]  (
	.A(mtime_lo_s[10]),
	.B(data[10]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[10])
);
defparam \mtime_lo_lm_0[10] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[9]  (
	.A(mtime_lo_s[9]),
	.B(data[9]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[9])
);
defparam \mtime_lo_lm_0[9] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[8]  (
	.A(mtime_lo_s[8]),
	.B(data[8]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[8])
);
defparam \mtime_lo_lm_0[8] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[7]  (
	.A(mtime_lo_s[7]),
	.B(data[7]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[7])
);
defparam \mtime_lo_lm_0[7] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[6]  (
	.A(mtime_lo_s[6]),
	.B(data[6]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[6])
);
defparam \mtime_lo_lm_0[6] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[5]  (
	.A(mtime_lo_s[5]),
	.B(data[5]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[5])
);
defparam \mtime_lo_lm_0[5] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[4]  (
	.A(mtime_lo_s[4]),
	.B(data[4]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[4])
);
defparam \mtime_lo_lm_0[4] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[3]  (
	.A(mtime_lo_s[3]),
	.B(data[3]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[3])
);
defparam \mtime_lo_lm_0[3] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[2]  (
	.A(mtime_lo_s[2]),
	.B(data[2]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[2])
);
defparam \mtime_lo_lm_0[2] .INIT=8'hCA;
// @53:81
  CFG3 \mtime_lo_lm_0[1]  (
	.A(mtime_lo_s[1]),
	.B(data[1]),
	.C(mtime_lo_we_Z),
	.Y(mtime_lo_lm[1])
);
defparam \mtime_lo_lm_0[1] .INIT=8'hCA;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_2[13]  (
	.A(rw),
	.B(mtime_hi_Z[13]),
	.C(addr_1),
	.D(addr_0),
	.Y(data_RNO_2[13])
);
defparam \bus_rsp_o.data_RNO_2[13] .INIT=16'h0B00;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_2[12]  (
	.A(rw),
	.B(mtime_hi_Z[12]),
	.C(addr_1),
	.D(addr_0),
	.Y(data_RNO_2[12])
);
defparam \bus_rsp_o.data_RNO_2[12] .INIT=16'h0B00;
// @53:158
  CFG3 \cmp_sync.irq_o_1  (
	.A(un2_cmp_hi_eq_0_data_tmp[15]),
	.B(cmp_lo_ge_ff_Z),
	.C(un2_cmp_hi_gt_cry_31_Z),
	.Y(irq_o_1)
);
defparam \cmp_sync.irq_o_1 .INIT=8'hF4;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[13]  (
	.A(rw),
	.B(mtime_lo_Z[13]),
	.C(m13_a0_0_Z),
	.D(data_RNO_2[13]),
	.Y(m22_0_1)
);
defparam \bus_rsp_o.data_RNO_0[13] .INIT=16'h004F;
// @66:106
  CFG4 \bus_rsp_o.data_RNO_0[12]  (
	.A(rw),
	.B(mtime_lo_Z[12]),
	.C(m13_a0_0_Z),
	.D(data_RNO_2[12]),
	.Y(m13_0_1)
);
defparam \bus_rsp_o.data_RNO_0[12] .INIT=16'h004F;
// @66:106
  CFG2 m5_m1_e_0 (
	.A(addr_0),
	.B(addr_6),
	.Y(m5_m1_e_0_Z)
);
defparam m5_m1_e_0.INIT=4'h2;
// @66:106
  CFG4 mtime_hi_we_RNO (
	.A(m5_m1_e_0_Z),
	.B(addr_1),
	.C(stb),
	.D(m1_out),
	.Y(mtime_hi_we2)
);
defparam mtime_hi_we_RNO.INIT=16'h2000;
// @66:106
  CFG4 m5_m1_e (
	.A(m5_m1_e_0_Z),
	.B(addr_1),
	.C(stb),
	.D(m1_out),
	.Y(mtimecmp_hi_0_sqmuxa)
);
defparam m5_m1_e.INIT=16'h8000;
// @66:106
  CFG4 mtime_lo_we_RNO (
	.A(addr_0),
	.B(rw),
	.C(g0_1z),
	.D(addr_1),
	.Y(mtime_lo_we2)
);
defparam mtime_lo_we_RNO.INIT=16'h0040;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_mtime */

module neorv32_fifo_1_8_true_true (
  data,
  state_0,
  addr_0,
  rdata,
  un1_neorv32_bus_io_switch_inst_11_0,
  N_83,
  rw,
  free,
  half,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input [7:0] data ;
input state_0 ;
input addr_0 ;
output [7:0] rdata ;
input un1_neorv32_bus_io_switch_inst_11_0 ;
input N_83 ;
input rw ;
output free ;
output half ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire state_0 ;
wire addr_0 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire N_83 ;
wire rw ;
wire free ;
wire half ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [0:0] r_pnt;
wire [0:0] w_pnt;
wire [7:0] data_0;
wire [7:0] data_0_RNO;
wire [0:0] r_pnt_RNIJV5P;
wire VCC ;
wire N_64_i ;
wire GND ;
wire N_62_i ;
wire N_71_i ;
wire N_71_i_i ;
wire pointer_N_9_mux ;
// @28:103
  SLE \fifo.r_pnt[0]  (
	.Q(r_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:103
  SLE \fifo.w_pnt[0]  (
	.Q(w_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_62_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:207
  SLE half_o (
	.Q(half),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_71_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:207
  SLE free_o (
	.Q(free),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_71_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[0]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[7]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[6]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[5]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[4]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[3]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[2]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_RNO[1]),
	.EN(un1_neorv32_bus_io_switch_inst_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[7]  (
	.Q(rdata[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[6]  (
	.Q(rdata[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[5]  (
	.Q(rdata[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[4]  (
	.Q(rdata[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[3]  (
	.Q(rdata[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[2]  (
	.Q(rdata[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[1]  (
	.Q(rdata[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[0]  (
	.Q(rdata[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  CFG4 \fifo.r_pnt_RNIJV5P[0]  (
	.A(w_pnt[0]),
	.B(r_pnt[0]),
	.C(addr_0),
	.D(rw),
	.Y(r_pnt_RNIJV5P[0])
);
defparam \fifo.r_pnt_RNIJV5P[0] .INIT=16'h9000;
// @28:108
  CFG2 free_o_RNO (
	.A(w_pnt[0]),
	.B(r_pnt[0]),
	.Y(N_71_i_i)
);
defparam free_o_RNO.INIT=4'h9;
// @28:108
  CFG2 \fifo.r_pnt_RNIVQPE[0]  (
	.A(w_pnt[0]),
	.B(r_pnt[0]),
	.Y(N_71_i)
);
defparam \fifo.r_pnt_RNIVQPE[0] .INIT=4'h6;
// @28:103
  CFG4 \fifo.r_pnt_RNO[0]  (
	.A(w_pnt[0]),
	.B(r_pnt[0]),
	.C(N_83),
	.D(state_0),
	.Y(N_64_i)
);
defparam \fifo.r_pnt_RNO[0] .INIT=16'h0A0C;
// @28:108
  CFG4 \fifo.w_pnt_RNO_0[0]  (
	.A(N_83),
	.B(N_71_i),
	.C(addr_0),
	.D(rw),
	.Y(pointer_N_9_mux)
);
defparam \fifo.w_pnt_RNO_0[0] .INIT=16'h1000;
// @28:161
  CFG3 \fifo.data_0_RNO[1]  (
	.A(data_0[1]),
	.B(data[1]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[1])
);
defparam \fifo.data_0_RNO[1] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[2]  (
	.A(data_0[2]),
	.B(data[2]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[2])
);
defparam \fifo.data_0_RNO[2] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[3]  (
	.A(data_0[3]),
	.B(data[3]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[3])
);
defparam \fifo.data_0_RNO[3] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[4]  (
	.A(data_0[4]),
	.B(data[4]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[4])
);
defparam \fifo.data_0_RNO[4] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[5]  (
	.A(data_0[5]),
	.B(data[5]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[5])
);
defparam \fifo.data_0_RNO[5] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[6]  (
	.A(data_0[6]),
	.B(data[6]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[6])
);
defparam \fifo.data_0_RNO[6] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[7]  (
	.A(data_0[7]),
	.B(data[7]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[7])
);
defparam \fifo.data_0_RNO[7] .INIT=8'hCA;
// @28:161
  CFG3 \fifo.data_0_RNO[0]  (
	.A(data_0[0]),
	.B(data[0]),
	.C(r_pnt_RNIJV5P[0]),
	.Y(data_0_RNO[0])
);
defparam \fifo.data_0_RNO[0] .INIT=8'hCA;
// @28:103
  CFG4 \fifo.w_pnt_RNO[0]  (
	.A(w_pnt[0]),
	.B(N_83),
	.C(pointer_N_9_mux),
	.D(un1_neorv32_bus_io_switch_inst_11_0),
	.Y(N_62_i)
);
defparam \fifo.w_pnt_RNO[0] .INIT=16'h52A2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_1_8_true_true */

module neorv32_fifo_1_8_true_true_0 (
  addr_0,
  un1_neorv32_bus_io_switch_inst_11_0,
  rdata,
  sreg,
  rw,
  N_83,
  sim_mode,
  uart0,
  done,
  free,
  half,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input addr_0 ;
input un1_neorv32_bus_io_switch_inst_11_0 ;
output [7:0] rdata ;
input [8:1] sreg ;
input rw ;
output N_83 ;
input sim_mode ;
input uart0 ;
input done ;
output free ;
output half ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire addr_0 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire rw ;
wire N_83 ;
wire sim_mode ;
wire uart0 ;
wire done ;
wire free ;
wire half ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [0:0] w_pnt;
wire [0:0] r_pnt;
wire [7:0] data_0;
wire VCC ;
wire N_58_i ;
wire GND ;
wire N_70_i ;
wire N_70_i_i ;
wire N_60_i ;
wire N_15_i ;
wire pointer_N_6_mux ;
// @28:103
  SLE \fifo.w_pnt[0]  (
	.Q(w_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_58_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:207
  SLE half_o (
	.Q(half),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:207
  SLE free_o (
	.Q(free),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_70_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:103
  SLE \fifo.r_pnt[0]  (
	.Q(r_pnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_60_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[8]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[7]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[6]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[5]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[4]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[3]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[2]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  SLE \fifo.data_0[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[1]),
	.EN(N_15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[0]  (
	.Q(rdata[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[7]  (
	.Q(rdata[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[6]  (
	.Q(rdata[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[5]  (
	.Q(rdata[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[4]  (
	.Q(rdata[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[3]  (
	.Q(rdata[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[2]  (
	.Q(rdata[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:195
  SLE \rdata_o[1]  (
	.Q(rdata[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:161
  CFG3 \fifo.w_pnt_RNIVAJ01[0]  (
	.A(w_pnt[0]),
	.B(done),
	.C(r_pnt[0]),
	.Y(N_15_i)
);
defparam \fifo.w_pnt_RNIVAJ01[0] .INIT=8'h84;
// @28:207
  CFG2 free_o_RNO (
	.A(r_pnt[0]),
	.B(w_pnt[0]),
	.Y(N_70_i_i)
);
defparam free_o_RNO.INIT=4'h9;
// @28:207
  CFG2 half_o_RNO (
	.A(r_pnt[0]),
	.B(w_pnt[0]),
	.Y(N_70_i)
);
defparam half_o_RNO.INIT=4'h6;
// @28:108
  CFG2 \pointer_update.fifo.w_pnt_3_i_o3[0]  (
	.A(uart0),
	.B(sim_mode),
	.Y(N_83)
);
defparam \pointer_update.fifo.w_pnt_3_i_o3[0] .INIT=4'hD;
  CFG3 \fifo.r_pnt_RNO_0[0]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.C(addr_0),
	.Y(pointer_N_6_mux)
);
defparam \fifo.r_pnt_RNO_0[0] .INIT=8'h20;
// @28:103
  CFG4 \fifo.w_pnt_RNO[0]  (
	.A(w_pnt[0]),
	.B(done),
	.C(N_83),
	.D(r_pnt[0]),
	.Y(N_58_i)
);
defparam \fifo.w_pnt_RNO[0] .INIT=16'h020E;
// @28:103
  CFG4 \fifo.r_pnt_RNO[0]  (
	.A(N_83),
	.B(pointer_N_6_mux),
	.C(w_pnt[0]),
	.D(r_pnt[0]),
	.Y(N_60_i)
);
defparam \fifo.r_pnt_RNO[0] .INIT=16'h5140;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_1_8_true_true_0 */

module neorv32_uart (
  clk_div_10,
  clk_div_2,
  clk_div_1,
  clk_div_9,
  clk_div_11,
  clk_div_5,
  clk_div_0,
  clk_gen_0,
  clk_div_ff_9,
  clk_div_ff_1,
  clk_div_ff_8,
  clk_div_ff_0,
  clk_div_ff_10,
  clk_div_ff_4,
  addr_0,
  data_0_9,
  data_0_8,
  data_0_7,
  data_0_6,
  data_0_3,
  data_0_2,
  data_0_1,
  data_0_0,
  data_0_5,
  data_0_4,
  data_0_24,
  data_0_23,
  data_0_22,
  data_0_15,
  data_0_14,
  data_0_13,
  data_0_12,
  data_0_11,
  data_0_10,
  data_0_26,
  data_0_25,
  data,
  un1_neorv32_bus_io_switch_inst_11_0,
  un1_neorv32_uart0_inst_0,
  rw,
  UART_RX_c,
  clk_div_lcry,
  UART_TX_c,
  uart0_tx,
  uart0_rx,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input clk_div_10 ;
input clk_div_2 ;
input clk_div_1 ;
input clk_div_9 ;
input clk_div_11 ;
input clk_div_5 ;
input clk_div_0 ;
input clk_gen_0 ;
input clk_div_ff_9 ;
input clk_div_ff_1 ;
input clk_div_ff_8 ;
input clk_div_ff_0 ;
input clk_div_ff_10 ;
input clk_div_ff_4 ;
input addr_0 ;
output data_0_9 ;
output data_0_8 ;
output data_0_7 ;
output data_0_6 ;
output data_0_3 ;
output data_0_2 ;
output data_0_1 ;
output data_0_0 ;
input data_0_5 ;
input data_0_4 ;
output data_0_24 ;
output data_0_23 ;
output data_0_22 ;
output data_0_15 ;
output data_0_14 ;
output data_0_13 ;
output data_0_12 ;
output data_0_11 ;
output data_0_10 ;
output data_0_26 ;
output data_0_25 ;
inout [31:0] data /* synthesis syn_tristate = 1 */ ;
input un1_neorv32_bus_io_switch_inst_11_0 ;
output un1_neorv32_uart0_inst_0 ;
input rw ;
input UART_RX_c ;
output clk_div_lcry ;
output UART_TX_c ;
output uart0_tx ;
output uart0_rx ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire clk_div_10 ;
wire clk_div_2 ;
wire clk_div_1 ;
wire clk_div_9 ;
wire clk_div_11 ;
wire clk_div_5 ;
wire clk_div_0 ;
wire clk_gen_0 ;
wire clk_div_ff_9 ;
wire clk_div_ff_1 ;
wire clk_div_ff_8 ;
wire clk_div_ff_0 ;
wire clk_div_ff_10 ;
wire clk_div_ff_4 ;
wire addr_0 ;
wire data_0_9 ;
wire data_0_8 ;
wire data_0_7 ;
wire data_0_6 ;
wire data_0_3 ;
wire data_0_2 ;
wire data_0_1 ;
wire data_0_0 ;
wire data_0_5 ;
wire data_0_4 ;
wire data_0_24 ;
wire data_0_23 ;
wire data_0_22 ;
wire data_0_15 ;
wire data_0_14 ;
wire data_0_13 ;
wire data_0_12 ;
wire data_0_11 ;
wire data_0_10 ;
wire data_0_26 ;
wire data_0_25 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire un1_neorv32_uart0_inst_0 ;
wire rw ;
wire UART_RX_c ;
wire clk_div_lcry ;
wire UART_TX_c ;
wire uart0_tx ;
wire uart0_rx ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [9:0] baudcnt;
wire [9:0] baudcnt_s;
wire [9:0] baudcnt_0;
wire [9:0] baudcnt_s_0;
wire [5:0] state;
wire [0:0] state_0;
wire [9:0] sreg;
wire [8:0] sreg_6;
wire [8:1] sreg_0;
wire [2:0] prsc;
wire [9:0] baud;
wire [2:0] sync;
wire [30:2] data_28;
wire [3:0] bitcnt;
wire [3:0] bitcnt_5;
wire [3:0] bitcnt_0;
wire [3:0] bitcnt_6;
wire [8:0] baudcnt_cry;
wire [0:0] baudcnt_5_RNIT2D62_Y;
wire [8:0] baudcnt_5;
wire [1:1] baudcnt_5_RNI0Q2O3_Y;
wire [2:2] baudcnt_5_RNI5JO95_Y;
wire [3:3] baudcnt_5_RNICEER6_Y;
wire [4:4] baudcnt_5_RNILB4D8_Y;
wire [5:5] baudcnt_5_RNI0BQU9_Y;
wire [6:6] baudcnt_5_RNIDCGGB_Y;
wire [7:7] baudcnt_5_RNISF62D_Y;
wire [9:9] baudcnt_RNO_FCO;
wire [9:9] baudcnt_RNO_Y;
wire [0:0] state_RNIF56T;
wire [8:8] baudcnt_5_RNIDLSJE_Y;
wire [2:2] state_RNII1PJ3_S;
wire [2:2] state_RNII1PJ3_Y;
wire [8:0] baudcnt_cry_0;
wire [0:0] baudcnt_RNI5QTR7_Y;
wire [1:1] baudcnt_RNIQK24C_Y;
wire [2:2] baudcnt_RNIHH7CG_Y;
wire [3:3] baudcnt_RNIAGCKK_Y;
wire [4:4] baudcnt_RNI5HHSO_Y;
wire [5:5] baudcnt_RNI2KM4T_Y;
wire [6:6] baudcnt_RNI1PRC11_Y;
wire [7:7] baudcnt_RNI201L51_Y;
wire [9:9] baudcnt_RNO_FCO_0;
wire [9:9] baudcnt_RNO_Y_0;
wire [8:8] baudcnt_RNI596T91_Y;
wire [6:2] data_28cf1;
wire [7:0] rdata;
wire [7:0] rdata_0;
wire VCC ;
wire baudcnte ;
wire GND ;
wire baudcnt_1_sqmuxa_i ;
wire done ;
wire state_0_sqmuxa ;
wire N_52_i ;
wire N_54_i ;
wire txd_3 ;
wire N_167_i ;
wire N_165_i ;
wire N_163_i ;
wire N_157_i ;
wire uart0 ;
wire N_318_i ;
wire irq_rx_full ;
wire enable_N_3_mux_0 ;
wire irq_rx_half ;
wire irq_rx_nempty ;
wire irq_tx_empty ;
wire irq_tx_nhalf ;
wire sim_mode ;
wire over ;
wire un1_N_5_mux_0 ;
wire un1_N_5_mux_i ;
wire hwfc_en ;
wire baudcnt_0_sqmuxa ;
wire state_3_0_0 ;
wire N_28_i ;
wire N_32_i ;
wire uart_clk ;
wire N_36_i ;
wire N_46_i ;
wire N_48_i ;
wire baudcnt_cry_cy ;
wire tmp_v_1_RNISDNK_S ;
wire tmp_v_1_RNISDNK_Y ;
wire tmp_v_1 ;
wire baudcnt_cry_cy_0 ;
wire N_65 ;
wire N_67 ;
wire uart_clk_7_2_Z ;
wire uart_clk_7_2_0_Z ;
wire N_74 ;
wire N_72 ;
wire N_28_icf1 ;
wire free ;
wire N_52_i_1 ;
wire half ;
wire uart_clk_7_1_Z ;
wire uart_clk_7_2_1 ;
wire uart_clk_7_1_0_1_Z ;
wire uart_clk_7_1_0_Z ;
wire uart_clk_7_2_0_1_Z ;
wire N_66 ;
wire N_321 ;
wire N_69 ;
wire un1_m2_0_a2_0 ;
wire state_3_0_166_0_o4_6 ;
wire state_3_0_166_0_o4_5 ;
wire tmp_v_1_6 ;
wire tmp_v_1_5 ;
wire N_323_3 ;
wire half_0 ;
wire N_107 ;
wire free_0 ;
wire N_68 ;
wire N_79 ;
wire CO1 ;
wire CO2 ;
wire N_186 ;
wire N_185 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107_0 ;
wire N_106 ;
wire N_105 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_2 ;
wire N_83 ;
// @39:350
  SLE \tx_engine.baudcnt[9]  (
	.Q(baudcnt[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[9]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[8]  (
	.Q(baudcnt[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[8]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[7]  (
	.Q(baudcnt[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[7]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[6]  (
	.Q(baudcnt[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[6]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[5]  (
	.Q(baudcnt[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[5]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[4]  (
	.Q(baudcnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[4]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[3]  (
	.Q(baudcnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[3]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[2]  (
	.Q(baudcnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[2]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[1]  (
	.Q(baudcnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[1]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.baudcnt[0]  (
	.Q(baudcnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s[0]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[9]  (
	.Q(baudcnt_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[9]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[8]  (
	.Q(baudcnt_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[8]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[7]  (
	.Q(baudcnt_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[7]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[6]  (
	.Q(baudcnt_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[6]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[5]  (
	.Q(baudcnt_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[5]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[4]  (
	.Q(baudcnt_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[4]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[3]  (
	.Q(baudcnt_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[3]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[2]  (
	.Q(baudcnt_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[2]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[1]  (
	.Q(baudcnt_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[1]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.baudcnt[0]  (
	.Q(baudcnt_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(baudcnt_s_0[0]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_uart0_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un1_neorv32_bus_io_switch_inst_11_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.done  (
	.Q(done),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(state_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:335
  SLE irq_rx_o (
	.Q(uart0_rx),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:295
  SLE irq_tx_o (
	.Q(uart0_tx),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_54_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.txd  (
	.Q(UART_TX_c),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(txd_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.state[0]  (
	.Q(state[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_167_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_165_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.state[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_163_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.state[5]  (
	.Q(state[5]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_157_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.state[1]  (
	.Q(clk_div_lcry),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(uart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.state[0]  (
	.Q(state_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_318_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.irq_rx_full  (
	.Q(irq_rx_full),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[24]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.irq_rx_half  (
	.Q(irq_rx_half),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[23]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.irq_rx_nempty  (
	.Q(irq_rx_nempty),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[22]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.irq_tx_empty  (
	.Q(irq_tx_empty),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[25]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.irq_tx_nhalf  (
	.Q(irq_tx_nhalf),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[26]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.sim_mode  (
	.Q(sim_mode),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[1]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:478
  SLE \rx_engine.over  (
	.Q(over),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(un1_N_5_mux_0),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.enable  (
	.Q(uart0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[0]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.hwfc_en  (
	.Q(hwfc_en),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[2]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[5]  (
	.Q(sreg[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[6]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[4]  (
	.Q(sreg[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[5]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[3]  (
	.Q(sreg[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[4]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[2]  (
	.Q(sreg[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[3]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[1]  (
	.Q(sreg[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[2]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[8]  (
	.Q(sreg[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[8]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[7]  (
	.Q(sreg[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[7]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[6]  (
	.Q(sreg_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[6]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[5]  (
	.Q(sreg_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[5]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[4]  (
	.Q(sreg_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[4]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[3]  (
	.Q(sreg_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[3]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[2]  (
	.Q(sreg_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[2]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[1]  (
	.Q(sreg_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[1]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.sreg[0]  (
	.Q(sreg[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_6[0]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.prsc[0]  (
	.Q(prsc[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[3]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[9]  (
	.Q(baud[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[15]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[8]  (
	.Q(baud[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[14]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[7]  (
	.Q(baud[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[13]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[6]  (
	.Q(baud[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[12]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[5]  (
	.Q(baud[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[11]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[4]  (
	.Q(baud[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[10]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[3]  (
	.Q(baud[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[9]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[2]  (
	.Q(baud[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[8]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[1]  (
	.Q(baud[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[7]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.baud[0]  (
	.Q(baud[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[6]),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[9]  (
	.Q(sreg[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sync[2]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[8]  (
	.Q(sreg_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg[9]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[7]  (
	.Q(sreg_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_0[8]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sreg[6]  (
	.Q(sreg[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sreg_0[7]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[12]  (
	.Q(data_0_9),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[11]  (
	.Q(data_0_8),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[10]  (
	.Q(data_0_7),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[9]  (
	.Q(data_0_6),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[8]  (
	.Q(data[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[7]  (
	.Q(data[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[6]  (
	.Q(data_0_3),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[5]  (
	.Q(data_0_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[4]  (
	.Q(data_0_1),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_28_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[3]  (
	.Q(data_0_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_32_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sync[2]  (
	.Q(sync[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(UART_RX_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sync[1]  (
	.Q(sync[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sync[2]),
	.EN(uart_clk),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.sync[0]  (
	.Q(sync[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sync[1]),
	.EN(uart_clk),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.prsc[2]  (
	.Q(prsc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_5),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \ctrl.prsc[1]  (
	.Q(prsc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_0_4),
	.EN(enable_N_3_mux_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[27]  (
	.Q(data_0_24),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[26]  (
	.Q(data_0_23),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[25]  (
	.Q(data_0_22),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[24]  (
	.Q(data[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[22]  (
	.Q(data[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_36_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[21]  (
	.Q(data[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[19]  (
	.Q(data[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[18]  (
	.Q(data_0_15),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[17]  (
	.Q(data_0_14),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[16]  (
	.Q(data_0_13),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[15]  (
	.Q(data_0_12),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[14]  (
	.Q(data_0_11),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[13]  (
	.Q(data_0_10),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.bitcnt[3]  (
	.Q(bitcnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.bitcnt[2]  (
	.Q(bitcnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.bitcnt[1]  (
	.Q(bitcnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:421
  SLE \rx_engine.bitcnt[0]  (
	.Q(bitcnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.bitcnt[3]  (
	.Q(bitcnt_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.bitcnt[2]  (
	.Q(bitcnt_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_46_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.bitcnt[1]  (
	.Q(bitcnt_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:350
  SLE \tx_engine.bitcnt[0]  (
	.Q(bitcnt_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(bitcnt_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[31]  (
	.Q(data[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_48_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[30]  (
	.Q(data[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[29]  (
	.Q(data_0_26),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:187
  SLE \bus_rsp_o.data[28]  (
	.Q(data_0_25),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_28[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:1122
  ARI1 \receiver.or_reduce_f.tmp_v_1_RNISDNK  (
	.FCO(baudcnt_cry_cy),
	.S(tmp_v_1_RNISDNK_S),
	.Y(tmp_v_1_RNISDNK_Y),
	.B(tmp_v_1),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \receiver.or_reduce_f.tmp_v_1_RNISDNK .INIT=20'h47700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNIT2D62[0]  (
	.FCO(baudcnt_cry[0]),
	.S(baudcnt_s_0[0]),
	.Y(baudcnt_5_RNIT2D62_Y[0]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[0]),
	.D(baudcnt_0[0]),
	.A(VCC),
	.FCI(baudcnt_cry_cy)
);
defparam \receiver.rx_engine.baudcnt_5_RNIT2D62[0] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNI0Q2O3[1]  (
	.FCO(baudcnt_cry[1]),
	.S(baudcnt_s_0[1]),
	.Y(baudcnt_5_RNI0Q2O3_Y[1]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[1]),
	.D(baudcnt_0[1]),
	.A(VCC),
	.FCI(baudcnt_cry[0])
);
defparam \receiver.rx_engine.baudcnt_5_RNI0Q2O3[1] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNI5JO95[2]  (
	.FCO(baudcnt_cry[2]),
	.S(baudcnt_s_0[2]),
	.Y(baudcnt_5_RNI5JO95_Y[2]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[2]),
	.D(baudcnt_0[2]),
	.A(VCC),
	.FCI(baudcnt_cry[1])
);
defparam \receiver.rx_engine.baudcnt_5_RNI5JO95[2] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNICEER6[3]  (
	.FCO(baudcnt_cry[3]),
	.S(baudcnt_s_0[3]),
	.Y(baudcnt_5_RNICEER6_Y[3]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[3]),
	.D(baudcnt_0[3]),
	.A(VCC),
	.FCI(baudcnt_cry[2])
);
defparam \receiver.rx_engine.baudcnt_5_RNICEER6[3] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNILB4D8[4]  (
	.FCO(baudcnt_cry[4]),
	.S(baudcnt_s_0[4]),
	.Y(baudcnt_5_RNILB4D8_Y[4]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[4]),
	.D(baudcnt_0[4]),
	.A(VCC),
	.FCI(baudcnt_cry[3])
);
defparam \receiver.rx_engine.baudcnt_5_RNILB4D8[4] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNI0BQU9[5]  (
	.FCO(baudcnt_cry[5]),
	.S(baudcnt_s_0[5]),
	.Y(baudcnt_5_RNI0BQU9_Y[5]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[5]),
	.D(baudcnt_0[5]),
	.A(VCC),
	.FCI(baudcnt_cry[4])
);
defparam \receiver.rx_engine.baudcnt_5_RNI0BQU9[5] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNIDCGGB[6]  (
	.FCO(baudcnt_cry[6]),
	.S(baudcnt_s_0[6]),
	.Y(baudcnt_5_RNIDCGGB_Y[6]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[6]),
	.D(baudcnt_0[6]),
	.A(VCC),
	.FCI(baudcnt_cry[5])
);
defparam \receiver.rx_engine.baudcnt_5_RNIDCGGB[6] .INIT=20'h62700;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNISF62D[7]  (
	.FCO(baudcnt_cry[7]),
	.S(baudcnt_s_0[7]),
	.Y(baudcnt_5_RNISF62D_Y[7]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[7]),
	.D(baudcnt_0[7]),
	.A(VCC),
	.FCI(baudcnt_cry[6])
);
defparam \receiver.rx_engine.baudcnt_5_RNISF62D[7] .INIT=20'h62700;
// @65:1122
  ARI1 \rx_engine.baudcnt_RNO[9]  (
	.FCO(baudcnt_RNO_FCO[9]),
	.S(baudcnt_s_0[9]),
	.Y(baudcnt_RNO_Y[9]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baud[9]),
	.D(baudcnt_0[9]),
	.A(state_RNIF56T[0]),
	.FCI(baudcnt_cry[8])
);
defparam \rx_engine.baudcnt_RNO[9] .INIT=20'h4AF27;
// @65:1122
  ARI1 \receiver.rx_engine.baudcnt_5_RNIDLSJE[8]  (
	.FCO(baudcnt_cry[8]),
	.S(baudcnt_s_0[8]),
	.Y(baudcnt_5_RNIDLSJE_Y[8]),
	.B(tmp_v_1_RNISDNK_Y),
	.C(baudcnt_5[8]),
	.D(baudcnt_0[8]),
	.A(VCC),
	.FCI(baudcnt_cry[7])
);
defparam \receiver.rx_engine.baudcnt_5_RNIDLSJE[8] .INIT=20'h62700;
// @65:1122
  ARI1 \tx_engine.state_RNII1PJ3[2]  (
	.FCO(baudcnt_cry_cy_0),
	.S(state_RNII1PJ3_S[2]),
	.Y(state_RNII1PJ3_Y[2]),
	.B(N_65),
	.C(state[2]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \tx_engine.state_RNII1PJ3[2] .INIT=20'h4DD00;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNI5QTR7[0]  (
	.FCO(baudcnt_cry_0[0]),
	.S(baudcnt_s[0]),
	.Y(baudcnt_RNI5QTR7_Y[0]),
	.B(baud[0]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[0]),
	.A(VCC),
	.FCI(baudcnt_cry_cy_0)
);
defparam \tx_engine.baudcnt_RNI5QTR7[0] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNIQK24C[1]  (
	.FCO(baudcnt_cry_0[1]),
	.S(baudcnt_s[1]),
	.Y(baudcnt_RNIQK24C_Y[1]),
	.B(baud[1]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[1]),
	.A(VCC),
	.FCI(baudcnt_cry_0[0])
);
defparam \tx_engine.baudcnt_RNIQK24C[1] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNIHH7CG[2]  (
	.FCO(baudcnt_cry_0[2]),
	.S(baudcnt_s[2]),
	.Y(baudcnt_RNIHH7CG_Y[2]),
	.B(baud[2]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[2]),
	.A(VCC),
	.FCI(baudcnt_cry_0[1])
);
defparam \tx_engine.baudcnt_RNIHH7CG[2] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNIAGCKK[3]  (
	.FCO(baudcnt_cry_0[3]),
	.S(baudcnt_s[3]),
	.Y(baudcnt_RNIAGCKK_Y[3]),
	.B(baud[3]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[3]),
	.A(VCC),
	.FCI(baudcnt_cry_0[2])
);
defparam \tx_engine.baudcnt_RNIAGCKK[3] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNI5HHSO[4]  (
	.FCO(baudcnt_cry_0[4]),
	.S(baudcnt_s[4]),
	.Y(baudcnt_RNI5HHSO_Y[4]),
	.B(baud[4]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[4]),
	.A(VCC),
	.FCI(baudcnt_cry_0[3])
);
defparam \tx_engine.baudcnt_RNI5HHSO[4] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNI2KM4T[5]  (
	.FCO(baudcnt_cry_0[5]),
	.S(baudcnt_s[5]),
	.Y(baudcnt_RNI2KM4T_Y[5]),
	.B(baud[5]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[5]),
	.A(VCC),
	.FCI(baudcnt_cry_0[4])
);
defparam \tx_engine.baudcnt_RNI2KM4T[5] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNI1PRC11[6]  (
	.FCO(baudcnt_cry_0[6]),
	.S(baudcnt_s[6]),
	.Y(baudcnt_RNI1PRC11_Y[6]),
	.B(baud[6]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[6]),
	.A(VCC),
	.FCI(baudcnt_cry_0[5])
);
defparam \tx_engine.baudcnt_RNI1PRC11[6] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNI201L51[7]  (
	.FCO(baudcnt_cry_0[7]),
	.S(baudcnt_s[7]),
	.Y(baudcnt_RNI201L51_Y[7]),
	.B(baud[7]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[7]),
	.A(VCC),
	.FCI(baudcnt_cry_0[6])
);
defparam \tx_engine.baudcnt_RNI201L51[7] .INIT=20'h64700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNO[9]  (
	.FCO(baudcnt_RNO_FCO_0[9]),
	.S(baudcnt_s[9]),
	.Y(baudcnt_RNO_Y_0[9]),
	.B(baud[9]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[9]),
	.A(VCC),
	.FCI(baudcnt_cry_0[8])
);
defparam \tx_engine.baudcnt_RNO[9] .INIT=20'h44700;
// @65:1122
  ARI1 \tx_engine.baudcnt_RNI596T91[8]  (
	.FCO(baudcnt_cry_0[8]),
	.S(baudcnt_s[8]),
	.Y(baudcnt_RNI596T91_Y[8]),
	.B(baud[8]),
	.C(state_RNII1PJ3_Y[2]),
	.D(baudcnt[8]),
	.A(VCC),
	.FCI(baudcnt_cry_0[7])
);
defparam \tx_engine.baudcnt_RNI596T91[8] .INIT=20'h64700;
// @39:368
  CFG4 \transmitter.tx_engine.bitcnt_6_0[0]  (
	.A(state[2]),
	.B(bitcnt_0[0]),
	.C(N_67),
	.D(N_65),
	.Y(bitcnt_6[0])
);
defparam \transmitter.tx_engine.bitcnt_6_0[0] .INIT=16'hEEEB;
// @39:368
  CFG3 \un1_tx_engine.state_3_0_0  (
	.A(N_67),
	.B(state[2]),
	.C(N_65),
	.Y(state_3_0_0)
);
defparam \un1_tx_engine.state_3_0_0 .INIT=8'hCD;
// @65:1122
  CFG4 \tx_engine.state_RNI2Q5L4[1]  (
	.A(state[1]),
	.B(state[2]),
	.C(N_65),
	.D(N_67),
	.Y(baudcnte)
);
defparam \tx_engine.state_RNI2Q5L4[1] .INIT=16'hCCDF;
// @65:1122
  CFG4 uart_clk_7_2_0_RNI6J8Q (
	.A(prsc[0]),
	.B(state[0]),
	.C(uart_clk_7_2_Z),
	.D(uart_clk_7_2_0_Z),
	.Y(N_67)
);
defparam uart_clk_7_2_0_RNI6J8Q.INIT=16'h37BF;
// @39:350
  CFG4 \tx_engine.bitcnt_RNIM7EG[3]  (
	.A(bitcnt_0[1]),
	.B(bitcnt_0[0]),
	.C(bitcnt_0[3]),
	.D(bitcnt_0[2]),
	.Y(N_74)
);
defparam \tx_engine.bitcnt_RNIM7EG[3] .INIT=16'hFFFE;
// @39:441
  CFG4 \receiver.rx_engine.baudcnt_5[0]  (
	.A(baud[0]),
	.B(baud[1]),
	.C(state_0[0]),
	.D(clk_div_lcry),
	.Y(baudcnt_5[0])
);
defparam \receiver.rx_engine.baudcnt_5[0] .INIT=16'hACAA;
// @39:368
  CFG3 \transmitter.tx_engine.bitcnt_6_0_o3[3]  (
	.A(bitcnt_0[2]),
	.B(bitcnt_0[1]),
	.C(bitcnt_0[0]),
	.Y(N_72)
);
defparam \transmitter.tx_engine.bitcnt_6_0_o3[3] .INIT=8'hFE;
// @39:209
  CFG2 \bus_access.bus_rsp_o.data_28[6]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(data_28cf1[6]),
	.Y(data_28[6])
);
defparam \bus_access.bus_rsp_o.data_28[6] .INIT=4'h8;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28cf1[6]  (
	.A(rdata[6]),
	.B(baud[0]),
	.C(rw),
	.D(addr_0),
	.Y(data_28cf1[6])
);
defparam \bus_access.bus_rsp_o.data_28cf1[6] .INIT=16'h0A0C;
// @39:187
  CFG2 \bus_rsp_o.data_RNO[4]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(N_28_icf1),
	.Y(N_28_i)
);
defparam \bus_rsp_o.data_RNO[4] .INIT=4'h8;
// @39:187
  CFG4 \bus_rsp_o.data_RNO_0[4]  (
	.A(rdata[1]),
	.B(sim_mode),
	.C(rw),
	.D(addr_0),
	.Y(N_28_icf1)
);
defparam \bus_rsp_o.data_RNO_0[4] .INIT=16'h0A0C;
// @39:209
  CFG2 \bus_access.bus_rsp_o.data_28[3]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(data_28cf1[3]),
	.Y(data_28[3])
);
defparam \bus_access.bus_rsp_o.data_28[3] .INIT=4'h8;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28cf1[3]  (
	.A(rdata[3]),
	.B(prsc[0]),
	.C(rw),
	.D(addr_0),
	.Y(data_28cf1[3])
);
defparam \bus_access.bus_rsp_o.data_28cf1[3] .INIT=16'h0A0C;
// @39:209
  CFG2 \bus_access.bus_rsp_o.data_28[2]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(data_28cf1[2]),
	.Y(data_28[2])
);
defparam \bus_access.bus_rsp_o.data_28[2] .INIT=4'h8;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28cf1[2]  (
	.A(rdata[2]),
	.B(hwfc_en),
	.C(rw),
	.D(addr_0),
	.Y(data_28cf1[2])
);
defparam \bus_access.bus_rsp_o.data_28cf1[2] .INIT=16'h0A0C;
// @39:335
  CFG4 irq_rx_o_RNO (
	.A(free),
	.B(irq_rx_full),
	.C(uart0),
	.D(N_52_i_1),
	.Y(N_52_i)
);
defparam irq_rx_o_RNO.INIT=16'h40F0;
// @39:335
  CFG3 irq_rx_o_RNO_0 (
	.A(half),
	.B(irq_rx_nempty),
	.C(irq_rx_half),
	.Y(N_52_i_1)
);
defparam irq_rx_o_RNO_0.INIT=8'h57;
// @39:261
  CFG4 uart_clk_7_2 (
	.A(uart_clk_7_1_Z),
	.B(uart_clk_7_2_1),
	.C(clk_div_ff_9),
	.D(prsc[1]),
	.Y(uart_clk_7_2_Z)
);
defparam uart_clk_7_2.INIT=16'h46AA;
// @39:261
  CFG4 uart_clk_7_2_1_0 (
	.A(clk_div_ff_1),
	.B(clk_div_10),
	.C(clk_div_2),
	.D(uart_clk_7_1_Z),
	.Y(uart_clk_7_2_1)
);
defparam uart_clk_7_2_1_0.INIT=16'h3350;
// @39:261
  CFG4 uart_clk_7_1_0 (
	.A(clk_div_ff_8),
	.B(prsc[2]),
	.C(prsc[1]),
	.D(uart_clk_7_1_0_1_Z),
	.Y(uart_clk_7_1_0_Z)
);
defparam uart_clk_7_1_0.INIT=16'hC3C4;
// @39:261
  CFG4 uart_clk_7_1_0_1 (
	.A(clk_div_1),
	.B(prsc[2]),
	.C(clk_div_ff_0),
	.D(clk_div_9),
	.Y(uart_clk_7_1_0_1_Z)
);
defparam uart_clk_7_1_0_1.INIT=16'h02CE;
// @39:261
  CFG4 uart_clk_7_2_0 (
	.A(uart_clk_7_1_0_Z),
	.B(uart_clk_7_2_0_1_Z),
	.C(clk_div_ff_10),
	.D(prsc[1]),
	.Y(uart_clk_7_2_0_Z)
);
defparam uart_clk_7_2_0.INIT=16'h46AA;
// @39:261
  CFG4 uart_clk_7_2_0_1 (
	.A(clk_div_ff_4),
	.B(clk_div_11),
	.C(clk_div_5),
	.D(uart_clk_7_1_0_Z),
	.Y(uart_clk_7_2_0_1_Z)
);
defparam uart_clk_7_2_0_1.INIT=16'h3350;
  CFG3 uart_clk_7_2_0_RNITE4J (
	.A(uart_clk_7_2_0_Z),
	.B(prsc[0]),
	.C(uart_clk_7_2_Z),
	.Y(uart_clk)
);
defparam uart_clk_7_2_0_RNITE4J.INIT=8'hB8;
// @39:261
  CFG4 uart_clk_7_1 (
	.A(prsc[1]),
	.B(clk_gen_0),
	.C(clk_div_0),
	.D(prsc[2]),
	.Y(uart_clk_7_1_Z)
);
defparam uart_clk_7_1.INIT=16'hEE50;
// @39:209
  CFG2 \bus_access.bus_rsp_o.data_28_i_o3[1]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.Y(N_66)
);
defparam \bus_access.bus_rsp_o.data_28_i_o3[1] .INIT=4'hD;
// @39:421
  CFG2 \rx_engine.state_RNIF56T[0]  (
	.A(clk_div_lcry),
	.B(state_0[0]),
	.Y(state_RNIF56T[0])
);
defparam \rx_engine.state_RNIF56T[0] .INIT=4'h2;
// @39:421
  CFG2 \rx_engine.state_RNO_0[0]  (
	.A(sync[1]),
	.B(sync[0]),
	.Y(N_321)
);
defparam \rx_engine.state_RNO_0[0] .INIT=4'hB;
// @39:368
  CFG2 \transmitter.tx_engine.bitcnt_6_0_o3[1]  (
	.A(bitcnt_0[0]),
	.B(bitcnt_0[1]),
	.Y(N_69)
);
defparam \transmitter.tx_engine.bitcnt_6_0_o3[1] .INIT=4'hE;
// @39:368
  CFG2 \transmitter.tx_engine.sreg_6[8]  (
	.A(state[2]),
	.B(rdata[7]),
	.Y(sreg_6[8])
);
defparam \transmitter.tx_engine.sreg_6[8] .INIT=4'hD;
// @39:368
  CFG2 \transmitter.tx_engine.sreg_6[0]  (
	.A(state[2]),
	.B(sreg_0[1]),
	.Y(sreg_6[0])
);
defparam \transmitter.tx_engine.sreg_6[0] .INIT=4'h4;
// @39:399
  CFG2 \transmitter.tx_engine.txd_3  (
	.A(state[0]),
	.B(sreg[0]),
	.Y(txd_3)
);
defparam \transmitter.tx_engine.txd_3 .INIT=4'hD;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[7]  (
	.A(state[2]),
	.B(rdata_0[6]),
	.C(sreg[8]),
	.Y(sreg_6[7])
);
defparam \transmitter.tx_engine.sreg_6[7] .INIT=8'hD8;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[6]  (
	.A(state[2]),
	.B(rdata[5]),
	.C(sreg[7]),
	.Y(sreg_6[6])
);
defparam \transmitter.tx_engine.sreg_6[6] .INIT=8'hD8;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[5]  (
	.A(state[2]),
	.B(rdata[4]),
	.C(sreg_0[6]),
	.Y(sreg_6[5])
);
defparam \transmitter.tx_engine.sreg_6[5] .INIT=8'hD8;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[4]  (
	.A(state[2]),
	.B(rdata_0[3]),
	.C(sreg_0[5]),
	.Y(sreg_6[4])
);
defparam \transmitter.tx_engine.sreg_6[4] .INIT=8'hD8;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[3]  (
	.A(state[2]),
	.B(rdata_0[2]),
	.C(sreg_0[4]),
	.Y(sreg_6[3])
);
defparam \transmitter.tx_engine.sreg_6[3] .INIT=8'hD8;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[2]  (
	.A(state[2]),
	.B(rdata_0[1]),
	.C(sreg_0[3]),
	.Y(sreg_6[2])
);
defparam \transmitter.tx_engine.sreg_6[2] .INIT=8'hD8;
// @39:368
  CFG3 \transmitter.tx_engine.sreg_6[1]  (
	.A(state[2]),
	.B(rdata[0]),
	.C(sreg_0[2]),
	.Y(sreg_6[1])
);
defparam \transmitter.tx_engine.sreg_6[1] .INIT=8'hD8;
// @39:483
  CFG3 \rx_engine.over_RNO_1  (
	.A(free),
	.B(done),
	.C(uart0),
	.Y(un1_m2_0_a2_0)
);
defparam \rx_engine.over_RNO_1 .INIT=8'hB0;
// @65:1122
  CFG4 \tx_engine.baudcnt_RNIABEB1[0]  (
	.A(baudcnt[3]),
	.B(baudcnt[2]),
	.C(baudcnt[1]),
	.D(baudcnt[0]),
	.Y(state_3_0_166_0_o4_6)
);
defparam \tx_engine.baudcnt_RNIABEB1[0] .INIT=16'hFFFE;
// @65:1122
  CFG4 \tx_engine.baudcnt_RNIQREB1[4]  (
	.A(baudcnt[7]),
	.B(baudcnt[6]),
	.C(baudcnt[5]),
	.D(baudcnt[4]),
	.Y(state_3_0_166_0_o4_5)
);
defparam \tx_engine.baudcnt_RNIQREB1[4] .INIT=16'hFFFE;
// @10:1024
  CFG4 \receiver.or_reduce_f.tmp_v_1_6  (
	.A(baudcnt_0[7]),
	.B(baudcnt_0[6]),
	.C(baudcnt_0[5]),
	.D(baudcnt_0[4]),
	.Y(tmp_v_1_6)
);
defparam \receiver.or_reduce_f.tmp_v_1_6 .INIT=16'hFFFE;
// @10:1024
  CFG4 \receiver.or_reduce_f.tmp_v_1_5  (
	.A(baudcnt_0[3]),
	.B(baudcnt_0[2]),
	.C(baudcnt_0[1]),
	.D(baudcnt_0[0]),
	.Y(tmp_v_1_5)
);
defparam \receiver.or_reduce_f.tmp_v_1_5 .INIT=16'hFFFE;
// @39:209
  CFG3 \ctrl.enable_m1_e_0  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.C(addr_0),
	.Y(enable_N_3_mux_0)
);
defparam \ctrl.enable_m1_e_0 .INIT=8'h08;
// @39:421
  CFG4 \rx_engine.bitcnt_RNIEN1A1[3]  (
	.A(bitcnt[3]),
	.B(bitcnt[2]),
	.C(bitcnt[1]),
	.D(bitcnt[0]),
	.Y(N_323_3)
);
defparam \rx_engine.bitcnt_RNIEN1A1[3] .INIT=16'h0001;
// @39:209
  CFG3 \bus_access.bus_rsp_o.data_28_i_a3[31]  (
	.A(half_0),
	.B(state[2]),
	.C(state[5]),
	.Y(N_107)
);
defparam \bus_access.bus_rsp_o.data_28_i_a3[31] .INIT=8'h54;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28[4]  (
	.A(rdata_0[4]),
	.B(prsc[1]),
	.C(addr_0),
	.D(N_66),
	.Y(data_28[4])
);
defparam \bus_access.bus_rsp_o.data_28[4] .INIT=16'h00AC;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28[5]  (
	.A(rdata_0[5]),
	.B(prsc[2]),
	.C(addr_0),
	.D(N_66),
	.Y(data_28[5])
);
defparam \bus_access.bus_rsp_o.data_28[5] .INIT=16'h00AC;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28[7]  (
	.A(rdata_0[7]),
	.B(baud[1]),
	.C(addr_0),
	.D(N_66),
	.Y(data_28[7])
);
defparam \bus_access.bus_rsp_o.data_28[7] .INIT=16'h00AC;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[8]  (
	.A(baud[8]),
	.B(state_RNIF56T[0]),
	.C(baud[9]),
	.Y(baudcnt_5[8])
);
defparam \receiver.rx_engine.baudcnt_5[8] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[7]  (
	.A(baud[7]),
	.B(state_RNIF56T[0]),
	.C(baud[8]),
	.Y(baudcnt_5[7])
);
defparam \receiver.rx_engine.baudcnt_5[7] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[6]  (
	.A(baud[6]),
	.B(state_RNIF56T[0]),
	.C(baud[7]),
	.Y(baudcnt_5[6])
);
defparam \receiver.rx_engine.baudcnt_5[6] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[5]  (
	.A(baud[5]),
	.B(state_RNIF56T[0]),
	.C(baud[6]),
	.Y(baudcnt_5[5])
);
defparam \receiver.rx_engine.baudcnt_5[5] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[4]  (
	.A(baud[4]),
	.B(state_RNIF56T[0]),
	.C(baud[5]),
	.Y(baudcnt_5[4])
);
defparam \receiver.rx_engine.baudcnt_5[4] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[3]  (
	.A(baud[3]),
	.B(state_RNIF56T[0]),
	.C(baud[4]),
	.Y(baudcnt_5[3])
);
defparam \receiver.rx_engine.baudcnt_5[3] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[2]  (
	.A(baud[2]),
	.B(state_RNIF56T[0]),
	.C(baud[3]),
	.Y(baudcnt_5[2])
);
defparam \receiver.rx_engine.baudcnt_5[2] .INIT=8'hE2;
// @39:441
  CFG3 \receiver.rx_engine.baudcnt_5[1]  (
	.A(baud[1]),
	.B(state_RNIF56T[0]),
	.C(baud[2]),
	.Y(baudcnt_5[1])
);
defparam \receiver.rx_engine.baudcnt_5[1] .INIT=8'hE2;
// @39:421
  CFG3 \rx_engine.state_RNICKAG1[0]  (
	.A(state_0[0]),
	.B(clk_div_lcry),
	.C(uart_clk),
	.Y(baudcnt_1_sqmuxa_i)
);
defparam \rx_engine.state_RNICKAG1[0] .INIT=8'hC4;
// @39:483
  CFG4 \rx_engine.over_RNO  (
	.A(addr_0),
	.B(un1_neorv32_bus_io_switch_inst_11_0),
	.C(uart0),
	.D(rw),
	.Y(un1_N_5_mux_0)
);
defparam \rx_engine.over_RNO .INIT=16'hF070;
// @39:209
  CFG4 \bus_access.bus_rsp_o.data_28[30]  (
	.A(rw),
	.B(over),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[30])
);
defparam \bus_access.bus_rsp_o.data_28[30] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[24]  (
	.A(rw),
	.B(free_0),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[21])
);
defparam \bus_rsp_o.data_RNO[24] .INIT=16'h0010;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[29]  (
	.A(rw),
	.B(irq_tx_nhalf),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[26])
);
defparam \bus_rsp_o.data_RNO[29] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[28]  (
	.A(rw),
	.B(irq_tx_empty),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[25])
);
defparam \bus_rsp_o.data_RNO[28] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[27]  (
	.A(rw),
	.B(irq_rx_full),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[24])
);
defparam \bus_rsp_o.data_RNO[27] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[26]  (
	.A(rw),
	.B(irq_rx_half),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[23])
);
defparam \bus_rsp_o.data_RNO[26] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[25]  (
	.A(rw),
	.B(irq_rx_nempty),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[22])
);
defparam \bus_rsp_o.data_RNO[25] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[21]  (
	.A(rw),
	.B(free),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[18])
);
defparam \bus_rsp_o.data_RNO[21] .INIT=16'h0010;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[19]  (
	.A(rw),
	.B(half),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[16])
);
defparam \bus_rsp_o.data_RNO[19] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[11]  (
	.A(rw),
	.B(baud[2]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[8])
);
defparam \bus_rsp_o.data_RNO[11] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[12]  (
	.A(rw),
	.B(baud[3]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[9])
);
defparam \bus_rsp_o.data_RNO[12] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[13]  (
	.A(rw),
	.B(baud[4]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[10])
);
defparam \bus_rsp_o.data_RNO[13] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[14]  (
	.A(rw),
	.B(baud[5]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[11])
);
defparam \bus_rsp_o.data_RNO[14] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[15]  (
	.A(rw),
	.B(baud[6]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[12])
);
defparam \bus_rsp_o.data_RNO[15] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[16]  (
	.A(rw),
	.B(baud[7]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[13])
);
defparam \bus_rsp_o.data_RNO[16] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[17]  (
	.A(rw),
	.B(baud[8]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[14])
);
defparam \bus_rsp_o.data_RNO[17] .INIT=16'h0040;
// @39:226
  CFG4 \bus_rsp_o.data_RNO[18]  (
	.A(rw),
	.B(baud[9]),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(data_28[15])
);
defparam \bus_rsp_o.data_RNO[18] .INIT=16'h0040;
// @39:462
  CFG3 \rx_engine.state_0_sqmuxa_0_a2  (
	.A(clk_div_lcry),
	.B(N_323_3),
	.C(state_0[0]),
	.Y(state_0_sqmuxa)
);
defparam \rx_engine.state_0_sqmuxa_0_a2 .INIT=8'h80;
// @39:295
  CFG4 irq_tx_o_RNO (
	.A(half_0),
	.B(uart0),
	.C(irq_tx_nhalf),
	.D(irq_tx_empty),
	.Y(N_54_i)
);
defparam irq_tx_o_RNO.INIT=16'h4440;
// @39:350
  CFG4 \tx_engine.state_RNO[1]  (
	.A(state[1]),
	.B(half_0),
	.C(state[2]),
	.D(uart0),
	.Y(N_165_i)
);
defparam \tx_engine.state_RNO[1] .INIT=16'hE000;
// @39:187
  CFG4 \bus_rsp_o.data_RNO[3]  (
	.A(rdata_0[0]),
	.B(uart0),
	.C(addr_0),
	.D(N_66),
	.Y(N_32_i)
);
defparam \bus_rsp_o.data_RNO[3] .INIT=16'h00AC;
// @10:1024
  CFG4 \receiver.or_reduce_f.tmp_v_1  (
	.A(baudcnt_0[9]),
	.B(baudcnt_0[8]),
	.C(tmp_v_1_6),
	.D(tmp_v_1_5),
	.Y(tmp_v_1)
);
defparam \receiver.or_reduce_f.tmp_v_1 .INIT=16'hFFFE;
// @65:1122
  CFG4 \tx_engine.baudcnt_RNI7RKC3[8]  (
	.A(baudcnt[9]),
	.B(baudcnt[8]),
	.C(state_3_0_166_0_o4_6),
	.D(state_3_0_166_0_o4_5),
	.Y(N_65)
);
defparam \tx_engine.baudcnt_RNI7RKC3[8] .INIT=16'hFFFE;
// @39:478
  CFG4 \rx_engine.over_RNO_0  (
	.A(rw),
	.B(un1_m2_0_a2_0),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(un1_N_5_mux_i)
);
defparam \rx_engine.over_RNO_0 .INIT=16'h7333;
// @39:187
  CFG4 \bus_rsp_o.data_RNO[22]  (
	.A(rw),
	.B(half_0),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(N_36_i)
);
defparam \bus_rsp_o.data_RNO[22] .INIT=16'h0010;
// @39:187
  CFG4 \bus_rsp_o.data_RNO[31]  (
	.A(addr_0),
	.B(un1_neorv32_bus_io_switch_inst_11_0),
	.C(N_107),
	.D(rw),
	.Y(N_48_i)
);
defparam \bus_rsp_o.data_RNO[31] .INIT=16'h0004;
// @39:368
  CFG2 \transmitter.tx_engine.bitcnt_6_0_o4[0]  (
	.A(N_67),
	.B(N_65),
	.Y(N_68)
);
defparam \transmitter.tx_engine.bitcnt_6_0_o4[0] .INIT=4'hE;
// @39:350
  CFG4 \tx_engine.state_RNIJPA91[0]  (
	.A(half_0),
	.B(state[0]),
	.C(N_74),
	.D(state[2]),
	.Y(N_79)
);
defparam \tx_engine.state_RNIJPA91[0] .INIT=16'hEAC0;
// @39:421
  CFG4 \rx_engine.state_RNO[0]  (
	.A(state_0[0]),
	.B(N_321),
	.C(N_323_3),
	.D(clk_div_lcry),
	.Y(N_318_i)
);
defparam \rx_engine.state_RNO[0] .INIT=16'h1B00;
// @39:454
  CFG4 \rx_engine.baudcnt_0_sqmuxa  (
	.A(tmp_v_1),
	.B(uart_clk),
	.C(state_0[0]),
	.D(clk_div_lcry),
	.Y(baudcnt_0_sqmuxa)
);
defparam \rx_engine.baudcnt_0_sqmuxa .INIT=16'h4000;
// @39:350
  CFG4 \tx_engine.state_RNO[0]  (
	.A(state[1]),
	.B(state[0]),
	.C(N_74),
	.D(uart0),
	.Y(N_167_i)
);
defparam \tx_engine.state_RNO[0] .INIT=16'hEA00;
// @39:350
  CFG3 \tx_engine.state_RNO[2]  (
	.A(state[1]),
	.B(uart0),
	.C(N_79),
	.Y(N_163_i)
);
defparam \tx_engine.state_RNO[2] .INIT=8'h04;
// @39:350
  CFG3 \tx_engine.state_RNO[5]  (
	.A(state[1]),
	.B(uart0),
	.C(N_79),
	.Y(N_157_i)
);
defparam \tx_engine.state_RNO[5] .INIT=8'h01;
// @39:368
  CFG4 \transmitter.tx_engine.bitcnt_6_0[3]  (
	.A(bitcnt_0[3]),
	.B(state[2]),
	.C(N_72),
	.D(N_68),
	.Y(bitcnt_6[3])
);
defparam \transmitter.tx_engine.bitcnt_6_0[3] .INIT=16'hEEED;
// @39:368
  CFG4 \transmitter.tx_engine.bitcnt_6_0[1]  (
	.A(bitcnt_0[1]),
	.B(bitcnt_0[0]),
	.C(state[2]),
	.D(N_68),
	.Y(bitcnt_6[1])
);
defparam \transmitter.tx_engine.bitcnt_6_0[1] .INIT=16'hFAF9;
// @39:456
  CFG3 \un1_rx_engine.bitcnt_1.CO1  (
	.A(bitcnt[1]),
	.B(bitcnt[0]),
	.C(baudcnt_0_sqmuxa),
	.Y(CO1)
);
defparam \un1_rx_engine.bitcnt_1.CO1 .INIT=8'hE0;
// @39:441
  CFG3 \receiver.rx_engine.bitcnt_5[0]  (
	.A(baudcnt_0_sqmuxa),
	.B(bitcnt[0]),
	.C(state_RNIF56T[0]),
	.Y(bitcnt_5[0])
);
defparam \receiver.rx_engine.bitcnt_5[0] .INIT=8'h06;
// @39:456
  CFG4 \un1_rx_engine.bitcnt_1.CO2  (
	.A(bitcnt[2]),
	.B(bitcnt[1]),
	.C(bitcnt[0]),
	.D(baudcnt_0_sqmuxa),
	.Y(CO2)
);
defparam \un1_rx_engine.bitcnt_1.CO2 .INIT=16'hFE00;
// @39:441
  CFG4 \receiver.rx_engine.bitcnt_5[1]  (
	.A(bitcnt[0]),
	.B(bitcnt[1]),
	.C(baudcnt_0_sqmuxa),
	.D(state_RNIF56T[0]),
	.Y(bitcnt_5[1])
);
defparam \receiver.rx_engine.bitcnt_5[1] .INIT=16'hFF9C;
// @39:350
  CFG4 \tx_engine.bitcnt_RNO[2]  (
	.A(bitcnt_0[2]),
	.B(state[2]),
	.C(N_69),
	.D(N_68),
	.Y(N_46_i)
);
defparam \tx_engine.bitcnt_RNO[2] .INIT=16'h2221;
// @39:441
  CFG4 \receiver.rx_engine.bitcnt_5[2]  (
	.A(state_RNIF56T[0]),
	.B(bitcnt[2]),
	.C(CO1),
	.D(baudcnt_0_sqmuxa),
	.Y(bitcnt_5[2])
);
defparam \receiver.rx_engine.bitcnt_5[2] .INIT=16'h4114;
// @39:441
  CFG4 \receiver.rx_engine.bitcnt_5[3]  (
	.A(state_RNIF56T[0]),
	.B(bitcnt[3]),
	.C(CO2),
	.D(baudcnt_0_sqmuxa),
	.Y(bitcnt_5[3])
);
defparam \receiver.rx_engine.bitcnt_5[3] .INIT=16'hEBBE;
// @39:266
  neorv32_fifo_1_8_true_true tx_engine_fifo_inst (
	.data({data[7:6], data_0_5, data_0_4, data[3:0]}),
	.state_0(state[2]),
	.addr_0(addr_0),
	.rdata({rdata[7], rdata_0[6], rdata[5:4], rdata_0[3:1], rdata[0]}),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11_0),
	.N_83(N_83),
	.rw(rw),
	.free(free_0),
	.half(half_0),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys)
);
// @39:307
  neorv32_fifo_1_8_true_true_0 rx_engine_fifo_inst (
	.addr_0(addr_0),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11_0),
	.rdata({rdata_0[7], rdata[6], rdata_0[5:4], rdata[3:1], rdata_0[0]}),
	.sreg({sreg_0[8:7], sreg[6:1]}),
	.rw(rw),
	.N_83(N_83),
	.sim_mode(sim_mode),
	.uart0(uart0),
	.done(done),
	.free(free),
	.half(half),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_uart */

module neorv32_sysinfo (
  addr_1_0,
  addr_1_7,
  addr_6,
  addr_7,
  addr_1_d0,
  addr_0_d0,
  addr_8,
  addr_10,
  addr_9,
  addr_0_7,
  addr_0_0,
  data_9,
  data_0,
  data_14,
  data_7,
  data_6,
  un1_neorv32_sysinfo_inst_0,
  N_27,
  stb,
  stb_0,
  un18_port_sel_16,
  rw,
  N_1563,
  sel,
  top_sb_0_FIC_0_CLK,
  rstn_sys
)
;
input addr_1_0 ;
input addr_1_7 ;
input addr_6 ;
input addr_7 ;
input addr_1_d0 ;
input addr_0_d0 ;
input addr_8 ;
input addr_10 ;
input addr_9 ;
input addr_0_7 ;
input addr_0_0 ;
output data_9 ;
output data_0 ;
output data_14 ;
output data_7 ;
output data_6 ;
output un1_neorv32_sysinfo_inst_0 ;
input N_27 ;
input stb ;
input stb_0 ;
input un18_port_sel_16 ;
input rw ;
output N_1563 ;
input sel ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
wire addr_1_0 ;
wire addr_1_7 ;
wire addr_6 ;
wire addr_7 ;
wire addr_1_d0 ;
wire addr_0_d0 ;
wire addr_8 ;
wire addr_10 ;
wire addr_9 ;
wire addr_0_7 ;
wire addr_0_0 ;
wire data_9 ;
wire data_0 ;
wire data_14 ;
wire data_7 ;
wire data_6 ;
wire un1_neorv32_sysinfo_inst_0 ;
wire N_27 ;
wire stb ;
wire stb_0 ;
wire un18_port_sel_16 ;
wire rw ;
wire N_1563 ;
wire sel ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire [15:1] data_3;
wire VCC ;
wire ack2_0_a2_0_s_RNI8D7B1 ;
wire GND ;
wire bus_m1_e_0_Z ;
wire ack2_0_a2_0_out ;
// @38:177
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_sysinfo_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ack2_0_a2_0_s_RNI8D7B1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:177
  SLE \bus_rsp_o.data[10]  (
	.Q(data_9),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:177
  SLE \bus_rsp_o.data[16]  (
	.Q(data_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:177
  SLE \bus_rsp_o.data[15]  (
	.Q(data_14),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:177
  SLE \bus_rsp_o.data[8]  (
	.Q(data_7),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:177
  SLE \bus_rsp_o.data[7]  (
	.Q(data_6),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:185
  CFG4 bus_m1_e_0 (
	.A(sel),
	.B(addr_6),
	.C(addr_7),
	.D(addr_0_7),
	.Y(bus_m1_e_0_Z)
);
defparam bus_m1_e_0.INIT=16'h3120;
// @38:185
  CFG4 \bus_rsp_o.data_3_0_a2_0[1]  (
	.A(sel),
	.B(addr_1_d0),
	.C(addr_0_d0),
	.D(addr_0_0),
	.Y(N_1563)
);
defparam \bus_rsp_o.data_3_0_a2_0[1] .INIT=16'h084C;
// @38:185
  CFG3 \bus_rsp_o.data_3_0_a2[8]  (
	.A(addr_1_d0),
	.B(ack2_0_a2_0_s_RNI8D7B1),
	.C(addr_1_0),
	.Y(data_3[8])
);
defparam \bus_rsp_o.data_3_0_a2[8] .INIT=8'h40;
// @38:185
  CFG3 \bus_rsp_o.data_3_0_a2[7]  (
	.A(addr_1_d0),
	.B(ack2_0_a2_0_s_RNI8D7B1),
	.C(addr_1_0),
	.Y(data_3[7])
);
defparam \bus_rsp_o.data_3_0_a2[7] .INIT=8'h04;
// @38:185
  CFG4 \bus_access.bus_rsp_o.ack2_0_a2_0_s  (
	.A(addr_8),
	.B(rw),
	.C(addr_10),
	.D(addr_9),
	.Y(ack2_0_a2_0_out)
);
defparam \bus_access.bus_rsp_o.ack2_0_a2_0_s .INIT=16'h2000;
// @38:185
  CFG4 \bus_access.bus_rsp_o.ack2_0_a2_0_s_RNI8D7B1  (
	.A(un18_port_sel_16),
	.B(stb_0),
	.C(bus_m1_e_0_Z),
	.D(ack2_0_a2_0_out),
	.Y(ack2_0_a2_0_s_RNI8D7B1)
);
defparam \bus_access.bus_rsp_o.ack2_0_a2_0_s_RNI8D7B1 .INIT=16'h8000;
// @38:185
  CFG4 \bus_rsp_o.data_RNO[15]  (
	.A(stb),
	.B(ack2_0_a2_0_out),
	.C(addr_1_0),
	.D(bus_m1_e_0_Z),
	.Y(data_3[15])
);
defparam \bus_rsp_o.data_RNO[15] .INIT=16'h0800;
// @38:185
  CFG4 \bus_rsp_o.data_RNO[16]  (
	.A(N_27),
	.B(addr_1_7),
	.C(ack2_0_a2_0_out),
	.D(N_1563),
	.Y(data_3[1])
);
defparam \bus_rsp_o.data_RNO[16] .INIT=16'h4000;
// @38:185
  CFG4 \bus_rsp_o.data_3_0_a2[10]  (
	.A(N_27),
	.B(ack2_0_a2_0_out),
	.C(addr_1_7),
	.D(addr_1_d0),
	.Y(data_3[10])
);
defparam \bus_rsp_o.data_3_0_a2[10] .INIT=16'h0040;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_sysinfo */

module neorv32_wishbone (
  data_0,
  addr,
  WB2AHBL_0_haddr,
  ben,
  neorv32_ProcessorTop_Minimal_0_wb_sel_o,
  data,
  WB2AHBL_0_hwdata,
  neorv32_ProcessorTop_Minimal_0_wb_adr_o,
  un1_neorv32_wishbone_inst,
  CoreAHBLite_0_AHBmslave16_HRDATA,
  un25_port_sel,
  OR2_0_Y,
  un6_port_sel_14,
  un6_port_sel_13,
  un6_port_sel_15,
  N_152,
  un18_port_sel_16,
  un18_port_sel_15_4,
  un18_port_sel_15_5,
  rw,
  WB2AHBL_0_hwrite,
  state,
  ack_2,
  top_sb_0_FIC_0_CLK,
  rstn_sys,
  hready_m_xhdl355
)
;
output [31:0] data_0 ;
input [31:0] addr ;
output [31:2] WB2AHBL_0_haddr ;
input [3:0] ben ;
output [3:0] neorv32_ProcessorTop_Minimal_0_wb_sel_o ;
input [31:0] data ;
output [31:0] WB2AHBL_0_hwdata ;
output [1:0] neorv32_ProcessorTop_Minimal_0_wb_adr_o ;
output [33:32] un1_neorv32_wishbone_inst ;
input [31:0] CoreAHBLite_0_AHBmslave16_HRDATA ;
input un25_port_sel ;
input OR2_0_Y ;
input un6_port_sel_14 ;
input un6_port_sel_13 ;
input un6_port_sel_15 ;
input N_152 ;
input un18_port_sel_16 ;
input un18_port_sel_15_4 ;
input un18_port_sel_15_5 ;
input rw ;
output WB2AHBL_0_hwrite ;
output state ;
input ack_2 ;
input top_sb_0_FIC_0_CLK ;
input rstn_sys ;
input hready_m_xhdl355 ;
wire un25_port_sel ;
wire OR2_0_Y ;
wire un6_port_sel_14 ;
wire un6_port_sel_13 ;
wire un6_port_sel_15 ;
wire N_152 ;
wire un18_port_sel_16 ;
wire un18_port_sel_15_4 ;
wire un18_port_sel_15_5 ;
wire rw ;
wire WB2AHBL_0_hwrite ;
wire state ;
wire ack_2 ;
wire top_sb_0_FIC_0_CLK ;
wire rstn_sys ;
wire hready_m_xhdl355 ;
wire [31:0] rdat_3_fast;
wire [8:0] timeout;
wire [8:0] timeout_s;
wire [0:0] we3_i;
wire [7:0] timeout_cry;
wire [0:0] timeout_RNI25BA_Y;
wire [1:1] timeout_RNI939K_Y;
wire [2:2] timeout_RNIH27U_Y;
wire [3:3] timeout_RNIQ2581_Y;
wire [4:4] timeout_RNI443I1_Y;
wire [5:5] timeout_RNIF61S1_Y;
wire [6:6] timeout_RNIR9V52_Y;
wire [8:8] timeout_RNO_FCO;
wire [8:8] timeout_RNO_Y;
wire [7:7] timeout_RNI8ETF2_Y;
wire VCC ;
wire GND ;
wire err_2 ;
wire priv_0_sqmuxa ;
wire priv_0_sqmuxa_rep2 ;
wire priv_0_sqmuxa_fast ;
wire priv_0_sqmuxa_rep1 ;
wire rdat_0_sqmuxa ;
wire timeout_cry_cy ;
wire state_RNIS7D_S ;
wire state_RNIS7D_Y ;
wire priv_m1_e_1_1_0 ;
wire priv_m1_e_1 ;
wire tmp_v_5 ;
wire tmp_v_4 ;
wire tmp_v ;
wire un4_wb_err_i ;
wire N_2 ;
wire N_1 ;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[24]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[24]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[24])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[24] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[25]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[25]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[25])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[25] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[26]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[26]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[26])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[26] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[27]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[27]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[27])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[27] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[28]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[28]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[28])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[28] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[29]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[29]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[29])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[29] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[30]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[30]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[30])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[30] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[31]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[31]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[31])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[31] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[9]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[9]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[9])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[9] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[10]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[10]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[10])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[10] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[11]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[11]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[11])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[11] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[12]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[12])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[12] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[13]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[13]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[13])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[13] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[14]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[14]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[14])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[14] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[15]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[15]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[15])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[15] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[16]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[16]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[16])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[16] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[17]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[17]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[17])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[17] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[18]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[18]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[18])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[18] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[19]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[19]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[19])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[19] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[20]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[20]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[20])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[20] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[21]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[21]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[21])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[21] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[22]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[22]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[22])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[22] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[23]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[23]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[23])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[23] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[0]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[0]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[0])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[0] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[1]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[1]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[1])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[1] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[2]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[2]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[2])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[2] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[3]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[3]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[3])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[3] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[4]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[4]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[4])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[4] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[5]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[5]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[5])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[5] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[6]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[6]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[6])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[6] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[7]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[7]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[7])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[7] .INIT=4'h8;
// @40:162
  CFG2 \bus_arbiter.ctrl.rdat_3_fast[8]  (
	.A(CoreAHBLite_0_AHBmslave16_HRDATA[8]),
	.B(hready_m_xhdl355),
	.Y(rdat_3_fast[8])
);
defparam \bus_arbiter.ctrl.rdat_3_fast[8] .INIT=4'h8;
// @40:140
  SLE \ctrl.timeout[8]  (
	.Q(timeout[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[7]  (
	.Q(timeout[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[6]  (
	.Q(timeout[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[5]  (
	.Q(timeout[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[4]  (
	.Q(timeout[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[3]  (
	.Q(timeout[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[2]  (
	.Q(timeout[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[1]  (
	.Q(timeout[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.timeout[0]  (
	.Q(timeout[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(timeout_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.ack  (
	.Q(un1_neorv32_wishbone_inst[32]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ack_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.state  (
	.Q(state),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(we3_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.err  (
	.Q(un1_neorv32_wishbone_inst[33]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(err_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.we  (
	.Q(WB2AHBL_0_hwrite),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rw),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[11]  (
	.Q(WB2AHBL_0_hwdata[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[11]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[10]  (
	.Q(WB2AHBL_0_hwdata[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[10]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[9]  (
	.Q(WB2AHBL_0_hwdata[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[9]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[8]  (
	.Q(WB2AHBL_0_hwdata[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[8]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[7]  (
	.Q(WB2AHBL_0_hwdata[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[7]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[6]  (
	.Q(WB2AHBL_0_hwdata[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[6]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[5]  (
	.Q(WB2AHBL_0_hwdata[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[5]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[4]  (
	.Q(WB2AHBL_0_hwdata[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[4]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[3]  (
	.Q(WB2AHBL_0_hwdata[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[3]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[2]  (
	.Q(WB2AHBL_0_hwdata[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[2]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[1]  (
	.Q(WB2AHBL_0_hwdata[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[1]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[0]  (
	.Q(WB2AHBL_0_hwdata[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[0]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[26]  (
	.Q(WB2AHBL_0_hwdata[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[26]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[25]  (
	.Q(WB2AHBL_0_hwdata[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[25]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[24]  (
	.Q(WB2AHBL_0_hwdata[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[24]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[23]  (
	.Q(WB2AHBL_0_hwdata[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[23]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[22]  (
	.Q(WB2AHBL_0_hwdata[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[22]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[21]  (
	.Q(WB2AHBL_0_hwdata[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[21]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[20]  (
	.Q(WB2AHBL_0_hwdata[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[20]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[19]  (
	.Q(WB2AHBL_0_hwdata[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[19]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[18]  (
	.Q(WB2AHBL_0_hwdata[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[18]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[17]  (
	.Q(WB2AHBL_0_hwdata[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[17]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[16]  (
	.Q(WB2AHBL_0_hwdata[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[16]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[15]  (
	.Q(WB2AHBL_0_hwdata[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[15]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[14]  (
	.Q(WB2AHBL_0_hwdata[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[14]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[13]  (
	.Q(WB2AHBL_0_hwdata[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[13]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[12]  (
	.Q(WB2AHBL_0_hwdata[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[12]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[9]  (
	.Q(WB2AHBL_0_haddr[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[9]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[8]  (
	.Q(WB2AHBL_0_haddr[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[8]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[7]  (
	.Q(WB2AHBL_0_haddr[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[7]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[6]  (
	.Q(WB2AHBL_0_haddr[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[6]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[5]  (
	.Q(WB2AHBL_0_haddr[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[5]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[4]  (
	.Q(WB2AHBL_0_haddr[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[4]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[3]  (
	.Q(WB2AHBL_0_haddr[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[3]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[2]  (
	.Q(WB2AHBL_0_haddr[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[2]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[1]  (
	.Q(neorv32_ProcessorTop_Minimal_0_wb_adr_o[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[1]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[0]  (
	.Q(neorv32_ProcessorTop_Minimal_0_wb_adr_o[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[0]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[31]  (
	.Q(WB2AHBL_0_hwdata[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[31]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[30]  (
	.Q(WB2AHBL_0_hwdata[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[30]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[29]  (
	.Q(WB2AHBL_0_hwdata[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[29]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[28]  (
	.Q(WB2AHBL_0_hwdata[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[28]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.wdat[27]  (
	.Q(WB2AHBL_0_hwdata[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(data[27]),
	.EN(priv_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[24]  (
	.Q(WB2AHBL_0_haddr[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[24]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[23]  (
	.Q(WB2AHBL_0_haddr[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[23]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[22]  (
	.Q(WB2AHBL_0_haddr[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[22]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[21]  (
	.Q(WB2AHBL_0_haddr[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[21]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[20]  (
	.Q(WB2AHBL_0_haddr[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[20]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[19]  (
	.Q(WB2AHBL_0_haddr[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[19]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[18]  (
	.Q(WB2AHBL_0_haddr[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[18]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[17]  (
	.Q(WB2AHBL_0_haddr[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[17]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[16]  (
	.Q(WB2AHBL_0_haddr[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[16]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[15]  (
	.Q(WB2AHBL_0_haddr[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[15]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[14]  (
	.Q(WB2AHBL_0_haddr[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[14]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[13]  (
	.Q(WB2AHBL_0_haddr[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[13]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[12]  (
	.Q(WB2AHBL_0_haddr[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[12]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[11]  (
	.Q(WB2AHBL_0_haddr[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[11]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[10]  (
	.Q(WB2AHBL_0_haddr[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[10]),
	.EN(priv_0_sqmuxa_fast),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.sel[3]  (
	.Q(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ben[3]),
	.EN(priv_0_sqmuxa_rep2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.sel[2]  (
	.Q(neorv32_ProcessorTop_Minimal_0_wb_sel_o[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ben[2]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.sel[1]  (
	.Q(neorv32_ProcessorTop_Minimal_0_wb_sel_o[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ben[1]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.sel[0]  (
	.Q(neorv32_ProcessorTop_Minimal_0_wb_sel_o[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ben[0]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[31]  (
	.Q(WB2AHBL_0_haddr[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[31]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[30]  (
	.Q(WB2AHBL_0_haddr[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[30]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[29]  (
	.Q(WB2AHBL_0_haddr[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[29]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[28]  (
	.Q(WB2AHBL_0_haddr[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[28]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[27]  (
	.Q(WB2AHBL_0_haddr[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[27]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[26]  (
	.Q(WB2AHBL_0_haddr[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[26]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.adr[25]  (
	.Q(WB2AHBL_0_haddr[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(addr[25]),
	.EN(priv_0_sqmuxa_rep1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:140
  SLE \ctrl.rdat[8]  (
	.Q(data_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[23]  (
	.Q(data_0[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[22]  (
	.Q(data_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[21]  (
	.Q(data_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[20]  (
	.Q(data_0[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[19]  (
	.Q(data_0[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[18]  (
	.Q(data_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[17]  (
	.Q(data_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[16]  (
	.Q(data_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[15]  (
	.Q(data_0[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[14]  (
	.Q(data_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[13]  (
	.Q(data_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[12]  (
	.Q(data_0[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[11]  (
	.Q(data_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[10]  (
	.Q(data_0[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[9]  (
	.Q(data_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[31]  (
	.Q(data_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[30]  (
	.Q(data_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[29]  (
	.Q(data_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[28]  (
	.Q(data_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[27]  (
	.Q(data_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[26]  (
	.Q(data_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[25]  (
	.Q(data_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  SLE \ctrl.rdat[24]  (
	.Q(data_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(rdat_3_fast[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(rdat_0_sqmuxa)
);
// @40:140
  ARI1 \ctrl.state_RNIS7D  (
	.FCO(timeout_cry_cy),
	.S(state_RNIS7D_S),
	.Y(state_RNIS7D_Y),
	.B(state),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \ctrl.state_RNIS7D .INIT=20'h45500;
// @40:140
  ARI1 \ctrl.timeout_RNI25BA[0]  (
	.FCO(timeout_cry[0]),
	.S(timeout_s[0]),
	.Y(timeout_RNI25BA_Y[0]),
	.B(state),
	.C(timeout[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry_cy)
);
defparam \ctrl.timeout_RNI25BA[0] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNI939K[1]  (
	.FCO(timeout_cry[1]),
	.S(timeout_s[1]),
	.Y(timeout_RNI939K_Y[1]),
	.B(state),
	.C(timeout[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[0])
);
defparam \ctrl.timeout_RNI939K[1] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNIH27U[2]  (
	.FCO(timeout_cry[2]),
	.S(timeout_s[2]),
	.Y(timeout_RNIH27U_Y[2]),
	.B(state),
	.C(timeout[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[1])
);
defparam \ctrl.timeout_RNIH27U[2] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNIQ2581[3]  (
	.FCO(timeout_cry[3]),
	.S(timeout_s[3]),
	.Y(timeout_RNIQ2581_Y[3]),
	.B(state),
	.C(timeout[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[2])
);
defparam \ctrl.timeout_RNIQ2581[3] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNI443I1[4]  (
	.FCO(timeout_cry[4]),
	.S(timeout_s[4]),
	.Y(timeout_RNI443I1_Y[4]),
	.B(state),
	.C(timeout[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[3])
);
defparam \ctrl.timeout_RNI443I1[4] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNIF61S1[5]  (
	.FCO(timeout_cry[5]),
	.S(timeout_s[5]),
	.Y(timeout_RNIF61S1_Y[5]),
	.B(state),
	.C(timeout[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[4])
);
defparam \ctrl.timeout_RNIF61S1[5] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNIR9V52[6]  (
	.FCO(timeout_cry[6]),
	.S(timeout_s[6]),
	.Y(timeout_RNIR9V52_Y[6]),
	.B(state),
	.C(timeout[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[5])
);
defparam \ctrl.timeout_RNIR9V52[6] .INIT=20'h62200;
// @40:140
  ARI1 \ctrl.timeout_RNO[8]  (
	.FCO(timeout_RNO_FCO[8]),
	.S(timeout_s[8]),
	.Y(timeout_RNO_Y[8]),
	.B(state),
	.C(timeout[8]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[7])
);
defparam \ctrl.timeout_RNO[8] .INIT=20'h47700;
// @40:140
  ARI1 \ctrl.timeout_RNI8ETF2[7]  (
	.FCO(timeout_cry[7]),
	.S(timeout_s[7]),
	.Y(timeout_RNI8ETF2_Y[7]),
	.B(state),
	.C(timeout[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cry[6])
);
defparam \ctrl.timeout_RNI8ETF2[7] .INIT=20'h62200;
// @40:164
  CFG4 \ctrl.state_RNIITMS  (
	.A(un18_port_sel_15_5),
	.B(priv_m1_e_1_1_0),
	.C(un18_port_sel_15_4),
	.D(un18_port_sel_16),
	.Y(priv_m1_e_1)
);
defparam \ctrl.state_RNIITMS .INIT=16'h4CCC;
// @40:164
  CFG2 \ctrl.state_RNICHOD  (
	.A(N_152),
	.B(state),
	.Y(priv_m1_e_1_1_0)
);
defparam \ctrl.state_RNICHOD .INIT=4'h1;
// @40:164
  CFG4 \ctrl.state_RNIKNDU_2  (
	.A(priv_m1_e_1),
	.B(un6_port_sel_15),
	.C(un6_port_sel_13),
	.D(un6_port_sel_14),
	.Y(priv_0_sqmuxa_rep2)
);
defparam \ctrl.state_RNIKNDU_2 .INIT=16'h2AAA;
// @40:164
  CFG4 \ctrl.state_RNIKNDU_0  (
	.A(priv_m1_e_1),
	.B(un6_port_sel_15),
	.C(un6_port_sel_13),
	.D(un6_port_sel_14),
	.Y(priv_0_sqmuxa_rep1)
);
defparam \ctrl.state_RNIKNDU_0 .INIT=16'h2AAA;
// @40:164
  CFG4 \ctrl.state_RNIKNDU  (
	.A(priv_m1_e_1),
	.B(un6_port_sel_15),
	.C(un6_port_sel_13),
	.D(un6_port_sel_14),
	.Y(priv_0_sqmuxa_fast)
);
defparam \ctrl.state_RNIKNDU .INIT=16'h2AAA;
// @40:177
  CFG2 \ctrl.rdat_0_sqmuxa  (
	.A(state),
	.B(WB2AHBL_0_hwrite),
	.Y(rdat_0_sqmuxa)
);
defparam \ctrl.rdat_0_sqmuxa .INIT=4'h2;
// @10:1024
  CFG4 \bus_arbiter.or_reduce_f.tmp_v_5  (
	.A(timeout[7]),
	.B(timeout[6]),
	.C(timeout[5]),
	.D(timeout[4]),
	.Y(tmp_v_5)
);
defparam \bus_arbiter.or_reduce_f.tmp_v_5 .INIT=16'hFFFE;
// @10:1024
  CFG3 \bus_arbiter.or_reduce_f.tmp_v_4  (
	.A(timeout[3]),
	.B(timeout[2]),
	.C(timeout[1]),
	.Y(tmp_v_4)
);
defparam \bus_arbiter.or_reduce_f.tmp_v_4 .INIT=8'hFE;
// @10:1024
  CFG4 \bus_arbiter.or_reduce_f.tmp_v  (
	.A(timeout[0]),
	.B(timeout[8]),
	.C(tmp_v_5),
	.D(tmp_v_4),
	.Y(tmp_v)
);
defparam \bus_arbiter.or_reduce_f.tmp_v .INIT=16'hFFFE;
// @40:162
  CFG4 \bus_arbiter.ctrl.err_2  (
	.A(tmp_v),
	.B(state),
	.C(ack_2),
	.D(OR2_0_Y),
	.Y(err_2)
);
defparam \bus_arbiter.ctrl.err_2 .INIT=16'h0C04;
// @40:183
  CFG3 \bus_arbiter.un4_wb_err_i  (
	.A(ack_2),
	.B(tmp_v),
	.C(OR2_0_Y),
	.Y(un4_wb_err_i)
);
defparam \bus_arbiter.un4_wb_err_i .INIT=8'hFB;
// @40:164
  CFG4 \ctrl.state_RNIKNDU_1  (
	.A(priv_m1_e_1),
	.B(un6_port_sel_15),
	.C(un6_port_sel_13),
	.D(un6_port_sel_14),
	.Y(priv_0_sqmuxa)
);
defparam \ctrl.state_RNIKNDU_1 .INIT=16'h2AAA;
// @40:140
  CFG4 \ctrl.state_RNO  (
	.A(un4_wb_err_i),
	.B(un25_port_sel),
	.C(state),
	.D(N_152),
	.Y(we3_i[0])
);
defparam \ctrl.state_RNO .INIT=16'h505C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_wishbone */

module neorv32_top (
  CoreAHBLite_0_AHBmslave16_HRDATA,
  neorv32_ProcessorTop_Minimal_0_wb_adr_o,
  WB2AHBL_0_hwdata,
  neorv32_ProcessorTop_Minimal_0_wb_sel_o,
  WB2AHBL_0_haddr,
  hready_m_xhdl355,
  ack_2,
  state,
  WB2AHBL_0_hwrite,
  OR2_0_Y,
  UART_TX_c,
  UART_RX_c,
  led3_c,
  led2_c,
  led1_c,
  led0_c,
  led7_c,
  led6_c,
  led5_c,
  led4_c,
  top_sb_0_FIC_0_CLK_i,
  INIT_DONE_int,
  top_sb_0_FIC_0_CLK
)
;
input [31:0] CoreAHBLite_0_AHBmslave16_HRDATA ;
output [1:0] neorv32_ProcessorTop_Minimal_0_wb_adr_o ;
output [31:0] WB2AHBL_0_hwdata ;
output [3:0] neorv32_ProcessorTop_Minimal_0_wb_sel_o ;
output [31:2] WB2AHBL_0_haddr ;
input hready_m_xhdl355 ;
input ack_2 ;
output state ;
output WB2AHBL_0_hwrite ;
input OR2_0_Y ;
output UART_TX_c ;
input UART_RX_c ;
output led3_c ;
output led2_c ;
output led1_c ;
output led0_c ;
output led7_c ;
output led6_c ;
output led5_c ;
output led4_c ;
input top_sb_0_FIC_0_CLK_i ;
input INIT_DONE_int ;
input top_sb_0_FIC_0_CLK ;
wire hready_m_xhdl355 ;
wire ack_2 ;
wire state ;
wire WB2AHBL_0_hwrite ;
wire OR2_0_Y ;
wire UART_TX_c ;
wire UART_RX_c ;
wire led3_c ;
wire led2_c ;
wire led1_c ;
wire led0_c ;
wire led7_c ;
wire led6_c ;
wire led5_c ;
wire led4_c ;
wire top_sb_0_FIC_0_CLK_i ;
wire INIT_DONE_int ;
wire top_sb_0_FIC_0_CLK ;
wire [11:0] clk_div_Z;
wire [11:11] clk_div_s_Z;
wire [10:0] clk_div_s;
wire [3:0] rstn_sys_sreg_Z;
wire [11:1] clk_div_ff_Z;
wire [10:0] clk_div_cry_Z;
wire [10:0] clk_div_cry_Y;
wire [11:11] clk_div_s_FCO;
wire [11:11] clk_div_s_Y;
wire [4:4] clk_gen_Z;
wire [69:69] un1_neorv32_cpu_inst_1;
wire [31:0] data;
wire [3:0] ben;
wire [2:2] ir_funct3;
wire [1:0] ir_funct3_i;
wire [31:0] addr;
wire [31:0] addr_0;
wire [33:32] un1_neorv32_core_bus_switch_inst_1;
wire [68:68] un1_neorv32_cpu_inst;
wire [31:2] addr_1;
wire [31:0] data_0;
wire [31:0] data_1;
wire [31:0] rdata;
wire [31:0] data_2;
wire [15:0] data_3;
wire [7:1] data_4;
wire [33:33] x_rsp_i;
wire [0:0] state_Z;
wire [33:32] un1_neorv32_wishbone_inst;
wire [32:32] un1_neorv32_sysinfo_inst;
wire [32:32] un1_neorv32_uart0_inst;
wire [32:32] un1_neorv32_gpio_inst;
wire [32:32] un1_neorv32_mtime_inst;
wire [32:32] un1_neorv32_int_dmem_inst;
wire [68:68] un1_neorv32_bus_io_switch_inst_4;
wire [68:68] un1_neorv32_bus_io_switch_inst_11;
wire rstn_sys_Z ;
wire rstn_sys_0 ;
wire VCC ;
wire GND ;
wire tmp_v_3 ;
wire clk_div_s_461_FCO ;
wire clk_div_s_461_S ;
wire clk_div_s_461_Y ;
wire clk_div_lcry ;
wire N_158_i ;
wire N_155_i ;
wire N_158_i_0 ;
wire N_161_i ;
wire N_163_i ;
wire N_167_i ;
wire N_171_i ;
wire N_175_i ;
wire N_179_i ;
wire N_183_i ;
wire N_187_i ;
wire N_191_i ;
wire N_129_i ;
wire N_130_i ;
wire N_131_i ;
wire N_132_i ;
wire N_133_i ;
wire N_134_i ;
wire N_135_i ;
wire N_136_i ;
wire N_137_i ;
wire N_138_i ;
wire N_140_i ;
wire N_143_i ;
wire N_146_i ;
wire N_149_i ;
wire N_152_i ;
wire N_123_i ;
wire N_124_i ;
wire N_125_i ;
wire N_126_i ;
wire N_127_i ;
wire N_128_i ;
wire lsu_req ;
wire mtime_irq ;
wire uart0_rx ;
wire uart0_tx ;
wire lsu_wait_i ;
wire misaligned ;
wire N_35_0 ;
wire N_232_mux ;
wire N_233_mux ;
wire N_1856_i ;
wire N_234_mux ;
wire N_231_mux ;
wire N_1847_i ;
wire N_1848_i ;
wire N_212_mux ;
wire N_1850_i ;
wire N_213_mux ;
wire N_29_0 ;
wire N_1861_i ;
wire N_113 ;
wire N_1860_i ;
wire N_32_0 ;
wire N_214_mux ;
wire N_215_mux ;
wire N_216_mux ;
wire N_217_mux ;
wire N_218_mux ;
wire N_219_mux ;
wire N_220_mux ;
wire N_221_mux ;
wire N_65_0 ;
wire N_68_0 ;
wire N_222_mux ;
wire N_226_mux ;
wire N_227_mux ;
wire N_228_mux ;
wire N_229_mux ;
wire N_230_mux ;
wire N_2193 ;
wire N_2194 ;
wire N_2195 ;
wire N_2196 ;
wire N_2197 ;
wire rw ;
wire sel ;
wire N_152 ;
wire rden ;
wire ack ;
wire sel_rep1 ;
wire sel_rep2 ;
wire un18_port_sel_15_5_N_4L5_1 ;
wire sel_0_a3_1_0 ;
wire sel2 ;
wire N_2198 ;
wire N_2199 ;
wire stb ;
wire un6_port_sel_14 ;
wire un6_port_sel_15 ;
wire un6_port_sel_13 ;
wire stb_0 ;
wire un18_port_sel_16 ;
wire un18_port_sel_15_5 ;
wire un18_port_sel_15_4 ;
wire stb_0_0 ;
wire un25_port_sel ;
wire N_27 ;
wire g0 ;
wire g2 ;
wire stb_0_1 ;
wire N_1563 ;
wire N_2200 ;
wire N_2201 ;
wire N_2202 ;
wire N_2203 ;
wire N_2204 ;
  CLKINT rstn_sys_RNI3A74 (
	.Y(rstn_sys_Z),
	.A(rstn_sys_0)
);
// @65:443
  SLE \clk_div[11]  (
	.Q(clk_div_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[10]  (
	.Q(clk_div_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[9]  (
	.Q(clk_div_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[8]  (
	.Q(clk_div_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[7]  (
	.Q(clk_div_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[6]  (
	.Q(clk_div_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[5]  (
	.Q(clk_div_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[4]  (
	.Q(clk_div_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[3]  (
	.Q(clk_div_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[2]  (
	.Q(clk_div_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[1]  (
	.Q(clk_div_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div[0]  (
	.Q(clk_div_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:403
  SLE rstn_sys (
	.Q(rstn_sys_0),
	.ADn(VCC),
	.ALn(INIT_DONE_int),
	.CLK(top_sb_0_FIC_0_CLK_i),
	.D(tmp_v_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:403
  SLE \rstn_sys_sreg[3]  (
	.Q(rstn_sys_sreg_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_int),
	.CLK(top_sb_0_FIC_0_CLK_i),
	.D(rstn_sys_sreg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:403
  SLE \rstn_sys_sreg[2]  (
	.Q(rstn_sys_sreg_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_int),
	.CLK(top_sb_0_FIC_0_CLK_i),
	.D(rstn_sys_sreg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:403
  SLE \rstn_sys_sreg[1]  (
	.Q(rstn_sys_sreg_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_int),
	.CLK(top_sb_0_FIC_0_CLK_i),
	.D(rstn_sys_sreg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:403
  SLE \rstn_sys_sreg[0]  (
	.Q(rstn_sys_sreg_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_int),
	.CLK(top_sb_0_FIC_0_CLK_i),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[11]  (
	.Q(clk_div_ff_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[10]  (
	.Q(clk_div_ff_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[9]  (
	.Q(clk_div_ff_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[6]  (
	.Q(clk_div_ff_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[5]  (
	.Q(clk_div_ff_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[2]  (
	.Q(clk_div_ff_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  SLE \clk_div_ff[1]  (
	.Q(clk_div_ff_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(clk_div_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:443
  ARI1 clk_div_s_461 (
	.FCO(clk_div_s_461_FCO),
	.S(clk_div_s_461_S),
	.Y(clk_div_s_461_Y),
	.B(clk_div_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_div_s_461.INIT=20'h4AA00;
// @65:443
  ARI1 \clk_div_cry[0]  (
	.FCO(clk_div_cry_Z[0]),
	.S(clk_div_s[0]),
	.Y(clk_div_cry_Y[0]),
	.B(clk_div_Z[0]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_s_461_FCO)
);
defparam \clk_div_cry[0] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[1]  (
	.FCO(clk_div_cry_Z[1]),
	.S(clk_div_s[1]),
	.Y(clk_div_cry_Y[1]),
	.B(clk_div_Z[1]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[0])
);
defparam \clk_div_cry[1] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[2]  (
	.FCO(clk_div_cry_Z[2]),
	.S(clk_div_s[2]),
	.Y(clk_div_cry_Y[2]),
	.B(clk_div_Z[2]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[1])
);
defparam \clk_div_cry[2] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[3]  (
	.FCO(clk_div_cry_Z[3]),
	.S(clk_div_s[3]),
	.Y(clk_div_cry_Y[3]),
	.B(clk_div_Z[3]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[2])
);
defparam \clk_div_cry[3] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[4]  (
	.FCO(clk_div_cry_Z[4]),
	.S(clk_div_s[4]),
	.Y(clk_div_cry_Y[4]),
	.B(clk_div_Z[4]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[3])
);
defparam \clk_div_cry[4] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[5]  (
	.FCO(clk_div_cry_Z[5]),
	.S(clk_div_s[5]),
	.Y(clk_div_cry_Y[5]),
	.B(clk_div_Z[5]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[4])
);
defparam \clk_div_cry[5] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[6]  (
	.FCO(clk_div_cry_Z[6]),
	.S(clk_div_s[6]),
	.Y(clk_div_cry_Y[6]),
	.B(clk_div_Z[6]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[5])
);
defparam \clk_div_cry[6] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[7]  (
	.FCO(clk_div_cry_Z[7]),
	.S(clk_div_s[7]),
	.Y(clk_div_cry_Y[7]),
	.B(clk_div_Z[7]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[6])
);
defparam \clk_div_cry[7] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[8]  (
	.FCO(clk_div_cry_Z[8]),
	.S(clk_div_s[8]),
	.Y(clk_div_cry_Y[8]),
	.B(clk_div_Z[8]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[7])
);
defparam \clk_div_cry[8] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[9]  (
	.FCO(clk_div_cry_Z[9]),
	.S(clk_div_s[9]),
	.Y(clk_div_cry_Y[9]),
	.B(clk_div_Z[9]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[8])
);
defparam \clk_div_cry[9] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_s[11]  (
	.FCO(clk_div_s_FCO[11]),
	.S(clk_div_s_Z[11]),
	.Y(clk_div_s_Y[11]),
	.B(clk_div_Z[11]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[10])
);
defparam \clk_div_s[11] .INIT=20'h48800;
// @65:443
  ARI1 \clk_div_cry[10]  (
	.FCO(clk_div_cry_Z[10]),
	.S(clk_div_s[10]),
	.Y(clk_div_cry_Y[10]),
	.B(clk_div_Z[10]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[9])
);
defparam \clk_div_cry[10] .INIT=20'h48800;
// @65:463
  CFG2 \clk_gen[4]  (
	.A(clk_div_Z[6]),
	.B(clk_div_ff_Z[6]),
	.Y(clk_gen_Z[4])
);
defparam \clk_gen[4] .INIT=4'h2;
// @10:1036
  CFG3 \generators.reset_generator.and_reduce_f.1.tmp_v_3  (
	.A(rstn_sys_sreg_Z[3]),
	.B(rstn_sys_sreg_Z[2]),
	.C(rstn_sys_sreg_Z[1]),
	.Y(tmp_v_3)
);
defparam \generators.reset_generator.and_reduce_f.1.tmp_v_3 .INIT=8'h80;
// @65:483
  neorv32_cpu \core_complex.neorv32_cpu_inst  (
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1[69]),
	.data(data[31:0]),
	.ben(ben[3:0]),
	.ir_funct3_0(ir_funct3[2]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.addr_0(addr[31:2]),
	.addr({addr_0[31:2], addr[1:0]}),
	.un1_neorv32_core_bus_switch_inst_1(un1_neorv32_core_bus_switch_inst_1[33:32]),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst[68]),
	.N_158_i_0(N_158_i),
	.N_155_i(N_155_i),
	.N_158_i(N_158_i_0),
	.N_161_i(N_161_i),
	.N_163_i(N_163_i),
	.N_167_i(N_167_i),
	.N_171_i(N_171_i),
	.N_175_i(N_175_i),
	.N_179_i(N_179_i),
	.N_183_i(N_183_i),
	.N_187_i(N_187_i),
	.N_191_i(N_191_i),
	.N_129_i(N_129_i),
	.N_130_i(N_130_i),
	.N_131_i(N_131_i),
	.N_132_i(N_132_i),
	.N_133_i(N_133_i),
	.N_134_i(N_134_i),
	.N_135_i(N_135_i),
	.N_136_i(N_136_i),
	.N_137_i(N_137_i),
	.N_138_i(N_138_i),
	.N_140_i(N_140_i),
	.N_143_i(N_143_i),
	.N_146_i(N_146_i),
	.N_149_i(N_149_i),
	.N_152_i(N_152_i),
	.N_123_i(N_123_i),
	.N_124_i(N_124_i),
	.N_125_i(N_125_i),
	.N_126_i(N_126_i),
	.N_127_i(N_127_i),
	.N_128_i(N_128_i),
	.rstn_sys(rstn_sys_Z),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.lsu_req(lsu_req),
	.mtime_irq(mtime_irq),
	.uart0_rx(uart0_rx),
	.uart0_tx(uart0_tx),
	.lsu_wait_i(lsu_wait_i),
	.misaligned(misaligned),
	.N_35_0(N_35_0),
	.N_232_mux(N_232_mux),
	.N_233_mux(N_233_mux),
	.N_1856_i(N_1856_i),
	.N_234_mux(N_234_mux),
	.N_231_mux(N_231_mux),
	.N_1847_i(N_1847_i),
	.N_1848_i(N_1848_i),
	.N_212_mux(N_212_mux),
	.N_1850_i(N_1850_i),
	.N_213_mux(N_213_mux),
	.N_29_0(N_29_0),
	.N_1861_i(N_1861_i),
	.N_113(N_113),
	.N_1860_i(N_1860_i),
	.N_32_0(N_32_0),
	.N_214_mux(N_214_mux),
	.N_215_mux(N_215_mux),
	.N_216_mux(N_216_mux),
	.N_217_mux(N_217_mux),
	.N_218_mux(N_218_mux),
	.N_219_mux(N_219_mux),
	.N_220_mux(N_220_mux),
	.N_221_mux(N_221_mux),
	.N_65_0(N_65_0),
	.N_68_0(N_68_0),
	.N_222_mux(N_222_mux),
	.N_226_mux(N_226_mux),
	.N_227_mux(N_227_mux),
	.N_228_mux(N_228_mux),
	.N_229_mux(N_229_mux),
	.N_230_mux(N_230_mux)
);
// @65:620
  neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst  (
	.ir_funct3_0(ir_funct3[2]),
	.addr_1(addr_1[31:2]),
	.addr_0(addr_0[31:0]),
	.addr(addr[31:0]),
	.un1_neorv32_core_bus_switch_inst_1(un1_neorv32_core_bus_switch_inst_1[33:32]),
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1[69]),
	.data_0(data_0[31:0]),
	.data(data_1[31:0]),
	.rdata(rdata[31:0]),
	.data_1({data_2[31:30], N_2197, N_2196, N_2195, data_2[26:21], N_2194, data_2[19:18], N_2193, data_2[16:0]}),
	.data_2_7(data_3[7]),
	.data_2_1(data_3[1]),
	.data_2_3(data_3[3]),
	.data_2_8(data_3[8]),
	.data_2_5(data_3[5]),
	.data_2_6(data_3[6]),
	.data_2_10(data_3[10]),
	.data_2_15(data_3[15]),
	.data_2_0(data_3[0]),
	.data_2_2(data_3[2]),
	.data_2_4(data_3[4]),
	.data_3_6(data_4[7]),
	.data_3_0(data_4[1]),
	.x_rsp_i_0(x_rsp_i[33]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst[68]),
	.state_0(state_Z[0]),
	.N_152_i(N_152_i),
	.N_149_i_1z(N_149_i),
	.N_146_i_1z(N_146_i),
	.N_143_i_1z(N_143_i),
	.N_140_i_1z(N_140_i),
	.N_161_i_1z(N_161_i),
	.N_158_i_0_1z(N_158_i_0),
	.N_155_i_1z(N_155_i),
	.N_128_i_1z(N_128_i),
	.N_127_i_1z(N_127_i),
	.N_126_i_1z(N_126_i),
	.N_125_i_1z(N_125_i),
	.N_124_i_1z(N_124_i),
	.N_123_i_1z(N_123_i),
	.N_138_i_1z(N_138_i),
	.N_137_i_1z(N_137_i),
	.N_136_i_1z(N_136_i),
	.N_135_i_1z(N_135_i),
	.N_134_i_1z(N_134_i),
	.N_133_i_1z(N_133_i),
	.N_132_i_1z(N_132_i),
	.N_131_i_1z(N_131_i),
	.N_130_i_1z(N_130_i),
	.N_129_i_1z(N_129_i),
	.N_163_i_1z(N_163_i),
	.N_158_i(N_158_i),
	.lsu_wait_i(lsu_wait_i),
	.rw(rw),
	.sel(sel),
	.N_1861_i(N_1861_i),
	.N_113(N_113),
	.N_1860_i(N_1860_i),
	.N_68_0(N_68_0),
	.N_222_mux(N_222_mux),
	.N_221_mux(N_221_mux),
	.N_220_mux(N_220_mux),
	.N_219_mux(N_219_mux),
	.N_218_mux(N_218_mux),
	.N_217_mux(N_217_mux),
	.N_216_mux(N_216_mux),
	.N_213_mux(N_213_mux),
	.N_212_mux(N_212_mux),
	.N_65_0(N_65_0),
	.N_35_0(N_35_0),
	.N_32_0(N_32_0),
	.N_29_0(N_29_0),
	.N_1850_i(N_1850_i),
	.N_152(N_152),
	.rden(rden),
	.misaligned(misaligned),
	.lsu_req(lsu_req),
	.ack(ack),
	.N_215_mux(N_215_mux),
	.N_1848_i(N_1848_i),
	.N_167_i(N_167_i),
	.N_214_mux(N_214_mux),
	.N_1847_i(N_1847_i),
	.N_171_i_1z(N_171_i),
	.N_230_mux(N_230_mux),
	.N_231_mux(N_231_mux),
	.N_175_i_1z(N_175_i),
	.N_229_mux(N_229_mux),
	.N_234_mux(N_234_mux),
	.N_179_i_1z(N_179_i),
	.N_228_mux(N_228_mux),
	.N_1856_i(N_1856_i),
	.N_183_i_1z(N_183_i),
	.N_227_mux(N_227_mux),
	.N_233_mux(N_233_mux),
	.N_187_i_1z(N_187_i),
	.N_226_mux(N_226_mux),
	.N_232_mux(N_232_mux),
	.N_191_i_1z(N_191_i),
	.sel_rep1(sel_rep1),
	.sel_rep2(sel_rep2),
	.un18_port_sel_15_5_N_4L5_1(un18_port_sel_15_5_N_4L5_1),
	.sel_0_a3_1_0(sel_0_a3_1_0),
	.sel2(sel2),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z)
);
// @65:721
  neorv32_bus_gateway neorv32_bus_gateway_inst (
	.addr_1({addr_1[31:29], N_2198, addr_1[27:13]}),
	.addr({addr_0[31], addr[30:29], addr_1[28], addr[27:26], addr_0[25], addr[24:22], addr_0[21], addr[20:18], addr_0[17:15], addr[14:13]}),
	.un1_neorv32_wishbone_inst(un1_neorv32_wishbone_inst[33:32]),
	.un1_neorv32_sysinfo_inst_0(un1_neorv32_sysinfo_inst[32]),
	.un1_neorv32_uart0_inst_0(un1_neorv32_uart0_inst[32]),
	.un1_neorv32_gpio_inst_0(un1_neorv32_gpio_inst[32]),
	.un1_neorv32_mtime_inst_0(un1_neorv32_mtime_inst[32]),
	.un1_neorv32_int_dmem_inst_0(un1_neorv32_int_dmem_inst[32]),
	.addr_0({addr[31], addr_0[30:29], N_2199, addr_0[27:26], addr[25], addr_0[24:22], addr[21], addr_0[20:18], addr[17:15], addr_0[14:13]}),
	.state_0(state_Z[0]),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst[68]),
	.x_rsp_i_0(x_rsp_i[33]),
	.stb_1(stb),
	.un6_port_sel_14_1z(un6_port_sel_14),
	.un6_port_sel_15_1z(un6_port_sel_15),
	.un6_port_sel_13_1z(un6_port_sel_13),
	.ack(ack),
	.stb(stb_0),
	.un18_port_sel_16_1z(un18_port_sel_16),
	.un18_port_sel_15_5_1z(un18_port_sel_15_5),
	.un18_port_sel_15_4_1z(un18_port_sel_15_4),
	.stb_0(stb_0_0),
	.sel_rep1(sel_rep1),
	.N_152(N_152),
	.sel_rep2(sel_rep2),
	.un18_port_sel_15_5_N_4L5_1(un18_port_sel_15_5_N_4L5_1),
	.sel2(sel2),
	.sel_0_a3_1_0(sel_0_a3_1_0),
	.un25_port_sel_1z(un25_port_sel),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z)
);
// @65:803
  neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  (
	.ben(ben[3:0]),
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1[69]),
	.data(data[31:0]),
	.rdata(rdata[31:0]),
	.addr(addr_1[12:2]),
	.un1_neorv32_int_dmem_inst_0(un1_neorv32_int_dmem_inst[32]),
	.rw(rw),
	.un6_port_sel_15(un6_port_sel_15),
	.un6_port_sel_14(un6_port_sel_14),
	.un6_port_sel_13(un6_port_sel_13),
	.N_152(N_152),
	.sel(sel),
	.rden_1z(rden),
	.stb(stb),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z)
);
// @65:927
  neorv32_bus_io_switch \io_system.neorv32_bus_io_switch_inst  (
	.un1_neorv32_bus_io_switch_inst_4_0(un1_neorv32_bus_io_switch_inst_4[68]),
	.addr_1_2(addr_1[11]),
	.addr_1_0(addr_1[9]),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11[68]),
	.addr({addr_1[12], addr[11], addr_1[10], addr[9], addr_1[8]}),
	.addr_0_0(addr_0[9]),
	.addr_0_2(addr_0[11]),
	.N_27(N_27),
	.stb_0_1(stb_0_0),
	.un18_port_sel_16(un18_port_sel_16),
	.g0_1z(g0),
	.stb(stb_0),
	.g2_1z(g2),
	.stb_0(stb_0_1),
	.sel_rep2(sel_rep2),
	.sel(sel)
);
// @65:1047
  neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst  (
	.addr_6(addr_1[8]),
	.addr_9(addr_1[11]),
	.addr_10(addr_1[12]),
	.addr_8(addr_1[10]),
	.addr_7(addr_1[9]),
	.addr_0(addr_1[2]),
	.addr_1(addr_1[3]),
	.data_0(data_3[7:0]),
	.data(data[7:0]),
	.un1_neorv32_bus_io_switch_inst_4_0(un1_neorv32_bus_io_switch_inst_4[68]),
	.un1_neorv32_gpio_inst_0(un1_neorv32_gpio_inst[32]),
	.un18_port_sel_16(un18_port_sel_16),
	.stb_0_0(stb_0_0),
	.stb(stb_0),
	.N_1563(N_1563),
	.rw(rw),
	.stb_0(stb_0_1),
	.led4_c(led4_c),
	.led5_c(led5_c),
	.led6_c(led6_c),
	.led7_c(led7_c),
	.led0_c(led0_c),
	.led1_c(led1_c),
	.led2_c(led2_c),
	.led3_c(led3_c),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z)
);
// @65:1101
  neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst  (
	.addr_1(addr_1[3]),
	.addr_0(addr_1[2]),
	.addr_9(addr_1[11]),
	.addr_7(addr_1[9]),
	.addr_8(addr_1[10]),
	.addr_10(addr_1[12]),
	.addr_6(addr_1[8]),
	.data_0({data_2[31], data_1[30], data_0[29:27], data_1[26], data_0[25], data_1[24], data_0[23], data_1[22:21], data_0[20], data_2[19], data_1[18], data_0[17:16], data_2[15], data_1[14:13], data_0[12:0]}),
	.data(data[31:0]),
	.un1_neorv32_mtime_inst_0(un1_neorv32_mtime_inst[32]),
	.stb(stb_0),
	.g2(g2),
	.g0_1z(g0),
	.mtime_irq(mtime_irq),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z),
	.rw(rw)
);
// @65:1122
  neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst  (
	.clk_div_10(clk_div_Z[10]),
	.clk_div_2(clk_div_Z[2]),
	.clk_div_1(clk_div_Z[1]),
	.clk_div_9(clk_div_Z[9]),
	.clk_div_11(clk_div_Z[11]),
	.clk_div_5(clk_div_Z[5]),
	.clk_div_0(clk_div_Z[0]),
	.clk_gen_0(clk_gen_Z[4]),
	.clk_div_ff_9(clk_div_ff_Z[10]),
	.clk_div_ff_1(clk_div_ff_Z[2]),
	.clk_div_ff_8(clk_div_ff_Z[9]),
	.clk_div_ff_0(clk_div_ff_Z[1]),
	.clk_div_ff_10(clk_div_ff_Z[11]),
	.clk_div_ff_4(clk_div_ff_Z[5]),
	.addr_0(addr_1[2]),
	.data_0_9(data_2[9]),
	.data_0_8(data_2[8]),
	.data_0_7(data_2[7]),
	.data_0_6(data_2[6]),
	.data_0_3(data_2[3]),
	.data_0_2(data_2[2]),
	.data_0_1(data_2[1]),
	.data_0_0(data_2[0]),
	.data_0_5(data[5]),
	.data_0_4(data[4]),
	.data_0_24(data_2[24]),
	.data_0_23(data_2[23]),
	.data_0_22(data_2[22]),
	.data_0_15(data_3[15]),
	.data_0_14(data_2[14]),
	.data_0_13(data_2[13]),
	.data_0_12(data_2[12]),
	.data_0_11(data_2[11]),
	.data_0_10(data_2[10]),
	.data_0_26(data_2[26]),
	.data_0_25(data_2[25]),
	.data({data_1[31], data_2[30], N_2204, N_2203, N_2202, data[26:22], data_2[21], N_2201, data_1[19], data_2[18], N_2200, data_2[16], data[15:6], data_2[5:4], data[3:0]}),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11[68]),
	.un1_neorv32_uart0_inst_0(un1_neorv32_uart0_inst[32]),
	.rw(rw),
	.UART_RX_c(UART_RX_c),
	.clk_div_lcry(clk_div_lcry),
	.UART_TX_c(UART_TX_c),
	.uart0_tx(uart0_tx),
	.uart0_rx(uart0_rx),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z)
);
// @65:1473
  neorv32_sysinfo \io_system.neorv32_sysinfo_inst  (
	.addr_1_0(addr_1[2]),
	.addr_1_7(addr_1[9]),
	.addr_6(addr_1[8]),
	.addr_7(addr[9]),
	.addr_1_d0(addr_1[3]),
	.addr_0_d0(addr[2]),
	.addr_8(addr_1[10]),
	.addr_10(addr_1[12]),
	.addr_9(addr_1[11]),
	.addr_0_7(addr_0[9]),
	.addr_0_0(addr_0[2]),
	.data_9(data_3[10]),
	.data_0(data_4[1]),
	.data_14(data_1[15]),
	.data_7(data_3[8]),
	.data_6(data_4[7]),
	.un1_neorv32_sysinfo_inst_0(un1_neorv32_sysinfo_inst[32]),
	.N_27(N_27),
	.stb(stb_0),
	.stb_0(stb_0_0),
	.un18_port_sel_16(un18_port_sel_16),
	.rw(rw),
	.N_1563(N_1563),
	.sel(sel),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z)
);
  neorv32_wishbone \memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst  (
	.data_0({data_0[31:30], data_1[29:27], data_0[26], data_1[25], data_0[24], data_1[23], data_0[22:21], data_1[20], data_0[19:18], data_1[17:16], data_0[15:13], data_1[12:0]}),
	.addr({addr_1[31:2], addr_0[1:0]}),
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:2]),
	.ben(ben[3:0]),
	.neorv32_ProcessorTop_Minimal_0_wb_sel_o(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3:0]),
	.data(data[31:0]),
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.neorv32_ProcessorTop_Minimal_0_wb_adr_o(neorv32_ProcessorTop_Minimal_0_wb_adr_o[1:0]),
	.un1_neorv32_wishbone_inst(un1_neorv32_wishbone_inst[33:32]),
	.CoreAHBLite_0_AHBmslave16_HRDATA(CoreAHBLite_0_AHBmslave16_HRDATA[31:0]),
	.un25_port_sel(un25_port_sel),
	.OR2_0_Y(OR2_0_Y),
	.un6_port_sel_14(un6_port_sel_14),
	.un6_port_sel_13(un6_port_sel_13),
	.un6_port_sel_15(un6_port_sel_15),
	.N_152(N_152),
	.un18_port_sel_16(un18_port_sel_16),
	.un18_port_sel_15_4(un18_port_sel_15_4),
	.un18_port_sel_15_5(un18_port_sel_15_5),
	.rw(rw),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.state(state),
	.ack_2(ack_2),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.rstn_sys(rstn_sys_Z),
	.hready_m_xhdl355(hready_m_xhdl355)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_top */

module neorv32_ProcessorTop_Minimal (
  WB2AHBL_0_haddr,
  neorv32_ProcessorTop_Minimal_0_wb_sel_o,
  WB2AHBL_0_hwdata,
  neorv32_ProcessorTop_Minimal_0_wb_adr_o,
  CoreAHBLite_0_AHBmslave16_HRDATA,
  top_sb_0_FIC_0_CLK,
  INIT_DONE_int,
  top_sb_0_FIC_0_CLK_i,
  led4_c,
  led5_c,
  led6_c,
  led7_c,
  led0_c,
  led1_c,
  led2_c,
  led3_c,
  UART_RX_c,
  UART_TX_c,
  OR2_0_Y,
  WB2AHBL_0_hwrite,
  state,
  ack_2,
  hready_m_xhdl355
)
;
output [31:2] WB2AHBL_0_haddr ;
output [3:0] neorv32_ProcessorTop_Minimal_0_wb_sel_o ;
output [31:0] WB2AHBL_0_hwdata ;
output [1:0] neorv32_ProcessorTop_Minimal_0_wb_adr_o ;
input [31:0] CoreAHBLite_0_AHBmslave16_HRDATA ;
input top_sb_0_FIC_0_CLK ;
input INIT_DONE_int ;
input top_sb_0_FIC_0_CLK_i ;
output led4_c ;
output led5_c ;
output led6_c ;
output led7_c ;
output led0_c ;
output led1_c ;
output led2_c ;
output led3_c ;
input UART_RX_c ;
output UART_TX_c ;
input OR2_0_Y ;
output WB2AHBL_0_hwrite ;
output state ;
input ack_2 ;
input hready_m_xhdl355 ;
wire top_sb_0_FIC_0_CLK ;
wire INIT_DONE_int ;
wire top_sb_0_FIC_0_CLK_i ;
wire led4_c ;
wire led5_c ;
wire led6_c ;
wire led7_c ;
wire led0_c ;
wire led1_c ;
wire led2_c ;
wire led3_c ;
wire UART_RX_c ;
wire UART_TX_c ;
wire OR2_0_Y ;
wire WB2AHBL_0_hwrite ;
wire state ;
wire ack_2 ;
wire hready_m_xhdl355 ;
wire GND ;
wire VCC ;
// @66:106
  neorv32_top neorv32_inst (
	.CoreAHBLite_0_AHBmslave16_HRDATA(CoreAHBLite_0_AHBmslave16_HRDATA[31:0]),
	.neorv32_ProcessorTop_Minimal_0_wb_adr_o(neorv32_ProcessorTop_Minimal_0_wb_adr_o[1:0]),
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.neorv32_ProcessorTop_Minimal_0_wb_sel_o(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3:0]),
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:2]),
	.hready_m_xhdl355(hready_m_xhdl355),
	.ack_2(ack_2),
	.state(state),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.OR2_0_Y(OR2_0_Y),
	.UART_TX_c(UART_TX_c),
	.UART_RX_c(UART_RX_c),
	.led3_c(led3_c),
	.led2_c(led2_c),
	.led1_c(led1_c),
	.led0_c(led0_c),
	.led7_c(led7_c),
	.led6_c(led6_c),
	.led5_c(led5_c),
	.led4_c(led4_c),
	.top_sb_0_FIC_0_CLK_i(top_sb_0_FIC_0_CLK_i),
	.INIT_DONE_int(INIT_DONE_int),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_ProcessorTop_Minimal */

module top_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  top_sb_0_FIC_0_CLK_i,
  top_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output top_sb_0_FIC_0_CLK_i ;
output top_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire top_sb_0_FIC_0_CLK_i ;
wire top_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
  CFG1 GL0_INST_RNIA6FF (
	.A(top_sb_0_FIC_0_CLK),
	.Y(top_sb_0_FIC_0_CLK_i)
);
defparam GL0_INST_RNIA6FF.INIT=2'h1;
// @16:103
  CLKINT GL0_INST (
	.Y(top_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
//@74:441
// @16:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FA8000045574000718C6318C2318C1DEC0404040800104;
defparam CCC_INST.VCOFREQUENCY=640.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_sb_CCC_0_FCCC */

module COREAHBLITE_DEFAULTSLAVESM_0 (
  HRESP_DEFAULT_1z,
  DEFSLAVEDATASEL_3_0,
  DEFSLAVEDATASEL_4_0_3,
  DEFSLAVEDATASEL_4_0_4,
  defSlaveSMNextState_1z,
  top_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst
)
;
output HRESP_DEFAULT_1z ;
input DEFSLAVEDATASEL_3_0 ;
input DEFSLAVEDATASEL_4_0_3 ;
input DEFSLAVEDATASEL_4_0_4 ;
output defSlaveSMNextState_1z ;
input top_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
wire HRESP_DEFAULT_1z ;
wire DEFSLAVEDATASEL_3_0 ;
wire DEFSLAVEDATASEL_4_0_3 ;
wire DEFSLAVEDATASEL_4_0_4 ;
wire defSlaveSMNextState_1z ;
wire top_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire defSlaveSMCurrentState_Z ;
wire VCC ;
wire GND ;
// @12:70
  SLE defSlaveSMCurrentState (
	.Q(defSlaveSMCurrentState_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(defSlaveSMNextState_1z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:51
  CFG4 defSlaveSMNextState (
	.A(DEFSLAVEDATASEL_4_0_4),
	.B(DEFSLAVEDATASEL_4_0_3),
	.C(defSlaveSMCurrentState_Z),
	.D(DEFSLAVEDATASEL_3_0),
	.Y(defSlaveSMNextState_1z)
);
defparam defSlaveSMNextState.INIT=16'h0F0E;
// @12:51
  CFG4 HRESP_DEFAULT (
	.A(DEFSLAVEDATASEL_4_0_4),
	.B(DEFSLAVEDATASEL_4_0_3),
	.C(defSlaveSMCurrentState_Z),
	.D(DEFSLAVEDATASEL_3_0),
	.Y(HRESP_DEFAULT_1z)
);
defparam HRESP_DEFAULT.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_DEFAULTSLAVESM_0 */

module COREAHBLITE_MASTERSTAGE_1_1_85_65536_0 (
  xhdl1328_0,
  HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0,
  xhdl1329_0,
  CoreAHBLite_0_AHBmslave16_HADDR,
  M0GATEDHADDR,
  WB2AHBL_0_haddr,
  regHADDR_9,
  regHADDR_8,
  regHADDR_1,
  regHADDR_0,
  regHADDR_24,
  regHADDR_23,
  regHADDR_22,
  regHADDR_21,
  regHADDR_20,
  regHADDR_19,
  regHADDR_18,
  regHADDR_17,
  regHADDR_16,
  regHADDR_15,
  regHADDR_14,
  regHADDR_13,
  regHADDR_12,
  regHADDR_11,
  regHADDR_10,
  regHADDR_27,
  regHADDR_26,
  regHADDR_25,
  regHSIZE,
  xhdl1221_0,
  xhdl1222_0,
  WB2AHBL_0_hsize_0,
  N_37_0_i,
  ack_2,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK_2,
  CoreAHBLite_0_AHBmslave16_HSELx,
  hready_m_xhdl355,
  CoreAHBLite_0_AHBmslave16_HREADY,
  hwdata10,
  stb_i_dl,
  state,
  N_8_i,
  WB2AHBL_0_hwrite,
  regHWRITE_1z,
  regHMASTLOCK_1z,
  top_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst,
  masterRegAddrSel_1z
)
;
input xhdl1328_0 ;
output HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
input xhdl1329_0 ;
output [7:2] CoreAHBLite_0_AHBmslave16_HADDR ;
output [31:28] M0GATEDHADDR ;
input [31:0] WB2AHBL_0_haddr ;
output regHADDR_9 ;
output regHADDR_8 ;
output regHADDR_1 ;
output regHADDR_0 ;
output regHADDR_24 ;
output regHADDR_23 ;
output regHADDR_22 ;
output regHADDR_21 ;
output regHADDR_20 ;
output regHADDR_19 ;
output regHADDR_18 ;
output regHADDR_17 ;
output regHADDR_16 ;
output regHADDR_15 ;
output regHADDR_14 ;
output regHADDR_13 ;
output regHADDR_12 ;
output regHADDR_11 ;
output regHADDR_10 ;
output regHADDR_27 ;
output regHADDR_26 ;
output regHADDR_25 ;
output [1:0] regHSIZE ;
output xhdl1221_0 ;
output xhdl1222_0 ;
input WB2AHBL_0_hsize_0 ;
output N_37_0_i ;
output ack_2 ;
output CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
input CoreAHBLite_0_AHBmslave16_HSELx ;
output hready_m_xhdl355 ;
input CoreAHBLite_0_AHBmslave16_HREADY ;
input hwdata10 ;
input stb_i_dl ;
input state ;
input N_8_i ;
input WB2AHBL_0_hwrite ;
output regHWRITE_1z ;
output regHMASTLOCK_1z ;
input top_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
output masterRegAddrSel_1z ;
wire xhdl1328_0 ;
wire HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
wire xhdl1329_0 ;
wire regHADDR_9 ;
wire regHADDR_8 ;
wire regHADDR_1 ;
wire regHADDR_0 ;
wire regHADDR_24 ;
wire regHADDR_23 ;
wire regHADDR_22 ;
wire regHADDR_21 ;
wire regHADDR_20 ;
wire regHADDR_19 ;
wire regHADDR_18 ;
wire regHADDR_17 ;
wire regHADDR_16 ;
wire regHADDR_15 ;
wire regHADDR_14 ;
wire regHADDR_13 ;
wire regHADDR_12 ;
wire regHADDR_11 ;
wire regHADDR_10 ;
wire regHADDR_27 ;
wire regHADDR_26 ;
wire regHADDR_25 ;
wire xhdl1221_0 ;
wire xhdl1222_0 ;
wire WB2AHBL_0_hsize_0 ;
wire N_37_0_i ;
wire ack_2 ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire hready_m_xhdl355 ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire hwdata10 ;
wire stb_i_dl ;
wire state ;
wire N_8_i ;
wire WB2AHBL_0_hwrite ;
wire regHWRITE_1z ;
wire regHMASTLOCK_1z ;
wire top_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire masterRegAddrSel_1z ;
wire [15:1] SDATASELInt_Z;
wire [15:1] SADDRSEL;
wire [31:2] regHADDR_Z;
wire [16:16] SDATASELInt_RNIKE8U_Z;
wire VCC ;
wire d_masterRegAddrSel ;
wire GND ;
wire masterAddrClockEnable ;
wire regHTRANS_Z ;
wire m0PrevDataSlaveReady ;
wire N_17_i_N_2L1_Z ;
wire un1_hready_m_xhdl339_i ;
wire defSlaveSMNextState ;
wire un1_hready_m_xhdl339_0_0_RNIA3KM1_Z ;
wire regHTRANS_RNI85NM2_Z ;
wire N_3_0 ;
wire N_77 ;
wire DEFSLAVEDATASEL_4_0_4_Z ;
wire DEFSLAVEDATASEL_4_0_3_Z ;
wire hready_m_xhdl355_0_a2_2_0_Z ;
wire N_15_0 ;
wire m50_1 ;
wire DEFSLAVEDATASEL_3_0_Z ;
wire N_92 ;
wire N_44 ;
wire N_49 ;
wire N_50 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire HRESP_DEFAULT ;
wire top_sb_0_HPMS_FIC_0_USER_MASTER_HREADY_M0 ;
wire N_38_0 ;
wire N_78 ;
wire m34_0 ;
wire m35_0 ;
// @68:644
  SLE masterRegAddrSel (
	.Q(masterRegAddrSel_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(d_masterRegAddrSel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE regHMASTLOCK (
	.Q(regHMASTLOCK_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(top_sb_0_FIC_0_CLK),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE regHTRANS (
	.Q(regHTRANS_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE regHWRITE (
	.Q(regHWRITE_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_hwrite),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHSIZE_Z[0]  (
	.Q(regHSIZE[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_hsize_0),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[16]  (
	.Q(xhdl1222_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(xhdl1221_0),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[15]  (
	.Q(SDATASELInt_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[15]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[14]  (
	.Q(SDATASELInt_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[14]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[13]  (
	.Q(SDATASELInt_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[13]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[12]  (
	.Q(SDATASELInt_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[12]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[11]  (
	.Q(SDATASELInt_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[11]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[10]  (
	.Q(SDATASELInt_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[10]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[9]  (
	.Q(SDATASELInt_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[9]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[8]  (
	.Q(SDATASELInt_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[8]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[7]  (
	.Q(SDATASELInt_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[7]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[5]  (
	.Q(SDATASELInt_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[5]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[3]  (
	.Q(SDATASELInt_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[3]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:305
  SLE \SDATASELInt[1]  (
	.Q(SDATASELInt_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(SADDRSEL[1]),
	.EN(m0PrevDataSlaveReady),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[9]  (
	.Q(regHADDR_9),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[9]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[8]  (
	.Q(regHADDR_8),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[8]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[7]  (
	.Q(regHADDR_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[7]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[6]  (
	.Q(regHADDR_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[6]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[5]  (
	.Q(regHADDR_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[5]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[4]  (
	.Q(regHADDR_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[4]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[3]  (
	.Q(regHADDR_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[3]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[2]  (
	.Q(regHADDR_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[2]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[1]  (
	.Q(regHADDR_1),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[1]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[0]  (
	.Q(regHADDR_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[0]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHSIZE_Z[1]  (
	.Q(regHSIZE[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_8_i),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[24]  (
	.Q(regHADDR_24),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[24]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[23]  (
	.Q(regHADDR_23),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[23]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[22]  (
	.Q(regHADDR_22),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[22]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[21]  (
	.Q(regHADDR_21),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[21]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[20]  (
	.Q(regHADDR_20),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[20]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[19]  (
	.Q(regHADDR_19),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[19]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[18]  (
	.Q(regHADDR_18),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[18]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[17]  (
	.Q(regHADDR_17),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[17]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[16]  (
	.Q(regHADDR_16),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[16]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[15]  (
	.Q(regHADDR_15),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[15]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[14]  (
	.Q(regHADDR_14),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[14]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[13]  (
	.Q(regHADDR_13),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[13]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[12]  (
	.Q(regHADDR_12),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[12]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[11]  (
	.Q(regHADDR_11),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[11]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[10]  (
	.Q(regHADDR_10),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[10]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[31]  (
	.Q(regHADDR_Z[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[31]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[30]  (
	.Q(regHADDR_Z[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[30]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[29]  (
	.Q(regHADDR_Z[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[29]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[28]  (
	.Q(regHADDR_Z[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[28]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[27]  (
	.Q(regHADDR_27),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[27]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[26]  (
	.Q(regHADDR_26),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[26]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @68:235
  SLE \regHADDR[25]  (
	.Q(regHADDR_25),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(WB2AHBL_0_haddr[25]),
	.EN(masterAddrClockEnable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @75:257
  CFG2 N_17_i_N_2L1 (
	.A(state),
	.B(stb_i_dl),
	.Y(N_17_i_N_2L1_Z)
);
defparam N_17_i_N_2L1.INIT=4'h2;
// @75:257
  CFG3 \SDATASELInt_RNIKE8U[16]  (
	.A(hwdata10),
	.B(CoreAHBLite_0_AHBmslave16_HREADY),
	.C(xhdl1222_0),
	.Y(SDATASELInt_RNIKE8U_Z[16])
);
defparam \SDATASELInt_RNIKE8U[16] .INIT=8'h70;
// @75:257
  CFG4 un1_hready_m_xhdl339_0_0_RNIA3KM1 (
	.A(un1_hready_m_xhdl339_i),
	.B(SDATASELInt_RNIKE8U_Z[16]),
	.C(defSlaveSMNextState),
	.D(hready_m_xhdl355),
	.Y(un1_hready_m_xhdl339_0_0_RNIA3KM1_Z)
);
defparam un1_hready_m_xhdl339_0_0_RNIA3KM1.INIT=16'h775F;
// @75:257
  CFG4 regHTRANS_RNI85NM2 (
	.A(masterRegAddrSel_1z),
	.B(regHTRANS_Z),
	.C(un1_hready_m_xhdl339_0_0_RNIA3KM1_Z),
	.D(N_17_i_N_2L1_Z),
	.Y(regHTRANS_RNI85NM2_Z)
);
defparam regHTRANS_RNI85NM2.INIT=16'hD888;
  CFG2 \PREGATEDHADDR_RNI9E653[31]  (
	.A(regHTRANS_RNI85NM2_Z),
	.B(M0GATEDHADDR[31]),
	.Y(N_3_0)
);
defparam \PREGATEDHADDR_RNI9E653[31] .INIT=4'h8;
  CFG2 m48_e (
	.A(CoreAHBLite_0_AHBmslave16_HSELx),
	.B(CoreAHBLite_0_AHBmslave16_HREADY),
	.Y(N_77)
);
defparam m48_e.INIT=4'h8;
// @68:262
  CFG3 \PREGATEDHADDR[28]  (
	.A(masterRegAddrSel_1z),
	.B(regHADDR_Z[28]),
	.C(WB2AHBL_0_haddr[28]),
	.Y(M0GATEDHADDR[28])
);
defparam \PREGATEDHADDR[28] .INIT=8'hD8;
// @68:262
  CFG3 \PREGATEDHADDR[29]  (
	.A(masterRegAddrSel_1z),
	.B(regHADDR_Z[29]),
	.C(WB2AHBL_0_haddr[29]),
	.Y(M0GATEDHADDR[29])
);
defparam \PREGATEDHADDR[29] .INIT=8'hD8;
// @68:262
  CFG3 \PREGATEDHADDR[30]  (
	.A(masterRegAddrSel_1z),
	.B(regHADDR_Z[30]),
	.C(WB2AHBL_0_haddr[30]),
	.Y(M0GATEDHADDR[30])
);
defparam \PREGATEDHADDR[30] .INIT=8'hD8;
// @68:262
  CFG3 \PREGATEDHADDR[31]  (
	.A(masterRegAddrSel_1z),
	.B(regHADDR_Z[31]),
	.C(WB2AHBL_0_haddr[31]),
	.Y(M0GATEDHADDR[31])
);
defparam \PREGATEDHADDR[31] .INIT=8'hD8;
// @68:262
  CFG3 GATEDHMASTLOCK (
	.A(masterRegAddrSel_1z),
	.B(top_sb_0_FIC_0_CLK),
	.C(regHMASTLOCK_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2)
);
defparam GATEDHMASTLOCK.INIT=8'hE4;
// @68:221
  CFG4 DEFSLAVEDATASEL_4_0_4 (
	.A(SDATASELInt_Z[11]),
	.B(SDATASELInt_Z[10]),
	.C(SDATASELInt_Z[9]),
	.D(SDATASELInt_Z[8]),
	.Y(DEFSLAVEDATASEL_4_0_4_Z)
);
defparam DEFSLAVEDATASEL_4_0_4.INIT=16'hFFFE;
// @68:221
  CFG4 DEFSLAVEDATASEL_4_0_3 (
	.A(SDATASELInt_Z[7]),
	.B(SDATASELInt_Z[5]),
	.C(SDATASELInt_Z[3]),
	.D(SDATASELInt_Z[1]),
	.Y(DEFSLAVEDATASEL_4_0_3_Z)
);
defparam DEFSLAVEDATASEL_4_0_3.INIT=16'hFFFE;
// @68:559
  CFG4 hready_m_xhdl355_0_a2_2_0 (
	.A(SDATASELInt_Z[9]),
	.B(SDATASELInt_Z[5]),
	.C(SDATASELInt_Z[3]),
	.D(SDATASELInt_Z[1]),
	.Y(hready_m_xhdl355_0_a2_2_0_Z)
);
defparam hready_m_xhdl355_0_a2_2_0.INIT=16'h0001;
  CFG3 \PREGATEDHADDR_RNIGSKJ3[31]  (
	.A(M0GATEDHADDR[28]),
	.B(regHTRANS_RNI85NM2_Z),
	.C(M0GATEDHADDR[31]),
	.Y(N_15_0)
);
defparam \PREGATEDHADDR_RNIGSKJ3[31] .INIT=8'h08;
  CFG3 \PREGATEDHADDR_RNIGSKJ3_0[31]  (
	.A(M0GATEDHADDR[28]),
	.B(regHTRANS_RNI85NM2_Z),
	.C(M0GATEDHADDR[31]),
	.Y(xhdl1221_0)
);
defparam \PREGATEDHADDR_RNIGSKJ3_0[31] .INIT=8'h04;
  CFG3 \PREGATEDHADDR_RNIOJIG4[31]  (
	.A(M0GATEDHADDR[28]),
	.B(xhdl1221_0),
	.C(M0GATEDHADDR[31]),
	.Y(m50_1)
);
defparam \PREGATEDHADDR_RNIOJIG4[31] .INIT=8'h04;
// @68:221
  CFG4 DEFSLAVEDATASEL_3_0 (
	.A(SDATASELInt_Z[15]),
	.B(SDATASELInt_Z[14]),
	.C(SDATASELInt_Z[13]),
	.D(SDATASELInt_Z[12]),
	.Y(DEFSLAVEDATASEL_3_0_Z)
);
defparam DEFSLAVEDATASEL_3_0.INIT=16'hFFFE;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_a2_8 (
	.A(SDATASELInt_Z[11]),
	.B(SDATASELInt_Z[10]),
	.C(SDATASELInt_Z[8]),
	.D(SDATASELInt_Z[7]),
	.Y(N_92)
);
defparam un1_hready_m_xhdl339_0_a2_8.INIT=16'h0001;
  CFG4 \regHADDR_RNI7JPM6[7]  (
	.A(WB2AHBL_0_haddr[7]),
	.B(regHADDR_Z[7]),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[7])
);
defparam \regHADDR_RNI7JPM6[7] .INIT=16'hC0A0;
  CFG4 \regHADDR_RNI5HPM6[6]  (
	.A(WB2AHBL_0_haddr[6]),
	.B(regHADDR_Z[6]),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[6])
);
defparam \regHADDR_RNI5HPM6[6] .INIT=16'hC0A0;
  CFG4 \regHADDR_RNI3FPM6[5]  (
	.A(WB2AHBL_0_haddr[5]),
	.B(regHADDR_Z[5]),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[5])
);
defparam \regHADDR_RNI3FPM6[5] .INIT=16'hC0A0;
  CFG4 \regHADDR_RNI1DPM6[4]  (
	.A(WB2AHBL_0_haddr[4]),
	.B(regHADDR_Z[4]),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[4])
);
defparam \regHADDR_RNI1DPM6[4] .INIT=16'hC0A0;
  CFG4 \regHADDR_RNIVAPM6[3]  (
	.A(WB2AHBL_0_haddr[3]),
	.B(regHADDR_Z[3]),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[3])
);
defparam \regHADDR_RNIVAPM6[3] .INIT=16'hC0A0;
  CFG4 \regHADDR_RNIT8PM6[2]  (
	.A(WB2AHBL_0_haddr[2]),
	.B(regHADDR_Z[2]),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel_1z),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[2])
);
defparam \regHADDR_RNIT8PM6[2] .INIT=16'hC0A0;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_o2 (
	.A(SDATASELInt_Z[9]),
	.B(SDATASELInt_Z[5]),
	.C(SDATASELInt_Z[3]),
	.D(SDATASELInt_Z[1]),
	.Y(N_44)
);
defparam un1_hready_m_xhdl339_0_o2.INIT=16'h0116;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_o2_0 (
	.A(SDATASELInt_Z[15]),
	.B(SDATASELInt_Z[14]),
	.C(SDATASELInt_Z[13]),
	.D(SDATASELInt_Z[12]),
	.Y(N_49)
);
defparam un1_hready_m_xhdl339_0_o2_0.INIT=16'h0116;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_o2_1 (
	.A(SDATASELInt_Z[11]),
	.B(SDATASELInt_Z[10]),
	.C(SDATASELInt_Z[8]),
	.D(SDATASELInt_Z[7]),
	.Y(N_50)
);
defparam un1_hready_m_xhdl339_0_o2_1.INIT=16'h0116;
// @68:559
  CFG4 hready_m_xhdl355_0_a2 (
	.A(hready_m_xhdl355_0_a2_2_0_Z),
	.B(xhdl1222_0),
	.C(DEFSLAVEDATASEL_3_0_Z),
	.D(N_92),
	.Y(hready_m_xhdl355)
);
defparam hready_m_xhdl355_0_a2.INIT=16'h0800;
  CFG4 \SDATASELInt_RNO[11]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[11])
);
defparam \SDATASELInt_RNO[11] .INIT=16'h4000;
  CFG4 \SDATASELInt_RNO[10]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[10])
);
defparam \SDATASELInt_RNO[10] .INIT=16'h1000;
  CFG4 \SDATASELInt_RNO[9]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[9])
);
defparam \SDATASELInt_RNO[9] .INIT=16'h0040;
  CFG4 \SDATASELInt_RNO[8]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[8])
);
defparam \SDATASELInt_RNO[8] .INIT=16'h0010;
  CFG3 \SDATASELInt_RNO[7]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[29]),
	.C(N_15_0),
	.Y(SADDRSEL[7])
);
defparam \SDATASELInt_RNO[7] .INIT=8'h80;
  CFG3 \SDATASELInt_RNO[5]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[29]),
	.C(N_15_0),
	.Y(SADDRSEL[5])
);
defparam \SDATASELInt_RNO[5] .INIT=8'h20;
  CFG3 \SDATASELInt_RNO[3]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[29]),
	.C(N_15_0),
	.Y(SADDRSEL[3])
);
defparam \SDATASELInt_RNO[3] .INIT=8'h40;
  CFG3 \SDATASELInt_RNO[1]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[29]),
	.C(N_15_0),
	.Y(SADDRSEL[1])
);
defparam \SDATASELInt_RNO[1] .INIT=8'h10;
  CFG4 \SDATASELInt_RNO[15]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[15])
);
defparam \SDATASELInt_RNO[15] .INIT=16'h8000;
  CFG4 \SDATASELInt_RNO[14]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[14])
);
defparam \SDATASELInt_RNO[14] .INIT=16'h2000;
  CFG4 \SDATASELInt_RNO[13]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[13])
);
defparam \SDATASELInt_RNO[13] .INIT=16'h0080;
  CFG4 \SDATASELInt_RNO[12]  (
	.A(M0GATEDHADDR[30]),
	.B(M0GATEDHADDR[28]),
	.C(N_3_0),
	.D(M0GATEDHADDR[29]),
	.Y(SADDRSEL[12])
);
defparam \SDATASELInt_RNO[12] .INIT=16'h0020;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_a2_1 (
	.A(N_92),
	.B(DEFSLAVEDATASEL_3_0_Z),
	.C(xhdl1222_0),
	.D(N_44),
	.Y(N_53)
);
defparam un1_hready_m_xhdl339_0_a2_1.INIT=16'h0200;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_a2_0 (
	.A(DEFSLAVEDATASEL_4_0_4_Z),
	.B(DEFSLAVEDATASEL_4_0_3_Z),
	.C(xhdl1222_0),
	.D(N_49),
	.Y(N_52)
);
defparam un1_hready_m_xhdl339_0_a2_0.INIT=16'h0100;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_a2 (
	.A(hready_m_xhdl355_0_a2_2_0_Z),
	.B(DEFSLAVEDATASEL_3_0_Z),
	.C(xhdl1222_0),
	.D(N_50),
	.Y(N_51)
);
defparam un1_hready_m_xhdl339_0_a2.INIT=16'h0200;
// @68:559
  CFG4 un1_hready_m_xhdl339_0_0 (
	.A(N_51),
	.B(N_53),
	.C(hready_m_xhdl355),
	.D(N_52),
	.Y(un1_hready_m_xhdl339_i)
);
defparam un1_hready_m_xhdl339_0_0.INIT=16'hFFFE;
// @68:360
  CFG4 HRESP_u (
	.A(HRESP_DEFAULT),
	.B(hready_m_xhdl355),
	.C(un1_hready_m_xhdl339_i),
	.D(xhdl1329_0),
	.Y(HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0)
);
defparam HRESP_u.INIT=16'hE020;
// @68:360
  CFG4 HREADY_M_u (
	.A(defSlaveSMNextState),
	.B(hready_m_xhdl355),
	.C(un1_hready_m_xhdl339_i),
	.D(xhdl1328_0),
	.Y(top_sb_0_HPMS_FIC_0_USER_MASTER_HREADY_M0)
);
defparam HREADY_M_u.INIT=16'hDF1F;
// @68:360
  CFG4 PREVDATASLAVEREADY_u (
	.A(defSlaveSMNextState),
	.B(hready_m_xhdl355),
	.C(un1_hready_m_xhdl339_i),
	.D(CoreAHBLite_0_AHBmslave16_HREADY),
	.Y(m0PrevDataSlaveReady)
);
defparam PREVDATASLAVEREADY_u.INIT=16'hDF1F;
  CFG3 HREADY_M_u_RNIELDL (
	.A(stb_i_dl),
	.B(state),
	.C(top_sb_0_HPMS_FIC_0_USER_MASTER_HREADY_M0),
	.Y(ack_2)
);
defparam HREADY_M_u_RNIELDL.INIT=8'h80;
  CFG3 HREADY_M_u_RNIELDL_0 (
	.A(stb_i_dl),
	.B(state),
	.C(top_sb_0_HPMS_FIC_0_USER_MASTER_HREADY_M0),
	.Y(N_38_0)
);
defparam HREADY_M_u_RNIELDL_0.INIT=8'h40;
  CFG2 \SDATASELInt_RNI2B96[16]  (
	.A(m0PrevDataSlaveReady),
	.B(xhdl1222_0),
	.Y(N_78)
);
defparam \SDATASELInt_RNI2B96[16] .INIT=4'h1;
  CFG4 HREADY_M_u_RNIG0NR (
	.A(top_sb_0_HPMS_FIC_0_USER_MASTER_HREADY_M0),
	.B(N_78),
	.C(stb_i_dl),
	.D(state),
	.Y(m34_0)
);
defparam HREADY_M_u_RNIG0NR.INIT=16'h0200;
  CFG3 regHTRANS_RNI614L (
	.A(xhdl1222_0),
	.B(m0PrevDataSlaveReady),
	.C(regHTRANS_Z),
	.Y(m35_0)
);
defparam regHTRANS_RNI614L.INIT=8'hE0;
  CFG4 masterRegAddrSel_RNIGBPVB (
	.A(N_77),
	.B(m50_1),
	.C(masterRegAddrSel_1z),
	.D(N_38_0),
	.Y(masterAddrClockEnable)
);
defparam masterRegAddrSel_RNIGBPVB.INIT=16'h0400;
  CFG4 masterRegAddrSel_RNO (
	.A(N_77),
	.B(m50_1),
	.C(masterRegAddrSel_1z),
	.D(N_38_0),
	.Y(d_masterRegAddrSel)
);
defparam masterRegAddrSel_RNO.INIT=16'h4440;
// @73:710
  CFG4 masterRegAddrSel_RNIMEQU7 (
	.A(m34_0),
	.B(CoreAHBLite_0_AHBmslave16_HSELx),
	.C(masterRegAddrSel_1z),
	.D(m35_0),
	.Y(N_37_0_i)
);
defparam masterRegAddrSel_RNIMEQU7.INIT=16'hC808;
// @68:658
  COREAHBLITE_DEFAULTSLAVESM_0 default_slave_sm (
	.HRESP_DEFAULT_1z(HRESP_DEFAULT),
	.DEFSLAVEDATASEL_3_0(DEFSLAVEDATASEL_3_0_Z),
	.DEFSLAVEDATASEL_4_0_3(DEFSLAVEDATASEL_4_0_3_Z),
	.DEFSLAVEDATASEL_4_0_4(DEFSLAVEDATASEL_4_0_4_Z),
	.defSlaveSMNextState_1z(defSlaveSMNextState),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MASTERSTAGE_1_1_85_65536_0 */

module COREAHBLITE_SLAVEARBITER_1 (
  CoreAHBLite_0_AHBmslave16_HADDR,
  regHADDR_9,
  regHADDR_10,
  regHADDR_11,
  regHADDR_12,
  regHADDR_13,
  regHADDR_14,
  regHADDR_15,
  regHADDR_16,
  regHADDR_17,
  regHADDR_18,
  regHADDR_19,
  regHADDR_20,
  regHADDR_21,
  regHADDR_22,
  regHADDR_23,
  regHADDR_24,
  regHADDR_26,
  regHADDR_27,
  regHADDR_8,
  regHADDR_25,
  regHADDR_1,
  regHADDR_0,
  WB2AHBL_0_haddr_9,
  WB2AHBL_0_haddr_10,
  WB2AHBL_0_haddr_11,
  WB2AHBL_0_haddr_12,
  WB2AHBL_0_haddr_13,
  WB2AHBL_0_haddr_14,
  WB2AHBL_0_haddr_15,
  WB2AHBL_0_haddr_16,
  WB2AHBL_0_haddr_17,
  WB2AHBL_0_haddr_18,
  WB2AHBL_0_haddr_19,
  WB2AHBL_0_haddr_20,
  WB2AHBL_0_haddr_21,
  WB2AHBL_0_haddr_22,
  WB2AHBL_0_haddr_23,
  WB2AHBL_0_haddr_24,
  WB2AHBL_0_haddr_26,
  WB2AHBL_0_haddr_27,
  WB2AHBL_0_haddr_8,
  WB2AHBL_0_haddr_25,
  WB2AHBL_0_haddr_1,
  WB2AHBL_0_haddr_0,
  CoreAHBLite_0_AHBmslave16_HSIZE,
  regHSIZE,
  WB2AHBL_0_hsize_0,
  M0GATEDHADDR,
  xhdl1221_0,
  N_8_i,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK,
  regHMASTLOCK,
  CoreAHBLite_0_AHBmslave16_HWRITE,
  masterRegAddrSel,
  regHWRITE,
  WB2AHBL_0_hwrite,
  CoreAHBLite_0_AHBmslave16_HREADY,
  CoreAHBLite_0_AHBmslave16_HSELx,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK_2,
  top_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst
)
;
output [31:0] CoreAHBLite_0_AHBmslave16_HADDR ;
input regHADDR_9 ;
input regHADDR_10 ;
input regHADDR_11 ;
input regHADDR_12 ;
input regHADDR_13 ;
input regHADDR_14 ;
input regHADDR_15 ;
input regHADDR_16 ;
input regHADDR_17 ;
input regHADDR_18 ;
input regHADDR_19 ;
input regHADDR_20 ;
input regHADDR_21 ;
input regHADDR_22 ;
input regHADDR_23 ;
input regHADDR_24 ;
input regHADDR_26 ;
input regHADDR_27 ;
input regHADDR_8 ;
input regHADDR_25 ;
input regHADDR_1 ;
input regHADDR_0 ;
input WB2AHBL_0_haddr_9 ;
input WB2AHBL_0_haddr_10 ;
input WB2AHBL_0_haddr_11 ;
input WB2AHBL_0_haddr_12 ;
input WB2AHBL_0_haddr_13 ;
input WB2AHBL_0_haddr_14 ;
input WB2AHBL_0_haddr_15 ;
input WB2AHBL_0_haddr_16 ;
input WB2AHBL_0_haddr_17 ;
input WB2AHBL_0_haddr_18 ;
input WB2AHBL_0_haddr_19 ;
input WB2AHBL_0_haddr_20 ;
input WB2AHBL_0_haddr_21 ;
input WB2AHBL_0_haddr_22 ;
input WB2AHBL_0_haddr_23 ;
input WB2AHBL_0_haddr_24 ;
input WB2AHBL_0_haddr_26 ;
input WB2AHBL_0_haddr_27 ;
input WB2AHBL_0_haddr_8 ;
input WB2AHBL_0_haddr_25 ;
input WB2AHBL_0_haddr_1 ;
input WB2AHBL_0_haddr_0 ;
output [1:0] CoreAHBLite_0_AHBmslave16_HSIZE ;
input [1:0] regHSIZE ;
input WB2AHBL_0_hsize_0 ;
input [31:28] M0GATEDHADDR ;
input xhdl1221_0 ;
input N_8_i ;
output CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
input regHMASTLOCK ;
output CoreAHBLite_0_AHBmslave16_HWRITE ;
input masterRegAddrSel ;
input regHWRITE ;
input WB2AHBL_0_hwrite ;
input CoreAHBLite_0_AHBmslave16_HREADY ;
output CoreAHBLite_0_AHBmslave16_HSELx ;
input CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
input top_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
wire regHADDR_9 ;
wire regHADDR_10 ;
wire regHADDR_11 ;
wire regHADDR_12 ;
wire regHADDR_13 ;
wire regHADDR_14 ;
wire regHADDR_15 ;
wire regHADDR_16 ;
wire regHADDR_17 ;
wire regHADDR_18 ;
wire regHADDR_19 ;
wire regHADDR_20 ;
wire regHADDR_21 ;
wire regHADDR_22 ;
wire regHADDR_23 ;
wire regHADDR_24 ;
wire regHADDR_26 ;
wire regHADDR_27 ;
wire regHADDR_8 ;
wire regHADDR_25 ;
wire regHADDR_1 ;
wire regHADDR_0 ;
wire WB2AHBL_0_haddr_9 ;
wire WB2AHBL_0_haddr_10 ;
wire WB2AHBL_0_haddr_11 ;
wire WB2AHBL_0_haddr_12 ;
wire WB2AHBL_0_haddr_13 ;
wire WB2AHBL_0_haddr_14 ;
wire WB2AHBL_0_haddr_15 ;
wire WB2AHBL_0_haddr_16 ;
wire WB2AHBL_0_haddr_17 ;
wire WB2AHBL_0_haddr_18 ;
wire WB2AHBL_0_haddr_19 ;
wire WB2AHBL_0_haddr_20 ;
wire WB2AHBL_0_haddr_21 ;
wire WB2AHBL_0_haddr_22 ;
wire WB2AHBL_0_haddr_23 ;
wire WB2AHBL_0_haddr_24 ;
wire WB2AHBL_0_haddr_26 ;
wire WB2AHBL_0_haddr_27 ;
wire WB2AHBL_0_haddr_8 ;
wire WB2AHBL_0_haddr_25 ;
wire WB2AHBL_0_haddr_1 ;
wire WB2AHBL_0_haddr_0 ;
wire WB2AHBL_0_hsize_0 ;
wire xhdl1221_0 ;
wire N_8_i ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
wire regHMASTLOCK ;
wire CoreAHBLite_0_AHBmslave16_HWRITE ;
wire masterRegAddrSel ;
wire regHWRITE ;
wire WB2AHBL_0_hwrite ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
wire top_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire [15:12] arbRegSMCurrentState_Z;
wire [1:1] arbRegSMCurrentState_ns_i_i_0_Z;
wire [1:1] arbRegSMCurrentState_ns_i_i_1_Z;
wire [2:2] arbRegSMCurrentState_ns_i_0_0_Z;
wire N_18 ;
wire GND ;
wire VCC ;
wire N_101_i ;
wire N_99_i ;
wire N_12 ;
wire N_95_i ;
wire N_121_i_1_0 ;
wire N_46 ;
wire N_19 ;
wire N_20 ;
wire N_24 ;
wire N_32 ;
wire N_28 ;
wire N_400 ;
wire N_115 ;
wire N_114 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24_0 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20_0 ;
wire N_19_0 ;
wire N_18_0 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12_0 ;
// @11:398
  SLE \arbRegSMCurrentState[2]  (
	.Q(N_18),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(xhdl1221_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:398
  SLE \arbRegSMCurrentState[12]  (
	.Q(arbRegSMCurrentState_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_101_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:398
  SLE \arbRegSMCurrentState[13]  (
	.Q(arbRegSMCurrentState_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_99_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:398
  SLE \arbRegSMCurrentState[14]  (
	.Q(arbRegSMCurrentState_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:398
  SLE \arbRegSMCurrentState[15]  (
	.Q(arbRegSMCurrentState_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(N_95_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @67:244
  CFG4 \arbRegSMCurrentState_RNIGP8O1[2]  (
	.A(N_18),
	.B(arbRegSMCurrentState_Z[14]),
	.C(arbRegSMCurrentState_Z[13]),
	.D(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.Y(N_121_i_1_0)
);
defparam \arbRegSMCurrentState_RNIGP8O1[2] .INIT=16'h0F11;
// @67:244
  CFG4 \arbRegSMCurrentState_RNI1LNB6[12]  (
	.A(N_121_i_1_0),
	.B(xhdl1221_0),
	.C(arbRegSMCurrentState_Z[15]),
	.D(arbRegSMCurrentState_Z[12]),
	.Y(CoreAHBLite_0_AHBmslave16_HSELx)
);
defparam \arbRegSMCurrentState_RNI1LNB6[12] .INIT=16'hFFF4;
// @67:158
  CFG2 \arbRegSMCurrentState_RNI836Q6[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HSELx),
	.B(M0GATEDHADDR[28]),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[28])
);
defparam \arbRegSMCurrentState_RNI836Q6[12] .INIT=4'h8;
// @67:158
  CFG2 \arbRegSMCurrentState_RNI946Q6[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HSELx),
	.B(M0GATEDHADDR[29]),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[29])
);
defparam \arbRegSMCurrentState_RNI946Q6[12] .INIT=4'h8;
// @67:158
  CFG2 \arbRegSMCurrentState_RNI1T6Q6[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HSELx),
	.B(M0GATEDHADDR[30]),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[30])
);
defparam \arbRegSMCurrentState_RNI1T6Q6[12] .INIT=4'h8;
// @67:158
  CFG2 \arbRegSMCurrentState_RNI2U6Q6[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HSELx),
	.B(M0GATEDHADDR[31]),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[31])
);
defparam \arbRegSMCurrentState_RNI2U6Q6[12] .INIT=4'h8;
// @11:398
  CFG2 \arbRegSMCurrentState_ns_i_0_a2_0[2]  (
	.A(arbRegSMCurrentState_Z[14]),
	.B(N_18),
	.Y(N_46)
);
defparam \arbRegSMCurrentState_ns_i_0_a2_0[2] .INIT=4'h1;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_i_0[1]  (
	.A(arbRegSMCurrentState_Z[15]),
	.B(arbRegSMCurrentState_Z[14]),
	.C(CoreAHBLite_0_AHBmslave16_HREADY),
	.D(xhdl1221_0),
	.Y(arbRegSMCurrentState_ns_i_i_0_Z[1])
);
defparam \arbRegSMCurrentState_ns_i_i_0[1] .INIT=16'hA0EC;
// @11:398
  CFG2 \arbRegSMCurrentState_ns_i_0_o2[2]  (
	.A(xhdl1221_0),
	.B(N_46),
	.Y(N_19)
);
defparam \arbRegSMCurrentState_ns_i_0_o2[2] .INIT=4'hD;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIUABS6[12]  (
	.A(WB2AHBL_0_hwrite),
	.B(regHWRITE),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HWRITE)
);
defparam \arbRegSMCurrentState_RNIUABS6[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIBNPM6[12]  (
	.A(WB2AHBL_0_haddr_9),
	.B(regHADDR_9),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[9])
);
defparam \arbRegSMCurrentState_RNIBNPM6[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIRAG07[12]  (
	.A(WB2AHBL_0_haddr_10),
	.B(regHADDR_10),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[10])
);
defparam \arbRegSMCurrentState_RNIRAG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNITCG07[12]  (
	.A(WB2AHBL_0_haddr_11),
	.B(regHADDR_11),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[11])
);
defparam \arbRegSMCurrentState_RNITCG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIVEG07[12]  (
	.A(WB2AHBL_0_haddr_12),
	.B(regHADDR_12),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[12])
);
defparam \arbRegSMCurrentState_RNIVEG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI1HG07[12]  (
	.A(WB2AHBL_0_haddr_13),
	.B(regHADDR_13),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[13])
);
defparam \arbRegSMCurrentState_RNI1HG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI3JG07[12]  (
	.A(WB2AHBL_0_haddr_14),
	.B(regHADDR_14),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[14])
);
defparam \arbRegSMCurrentState_RNI3JG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI5LG07[12]  (
	.A(WB2AHBL_0_haddr_15),
	.B(regHADDR_15),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[15])
);
defparam \arbRegSMCurrentState_RNI5LG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI7NG07[12]  (
	.A(WB2AHBL_0_haddr_16),
	.B(regHADDR_16),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[16])
);
defparam \arbRegSMCurrentState_RNI7NG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI9PG07[12]  (
	.A(WB2AHBL_0_haddr_17),
	.B(regHADDR_17),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[17])
);
defparam \arbRegSMCurrentState_RNI9PG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIBRG07[12]  (
	.A(WB2AHBL_0_haddr_18),
	.B(regHADDR_18),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[18])
);
defparam \arbRegSMCurrentState_RNIBRG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIDTG07[12]  (
	.A(WB2AHBL_0_haddr_19),
	.B(regHADDR_19),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[19])
);
defparam \arbRegSMCurrentState_RNIDTG07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNITEI07[12]  (
	.A(WB2AHBL_0_haddr_20),
	.B(regHADDR_20),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[20])
);
defparam \arbRegSMCurrentState_RNITEI07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIVGI07[12]  (
	.A(WB2AHBL_0_haddr_21),
	.B(regHADDR_21),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[21])
);
defparam \arbRegSMCurrentState_RNIVGI07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI1JI07[12]  (
	.A(WB2AHBL_0_haddr_22),
	.B(regHADDR_22),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[22])
);
defparam \arbRegSMCurrentState_RNI1JI07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI3LI07[12]  (
	.A(WB2AHBL_0_haddr_23),
	.B(regHADDR_23),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[23])
);
defparam \arbRegSMCurrentState_RNI3LI07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI5NI07[12]  (
	.A(WB2AHBL_0_haddr_24),
	.B(regHADDR_24),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[24])
);
defparam \arbRegSMCurrentState_RNI5NI07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI9RI07[12]  (
	.A(WB2AHBL_0_haddr_26),
	.B(regHADDR_26),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[26])
);
defparam \arbRegSMCurrentState_RNI9RI07[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIBTI07[12]  (
	.A(WB2AHBL_0_haddr_27),
	.B(regHADDR_27),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[27])
);
defparam \arbRegSMCurrentState_RNIBTI07[12] .INIT=16'hC0A0;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_i_o2_0[1]  (
	.A(masterRegAddrSel),
	.B(top_sb_0_FIC_0_CLK),
	.C(regHMASTLOCK),
	.D(arbRegSMCurrentState_Z[15]),
	.Y(N_20)
);
defparam \arbRegSMCurrentState_ns_i_i_o2_0[1] .INIT=16'hFF1B;
// @11:398
  CFG2 \arbRegSMCurrentState_ns_i_0_o2[3]  (
	.A(xhdl1221_0),
	.B(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.Y(N_24)
);
defparam \arbRegSMCurrentState_ns_i_0_o2[3] .INIT=4'h7;
// @67:158
  CFG2 \arbRegSMCurrentState_RNI2K2O6[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HSELx),
	.B(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.Y(CoreAHBLite_0_AHBmslave16_HMASTLOCK)
);
defparam \arbRegSMCurrentState_RNI2K2O6[12] .INIT=4'h8;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI9LPM6[12]  (
	.A(WB2AHBL_0_haddr_8),
	.B(regHADDR_8),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[8])
);
defparam \arbRegSMCurrentState_RNI9LPM6[12] .INIT=16'hC0A0;
// @67:158
  CFG4 \arbRegSMCurrentState_RNI7PI07[12]  (
	.A(WB2AHBL_0_haddr_25),
	.B(regHADDR_25),
	.C(CoreAHBLite_0_AHBmslave16_HSELx),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[25])
);
defparam \arbRegSMCurrentState_RNI7PI07[12] .INIT=16'hC0A0;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_i_a4_0[1]  (
	.A(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.B(N_18),
	.C(xhdl1221_0),
	.D(CoreAHBLite_0_AHBmslave16_HREADY),
	.Y(N_32)
);
defparam \arbRegSMCurrentState_ns_i_i_a4_0[1] .INIT=16'h4000;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_0_a4[2]  (
	.A(N_46),
	.B(xhdl1221_0),
	.C(arbRegSMCurrentState_Z[12]),
	.D(arbRegSMCurrentState_Z[13]),
	.Y(N_28)
);
defparam \arbRegSMCurrentState_ns_i_0_a4[2] .INIT=16'h000B;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_i_1[1]  (
	.A(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.B(arbRegSMCurrentState_Z[14]),
	.C(arbRegSMCurrentState_ns_i_i_0_Z[1]),
	.D(CoreAHBLite_0_AHBmslave16_HREADY),
	.Y(arbRegSMCurrentState_ns_i_i_1_Z[1])
);
defparam \arbRegSMCurrentState_ns_i_i_1[1] .INIT=16'hF4F0;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_0_0[2]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(N_46),
	.C(CoreAHBLite_0_AHBmslave16_HREADY),
	.D(xhdl1221_0),
	.Y(arbRegSMCurrentState_ns_i_0_0_Z[2])
);
defparam \arbRegSMCurrentState_ns_i_0_0[2] .INIT=16'h0E04;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIKSPV6[12]  (
	.A(N_8_i),
	.B(CoreAHBLite_0_AHBmslave16_HSELx),
	.C(regHSIZE[1]),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HSIZE[1])
);
defparam \arbRegSMCurrentState_RNIKSPV6[12] .INIT=16'hC088;
// @11:398
  CFG4 \arbRegSMCurrentState_ns_i_i[1]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(N_20),
	.C(arbRegSMCurrentState_ns_i_i_1_Z[1]),
	.D(N_32),
	.Y(N_12)
);
defparam \arbRegSMCurrentState_ns_i_i[1] .INIT=16'hFFF8;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIUENN6[12]  (
	.A(WB2AHBL_0_hsize_0),
	.B(CoreAHBLite_0_AHBmslave16_HSELx),
	.C(regHSIZE[0]),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HSIZE[0])
);
defparam \arbRegSMCurrentState_RNIUENN6[12] .INIT=16'hC088;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIFSB07[12]  (
	.A(WB2AHBL_0_haddr_1),
	.B(CoreAHBLite_0_AHBmslave16_HSELx),
	.C(regHADDR_1),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[1])
);
defparam \arbRegSMCurrentState_RNIFSB07[12] .INIT=16'hC088;
// @11:398
  CFG4 \arbRegSMCurrentState_RNO[12]  (
	.A(CoreAHBLite_0_AHBmslave16_HREADY),
	.B(N_24),
	.C(arbRegSMCurrentState_Z[12]),
	.D(arbRegSMCurrentState_Z[13]),
	.Y(N_101_i)
);
defparam \arbRegSMCurrentState_RNO[12] .INIT=16'h5150;
// @11:398
  CFG4 \arbRegSMCurrentState_RNO[15]  (
	.A(CoreAHBLite_0_AHBmslave16_HREADY),
	.B(N_19),
	.C(arbRegSMCurrentState_Z[15]),
	.D(N_20),
	.Y(N_95_i)
);
defparam \arbRegSMCurrentState_RNO[15] .INIT=16'h5100;
// @11:398
  CFG4 \arbRegSMCurrentState_RNO[13]  (
	.A(arbRegSMCurrentState_Z[12]),
	.B(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.C(N_28),
	.D(arbRegSMCurrentState_ns_i_0_0_Z[2]),
	.Y(N_99_i)
);
defparam \arbRegSMCurrentState_RNO[13] .INIT=16'h000E;
// @67:158
  CFG4 \arbRegSMCurrentState_RNIUH437[12]  (
	.A(WB2AHBL_0_haddr_0),
	.B(CoreAHBLite_0_AHBmslave16_HSELx),
	.C(regHADDR_0),
	.D(masterRegAddrSel),
	.Y(CoreAHBLite_0_AHBmslave16_HADDR[0])
);
defparam \arbRegSMCurrentState_RNIUH437[12] .INIT=16'hC088;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVEARBITER_1 */

module COREAHBLITE_SLAVESTAGE_0 (
  xhdl1221_0,
  M0GATEDHADDR,
  WB2AHBL_0_hsize_0,
  regHSIZE,
  CoreAHBLite_0_AHBmslave16_HSIZE,
  WB2AHBL_0_haddr_9,
  WB2AHBL_0_haddr_10,
  WB2AHBL_0_haddr_11,
  WB2AHBL_0_haddr_12,
  WB2AHBL_0_haddr_13,
  WB2AHBL_0_haddr_14,
  WB2AHBL_0_haddr_15,
  WB2AHBL_0_haddr_16,
  WB2AHBL_0_haddr_17,
  WB2AHBL_0_haddr_18,
  WB2AHBL_0_haddr_19,
  WB2AHBL_0_haddr_20,
  WB2AHBL_0_haddr_21,
  WB2AHBL_0_haddr_22,
  WB2AHBL_0_haddr_23,
  WB2AHBL_0_haddr_24,
  WB2AHBL_0_haddr_26,
  WB2AHBL_0_haddr_27,
  WB2AHBL_0_haddr_8,
  WB2AHBL_0_haddr_25,
  WB2AHBL_0_haddr_1,
  WB2AHBL_0_haddr_0,
  regHADDR_9,
  regHADDR_10,
  regHADDR_11,
  regHADDR_12,
  regHADDR_13,
  regHADDR_14,
  regHADDR_15,
  regHADDR_16,
  regHADDR_17,
  regHADDR_18,
  regHADDR_19,
  regHADDR_20,
  regHADDR_21,
  regHADDR_22,
  regHADDR_23,
  regHADDR_24,
  regHADDR_26,
  regHADDR_27,
  regHADDR_8,
  regHADDR_25,
  regHADDR_1,
  regHADDR_0,
  CoreAHBLite_0_AHBmslave16_HADDR,
  xhdl1328_0,
  xhdl1222_0,
  CoreAHBLite_0_AHBmslave16_HWDATA,
  WB2AHBL_0_hwdata,
  xhdl1329_0,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK_2,
  WB2AHBL_0_hwrite,
  regHWRITE,
  masterRegAddrSel,
  CoreAHBLite_0_AHBmslave16_HWRITE,
  regHMASTLOCK,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK,
  N_8_i,
  CoreAHBLite_0_AHBmslave16_HRESP,
  CoreAHBLite_0_AHBmslave16_HREADY,
  CoreAHBLite_0_AHBmslave16_HSELx,
  top_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst,
  hwdata10
)
;
input xhdl1221_0 ;
input [31:28] M0GATEDHADDR ;
input WB2AHBL_0_hsize_0 ;
input [1:0] regHSIZE ;
output [1:0] CoreAHBLite_0_AHBmslave16_HSIZE ;
input WB2AHBL_0_haddr_9 ;
input WB2AHBL_0_haddr_10 ;
input WB2AHBL_0_haddr_11 ;
input WB2AHBL_0_haddr_12 ;
input WB2AHBL_0_haddr_13 ;
input WB2AHBL_0_haddr_14 ;
input WB2AHBL_0_haddr_15 ;
input WB2AHBL_0_haddr_16 ;
input WB2AHBL_0_haddr_17 ;
input WB2AHBL_0_haddr_18 ;
input WB2AHBL_0_haddr_19 ;
input WB2AHBL_0_haddr_20 ;
input WB2AHBL_0_haddr_21 ;
input WB2AHBL_0_haddr_22 ;
input WB2AHBL_0_haddr_23 ;
input WB2AHBL_0_haddr_24 ;
input WB2AHBL_0_haddr_26 ;
input WB2AHBL_0_haddr_27 ;
input WB2AHBL_0_haddr_8 ;
input WB2AHBL_0_haddr_25 ;
input WB2AHBL_0_haddr_1 ;
input WB2AHBL_0_haddr_0 ;
input regHADDR_9 ;
input regHADDR_10 ;
input regHADDR_11 ;
input regHADDR_12 ;
input regHADDR_13 ;
input regHADDR_14 ;
input regHADDR_15 ;
input regHADDR_16 ;
input regHADDR_17 ;
input regHADDR_18 ;
input regHADDR_19 ;
input regHADDR_20 ;
input regHADDR_21 ;
input regHADDR_22 ;
input regHADDR_23 ;
input regHADDR_24 ;
input regHADDR_26 ;
input regHADDR_27 ;
input regHADDR_8 ;
input regHADDR_25 ;
input regHADDR_1 ;
input regHADDR_0 ;
output [31:0] CoreAHBLite_0_AHBmslave16_HADDR ;
output xhdl1328_0 ;
input xhdl1222_0 ;
output [31:0] CoreAHBLite_0_AHBmslave16_HWDATA ;
input [31:0] WB2AHBL_0_hwdata ;
output xhdl1329_0 ;
input CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
input WB2AHBL_0_hwrite ;
input regHWRITE ;
input masterRegAddrSel ;
output CoreAHBLite_0_AHBmslave16_HWRITE ;
input regHMASTLOCK ;
output CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
input N_8_i ;
input CoreAHBLite_0_AHBmslave16_HRESP ;
input CoreAHBLite_0_AHBmslave16_HREADY ;
output CoreAHBLite_0_AHBmslave16_HSELx ;
input top_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
output hwdata10 ;
wire xhdl1221_0 ;
wire WB2AHBL_0_hsize_0 ;
wire WB2AHBL_0_haddr_9 ;
wire WB2AHBL_0_haddr_10 ;
wire WB2AHBL_0_haddr_11 ;
wire WB2AHBL_0_haddr_12 ;
wire WB2AHBL_0_haddr_13 ;
wire WB2AHBL_0_haddr_14 ;
wire WB2AHBL_0_haddr_15 ;
wire WB2AHBL_0_haddr_16 ;
wire WB2AHBL_0_haddr_17 ;
wire WB2AHBL_0_haddr_18 ;
wire WB2AHBL_0_haddr_19 ;
wire WB2AHBL_0_haddr_20 ;
wire WB2AHBL_0_haddr_21 ;
wire WB2AHBL_0_haddr_22 ;
wire WB2AHBL_0_haddr_23 ;
wire WB2AHBL_0_haddr_24 ;
wire WB2AHBL_0_haddr_26 ;
wire WB2AHBL_0_haddr_27 ;
wire WB2AHBL_0_haddr_8 ;
wire WB2AHBL_0_haddr_25 ;
wire WB2AHBL_0_haddr_1 ;
wire WB2AHBL_0_haddr_0 ;
wire regHADDR_9 ;
wire regHADDR_10 ;
wire regHADDR_11 ;
wire regHADDR_12 ;
wire regHADDR_13 ;
wire regHADDR_14 ;
wire regHADDR_15 ;
wire regHADDR_16 ;
wire regHADDR_17 ;
wire regHADDR_18 ;
wire regHADDR_19 ;
wire regHADDR_20 ;
wire regHADDR_21 ;
wire regHADDR_22 ;
wire regHADDR_23 ;
wire regHADDR_24 ;
wire regHADDR_26 ;
wire regHADDR_27 ;
wire regHADDR_8 ;
wire regHADDR_25 ;
wire regHADDR_1 ;
wire regHADDR_0 ;
wire xhdl1328_0 ;
wire xhdl1222_0 ;
wire xhdl1329_0 ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
wire WB2AHBL_0_hwrite ;
wire regHWRITE ;
wire masterRegAddrSel ;
wire CoreAHBLite_0_AHBmslave16_HWRITE ;
wire regHMASTLOCK ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
wire N_8_i ;
wire CoreAHBLite_0_AHBmslave16_HRESP ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire top_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire hwdata10 ;
wire VCC ;
wire GND ;
wire N_116 ;
wire N_2205 ;
wire N_2206 ;
wire N_2207 ;
wire N_2208 ;
wire N_2209 ;
wire N_2210 ;
// @67:122
  SLE \masterDataInProg[0]  (
	.Q(hwdata10),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int_arst),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_0_AHBmslave16_HSELx),
	.EN(CoreAHBLite_0_AHBmslave16_HREADY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @67:207
  CFG2 \masterDataInProg_RNI3NJO[0]  (
	.A(CoreAHBLite_0_AHBmslave16_HRESP),
	.B(hwdata10),
	.Y(xhdl1329_0)
);
defparam \masterDataInProg_RNI3NJO[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI0ODM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[31]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[31])
);
defparam \masterDataInProg_RNI0ODM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIVMDM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[30]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[30])
);
defparam \masterDataInProg_RNIVMDM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI7UCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[29]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[29])
);
defparam \masterDataInProg_RNI7UCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI6TCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[28]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[28])
);
defparam \masterDataInProg_RNI6TCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI5SCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[27]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[27])
);
defparam \masterDataInProg_RNI5SCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI4RCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[26]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[26])
);
defparam \masterDataInProg_RNI4RCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI3QCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[25]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[25])
);
defparam \masterDataInProg_RNI3QCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI2PCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[24]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[24])
);
defparam \masterDataInProg_RNI2PCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI1OCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[23]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[23])
);
defparam \masterDataInProg_RNI1OCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI0NCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[22]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[22])
);
defparam \masterDataInProg_RNI0NCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIVLCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[21]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[21])
);
defparam \masterDataInProg_RNIVLCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIUKCM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[20]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[20])
);
defparam \masterDataInProg_RNIUKCM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI6SBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[19]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[19])
);
defparam \masterDataInProg_RNI6SBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI5RBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[18]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[18])
);
defparam \masterDataInProg_RNI5RBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI4QBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[17]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[17])
);
defparam \masterDataInProg_RNI4QBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI3PBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[16]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[16])
);
defparam \masterDataInProg_RNI3PBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI2OBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[15]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[15])
);
defparam \masterDataInProg_RNI2OBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI1NBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[14]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[14])
);
defparam \masterDataInProg_RNI1NBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNI0MBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[13]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[13])
);
defparam \masterDataInProg_RNI0MBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIVKBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[12]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[12])
);
defparam \masterDataInProg_RNIVKBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIUJBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[11]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[11])
);
defparam \masterDataInProg_RNIUJBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNITIBM[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[10]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[10])
);
defparam \masterDataInProg_RNITIBM[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNILI4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[9]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[9])
);
defparam \masterDataInProg_RNILI4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIKH4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[8]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[8])
);
defparam \masterDataInProg_RNIKH4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIJG4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[7]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[7])
);
defparam \masterDataInProg_RNIJG4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIIF4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[6]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[6])
);
defparam \masterDataInProg_RNIIF4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIHE4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[5]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[5])
);
defparam \masterDataInProg_RNIHE4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIGD4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[4]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[4])
);
defparam \masterDataInProg_RNIGD4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIFC4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[3]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[3])
);
defparam \masterDataInProg_RNIFC4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIEB4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[2]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[2])
);
defparam \masterDataInProg_RNIEB4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIDA4S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[1]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[1])
);
defparam \masterDataInProg_RNIDA4S[0] .INIT=4'h8;
// @67:207
  CFG2 \masterDataInProg_RNIC94S[0]  (
	.A(hwdata10),
	.B(WB2AHBL_0_hwdata[0]),
	.Y(CoreAHBLite_0_AHBmslave16_HWDATA[0])
);
defparam \masterDataInProg_RNIC94S[0] .INIT=4'h8;
// @67:288
  CFG3 \MDATAREADY_5_iv[0]  (
	.A(hwdata10),
	.B(CoreAHBLite_0_AHBmslave16_HREADY),
	.C(xhdl1222_0),
	.Y(xhdl1328_0)
);
defparam \MDATAREADY_5_iv[0] .INIT=8'h8F;
// @67:137
  COREAHBLITE_SLAVEARBITER_1 slave_arbiter (
	.CoreAHBLite_0_AHBmslave16_HADDR({CoreAHBLite_0_AHBmslave16_HADDR[31:8], N_2210, N_2209, N_2208, N_2207, N_2206, N_2205, CoreAHBLite_0_AHBmslave16_HADDR[1:0]}),
	.regHADDR_9(regHADDR_9),
	.regHADDR_10(regHADDR_10),
	.regHADDR_11(regHADDR_11),
	.regHADDR_12(regHADDR_12),
	.regHADDR_13(regHADDR_13),
	.regHADDR_14(regHADDR_14),
	.regHADDR_15(regHADDR_15),
	.regHADDR_16(regHADDR_16),
	.regHADDR_17(regHADDR_17),
	.regHADDR_18(regHADDR_18),
	.regHADDR_19(regHADDR_19),
	.regHADDR_20(regHADDR_20),
	.regHADDR_21(regHADDR_21),
	.regHADDR_22(regHADDR_22),
	.regHADDR_23(regHADDR_23),
	.regHADDR_24(regHADDR_24),
	.regHADDR_26(regHADDR_26),
	.regHADDR_27(regHADDR_27),
	.regHADDR_8(regHADDR_8),
	.regHADDR_25(regHADDR_25),
	.regHADDR_1(regHADDR_1),
	.regHADDR_0(regHADDR_0),
	.WB2AHBL_0_haddr_9(WB2AHBL_0_haddr_9),
	.WB2AHBL_0_haddr_10(WB2AHBL_0_haddr_10),
	.WB2AHBL_0_haddr_11(WB2AHBL_0_haddr_11),
	.WB2AHBL_0_haddr_12(WB2AHBL_0_haddr_12),
	.WB2AHBL_0_haddr_13(WB2AHBL_0_haddr_13),
	.WB2AHBL_0_haddr_14(WB2AHBL_0_haddr_14),
	.WB2AHBL_0_haddr_15(WB2AHBL_0_haddr_15),
	.WB2AHBL_0_haddr_16(WB2AHBL_0_haddr_16),
	.WB2AHBL_0_haddr_17(WB2AHBL_0_haddr_17),
	.WB2AHBL_0_haddr_18(WB2AHBL_0_haddr_18),
	.WB2AHBL_0_haddr_19(WB2AHBL_0_haddr_19),
	.WB2AHBL_0_haddr_20(WB2AHBL_0_haddr_20),
	.WB2AHBL_0_haddr_21(WB2AHBL_0_haddr_21),
	.WB2AHBL_0_haddr_22(WB2AHBL_0_haddr_22),
	.WB2AHBL_0_haddr_23(WB2AHBL_0_haddr_23),
	.WB2AHBL_0_haddr_24(WB2AHBL_0_haddr_24),
	.WB2AHBL_0_haddr_26(WB2AHBL_0_haddr_26),
	.WB2AHBL_0_haddr_27(WB2AHBL_0_haddr_27),
	.WB2AHBL_0_haddr_8(WB2AHBL_0_haddr_8),
	.WB2AHBL_0_haddr_25(WB2AHBL_0_haddr_25),
	.WB2AHBL_0_haddr_1(WB2AHBL_0_haddr_1),
	.WB2AHBL_0_haddr_0(WB2AHBL_0_haddr_0),
	.CoreAHBLite_0_AHBmslave16_HSIZE(CoreAHBLite_0_AHBmslave16_HSIZE[1:0]),
	.regHSIZE(regHSIZE[1:0]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize_0),
	.M0GATEDHADDR(M0GATEDHADDR[31:28]),
	.xhdl1221_0(xhdl1221_0),
	.N_8_i(N_8_i),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK(CoreAHBLite_0_AHBmslave16_HMASTLOCK),
	.regHMASTLOCK(regHMASTLOCK),
	.CoreAHBLite_0_AHBmslave16_HWRITE(CoreAHBLite_0_AHBmslave16_HWRITE),
	.masterRegAddrSel(masterRegAddrSel),
	.regHWRITE(regHWRITE),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.CoreAHBLite_0_AHBmslave16_HREADY(CoreAHBLite_0_AHBmslave16_HREADY),
	.CoreAHBLite_0_AHBmslave16_HSELx(CoreAHBLite_0_AHBmslave16_HSELx),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK_2(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVESTAGE_0 */

module COREAHBLITE_MATRIX4X16 (
  WB2AHBL_0_hwdata,
  CoreAHBLite_0_AHBmslave16_HWDATA,
  CoreAHBLite_0_AHBmslave16_HADDR,
  CoreAHBLite_0_AHBmslave16_HSIZE,
  WB2AHBL_0_hsize_0,
  WB2AHBL_0_haddr,
  HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0,
  CoreAHBLite_0_AHBmslave16_HRESP,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK,
  CoreAHBLite_0_AHBmslave16_HWRITE,
  MSS_HPMS_READY_int_arst,
  top_sb_0_FIC_0_CLK,
  WB2AHBL_0_hwrite,
  N_8_i,
  state,
  stb_i_dl,
  CoreAHBLite_0_AHBmslave16_HREADY,
  hready_m_xhdl355,
  CoreAHBLite_0_AHBmslave16_HSELx,
  ack_2,
  N_37_0_i
)
;
input [31:0] WB2AHBL_0_hwdata ;
output [31:0] CoreAHBLite_0_AHBmslave16_HWDATA ;
output [31:0] CoreAHBLite_0_AHBmslave16_HADDR ;
output [1:0] CoreAHBLite_0_AHBmslave16_HSIZE ;
input WB2AHBL_0_hsize_0 ;
input [31:0] WB2AHBL_0_haddr ;
output HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
input CoreAHBLite_0_AHBmslave16_HRESP ;
output CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
output CoreAHBLite_0_AHBmslave16_HWRITE ;
input MSS_HPMS_READY_int_arst ;
input top_sb_0_FIC_0_CLK ;
input WB2AHBL_0_hwrite ;
input N_8_i ;
input state ;
input stb_i_dl ;
input CoreAHBLite_0_AHBmslave16_HREADY ;
output hready_m_xhdl355 ;
output CoreAHBLite_0_AHBmslave16_HSELx ;
output ack_2 ;
output N_37_0_i ;
wire WB2AHBL_0_hsize_0 ;
wire HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
wire CoreAHBLite_0_AHBmslave16_HRESP ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
wire CoreAHBLite_0_AHBmslave16_HWRITE ;
wire MSS_HPMS_READY_int_arst ;
wire top_sb_0_FIC_0_CLK ;
wire WB2AHBL_0_hwrite ;
wire N_8_i ;
wire state ;
wire stb_i_dl ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire hready_m_xhdl355 ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire ack_2 ;
wire N_37_0_i ;
wire [0:0] xhdl1328;
wire [0:0] xhdl1329;
wire [31:28] M0GATEDHADDR;
wire [27:0] regHADDR;
wire [1:0] regHSIZE;
wire [16:16] xhdl1221;
wire [16:16] xhdl1222;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK_2 ;
wire hwdata10 ;
wire regHWRITE ;
wire regHMASTLOCK ;
wire masterRegAddrSel ;
wire N_2211 ;
wire N_2212 ;
wire N_2213 ;
wire N_2214 ;
wire N_2215 ;
wire N_2216 ;
wire GND ;
wire VCC ;
// @69:4165
  COREAHBLITE_MASTERSTAGE_1_1_85_65536_0 masterstage_0 (
	.xhdl1328_0(xhdl1328[0]),
	.HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0(HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0),
	.xhdl1329_0(xhdl1329[0]),
	.CoreAHBLite_0_AHBmslave16_HADDR(CoreAHBLite_0_AHBmslave16_HADDR[7:2]),
	.M0GATEDHADDR(M0GATEDHADDR[31:28]),
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:0]),
	.regHADDR_9(regHADDR[9]),
	.regHADDR_8(regHADDR[8]),
	.regHADDR_1(regHADDR[1]),
	.regHADDR_0(regHADDR[0]),
	.regHADDR_24(regHADDR[24]),
	.regHADDR_23(regHADDR[23]),
	.regHADDR_22(regHADDR[22]),
	.regHADDR_21(regHADDR[21]),
	.regHADDR_20(regHADDR[20]),
	.regHADDR_19(regHADDR[19]),
	.regHADDR_18(regHADDR[18]),
	.regHADDR_17(regHADDR[17]),
	.regHADDR_16(regHADDR[16]),
	.regHADDR_15(regHADDR[15]),
	.regHADDR_14(regHADDR[14]),
	.regHADDR_13(regHADDR[13]),
	.regHADDR_12(regHADDR[12]),
	.regHADDR_11(regHADDR[11]),
	.regHADDR_10(regHADDR[10]),
	.regHADDR_27(regHADDR[27]),
	.regHADDR_26(regHADDR[26]),
	.regHADDR_25(regHADDR[25]),
	.regHSIZE(regHSIZE[1:0]),
	.xhdl1221_0(xhdl1221[16]),
	.xhdl1222_0(xhdl1222[16]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize_0),
	.N_37_0_i(N_37_0_i),
	.ack_2(ack_2),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK_2(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.CoreAHBLite_0_AHBmslave16_HSELx(CoreAHBLite_0_AHBmslave16_HSELx),
	.hready_m_xhdl355(hready_m_xhdl355),
	.CoreAHBLite_0_AHBmslave16_HREADY(CoreAHBLite_0_AHBmslave16_HREADY),
	.hwdata10(hwdata10),
	.stb_i_dl(stb_i_dl),
	.state(state),
	.N_8_i(N_8_i),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.regHWRITE_1z(regHWRITE),
	.regHMASTLOCK_1z(regHMASTLOCK),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.masterRegAddrSel_1z(masterRegAddrSel)
);
// @69:5322
  COREAHBLITE_SLAVESTAGE_0 slavestage_16 (
	.xhdl1221_0(xhdl1221[16]),
	.M0GATEDHADDR(M0GATEDHADDR[31:28]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize_0),
	.regHSIZE(regHSIZE[1:0]),
	.CoreAHBLite_0_AHBmslave16_HSIZE(CoreAHBLite_0_AHBmslave16_HSIZE[1:0]),
	.WB2AHBL_0_haddr_9(WB2AHBL_0_haddr[9]),
	.WB2AHBL_0_haddr_10(WB2AHBL_0_haddr[10]),
	.WB2AHBL_0_haddr_11(WB2AHBL_0_haddr[11]),
	.WB2AHBL_0_haddr_12(WB2AHBL_0_haddr[12]),
	.WB2AHBL_0_haddr_13(WB2AHBL_0_haddr[13]),
	.WB2AHBL_0_haddr_14(WB2AHBL_0_haddr[14]),
	.WB2AHBL_0_haddr_15(WB2AHBL_0_haddr[15]),
	.WB2AHBL_0_haddr_16(WB2AHBL_0_haddr[16]),
	.WB2AHBL_0_haddr_17(WB2AHBL_0_haddr[17]),
	.WB2AHBL_0_haddr_18(WB2AHBL_0_haddr[18]),
	.WB2AHBL_0_haddr_19(WB2AHBL_0_haddr[19]),
	.WB2AHBL_0_haddr_20(WB2AHBL_0_haddr[20]),
	.WB2AHBL_0_haddr_21(WB2AHBL_0_haddr[21]),
	.WB2AHBL_0_haddr_22(WB2AHBL_0_haddr[22]),
	.WB2AHBL_0_haddr_23(WB2AHBL_0_haddr[23]),
	.WB2AHBL_0_haddr_24(WB2AHBL_0_haddr[24]),
	.WB2AHBL_0_haddr_26(WB2AHBL_0_haddr[26]),
	.WB2AHBL_0_haddr_27(WB2AHBL_0_haddr[27]),
	.WB2AHBL_0_haddr_8(WB2AHBL_0_haddr[8]),
	.WB2AHBL_0_haddr_25(WB2AHBL_0_haddr[25]),
	.WB2AHBL_0_haddr_1(WB2AHBL_0_haddr[1]),
	.WB2AHBL_0_haddr_0(WB2AHBL_0_haddr[0]),
	.regHADDR_9(regHADDR[9]),
	.regHADDR_10(regHADDR[10]),
	.regHADDR_11(regHADDR[11]),
	.regHADDR_12(regHADDR[12]),
	.regHADDR_13(regHADDR[13]),
	.regHADDR_14(regHADDR[14]),
	.regHADDR_15(regHADDR[15]),
	.regHADDR_16(regHADDR[16]),
	.regHADDR_17(regHADDR[17]),
	.regHADDR_18(regHADDR[18]),
	.regHADDR_19(regHADDR[19]),
	.regHADDR_20(regHADDR[20]),
	.regHADDR_21(regHADDR[21]),
	.regHADDR_22(regHADDR[22]),
	.regHADDR_23(regHADDR[23]),
	.regHADDR_24(regHADDR[24]),
	.regHADDR_26(regHADDR[26]),
	.regHADDR_27(regHADDR[27]),
	.regHADDR_8(regHADDR[8]),
	.regHADDR_25(regHADDR[25]),
	.regHADDR_1(regHADDR[1]),
	.regHADDR_0(regHADDR[0]),
	.CoreAHBLite_0_AHBmslave16_HADDR({CoreAHBLite_0_AHBmslave16_HADDR[31:8], N_2216, N_2215, N_2214, N_2213, N_2212, N_2211, CoreAHBLite_0_AHBmslave16_HADDR[1:0]}),
	.xhdl1328_0(xhdl1328[0]),
	.xhdl1222_0(xhdl1222[16]),
	.CoreAHBLite_0_AHBmslave16_HWDATA(CoreAHBLite_0_AHBmslave16_HWDATA[31:0]),
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.xhdl1329_0(xhdl1329[0]),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK_2(CoreAHBLite_0_AHBmslave16_HMASTLOCK_2),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.regHWRITE(regHWRITE),
	.masterRegAddrSel(masterRegAddrSel),
	.CoreAHBLite_0_AHBmslave16_HWRITE(CoreAHBLite_0_AHBmslave16_HWRITE),
	.regHMASTLOCK(regHMASTLOCK),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK(CoreAHBLite_0_AHBmslave16_HMASTLOCK),
	.N_8_i(N_8_i),
	.CoreAHBLite_0_AHBmslave16_HRESP(CoreAHBLite_0_AHBmslave16_HRESP),
	.CoreAHBLite_0_AHBmslave16_HREADY(CoreAHBLite_0_AHBmslave16_HREADY),
	.CoreAHBLite_0_AHBmslave16_HSELx(CoreAHBLite_0_AHBmslave16_HSELx),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.hwdata10(hwdata10)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MATRIX4X16 */

module CoreAHBLite (
  HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0,
  WB2AHBL_0_haddr,
  WB2AHBL_0_hsize_0,
  CoreAHBLite_0_AHBmslave16_HSIZE,
  CoreAHBLite_0_AHBmslave16_HADDR,
  CoreAHBLite_0_AHBmslave16_HWDATA,
  WB2AHBL_0_hwdata,
  N_37_0_i,
  ack_2,
  CoreAHBLite_0_AHBmslave16_HSELx,
  hready_m_xhdl355,
  CoreAHBLite_0_AHBmslave16_HREADY,
  stb_i_dl,
  state,
  N_8_i,
  WB2AHBL_0_hwrite,
  top_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int_arst,
  CoreAHBLite_0_AHBmslave16_HWRITE,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK,
  CoreAHBLite_0_AHBmslave16_HRESP
)
;
output HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
input [31:0] WB2AHBL_0_haddr ;
input WB2AHBL_0_hsize_0 ;
output [1:0] CoreAHBLite_0_AHBmslave16_HSIZE ;
output [31:0] CoreAHBLite_0_AHBmslave16_HADDR ;
output [31:0] CoreAHBLite_0_AHBmslave16_HWDATA ;
input [31:0] WB2AHBL_0_hwdata ;
output N_37_0_i ;
output ack_2 ;
output CoreAHBLite_0_AHBmslave16_HSELx ;
output hready_m_xhdl355 ;
input CoreAHBLite_0_AHBmslave16_HREADY ;
input stb_i_dl ;
input state ;
input N_8_i ;
input WB2AHBL_0_hwrite ;
input top_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int_arst ;
output CoreAHBLite_0_AHBmslave16_HWRITE ;
output CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
input CoreAHBLite_0_AHBmslave16_HRESP ;
wire HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
wire WB2AHBL_0_hsize_0 ;
wire N_37_0_i ;
wire ack_2 ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire hready_m_xhdl355 ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire stb_i_dl ;
wire state ;
wire N_8_i ;
wire WB2AHBL_0_hwrite ;
wire top_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int_arst ;
wire CoreAHBLite_0_AHBmslave16_HWRITE ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
wire CoreAHBLite_0_AHBmslave16_HRESP ;
wire GND ;
wire VCC ;
// @70:1083
  COREAHBLITE_MATRIX4X16 matrix4x16 (
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.CoreAHBLite_0_AHBmslave16_HWDATA(CoreAHBLite_0_AHBmslave16_HWDATA[31:0]),
	.CoreAHBLite_0_AHBmslave16_HADDR(CoreAHBLite_0_AHBmslave16_HADDR[31:0]),
	.CoreAHBLite_0_AHBmslave16_HSIZE(CoreAHBLite_0_AHBmslave16_HSIZE[1:0]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize_0),
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:0]),
	.HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0(HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0),
	.CoreAHBLite_0_AHBmslave16_HRESP(CoreAHBLite_0_AHBmslave16_HRESP),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK(CoreAHBLite_0_AHBmslave16_HMASTLOCK),
	.CoreAHBLite_0_AHBmslave16_HWRITE(CoreAHBLite_0_AHBmslave16_HWRITE),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.N_8_i(N_8_i),
	.state(state),
	.stb_i_dl(stb_i_dl),
	.CoreAHBLite_0_AHBmslave16_HREADY(CoreAHBLite_0_AHBmslave16_HREADY),
	.hready_m_xhdl355(hready_m_xhdl355),
	.CoreAHBLite_0_AHBmslave16_HSELx(CoreAHBLite_0_AHBmslave16_HSELx),
	.ack_2(ack_2),
	.N_37_0_i(N_37_0_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAHBLite */

module CoreResetP (
  INIT_DONE_int_1z,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  FIC_2_APB_M_PRESET_N,
  FABOSC_0_RCOSC_25_50MHZ_O2F,
  MSS_HPMS_READY_int_arst,
  top_sb_0_FIC_0_CLK
)
;
output INIT_DONE_int_1z ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input FIC_2_APB_M_PRESET_N ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
output MSS_HPMS_READY_int_arst ;
input top_sb_0_FIC_0_CLK ;
wire INIT_DONE_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire MSS_HPMS_READY_int_arst ;
wire top_sb_0_FIC_0_CLK ;
wire [6:0] sm0_state_Z;
wire [5:2] sm0_state_ns_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire MSS_HPMS_READY_int_rep_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire GND ;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire release_sdif2_core_Z ;
wire sdif0_areset_n_rcosc_Z ;
wire release_sdif1_core_Z ;
wire release_sdif0_core_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif3_core_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire sdif3_spll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_i ;
wire sm0_areset_n_rcosc_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire MSS_HPMS_READY_int_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire un8_ddr_settled_clk_base_1_Z ;
wire un8_ddr_settled_clk_base_Z ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
// @71:608
  SLE MSS_HPMS_READY_int_rep (
	.Q(MSS_HPMS_READY_int_rep_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT sm0_areset_n_clk_base_RNIGLBB (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
  CLKINT MSS_HPMS_READY_int_rep_RNIBTFF (
	.Y(MSS_HPMS_READY_int_arst),
	.A(MSS_HPMS_READY_int_rep_Z)
);
// @71:1471
  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1447
  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1423
  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:936
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:908
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:850
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_i),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:850
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_i),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:770
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_i),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:770
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_i),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1544
  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1519
  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1495
  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:861
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_i),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:861
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_i),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:608
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sm0_state_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(sm0_state_Z[4]),
	.EN(sdif3_spll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1059
  SLE INIT_DONE_int (
	.Q(INIT_DONE_int_1z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @71:1032
  CFG2 un8_ddr_settled_clk_base_1 (
	.A(ddr_settled_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.Y(un8_ddr_settled_clk_base_1_Z)
);
defparam un8_ddr_settled_clk_base_1.INIT=4'h8;
// @71:1059
  CFG2 \sm0_state_ns_a3[6]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[1]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @71:628
  CFG2 sm0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n_i)
);
defparam sm0_areset_n.INIT=4'h8;
// @71:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @71:1059
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[5]),
	.B(sm0_state_Z[4]),
	.C(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hAE;
// @71:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
// @71:1032
  CFG4 un8_ddr_settled_clk_base (
	.A(release_sdif0_core_clk_base_Z),
	.B(un8_ddr_settled_clk_base_1_Z),
	.C(release_sdif2_core_clk_base_Z),
	.D(release_sdif1_core_clk_base_Z),
	.Y(un8_ddr_settled_clk_base_Z)
);
defparam un8_ddr_settled_clk_base.INIT=16'h8000;
// @71:1059
  CFG4 \sm0_state_ns[4]  (
	.A(sm0_state_Z[3]),
	.B(sm0_state_Z[2]),
	.C(sdif3_spll_lock_q2_Z),
	.D(un8_ddr_settled_clk_base_Z),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hA0EC;
// @71:1059
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[2]),
	.B(sm0_state_Z[1]),
	.C(sdif3_spll_lock_q2_Z),
	.D(un8_ddr_settled_clk_base_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hAE0C;
//@74:813
//@74:813
//@74:813
//@74:813
//@74:813
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module top_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire GND ;
wire VCC ;
// @72:58
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @72:53
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @72:49
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_sb_FABOSC_0_OSC */

module top_sb_HPMS (
  CoreAHBLite_0_AHBmslave16_HWDATA,
  CoreAHBLite_0_AHBmslave16_HSIZE,
  CoreAHBLite_0_AHBmslave16_HADDR,
  CoreAHBLite_0_AHBmslave16_HRDATA,
  top_sb_0_FIC_0_CLK,
  FIC_0_LOCK,
  CoreAHBLite_0_AHBmslave16_HWRITE,
  N_37_0_i,
  CoreAHBLite_0_AHBmslave16_HSELx,
  CoreAHBLite_0_AHBmslave16_HMASTLOCK,
  MSS_RESET_N_M2F,
  CoreAHBLite_0_AHBmslave16_HRESP,
  CoreAHBLite_0_AHBmslave16_HREADY,
  FIC_2_APB_M_PRESET_N
)
;
input [31:0] CoreAHBLite_0_AHBmslave16_HWDATA ;
input [1:0] CoreAHBLite_0_AHBmslave16_HSIZE ;
input [31:0] CoreAHBLite_0_AHBmslave16_HADDR ;
output [31:0] CoreAHBLite_0_AHBmslave16_HRDATA ;
input top_sb_0_FIC_0_CLK ;
input FIC_0_LOCK ;
input CoreAHBLite_0_AHBmslave16_HWRITE ;
input N_37_0_i ;
input CoreAHBLite_0_AHBmslave16_HSELx ;
input CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
output MSS_RESET_N_M2F ;
output CoreAHBLite_0_AHBmslave16_HRESP ;
output CoreAHBLite_0_AHBmslave16_HREADY ;
output FIC_2_APB_M_PRESET_N ;
wire top_sb_0_FIC_0_CLK ;
wire FIC_0_LOCK ;
wire CoreAHBLite_0_AHBmslave16_HWRITE ;
wire N_37_0_i ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
wire MSS_RESET_N_M2F ;
wire CoreAHBLite_0_AHBmslave16_HRESP ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire FIC_2_APB_M_PRESET_N ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_HM0_ADDR;
wire [1:0] F_HM0_SIZE;
wire [31:0] F_HM0_WDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] MSS_INT_M2F;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMM_BLK_INT ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire F_HM0_TRANS1 ;
wire F_HM0_WRITE ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire M3_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
//@74:930
// @73:710
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMM_BLK_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(CoreAHBLite_0_AHBmslave16_HRDATA[31:0]),
	.F_FM0_READYOUT(CoreAHBLite_0_AHBmslave16_HREADY),
	.F_FM0_RESP(CoreAHBLite_0_AHBmslave16_HRESP),
	.F_HM0_ADDR(F_HM0_ADDR[31:0]),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(F_HM0_WDATA[31:0]),
	.F_HM0_WRITE(F_HM0_WRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(MSS_INT_M2F[15:0]),
	.H2F_NMI(M3_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR(CoreAHBLite_0_AHBmslave16_HADDR[31:0]),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(CoreAHBLite_0_AHBmslave16_HMASTLOCK),
	.F_FM0_READY(CoreAHBLite_0_AHBmslave16_HREADY),
	.F_FM0_SEL(CoreAHBLite_0_AHBmslave16_HSELx),
	.F_FM0_SIZE(CoreAHBLite_0_AHBmslave16_HSIZE[1:0]),
	.F_FM0_TRANS1(N_37_0_i),
	.F_FM0_WDATA(CoreAHBLite_0_AHBmslave16_HWDATA[31:0]),
	.F_FM0_WRITE(CoreAHBLite_0_AHBmslave16_HWRITE),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(GND),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(top_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33E01000000608AC0000003FFFFE400000000000010000000000F11C000001FE5FE4010842108421000001FE34001FF8000000000000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=80.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_sb_HPMS */

module top_sb (
  CoreAHBLite_0_AHBmslave16_HRDATA,
  WB2AHBL_0_hwdata,
  WB2AHBL_0_hsize_0,
  WB2AHBL_0_haddr,
  HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0,
  INIT_DONE_int,
  WB2AHBL_0_hwrite,
  N_8_i,
  state,
  stb_i_dl,
  hready_m_xhdl355,
  ack_2,
  top_sb_0_FIC_0_CLK,
  top_sb_0_FIC_0_CLK_i,
  DEVRST_N
)
;
output [31:0] CoreAHBLite_0_AHBmslave16_HRDATA ;
input [31:0] WB2AHBL_0_hwdata ;
input WB2AHBL_0_hsize_0 ;
input [31:0] WB2AHBL_0_haddr ;
output HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
output INIT_DONE_int ;
input WB2AHBL_0_hwrite ;
input N_8_i ;
input state ;
input stb_i_dl ;
output hready_m_xhdl355 ;
output ack_2 ;
output top_sb_0_FIC_0_CLK ;
output top_sb_0_FIC_0_CLK_i ;
input DEVRST_N ;
wire WB2AHBL_0_hsize_0 ;
wire HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0 ;
wire INIT_DONE_int ;
wire WB2AHBL_0_hwrite ;
wire N_8_i ;
wire state ;
wire stb_i_dl ;
wire hready_m_xhdl355 ;
wire ack_2 ;
wire top_sb_0_FIC_0_CLK ;
wire top_sb_0_FIC_0_CLK_i ;
wire DEVRST_N ;
wire [1:0] CoreAHBLite_0_AHBmslave16_HSIZE;
wire [31:0] CoreAHBLite_0_AHBmslave16_HADDR;
wire [31:0] CoreAHBLite_0_AHBmslave16_HWDATA;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire N_37_0_i ;
wire CoreAHBLite_0_AHBmslave16_HSELx ;
wire CoreAHBLite_0_AHBmslave16_HREADY ;
wire MSS_HPMS_READY_int_arst ;
wire CoreAHBLite_0_AHBmslave16_HWRITE ;
wire CoreAHBLite_0_AHBmslave16_HMASTLOCK ;
wire CoreAHBLite_0_AHBmslave16_HRESP ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
//@75:257
// @74:922
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @74:441
  top_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.top_sb_0_FIC_0_CLK_i(top_sb_0_FIC_0_CLK_i),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK)
);
// @74:450
  CoreAHBLite CoreAHBLite_0 (
	.HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0(HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0),
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:0]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize_0),
	.CoreAHBLite_0_AHBmslave16_HSIZE(CoreAHBLite_0_AHBmslave16_HSIZE[1:0]),
	.CoreAHBLite_0_AHBmslave16_HADDR(CoreAHBLite_0_AHBmslave16_HADDR[31:0]),
	.CoreAHBLite_0_AHBmslave16_HWDATA(CoreAHBLite_0_AHBmslave16_HWDATA[31:0]),
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.N_37_0_i(N_37_0_i),
	.ack_2(ack_2),
	.CoreAHBLite_0_AHBmslave16_HSELx(CoreAHBLite_0_AHBmslave16_HSELx),
	.hready_m_xhdl355(hready_m_xhdl355),
	.CoreAHBLite_0_AHBmslave16_HREADY(CoreAHBLite_0_AHBmslave16_HREADY),
	.stb_i_dl(stb_i_dl),
	.state(state),
	.N_8_i(N_8_i),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.CoreAHBLite_0_AHBmslave16_HWRITE(CoreAHBLite_0_AHBmslave16_HWRITE),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK(CoreAHBLite_0_AHBmslave16_HMASTLOCK),
	.CoreAHBLite_0_AHBmslave16_HRESP(CoreAHBLite_0_AHBmslave16_HRESP)
);
// @74:813
  CoreResetP CORERESETP_0 (
	.INIT_DONE_int_1z(INIT_DONE_int),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.MSS_HPMS_READY_int_arst(MSS_HPMS_READY_int_arst),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK)
);
// @74:909
  top_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @74:930
  top_sb_HPMS top_sb_HPMS_0 (
	.CoreAHBLite_0_AHBmslave16_HWDATA(CoreAHBLite_0_AHBmslave16_HWDATA[31:0]),
	.CoreAHBLite_0_AHBmslave16_HSIZE(CoreAHBLite_0_AHBmslave16_HSIZE[1:0]),
	.CoreAHBLite_0_AHBmslave16_HADDR(CoreAHBLite_0_AHBmslave16_HADDR[31:0]),
	.CoreAHBLite_0_AHBmslave16_HRDATA(CoreAHBLite_0_AHBmslave16_HRDATA[31:0]),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.FIC_0_LOCK(FIC_0_LOCK),
	.CoreAHBLite_0_AHBmslave16_HWRITE(CoreAHBLite_0_AHBmslave16_HWRITE),
	.N_37_0_i(N_37_0_i),
	.CoreAHBLite_0_AHBmslave16_HSELx(CoreAHBLite_0_AHBmslave16_HSELx),
	.CoreAHBLite_0_AHBmslave16_HMASTLOCK(CoreAHBLite_0_AHBmslave16_HMASTLOCK),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.CoreAHBLite_0_AHBmslave16_HRESP(CoreAHBLite_0_AHBmslave16_HRESP),
	.CoreAHBLite_0_AHBmslave16_HREADY(CoreAHBLite_0_AHBmslave16_HREADY),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_sb */

module WB2AHBL (
  WB2AHBL_0_haddr,
  neorv32_ProcessorTop_Minimal_0_wb_adr_o,
  WB2AHBL_0_hsize_0,
  neorv32_ProcessorTop_Minimal_0_wb_sel_o,
  N_8_i,
  INIT_DONE_int,
  state,
  top_sb_0_FIC_0_CLK,
  stb_i_dl_1z
)
;
output [1:0] WB2AHBL_0_haddr ;
input [1:0] neorv32_ProcessorTop_Minimal_0_wb_adr_o ;
output WB2AHBL_0_hsize_0 ;
input [3:0] neorv32_ProcessorTop_Minimal_0_wb_sel_o ;
output N_8_i ;
input INIT_DONE_int ;
input state ;
input top_sb_0_FIC_0_CLK ;
output stb_i_dl_1z ;
wire WB2AHBL_0_hsize_0 ;
wire N_8_i ;
wire INIT_DONE_int ;
wire state ;
wire top_sb_0_FIC_0_CLK ;
wire stb_i_dl_1z ;
wire VCC ;
wire stb_i_dl_0_Z ;
wire GND ;
wire un9_hsize ;
// @9:119
  SLE stb_i_dl (
	.Q(stb_i_dl_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(top_sb_0_FIC_0_CLK),
	.D(stb_i_dl_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:119
  CFG2 stb_i_dl_0 (
	.A(state),
	.B(INIT_DONE_int),
	.Y(stb_i_dl_0_Z)
);
defparam stb_i_dl_0.INIT=4'h8;
// @9:80
  CFG4 \size_i_x2[1]  (
	.A(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3]),
	.B(neorv32_ProcessorTop_Minimal_0_wb_sel_o[2]),
	.C(neorv32_ProcessorTop_Minimal_0_wb_sel_o[1]),
	.D(neorv32_ProcessorTop_Minimal_0_wb_sel_o[0]),
	.Y(N_8_i)
);
defparam \size_i_x2[1] .INIT=16'hEEE1;
// @9:80
  CFG2 \size_i_x2_RNIFC7C[1]  (
	.A(N_8_i),
	.B(neorv32_ProcessorTop_Minimal_0_wb_adr_o[1]),
	.Y(WB2AHBL_0_haddr[1])
);
defparam \size_i_x2_RNIFC7C[1] .INIT=4'h4;
// @9:81
  CFG4 \transgranularity.un3_hsize  (
	.A(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3]),
	.B(neorv32_ProcessorTop_Minimal_0_wb_sel_o[2]),
	.C(neorv32_ProcessorTop_Minimal_0_wb_sel_o[1]),
	.D(neorv32_ProcessorTop_Minimal_0_wb_sel_o[0]),
	.Y(WB2AHBL_0_hsize_0)
);
defparam \transgranularity.un3_hsize .INIT=16'h1008;
// @9:82
  CFG4 \transgranularity.un9_hsize  (
	.A(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3]),
	.B(neorv32_ProcessorTop_Minimal_0_wb_sel_o[2]),
	.C(neorv32_ProcessorTop_Minimal_0_wb_sel_o[1]),
	.D(neorv32_ProcessorTop_Minimal_0_wb_sel_o[0]),
	.Y(un9_hsize)
);
defparam \transgranularity.un9_hsize .INIT=16'h0116;
// @9:82
  CFG2 \transgranularity.un9_hsize_RNIV20F  (
	.A(un9_hsize),
	.B(neorv32_ProcessorTop_Minimal_0_wb_adr_o[0]),
	.Y(WB2AHBL_0_haddr[0])
);
defparam \transgranularity.un9_hsize_RNIV20F .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* WB2AHBL */

module top (
  DEVRST_N,
  UART_RX,
  UART_TX,
  led0,
  led1,
  led2,
  led3,
  led4,
  led5,
  led6,
  led7
)
;
input DEVRST_N ;
input UART_RX ;
output UART_TX ;
output led0 ;
output led1 ;
output led2 ;
output led3 ;
output led4 ;
output led5 ;
output led6 ;
output led7 ;
wire DEVRST_N ;
wire UART_RX ;
wire UART_TX ;
wire led0 ;
wire led1 ;
wire led2 ;
wire led3 ;
wire led4 ;
wire led5 ;
wire led6 ;
wire led7 ;
wire [1:0] neorv32_ProcessorTop_Minimal_0_wb_adr_o;
wire [31:0] WB2AHBL_0_haddr;
wire [31:0] WB2AHBL_0_hwdata;
wire [0:0] HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0;
wire [0:0] WB2AHBL_0_hsize;
wire [3:0] neorv32_ProcessorTop_Minimal_0_wb_sel_o;
wire [31:0] top_sb_0_CoreAHBLite_0_AHBmslave16_HRDATA;
wire top_sb_0_FIC_0_CLK ;
wire WB2AHBL_0_hwrite ;
wire \ctrl.state  ;
wire OR2_0_Y ;
wire VCC ;
wire GND ;
wire WB2AHBL_0_stb_i_dl ;
wire top_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_hready_m_xhdl355 ;
wire top_sb_0_CORERESETP_0_INIT_DONE_int ;
wire N_8_i ;
wire neorv32_ProcessorTop_Minimal_0_neorv32_inst_memory_system_neorv32_wishbone_inst_true_neorv32_wishbone_inst_bus_arbiter_ctrl_ack_2 ;
wire UART_RX_c ;
wire UART_TX_c ;
wire led0_c ;
wire led1_c ;
wire led2_c ;
wire led3_c ;
wire led4_c ;
wire led5_c ;
wire led6_c ;
wire led7_c ;
wire top_sb_0_FIC_0_CLK_i ;
// @75:22
  INBUF UART_RX_ibuf (
	.Y(UART_RX_c),
	.PAD(UART_RX)
);
// @75:24
  OUTBUF UART_TX_obuf (
	.PAD(UART_TX),
	.D(UART_TX_c)
);
// @75:25
  OUTBUF led0_obuf (
	.PAD(led0),
	.D(led0_c)
);
// @75:26
  OUTBUF led1_obuf (
	.PAD(led1),
	.D(led1_c)
);
// @75:27
  OUTBUF led2_obuf (
	.PAD(led2),
	.D(led2_c)
);
// @75:28
  OUTBUF led3_obuf (
	.PAD(led3),
	.D(led3_c)
);
// @75:29
  OUTBUF led4_obuf (
	.PAD(led4),
	.D(led4_c)
);
// @75:30
  OUTBUF led5_obuf (
	.PAD(led5),
	.D(led5_c)
);
// @75:31
  OUTBUF led6_obuf (
	.PAD(led6),
	.D(led6_c)
);
// @75:32
  OUTBUF led7_obuf (
	.PAD(led7),
	.D(led7_c)
);
// @75:248
  OR2 OR2_0 (
	.Y(OR2_0_Y),
	.A(GND),
	.B(HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0[0])
);
// @75:227
  neorv32_ProcessorTop_Minimal neorv32_ProcessorTop_Minimal_0 (
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:2]),
	.neorv32_ProcessorTop_Minimal_0_wb_sel_o(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3:0]),
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.neorv32_ProcessorTop_Minimal_0_wb_adr_o(neorv32_ProcessorTop_Minimal_0_wb_adr_o[1:0]),
	.CoreAHBLite_0_AHBmslave16_HRDATA(top_sb_0_CoreAHBLite_0_AHBmslave16_HRDATA[31:0]),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.INIT_DONE_int(top_sb_0_CORERESETP_0_INIT_DONE_int),
	.top_sb_0_FIC_0_CLK_i(top_sb_0_FIC_0_CLK_i),
	.led4_c(led4_c),
	.led5_c(led5_c),
	.led6_c(led6_c),
	.led7_c(led7_c),
	.led0_c(led0_c),
	.led1_c(led1_c),
	.led2_c(led2_c),
	.led3_c(led3_c),
	.UART_RX_c(UART_RX_c),
	.UART_TX_c(UART_TX_c),
	.OR2_0_Y(OR2_0_Y),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.state(\ctrl.state ),
	.ack_2(neorv32_ProcessorTop_Minimal_0_neorv32_inst_memory_system_neorv32_wishbone_inst_true_neorv32_wishbone_inst_bus_arbiter_ctrl_ack_2),
	.hready_m_xhdl355(top_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_hready_m_xhdl355)
);
// @75:257
  top_sb top_sb_0 (
	.CoreAHBLite_0_AHBmslave16_HRDATA(top_sb_0_CoreAHBLite_0_AHBmslave16_HRDATA[31:0]),
	.WB2AHBL_0_hwdata(WB2AHBL_0_hwdata[31:0]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize[0]),
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[31:0]),
	.HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0_0(HPMS_FIC_0_USER_MASTER_HRESP_M0_net_0[0]),
	.INIT_DONE_int(top_sb_0_CORERESETP_0_INIT_DONE_int),
	.WB2AHBL_0_hwrite(WB2AHBL_0_hwrite),
	.N_8_i(N_8_i),
	.state(\ctrl.state ),
	.stb_i_dl(WB2AHBL_0_stb_i_dl),
	.hready_m_xhdl355(top_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_hready_m_xhdl355),
	.ack_2(neorv32_ProcessorTop_Minimal_0_neorv32_inst_memory_system_neorv32_wishbone_inst_true_neorv32_wishbone_inst_bus_arbiter_ctrl_ack_2),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.top_sb_0_FIC_0_CLK_i(top_sb_0_FIC_0_CLK_i),
	.DEVRST_N(DEVRST_N)
);
// @75:283
  WB2AHBL WB2AHBL_0 (
	.WB2AHBL_0_haddr(WB2AHBL_0_haddr[1:0]),
	.neorv32_ProcessorTop_Minimal_0_wb_adr_o(neorv32_ProcessorTop_Minimal_0_wb_adr_o[1:0]),
	.WB2AHBL_0_hsize_0(WB2AHBL_0_hsize[0]),
	.neorv32_ProcessorTop_Minimal_0_wb_sel_o(neorv32_ProcessorTop_Minimal_0_wb_sel_o[3:0]),
	.N_8_i(N_8_i),
	.INIT_DONE_int(top_sb_0_CORERESETP_0_INIT_DONE_int),
	.state(\ctrl.state ),
	.top_sb_0_FIC_0_CLK(top_sb_0_FIC_0_CLK),
	.stb_i_dl_1z(WB2AHBL_0_stb_i_dl)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top */

