# CSE231-Lab-Digital_Logic-NSU-OISD

<em> Course name - CSE231\
Faculty - <a href="http://ece.northsouth.edu/people/omar-ibne-shahid/">Prof. Omar-Ibne Shahid</a>\
Faculty initial - OISD\
Summer'24</em>

## <em>Path Detail →</em>

```
Repositories
└───CSE231-Lab-Digital_Logic-NSU-OISD
    │   README.md
    │
    ├───LAB_01 - Digital Logic Gates and Boolean Function
    │   │   Lab_01-Digital Logic Gates and Boolean Function.pdf
    │   │   LAB_01_Simulation - Digital Logic Gates and Boolean Function.circ
    │   │   LAB_Report_01-Digital Logic Gates and Boolean Function.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_01-Digital Logic Gates and Boolean Function-1.png
    │           (...)
    │           LAB_Report_01-Digital Logic Gates and Boolean Function-9.png
    │
    ├───LAB_02 - Combinational Logic Design I (Canonical Form)
    │   │   LAB2-1st_Canonical_Form.circ
    │   │   LAB2-2nd_Canonical_Form.circ
    │   │   Lab_02 - Combinational Logic Design I.pdf
    │   │   LAB_Report_02 - Combinational Logic Design I.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           LAB2-1st_Canonical_Form.png
    │           (...)
    │           LAB_Report_02 - Combinational Logic Design I-7.png
    │
    ├───LAB_03 - Universal Gates
    │   │   Lab_03- Universal Gates.pdf
    │   │   LAB_03_Simulation - Universal_Gates.circ
    │   │   LAB_03_Simulation - Universal_Gates.png
    │   │   LAB_Report_03-Universal_Gates.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_03- Universal Gates-1.png
    │           (...)
    │           LAB_Report_03-Universal_Gates-13.png
    │
    ├───LAB_04 - Combinational Logic Design II (K-Map)
    │   │   Lab_04 - Combinational Logic Design II.pdf
    │   │   LAB_04_Simulation - Combinational_Logic_Design_II.circ
    │   │   LAB_Report_04 - Combinational Logic Design II.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_04 - Combinational Logic Design II-1.png
    │           (...)
    │           LAB_Report_04 - Combinational Logic Design II-12.png
    │
    ├───LAB_05 - Binary Arithmetic
    │   │   Lab_05 - Binary Arithmetic.pdf
    │   │   LAB_05_Simulation - Binary Arithmetic.circ
    │   │   LAB_Report_05 - Binary Arithmetic .pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_05 - Binary Arithmetic-1.png
    │           (...)
    │           LAB_Report_05 - Binary Arithmetic -9.png
    │
    ├───LAB_06 - BCD to Seven Segment Decoder
    │   │   Lab_06 - BCD to Seven Segment Decoder.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_06 - BCD to Seven Segment Decoder-1.png
    │           (...)
    │           Lab_06 - BCD to Seven Segment Decoder-3.png
    │
    ├───LAB_07 - Introduction to Multiplexers & 3 to 8 line Decoder
    │   │   Lab_07 - Introduction to Multiplexers & 3 to 8 line Decoder.pdf
    │   │   LAB_Report_07 - Introduction to Multiplexers & 3 to 8 line Decoder.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_07 - Introduction to Multiplexers & 3 to 8 line Decoder-1.png
    │           (...)
    │           LAB_Report_07 - Introduction to Multiplexers & 3 to 8 line Decoder-12.png
    │
    ├───LAB_08 - Introduction to Flip-flop and Registers
    │   │   Lab_08 - Introduction to Flip-flop and Registers.pdf
    │   │   Lab_Report_08 - Introduction to Flip-flop and Registers.pdf
    │   │   README.md
    │   │
    │   └───PNGs
    │           Lab_08 - Introduction to Flip-flop and Registers-1.png
    │           (...)
    │           Lab_Report_08 - Introduction to Flip-flop and Registers-8.png
    │
    └───LAB_09 - Synchronous Sequential Circuits
        │   Lab_09 - Synchronous Sequential Circuits.pdf
        │   LAB_09_Simulation - Synchronous Sequential Circuits.circ
        │   Lab_Report_09-Synchronous Sequential Circuits.pdf
        │   README.md
        │
        └───PNGs
                Lab_09 - Synchronous Sequential Circuits-1.png
                (...)
                Lab_Report_09-Synchronous Sequential Circuits-11.png
```
