verilog work "adder.vf"
vhdl work "AddTest.vhd"
verilog work "C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v"
