// Seed: 4222914826
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2
    , id_10,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8
);
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    output logic id_5,
    output supply1 id_6,
    output tri1 id_7
);
  wire id_9;
  assign id_5 = id_2;
  always @(negedge 1 or 1) id_6 = 1;
  always @(posedge 1 or posedge 1) id_5 <= 1;
  logic [7:0] id_10;
  always disable id_11;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
