/// Auto-generated register definitions for OTG_FS_HOST
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::otg_fs_host {

// ============================================================================
// OTG_FS_HOST - USB on the go full speed
// Base Address: 0x50000400
// ============================================================================

/// OTG_FS_HOST Register Structure
struct OTG_FS_HOST_Registers {

    /// OTG_FS host configuration register (OTG_FS_HCFG)
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t FS_HCFG;

    /// OTG_FS Host frame interval register
    /// Offset: 0x0004
    /// Reset value: 0x0000EA60
    /// Access: read-write
    volatile uint32_t HFIR;

    /// OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)
    /// Offset: 0x0008
    /// Reset value: 0x00003FFF
    /// Access: read-only
    volatile uint32_t FS_HFNUM;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)
    /// Offset: 0x0010
    /// Reset value: 0x00080100
    volatile uint32_t FS_HPTXSTS;

    /// OTG_FS Host all channels interrupt register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t HAINT;

    /// OTG_FS host all channels interrupt mask register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HAINTMSK;
    uint8_t RESERVED_001C[36]; ///< Reserved

    /// OTG_FS host port control and status register (OTG_FS_HPRT)
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    volatile uint32_t FS_HPRT;
    uint8_t RESERVED_0044[188]; ///< Reserved

    /// OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR0;
    uint8_t RESERVED_0104[4]; ///< Reserved

    /// OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT0;

    /// OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK0;

    /// OTG_FS host channel-0 transfer size register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ0;
    uint8_t RESERVED_0114[12]; ///< Reserved

    /// OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR1;
    uint8_t RESERVED_0124[4]; ///< Reserved

    /// OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)
    /// Offset: 0x0128
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT1;

    /// OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)
    /// Offset: 0x012C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK1;

    /// OTG_FS host channel-1 transfer size register
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ1;
    uint8_t RESERVED_0134[12]; ///< Reserved

    /// OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR2;
    uint8_t RESERVED_0144[4]; ///< Reserved

    /// OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)
    /// Offset: 0x0148
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT2;

    /// OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)
    /// Offset: 0x014C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK2;

    /// OTG_FS host channel-2 transfer size register
    /// Offset: 0x0150
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ2;
    uint8_t RESERVED_0154[12]; ///< Reserved

    /// OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)
    /// Offset: 0x0160
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR3;
    uint8_t RESERVED_0164[4]; ///< Reserved

    /// OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)
    /// Offset: 0x0168
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT3;

    /// OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)
    /// Offset: 0x016C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK3;

    /// OTG_FS host channel-3 transfer size register
    /// Offset: 0x0170
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ3;
    uint8_t RESERVED_0174[12]; ///< Reserved

    /// OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR4;
    uint8_t RESERVED_0184[4]; ///< Reserved

    /// OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT4;

    /// OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)
    /// Offset: 0x018C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK4;

    /// OTG_FS host channel-x transfer size register
    /// Offset: 0x0190
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ4;
    uint8_t RESERVED_0194[12]; ///< Reserved

    /// OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)
    /// Offset: 0x01A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR5;
    uint8_t RESERVED_01A4[4]; ///< Reserved

    /// OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)
    /// Offset: 0x01A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT5;

    /// OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)
    /// Offset: 0x01AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK5;

    /// OTG_FS host channel-5 transfer size register
    /// Offset: 0x01B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ5;
    uint8_t RESERVED_01B4[12]; ///< Reserved

    /// OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)
    /// Offset: 0x01C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR6;
    uint8_t RESERVED_01C4[4]; ///< Reserved

    /// OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)
    /// Offset: 0x01C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT6;

    /// OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)
    /// Offset: 0x01CC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK6;

    /// OTG_FS host channel-6 transfer size register
    /// Offset: 0x01D0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ6;
    uint8_t RESERVED_01D4[12]; ///< Reserved

    /// OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)
    /// Offset: 0x01E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCCHAR7;
    uint8_t RESERVED_01E4[4]; ///< Reserved

    /// OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)
    /// Offset: 0x01E8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINT7;

    /// OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)
    /// Offset: 0x01EC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCINTMSK7;

    /// OTG_FS host channel-7 transfer size register
    /// Offset: 0x01F0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_HCTSIZ7;
};

static_assert(sizeof(OTG_FS_HOST_Registers) >= 500, "OTG_FS_HOST_Registers size mismatch");

/// OTG_FS_HOST peripheral instance
inline OTG_FS_HOST_Registers* OTG_FS_HOST() {
    return reinterpret_cast<OTG_FS_HOST_Registers*>(0x50000400);
}

}  // namespace alloy::hal::st::stm32f4::otg_fs_host
