# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler myproject_sparsemux_15_3_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1116 \
    name temp_205_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_205_reload \
    op interface \
    ports { temp_205_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1117 \
    name temp_204_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_204_reload \
    op interface \
    ports { temp_204_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1118 \
    name temp_203_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_203_reload \
    op interface \
    ports { temp_203_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1119 \
    name temp_202_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_202_reload \
    op interface \
    ports { temp_202_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1120 \
    name temp_201_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_201_reload \
    op interface \
    ports { temp_201_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1121 \
    name temp_200_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_200_reload \
    op interface \
    ports { temp_200_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1122 \
    name temp_199_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_199_reload \
    op interface \
    ports { temp_199_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1123 \
    name temp_198_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_198_reload \
    op interface \
    ports { temp_198_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1124 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1125 \
    name k_24_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_24_reload \
    op interface \
    ports { k_24_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1126 \
    name mux_case_0301203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0301203 \
    op interface \
    ports { mux_case_0301203 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1127 \
    name mux_case_1302207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1302207 \
    op interface \
    ports { mux_case_1302207 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1128 \
    name mux_case_2303211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2303211 \
    op interface \
    ports { mux_case_2303211 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1129 \
    name mux_case_3304215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3304215 \
    op interface \
    ports { mux_case_3304215 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1130 \
    name mux_case_4305219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4305219 \
    op interface \
    ports { mux_case_4305219 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1131 \
    name mux_case_5306223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5306223 \
    op interface \
    ports { mux_case_5306223 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1132 \
    name mux_case_6307227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6307227 \
    op interface \
    ports { mux_case_6307227 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1133 \
    name temp_213_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_213_out \
    op interface \
    ports { temp_213_out { O 32 vector } temp_213_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1134 \
    name temp_212_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_212_out \
    op interface \
    ports { temp_212_out { O 32 vector } temp_212_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1135 \
    name temp_211_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_211_out \
    op interface \
    ports { temp_211_out { O 32 vector } temp_211_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1136 \
    name temp_210_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_210_out \
    op interface \
    ports { temp_210_out { O 32 vector } temp_210_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1137 \
    name temp_209_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_209_out \
    op interface \
    ports { temp_209_out { O 32 vector } temp_209_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1138 \
    name temp_208_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_208_out \
    op interface \
    ports { temp_208_out { O 32 vector } temp_208_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1139 \
    name temp_207_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_207_out \
    op interface \
    ports { temp_207_out { O 32 vector } temp_207_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1140 \
    name temp_206_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_206_out \
    op interface \
    ports { temp_206_out { O 32 vector } temp_206_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


