

================================================================
== Vitis HLS Report for 'gray'
================================================================
* Date:           Fri Feb 25 16:51:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Grey
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|        32|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 2 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 35 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, i1 %in_data_V_id_V, i1 %in_data_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_data_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_data_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_data_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_data_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_data_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_user_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_id_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_data_V_dest_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_data_V_data_V, i3 %in_data_V_keep_V, i3 %in_data_V_strb_V, i1 %in_data_V_user_V, i1 %in_data_V_last_V, i1 %in_data_V_id_V, i1 %in_data_V_dest_V"   --->   Operation 54 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_data_V = extractvalue i34 %empty"   --->   Operation 55 'extractvalue' 'p_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i36_keep = extractvalue i34 %empty"   --->   Operation 56 'extractvalue' 'tmp_i36_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i36_strb = extractvalue i34 %empty"   --->   Operation 57 'extractvalue' 'tmp_i36_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i36_user = extractvalue i34 %empty"   --->   Operation 58 'extractvalue' 'tmp_i36_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_last_V = extractvalue i34 %empty"   --->   Operation 59 'extractvalue' 'p_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_i36_id = extractvalue i34 %empty"   --->   Operation 60 'extractvalue' 'tmp_i36_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_i36_dest = extractvalue i34 %empty"   --->   Operation 61 'extractvalue' 'tmp_i36_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%op2_1 = trunc i24 %p_data_V"   --->   Operation 62 'trunc' 'op2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_data_V, i32 16, i32 23"   --->   Operation 63 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1423 = zext i8 %r"   --->   Operation 64 'zext' 'zext_ln1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [6/6] (6.28ns)   --->   "%conv_i = uitodp i32 %zext_ln1423"   --->   Operation 65 'uitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%op2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_data_V, i32 8, i32 15"   --->   Operation 66 'partselect' 'op2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i8 %op2"   --->   Operation 67 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [6/6] (6.28ns)   --->   "%conv_i6 = sitodp i64 %zext_ln534"   --->   Operation 68 'sitodp' 'conv_i6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %p_last_V, void %_ifconv, void" [Grey/grey.cpp:20]   --->   Operation 69 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 70 [5/6] (6.28ns)   --->   "%conv_i = uitodp i32 %zext_ln1423"   --->   Operation 70 'uitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 71 [5/6] (6.28ns)   --->   "%conv_i6 = sitodp i64 %zext_ln534"   --->   Operation 71 'sitodp' 'conv_i6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 72 [4/6] (6.28ns)   --->   "%conv_i = uitodp i32 %zext_ln1423"   --->   Operation 72 'uitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 73 [4/6] (6.28ns)   --->   "%conv_i6 = sitodp i64 %zext_ln534"   --->   Operation 73 'sitodp' 'conv_i6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 74 [3/6] (6.28ns)   --->   "%conv_i = uitodp i32 %zext_ln1423"   --->   Operation 74 'uitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 75 [3/6] (6.28ns)   --->   "%conv_i6 = sitodp i64 %zext_ln534"   --->   Operation 75 'sitodp' 'conv_i6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 76 [2/6] (6.28ns)   --->   "%conv_i = uitodp i32 %zext_ln1423"   --->   Operation 76 'uitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 77 [2/6] (6.28ns)   --->   "%conv_i6 = sitodp i64 %zext_ln534"   --->   Operation 77 'sitodp' 'conv_i6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 78 [1/6] (6.28ns)   --->   "%conv_i = uitodp i32 %zext_ln1423"   --->   Operation 78 'uitodp' 'conv_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 79 [1/6] (6.28ns)   --->   "%conv_i6 = sitodp i64 %zext_ln534"   --->   Operation 79 'sitodp' 'conv_i6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 80 [7/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 80 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [7/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 81 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 82 [6/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 82 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [6/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 83 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i8 %op2_1"   --->   Operation 84 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [6/6] (6.28ns)   --->   "%conv_i2 = sitodp i64 %zext_ln534_1"   --->   Operation 85 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 86 [5/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 86 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [5/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 87 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [5/6] (6.28ns)   --->   "%conv_i2 = sitodp i64 %zext_ln534_1"   --->   Operation 88 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 89 [4/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 89 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [4/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 90 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [4/6] (6.28ns)   --->   "%conv_i2 = sitodp i64 %zext_ln534_1"   --->   Operation 91 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 92 [3/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 92 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [3/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 93 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [3/6] (6.28ns)   --->   "%conv_i2 = sitodp i64 %zext_ln534_1"   --->   Operation 94 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 95 [2/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 95 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [2/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 96 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [2/6] (6.28ns)   --->   "%conv_i2 = sitodp i64 %zext_ln534_1"   --->   Operation 97 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 98 [1/7] (6.71ns)   --->   "%mul_i1 = dmul i64 %conv_i, i64 0.299"   --->   Operation 98 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/7] (6.71ns)   --->   "%mul_i7 = dmul i64 %conv_i6, i64 0.587"   --->   Operation 99 'dmul' 'mul_i7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/6] (6.28ns)   --->   "%conv_i2 = sitodp i64 %zext_ln534_1"   --->   Operation 100 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 101 [7/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 101 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [7/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 102 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 103 [6/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 103 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [6/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 104 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 105 [5/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 105 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [5/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 106 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 107 [4/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 107 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [4/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 108 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 109 [3/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 109 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [3/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 110 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 111 [2/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 111 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [2/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 112 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 113 [1/7] (7.29ns)   --->   "%add = dadd i64 %mul_i1, i64 %mul_i7" [Grey/grey.cpp:22]   --->   Operation 113 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 114 [1/7] (6.71ns)   --->   "%mul_i = dmul i64 %conv_i2, i64 0.114"   --->   Operation 114 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 115 [7/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 115 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 116 [6/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 116 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 117 [5/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 117 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 118 [4/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 118 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 119 [3/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 119 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 120 [2/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 120 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 121 [1/7] (7.29ns)   --->   "%val = dadd i64 %add, i64 %mul_i" [Grey/grey.cpp:23]   --->   Operation 121 'dadd' 'val' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.53>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 122 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 123 'trunc' 'trunc_ln306' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 124 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 125 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 126 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i64 %reg"   --->   Operation 127 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 128 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 128 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 129 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 129 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 130 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 131 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.60>
ST_30 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 132 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 133 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%zext_ln320 = zext i53 %p_Result_1"   --->   Operation 134 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 135 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 136 [1/1] (1.54ns)   --->   "%sh_amt_1 = sub i12 0, i12 %sh_amt"   --->   Operation 136 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 137 [1/1] (1.99ns)   --->   "%icmp_ln337 = icmp_slt  i12 %sh_amt_1, i12 24"   --->   Operation 137 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%sext_ln331 = sext i12 %sh_amt"   --->   Operation 138 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%zext_ln331 = zext i32 %sext_ln331"   --->   Operation 139 'zext' 'zext_ln331' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 140 'lshr' 'lshr_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i54 %lshr_ln331"   --->   Operation 141 'trunc' 'trunc_ln331' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 142 'or' 'or_ln327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 143 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 144 'and' 'and_ln329' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 145 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 146 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i24 %trunc_ln331, i24 0"   --->   Operation 146 'select' 'select_ln330' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 147 'or' 'or_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%xor_ln329 = xor i1 %or_ln329, i1 1"   --->   Operation 148 'xor' 'xor_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %xor_ln329"   --->   Operation 149 'and' 'and_ln337' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln330)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 150 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln330)   --->   "%and_ln330_1 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 151 'and' 'and_ln330_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln330 = or i1 %and_ln330_1, i1 %icmp_ln323"   --->   Operation 152 'or' 'or_ln330' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.18>
ST_31 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%sext_ln326 = sext i12 %sh_amt_1"   --->   Operation 153 'sext' 'sext_ln326' <Predicate = (and_ln337 & !or_ln330)> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%sext_ln326cast = trunc i32 %sext_ln326"   --->   Operation 154 'trunc' 'sext_ln326cast' <Predicate = (and_ln337 & !or_ln330)> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%shl_ln339 = shl i24 %trunc_ln328, i24 %sext_ln326cast"   --->   Operation 155 'shl' 'shl_ln339' <Predicate = (and_ln337 & !or_ln330)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%select_ln337 = select i1 %and_ln337, i24 %shl_ln339, i24 %select_ln330"   --->   Operation 156 'select' 'select_ln337' <Predicate = (!or_ln330)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 157 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %or_ln330, i24 0, i24 %select_ln337"   --->   Operation 157 'select' 'select_ln330_1' <Predicate = true> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 158 'xor' 'xor_ln323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 159 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i24 %trunc_ln328, i24 %select_ln330_1"   --->   Operation 160 'select' 'select_ln327' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.00>
ST_32 : Operation 161 [1/1] (2.31ns)   --->   "%sub_ln455 = sub i24 0, i24 %select_ln327"   --->   Operation 161 'sub' 'sub_ln455' <Predicate = (p_Result_s)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [1/1] (0.69ns)   --->   "%p_data_V_1 = select i1 %p_Result_s, i24 %sub_ln455, i24 %select_ln327"   --->   Operation 162 'select' 'p_data_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 163 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, i24 %p_data_V_1, i3 %tmp_i36_keep, i3 %tmp_i36_strb, i1 %tmp_i36_user, i1 %p_last_V, i1 %tmp_i36_id, i1 %tmp_i36_dest"   --->   Operation 163 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 166 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_data_V_data_V, i3 %out_data_V_keep_V, i3 %out_data_V_strb_V, i1 %out_data_V_user_V, i1 %out_data_V_last_V, i1 %out_data_V_id_V, i1 %out_data_V_dest_V, i24 %p_data_V_1, i3 %tmp_i36_keep, i3 %tmp_i36_strb, i1 %tmp_i36_user, i1 %p_last_V, i1 %tmp_i36_id, i1 %tmp_i36_dest"   --->   Operation 166 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [Grey/grey.cpp:27]   --->   Operation 167 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 6.28ns
The critical path consists of the following:
	axis read on port 'in_data_V_data_V' [37]  (0 ns)
	'uitodp' operation ('conv_i') [48]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [48]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [48]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [48]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [48]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [48]  (6.28 ns)

 <State 8>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 10>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 11>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 12>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 14>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i1') [49]  (6.72 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', Grey/grey.cpp:22) [54]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('val', Grey/grey.cpp:23) [58]  (7.3 ns)

 <State 29>: 3.54ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [69]  (1.55 ns)
	'icmp' operation ('icmp_ln329') [71]  (1.99 ns)

 <State 30>: 6.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln330') [72]  (1.99 ns)
	'and' operation ('and_ln330') [85]  (0 ns)
	'select' operation ('select_ln330') [86]  (4.61 ns)

 <State 31>: 5.18ns
The critical path consists of the following:
	'shl' operation ('shl_ln339') [81]  (0 ns)
	'select' operation ('select_ln337') [90]  (0 ns)
	'select' operation ('select_ln330_1') [94]  (4.2 ns)
	'select' operation ('select_ln327') [97]  (0.978 ns)

 <State 32>: 3.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln455') [98]  (2.31 ns)
	'select' operation ('p.data.V') [99]  (0.694 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
