#
# For a description of the syntax of this configuration file,
# see scripts/kbuild/config-language.txt.
#

if ARCH_DUOWEN

menu "Emulated RISCV (Duowen) board options"

config DUOWEN_BOOT_APC
	bool "Enable boot mode cluster"

choice
	prompt "Programmed CPUs"
	help
	  Selects CPUs that compiled sdfirm should run against.

config DUOWEN_IMC
	bool "IMC"
	select CPU_RI5CY
	select ARCH_HAS_NOVEC
	depends !DUOWEN_BOOT_APC

config DUOWEN_APC
	bool "APC"
	select CPU_64G
	select ARCH_HAS_NOVEC
	select ARCH_HAS_BOOT_LOAD

endchoice

choice
	prompt "Program type"

config DUOWEN_ZSBL
	bool "0-stage ROM bootloader (ZSBL)"
	select XIP
	select LOAD_DATA

config DUOWEN_FSBL
	bool "1-stage programmable bootloader (FSBL)"
	select ARCH_HAS_BOOT_LOAD
	select XIP

endchoice

menu "Configure timestamp hardware"

config DUOWEN_TSC_DW_TIMERS
	bool "Use DesignWare counter as timestamp counter"
	select DW_TIMERS
	help
	  The SoC always requires RISCV timers CSR_TIME to be enabled to
	  use timestamp features. However user can choose to use SoC
	  timers (in this case, DesignWare timers) as timestamp hardware.
	  Enabling this option to switch to use DesignWare timer counter.
	  However using DW counter is optional as it is not in the AO
	  clock/power domain.
	  If unsure, say 'N'.

config DUOWEN_TMR
	bool "Enable timer controller (TMR) support"
	depends !DUOWEN_TSC_DW_TIMERS
	help
	  TMR hardware is in the AO clock/power domain, it should be used
	  as boot TSC.

if DUOWEN_TMR

config DUOWEN_TMR_MTIME
	bool "Use CSR_TIME to access timer counter"
	help
	  By enabling TMR_CNT_CTRL.TMR_EN, timer counter can be accessed
	  via CSR_TIME.

endif

endmenu

menuconfig CRCNTL
	bool "Enable clock/reset controller (CRCNTL) support"
	select DW_PLL5GHZ_TSMC12FFC

if CRCNTL

endif

endmenu

endif
