// Seed: 3402332310
module module_0 (
    input uwire id_0,
    output id_1
);
  logic id_2;
  assign id_2 = id_0[1];
endmodule
