{"top":"global.conv_5_5",
"namespaces":{
  "global":{
    "modules":{
      "conv_5_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "conv_stencil_clkwrk_dsa0":{
            "modref":"global.conv_stencil_clkwrk_dsa0_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U28"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U27"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U29"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U24"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U23"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U25"
          }
        },
        "connections":[
          ["self.clk","_U30.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U30.in"],
          ["self.clk","conv_stencil.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","conv_stencil.reset"],
          ["self.clk","conv_stencil_clkwrk_dsa0.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write"],
          ["self.reset","conv_stencil_clkwrk_dsa0.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_conv_stencil_write.0","self.op_hcompute_conv_stencil_1_read.0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_conv_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write.0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",24,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_331_398_399_tree$_join_i2234_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080100000110037"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "inner_compute$c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100088000110010"]}
          },
          "inner_compute$c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080070000110037"]}
          },
          "inner_compute$c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100058000100010"]}
          },
          "inner_compute$c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000110010"]}
          },
          "inner_compute$c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800a0000110037"]}
          },
          "inner_compute$c18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100090000110010"]}
          },
          "inner_compute$c19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080060000110037"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100080000110010"]}
          },
          "inner_compute$c20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100110000110010"]}
          },
          "inner_compute$c21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "inner_compute$c22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100110000110010"]}
          },
          "inner_compute$c23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800c0000110037"]}
          },
          "inner_compute$c24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000d0000110010"]}
          },
          "inner_compute$c25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800a8000110037"]}
          },
          "inner_compute$c26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f8000110010"]}
          },
          "inner_compute$c28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080108000110037"]}
          },
          "inner_compute$c29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100128000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080068000110037"]}
          },
          "inner_compute$c30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080100000110037"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100138000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800e8000110037"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000b0000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080098000110037"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000b8000110010"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_331_398_399_tree$_join_i2234_i364.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_331_398_399_tree$_join_i2234_i364.O0"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.O0","inner_compute$add_331_398_399_tree$_join_i2234_i364.data0"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.O0","inner_compute$add_331_398_399_tree$_join_i2234_i364.data1"],
          ["inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127.O0","inner_compute$add_331_398_399_tree$_join_i2234_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_331_398_399_tree$_join_i2234_i364.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.CLK"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.data0"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.data1"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.data2"],
          ["inner_compute$c11.out","inner_compute$add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.data0"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read.0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.data2"],
          ["inner_compute$c14.out","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.17","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.data2"],
          ["inner_compute$c12.out","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.CLK"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.data1"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.data2"],
          ["inner_compute$c15.out","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.19","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.data2"],
          ["inner_compute$c16.out","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.21","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.data2"],
          ["inner_compute$c18.out","inner_compute$add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.CLK"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.data0"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.data1"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.23","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.data2"],
          ["inner_compute$c4.out","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.data2"],
          ["inner_compute$c2.out","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.CLK"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.data1"],
          ["inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.data2"],
          ["inner_compute$c6.out","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.data2"],
          ["inner_compute$c7.out","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.O0","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.data2"],
          ["inner_compute$c9.out","inner_compute$add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.16","inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127.data0"],
          ["inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.O0","inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127.data2"],
          ["inner_compute$c20.out","inner_compute$add_331_398_399_tree$opN_1$_join_i2233_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.CLK"],
          ["inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.data0"],
          ["inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.data1"],
          ["inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.data2"],
          ["inner_compute$c21.out","inner_compute$add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.8","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.data2"],
          ["inner_compute$c24.out","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.10","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.data2"],
          ["inner_compute$c22.out","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.CLK"],
          ["inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.data1"],
          ["inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.data2"],
          ["inner_compute$c26.out","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.13","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.data2"],
          ["inner_compute$c27.out","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.inst"],
          ["self.clk","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.15","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.O0","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.data2"],
          ["inner_compute$c29.out","inner_compute$add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.inst"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.inst","inner_compute$c10.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.inst","inner_compute$c13.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.inst","inner_compute$c17.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.inst","inner_compute$c19.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.inst","inner_compute$c23.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.inst","inner_compute$c25.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.inst","inner_compute$c28.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.inst","inner_compute$c3.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.inst","inner_compute$c30.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.inst","inner_compute$c5.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.inst","inner_compute$c8.out"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute$mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute$mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute$mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.9","inner_compute$mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.12","inner_compute$mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.14","inner_compute$mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.11","inner_compute$mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.18","inner_compute$mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.20","inner_compute$mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.22","inner_compute$mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.data0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",24,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_331_398_399_tree$_join_i2234_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$_join_i2233_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080100000110037"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100088000110010"]}
          },
          "c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080070000110037"]}
          },
          "c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100058000100010"]}
          },
          "c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000110010"]}
          },
          "c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800a0000110037"]}
          },
          "c18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100090000110010"]}
          },
          "c19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080060000110037"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100080000110010"]}
          },
          "c20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100110000110010"]}
          },
          "c21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010207c000110012"]}
          },
          "c22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100110000110010"]}
          },
          "c23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800c0000110037"]}
          },
          "c24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000d0000110010"]}
          },
          "c25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800a8000110037"]}
          },
          "c26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f8000110010"]}
          },
          "c28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080108000110037"]}
          },
          "c29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100128000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080068000110037"]}
          },
          "c30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080100000110037"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100138000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000000800e8000110037"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000b0000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080098000110037"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000b8000110010"]}
          },
          "mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_331_398_399_tree$_join_i2234_i364.CLK"],
          ["self.out_conv_stencil","add_331_398_399_tree$_join_i2234_i364.O0"],
          ["add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.O0","add_331_398_399_tree$_join_i2234_i364.data0"],
          ["add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.O0","add_331_398_399_tree$_join_i2234_i364.data1"],
          ["add_331_398_399_tree$opN_1$_join_i2233_i2127.O0","add_331_398_399_tree$_join_i2234_i364.data2"],
          ["c0.out","add_331_398_399_tree$_join_i2234_i364.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.CLK"],
          ["add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.O0","add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.data0"],
          ["add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.O0","add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.data1"],
          ["add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.O0","add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.data2"],
          ["c11.out","add_331_398_399_tree$opN_0$opN_0$_join_i2166_i364.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.data0"],
          ["self.in0_conv_stencil.0","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.data2"],
          ["c14.out","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_0$_join_i2142_i1110.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.17","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.O0","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.data2"],
          ["c12.out","add_331_398_399_tree$opN_0$opN_0$opN_0$opN_1$_join_i2149_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.CLK"],
          ["add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.O0","add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.data1"],
          ["add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.O0","add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.data2"],
          ["c15.out","add_331_398_399_tree$opN_0$opN_0$opN_1$_join_i2165_i1808.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.19","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.O0","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.data2"],
          ["c16.out","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_0$_join_i2157_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.21","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.O0","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.data2"],
          ["c18.out","add_331_398_399_tree$opN_0$opN_0$opN_1$opN_1$_join_i2164_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.CLK"],
          ["add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.O0","add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.data0"],
          ["add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.O0","add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.data1"],
          ["add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.O0","add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.data2"],
          ["c1.out","add_331_398_399_tree$opN_0$opN_1$_join_i2197_i364.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.23","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.O0","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.data2"],
          ["c4.out","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_0$_join_i2173_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.O0","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.data2"],
          ["c2.out","add_331_398_399_tree$opN_0$opN_1$opN_0$opN_1$_join_i2180_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.CLK"],
          ["add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.O0","add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.data1"],
          ["add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.O0","add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.data2"],
          ["c6.out","add_331_398_399_tree$opN_0$opN_1$opN_1$_join_i2196_i1808.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.4","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.O0","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.data2"],
          ["c7.out","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_0$_join_i2188_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.6","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.O0","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.data2"],
          ["c9.out","add_331_398_399_tree$opN_0$opN_1$opN_1$opN_1$_join_i2195_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$_join_i2233_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.16","add_331_398_399_tree$opN_1$_join_i2233_i2127.data0"],
          ["add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.O0","add_331_398_399_tree$opN_1$_join_i2233_i2127.data2"],
          ["c20.out","add_331_398_399_tree$opN_1$_join_i2233_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.CLK"],
          ["add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.O0","add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.data0"],
          ["add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.O0","add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.data1"],
          ["add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.O0","add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.data2"],
          ["c21.out","add_331_398_399_tree$opN_1$opN_0$_join_i2229_i364.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.8","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.O0","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.data2"],
          ["c24.out","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_0$_join_i2205_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.10","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.O0","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.data2"],
          ["c22.out","add_331_398_399_tree$opN_1$opN_0$opN_0$opN_1$_join_i2212_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.CLK"],
          ["add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.O0","add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.data1"],
          ["add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.O0","add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.data2"],
          ["c26.out","add_331_398_399_tree$opN_1$opN_0$opN_1$_join_i2228_i1808.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.13","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.O0","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.data2"],
          ["c27.out","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_0$_join_i2220_i2127.inst"],
          ["self.clk","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.15","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.data0"],
          ["mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.O0","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.data2"],
          ["c29.out","add_331_398_399_tree$opN_1$opN_0$opN_1$opN_1$_join_i2227_i2127.inst"],
          ["mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.inst","c10.out"],
          ["mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.inst","c13.out"],
          ["mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.inst","c17.out"],
          ["mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.inst","c19.out"],
          ["mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.inst","c23.out"],
          ["mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.inst","c25.out"],
          ["mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.inst","c28.out"],
          ["mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.inst","c3.out"],
          ["mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.inst","c30.out"],
          ["mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.inst","c5.out"],
          ["mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.inst","c8.out"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_10_348_349_i2176_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_12_352_353_i2184_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_14_356_357_i2191_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_input_global_wrapper_stencil_16_360_361_i2201_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.9","mul_hw_input_global_wrapper_stencil_18_364_365_i2208_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.12","mul_hw_input_global_wrapper_stencil_20_368_369_i2216_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.14","mul_hw_input_global_wrapper_stencil_22_356_372_i2223_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.11","mul_hw_input_global_wrapper_stencil_2_332_333_i2145_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.18","mul_hw_input_global_wrapper_stencil_4_336_337_i2153_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.20","mul_hw_input_global_wrapper_stencil_6_340_341_i2160_i1461.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil.22","mul_hw_input_global_wrapper_stencil_8_344_345_i2169_i1461.data0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",24,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[254],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[189],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[192],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U10.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.data_out_0","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.op_hcompute_conv_stencil_1_read.4","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["d_reg__U12.in","d_reg__U11.out"],
          ["self.op_hcompute_conv_stencil_1_read.3","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.op_hcompute_conv_stencil_1_read.2","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["self.op_hcompute_conv_stencil_1_read.1","d_reg__U13.out"],
          ["self.clk","d_reg__U14.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.data_out_1","d_reg__U14.in"],
          ["d_reg__U15.in","d_reg__U14.out"],
          ["self.op_hcompute_conv_stencil_1_read.22","d_reg__U14.out"],
          ["self.clk","d_reg__U15.clk"],
          ["d_reg__U16.in","d_reg__U15.out"],
          ["self.op_hcompute_conv_stencil_1_read.21","d_reg__U15.out"],
          ["self.clk","d_reg__U16.clk"],
          ["d_reg__U17.in","d_reg__U16.out"],
          ["self.clk","d_reg__U17.clk"],
          ["self.op_hcompute_conv_stencil_1_read.20","d_reg__U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.data_out_0","d_reg__U18.in"],
          ["d_reg__U19.in","d_reg__U18.out"],
          ["self.op_hcompute_conv_stencil_1_read.18","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["d_reg__U20.in","d_reg__U19.out"],
          ["self.op_hcompute_conv_stencil_1_read.17","d_reg__U19.out"],
          ["self.clk","d_reg__U2.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U2.in"],
          ["d_reg__U3.in","d_reg__U2.out"],
          ["self.op_hcompute_conv_stencil_1_read.16","d_reg__U2.out"],
          ["self.clk","d_reg__U20.clk"],
          ["d_reg__U21.in","d_reg__U20.out"],
          ["self.op_hcompute_conv_stencil_1_read.11","d_reg__U20.out"],
          ["self.clk","d_reg__U21.clk"],
          ["self.op_hcompute_conv_stencil_1_read.0","d_reg__U21.out"],
          ["self.clk","d_reg__U3.clk"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.op_hcompute_conv_stencil_1_read.14","d_reg__U3.out"],
          ["self.clk","d_reg__U4.clk"],
          ["d_reg__U5.in","d_reg__U4.out"],
          ["self.op_hcompute_conv_stencil_1_read.13","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["self.op_hcompute_conv_stencil_1_read.12","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.data_out_1","d_reg__U6.in"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.op_hcompute_conv_stencil_1_read.9","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["d_reg__U8.in","d_reg__U7.out"],
          ["self.op_hcompute_conv_stencil_1_read.8","d_reg__U7.out"],
          ["self.clk","d_reg__U8.clk"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.op_hcompute_conv_stencil_1_read.7","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"],
          ["self.op_hcompute_conv_stencil_1_read.6","d_reg__U9.out"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.data_out_1","self.op_hcompute_conv_stencil_1_read.10"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_conv_stencil_1_read.15"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.data_out_0","self.op_hcompute_conv_stencil_1_read.19"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.data_out_1","self.op_hcompute_conv_stencil_1_read.23"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.data_out_0","self.op_hcompute_conv_stencil_1_read.5"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_bank_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_5.rst_n"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U27":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
