module top_module(
  input a,
  input b,
  output out
);
  // Implement AND gate logic
  assign out = a & b;
endmodule
