// Seed: 3634127219
module module_0 (
    output uwire id_0,
    input wire id_1,
    input tri void id_2,
    input wor id_3
);
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output wand id_2,
    input wand id_3,
    input uwire id_4,
    output wire id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output tri0 id_10,
    output wand id_11,
    input wire id_12,
    output tri id_13
);
  supply1 id_15 = 1'b0;
  assign id_6 = 1;
  module_0(
      id_6, id_3, id_4, id_4
  );
  assign id_6 = id_12;
endmodule
