/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module Q3cFSMLogic(clk, y, x, Y0, z);
  input clk;
  wire clk;
  input [2:0] y;
  wire [2:0] y;
  input x;
  wire x;
  output Y0;
  wire Y0;
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [1:0] _07_;
  wire _08_;
  wire [1:0] _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [14:0] _16_;
  wire [14:0] _17_;
  wire [4:0] _18_;
  wire [2:0] _19_;
  wire _20_;
  wire [2:0] next_state;
  assign _00_ = ~y[0];
  assign _01_ = ~y[1];
  assign _02_ = ~y[2];
  assign _17_[12] = x & _18_[4];
  assign _17_[9] = _16_[0] & _18_[3];
  assign _17_[6] = x & _18_[2];
  assign _17_[3] = _16_[0] & _18_[1];
  assign _17_[0] = _16_[0] & _18_[0];
  assign _03_ = y[0] | y[1];
  assign _12_ = _03_ | _02_;
  assign _04_ = _00_ | _01_;
  assign _13_ = _04_ | y[2];
  assign _05_ = y[0] | _01_;
  assign _14_ = _05_ | y[2];
  assign _06_ = _00_ | y[1];
  assign _15_ = _06_ | y[2];
  assign _07_[0] = _17_[0] | _17_[3];
  assign _07_[1] = _17_[6] | _17_[9];
  assign _08_ = _07_[0] | _07_[1];
  assign _19_[0] = _08_ | _17_[12];
  assign z = _18_[0] | _18_[1];
  assign _09_[1] = _18_[2] | _18_[3];
  assign _10_ = z | _09_[1];
  assign _20_ = _10_ | _18_[4];
  assign _11_ = _03_ | y[2];
  assign _18_[0] = ~_12_;
  assign _18_[1] = ~_13_;
  assign _18_[2] = ~_14_;
  assign _18_[3] = ~_15_;
  assign _18_[4] = ~_11_;
  assign _16_[0] = ~x;
  assign Y0 = _20_ ? _19_[0] : 1'h0;
  assign _16_[14:1] = { 2'h0, x, x, 1'h0, _16_[0], 1'h0, _16_[0], x, 1'h0, x, _16_[0], x, _16_[0] };
  assign { _17_[14:13], _17_[10], _17_[8], _17_[5], _17_[1] } = { 5'h00, _17_[0] };
  assign _09_[0] = z;
  assign next_state[0] = Y0;
endmodule
