# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Globals
<<<<<<< HEAD
=======
<<<<<<< HEAD
>>>>>>> eba9bbe16f1a19bb044a525d797ef239c37b2ce1
   VSS VSS
   VDD VDD
End Globals

Cell DC_V_SOURCE
   Pin POS POS
   Pin NEG NEG
End Cell

Cell NMOS
   Pin D D
   Pin G G
   Pin S S
End Cell

Cell PMOS
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell #top#
   Pin F_18 F_18
   Pin A_18 A_18
   Pin B_18 B_18
   Pin C_not_18 C_NOT_18
   Net N$33 N$33
   Net N$9 N$9
   Net F_18 F_18
   Net B_18 B_18
   Net C_not_18 C_NOT_18
   Net A_18 A_18
   Global VSS VSS
   Global VDD VDD
   Inst V1 V1 DC_V_SOURCE
   Inst M6 M6 NMOS
   Inst M5 M5 NMOS
   Inst M4 M4 NMOS
   Inst M3 M3 PMOS
   Inst M2 M2 PMOS
   Inst M1 M1 PMOS
<<<<<<< HEAD
=======
=======
   VSS vss
   VDD vdd
End Globals

Cell dc_v_source
   Pin POS pos
   Pin NEG neg
End Cell

Cell nmos
   Pin D d
   Pin G g
   Pin S s
End Cell

Cell pmos
   Pin D d
   Pin G g
   Pin S s
   Pin B b
End Cell

Cell #top#
   Pin F f
   Pin A a
   Pin B b
   Pin CNOT cnot
   Net N$9 n$9
   Net N$16 n$16
   Net F f
   Net A a
   Net B b
   Net CNOT cnot
   Global VSS vss
   Global VDD vdd
   Inst V1 v1 dc_v_source
   Inst M6 m6 nmos
   Inst M5 m5 nmos
   Inst M4 m4 nmos
   Inst M3 m3 pmos
   Inst M2 m2 pmos
   Inst M1 m1 pmos
>>>>>>> 559099fafff1d2d3bda55f28cce54ae15be693ac
>>>>>>> eba9bbe16f1a19bb044a525d797ef239c37b2ce1
End Cell

