# Lab Notes

<!-- TOC -->

- [Lab Notes](#lab-notes)
  - [Assignment 1: Performance Analysis on a Quad-Core CPU](#assignment-1-performance-analysis-on-a-quad-core-cpu)
    - [Program 1: Parallel Fractal Generation Using Threads (20 points)](#program-1-parallel-fractal-generation-using-threads-20-points)
    - [Program 2: Vectorizing Code Using SIMD Intrinsics (20 points)](#program-2-vectorizing-code-using-simd-intrinsics-20-points)
    - [Program 3: Parallel Fractal Generation Using ISPC](#program-3-parallel-fractal-generation-using-ispc)
    - [Program 4: Iterative `sqrt`](#program-4-iterative-sqrt)
    - [Program 5: BLAS `saxpy`](#program-5-blas-saxpy)
  - [Assignment 2: Building A Task Execution Library from the Ground Up](#assignment-2-building-a-task-execution-library-from-the-ground-up)
  - [Assignment 3: A Simple CUDA Renderer](#assignment-3-a-simple-cuda-renderer)
    - [Part 1: CUDA Warm-Up 1: SAXPY (5 pts)](#part-1-cuda-warm-up-1-saxpy-5-pts)
    - [Part 2: CUDA Warm-Up 2: Parallel Prefix-Sum (10 pts)](#part-2-cuda-warm-up-2-parallel-prefix-sum-10-pts)
    - [Part 3: A Simple Circle Renderer (85 pts)](#part-3-a-simple-circle-renderer-85-pts)
  - [Assignment 4](#assignment-4)

<!-- /TOC -->
<!-- /TOC -->
<!-- /TOC -->
<!-- /TOC -->

## Assignment 1: Performance Analysis on a Quad-Core CPU

### Program 1: Parallel Fractal Generation Using Threads (20 points)

![alt text](img/image-33.png)

ç¡®å®æ˜¯ thread 1 æ¯”è¾ƒæ…¢

æ¢æˆ round-robin æ–¹æ³•ä¹‹åï¼Œå³å°†æ‰€æœ‰è¡Œåˆ’åˆ†æˆä¸€äº› chunkï¼Œçº¿ç¨‹æŒ‰ç…§ 0-1-2 è¿™æ ·çš„é¡ºåºæ¥è®¡ç®—ï¼Œspeedup ä¸Šå»äº†

![alt text](img/image-34.png)

### Program 2: Vectorizing Code Using SIMD Intrinsics (20 points)

1. è§ä»£ç 
2. vector width ä¸º 2ã€4ã€8ã€16 æ—¶çš„ vector utilization å¦‚ä¸‹å›¾ï¼š
![alt text](img/image-119.png)
vector utilization è¡¨ç¤º enabled vector lane çš„æ¯”ä¾‹ï¼Œå› æ­¤ exponent çš„åˆ†å¸ƒä¼šå½±å“è¯¥å€¼ã€‚å½“ vector width è¶Šå°æ—¶ï¼Œå¯¹ exp åˆ†çš„ç»„è¶Šå°ï¼Œæå°å€¼çš„å½±å“ä¹Ÿå°ã€‚
3. è§ä»£ç ã€‚å…ˆåˆ†ç»„è®¡ç®— vectorï¼Œå†å¯¹ vector å†…æ±‚å’Œã€‚

### Program 3: Parallel Fractal Generation Using ISPC

Part 1

1. ISPC ç¨‹åºçš„å®é™…åŠ é€Ÿæ¯”ä¸ºï¼š3.37ï¼ˆview 1ï¼‰å’Œ 3.08ï¼ˆview 2ï¼‰ã€‚æˆ‘æ¨æµ‹çš„åŠ é€Ÿæ¯”ä¸º 8ï¼Œå› ä¸º ISPC compiler ç”Ÿæˆçš„ SIMD æŒ‡ä»¤ä¸€æ¬¡æ“ä½œçš„æµ®ç‚¹æ•°ä¸º 8 ä¸ªã€‚å®é™…åŠ é€Ÿæ¯”è¾ƒä½çš„åŸå› ä¸ºï¼šSIMD åˆ†æ”¯åˆ†æ­§ã€‚åœ¨è®¡ç®— Mandel å›¾æ—¶ï¼Œé»‘ç™½äº¤ç•Œå¤„å°±ä¼šå‡ºç°è¿™ç§åˆ†æ­§ï¼Œview2 çš„åŠ é€Ÿæ¯”æ›´ä½ä¹Ÿæ˜¯ä½è¯ã€‚

Part 2

1. view 1 çš„åŠ é€Ÿæ¯”ä¸ºï¼š3.55ï¼ˆISPCï¼‰ã€6.78ï¼ˆtask ISPCï¼‰ã€‚
2. åŠ é€Ÿæ¯”å’Œ task æ•°ç›®çš„å…³ç³»ã€‚çœ‹èµ·æ¥ 8 task æ—¶æ•ˆæœæœ€å¥½

| task   | speedup |
| -------|---------|
| 2      | 5.98    |
| 4      | 6.51    |
| 8      | 6.99    |
| 16     | 6.59    |

### Program 4: Iterative `sqrt`

1. åŠ é€Ÿæ¯”ä¸ºï¼š3.79ï¼ˆISPCï¼‰ã€43.91ï¼ˆISPC taskï¼‰ã€‚
2. æˆ‘æŠŠè¾“å…¥æ•°ç»„çš„å€¼å…¨éƒ¨æ¢æˆäº† `2.999f`ï¼Œä¸€æ–¹é¢è¿™ä¸ªè¾“å…¥ä¼šè®© serial è®¡ç®—æ—¶é—´æœ€é•¿ï¼Œå¦ä¸€æ–¹é¢ ISPC SIMD ä¹Ÿä¸ä¼šæå‰é€€å‡ºé€ æˆåˆ†æ­§ã€‚æœ€åçš„åŠ é€Ÿæ¯”ä¸ºï¼š4.26ï¼ˆISPCï¼‰ã€37.37ï¼ˆISPC taskï¼‰
3. è¾“å…¥è®¾ç½®ä¸ºï¼š`2.999f`ï¼ˆindex ä¸º 8 çš„å€æ•°ï¼‰ã€`1.f`ï¼ˆå…¶ä»–å…ƒç´ ï¼‰ã€‚ä¸€æ–¹é¢å¯ä»¥å‡å°‘ serial çš„è®¡ç®—æ—¶é—´ï¼Œå¦ä¸€æ–¹é¢è®© SIMD å‡ºç°åˆ†æ­§ã€‚æœ€åçš„åŠ é€Ÿæ¯”ä¸ºï¼š0.61ï¼ˆISPCï¼‰ã€5.72ï¼ˆISPC taskï¼‰

### Program 5: BLAS `saxpy`

1. task å¸¦æ¥çš„åŠ é€Ÿæ¯”ä¸º 1.95ã€‚è¯¥ç¨‹åºæ¶‰åŠå¾ˆå¤šå†…å­˜è¯»å†™ï¼Œå› æ­¤å†…å­˜å¸¦å®½æ˜¯ç“¶é¢ˆ
2. è¯»å–å†™å…¥ result éœ€è¦ä¸¤æ¬¡å†…å­˜è®¿é—®ï¼Œè¯»å– xy éœ€è¦ä¸¤æ¬¡ï¼Œæ‰€ä»¥æ€»å†…å­˜è®¿é—®æ¬¡æ•°æ˜¯ 4n

## Assignment 2: Building A Task Execution Library from the Ground Up

å…±ä¸¤ä¸ª partï¼Œè§ä»£ç äº†

## Assignment 3: A Simple CUDA Renderer

### Part 1: CUDA Warm-Up 1: SAXPY (5 pts)

1. CUDA æ”¹å†™çš„ saxpy ç¨‹åºè®¡ç®— `N=100M` è¾“å…¥çš„æ—¶é—´ä¸º 62msï¼ˆkernel è¿è¡Œ 1.4msï¼‰ã€‚ISPC CPU è®¡ç®— `N=20M` è¾“å…¥çš„æ—¶é—´ä¸º 6ms
2. CUDA ç¨‹åºåªæœ‰ 2.3% æ—¶é—´åœ¨è®¡ç®—ï¼Œå¤§éƒ¨åˆ†æ—¶é—´åœ¨ä¼ æ•°æ®ã€‚æœ‰æ•ˆå¸¦å®½ä¸º 15-17 GB/sï¼ŒDGX-2 çš„å†…å­˜å¸¦å®½çº¦ 128GB/sï¼Œæœªè·‘æ»¡å¸¦å®½çš„åŸå› å¯èƒ½æ˜¯ï¼šhost CPU å†…å­˜æœªå›ºå®šï¼Œå› æ­¤ GPU åœ¨è®¿é—®å†…å­˜æ—¶è¦èµ° VMA è½¬æ¢ï¼Œè€Œä¸èƒ½ç›´æ¥è®¿é—®å†…å­˜ã€‚è¦ä½¿ç”¨ pinned memoryï¼Œå¥½åƒè¦ç”¨ `cudaHostAlloc()` å‡½æ•°

![alt text](img/image-120.png)

### Part 2: CUDA Warm-Up 2: Parallel Prefix-Sum (10 pts)

è¿™é“é¢˜éœ€è¦ç”¨ CUDA æ”¹å†™å‰ç¼€å’Œç®—æ³•ã€‚ä¸ªè¦æ³¨æ„çš„ç‚¹ï¼šç®—æ³•æ˜¯å¯¹é•¿åº¦ä¸º 2 çš„å¹‚çš„æ•°ç»„è®¾è®¡çš„ï¼Œä½†æ˜¯è¾“å…¥çš„å‚æ•°ä¸ä¸€å®šæ»¡è¶³è¦æ±‚ã€‚

```c
void exclusive_scan_iterative(int* start, int* end, int* output) {

    int N = end - start;
    memmove(output, start, N*sizeof(int));

    // upsweep phase
    for (int two_d = 1; two_d <= N/2; two_d*=2) {
        int two_dplus1 = 2*two_d;
        parallel_for (int i = 0; i < N; i += two_dplus1) {
            output[i+two_dplus1-1] += output[i+two_d-1];
        }
    }

    output[N-1] = 0;

    // downsweep phase
    for (int two_d = N/2; two_d>= 1; two_d /= 2) {
        int two_dplus1 = 2*two_d;
        parallel_for (int i = 0; i < N; i += two_dplus1) {
            int t = output[i+two_d-1];
            output[i+two_d-1] = output[i+two_dplus1-1];
            output[i+two_dplus1-1] += t;
        }
    }
}
```

æˆ‘åœ¨è¿™é‡Œçš„å†™æ³•å°±æ˜¯æœ€ç®€å•çš„æ”¹ç¼–ï¼Œå¯¹äºè¾“å…¥ä¸æ˜¯ 2 çš„å¹‚çš„æƒ…å†µï¼Œå°±ç”¨äº† `nextPow` åšäº† workaroundã€‚

![alt text](img/image-121.png)

### Part 3: A Simple Circle Renderer (85 pts)

è¿™é“é¢˜æ¶‰åŠæ¸²æŸ“å›¾åƒçš„è¿‡ç¨‹ã€‚ä»¥åœ†å½¢ä¸ºä¾‹ï¼Œåœ¨å±å¹•ä¸Šæ¸²æŸ“çš„è¿‡ç¨‹åŒ…å«ï¼š

- è®¡ç®—å‡ºåœ†å½¢è¦†ç›–å“ªäº› pixel
- è®¡ç®—ä¸Šé¢æ¯ä¸ª pixel çš„ä¸­å¿ƒç‚¹ï¼Œå¦‚æœä¸­å¿ƒç‚¹åœ¨åœ†å½¢å†…éƒ¨ï¼Œè®¡ç®—åœ†å½¢åœ¨è¯¥ç‚¹çš„é¢œè‰²ï¼ˆrgb å€¼ã€é€æ˜åº¦ï¼‰
- èåˆæ¯ä¸ªåœ†å½¢åœ¨è¿™ä¸ªç‚¹çš„é¢œè‰²ï¼Œè®°å½•ä¸º pixelã€‚ï¼ˆå›¾å½¢çš„å‰åä½ç½®ä¼šå½±å“è®¡ç®—é¡ºåºï¼‰

å…·ä½“åˆ°é—®é¢˜ï¼Œæ¸²æŸ“æ—¶ï¼Œåœ†æ¸²æŸ“çš„å…ˆåå…³ç³»ä¼šå½±å“æ­£ç¡®æ€§ã€‚åˆå§‹é”™è¯¯å®ç°ä¸­ï¼Œ`CudaRenderer::render()` ä¸­çš„ kernal launch æ˜¯ä¸ºæ¯ä¸ªåœ†åˆ†é…ä¸€ä¸ªçº¿ç¨‹å¹¶è¡Œæ¸²æŸ“ï¼Œæ¸²æŸ“çš„å…ˆåå…³ç³»åŠåŸå­æ€§è¦æ±‚å‡æ— æ³•æ»¡è¶³ã€‚

æ¸²æŸ“å™¨ä¸¤ä¸ªæ½œåœ¨çš„å¹¶è¡Œæ€§è½´ï¼šåƒç´ çš„å¹¶è¡Œæ€§å’Œåœ†çš„å¹¶è¡Œæ€§ã€‚ä¸ºæ¯ä¸ªåœ†åˆ†é…ä¸€ä¸ªçº¿ç¨‹å¹¶è¡Œæ¸²æŸ“æ— æ³•æ»¡è¶³è¦æ±‚ï¼Œé‚£å°±æ”¹ä¸ºä¸ºæ¯ä¸ªåƒç´ åˆ†é…ä¸€ä¸ªçº¿ç¨‹ã€‚æ¯ä¸ªçº¿ç¨‹å†…æŒ‰é¡ºåºæ¸²æŸ“åœ†ã€‚ç”±æ­¤å¾—åˆ°ä»¥ä¸‹æ­£ç¡®å®ç°ï¼š

```cpp
__global__ void kernelRenderPixels() {
    int pixelX = blockDim.x * blockIdx.x + threadIdx.x;
    int pixelY = blockDim.y * blockIdx.y + threadIdx.y;
    short imageWidth = cuConstRendererParams.imageWidth;
    short imageHeight = cuConstRendererParams.imageHeight;
    if (pixelX>= imageWidth || pixelY >= imageHeight)
        return;

    float invWidth = 1.f / imageWidth;
    float invHeight = 1.f / imageHeight;
    float2 pixelCenterNorm = make_float2(invWidth * (static_cast<float>(pixelX) + 0.5f),
                                         invHeight * (static_cast<float>(pixelY) + 0.5f));
    float4* imgPtr = (float4*)(&cuConstRendererParams.imageData[4 * (pixelY * imageWidth + pixelX)]);

    int numCircles = cuConstRendererParams.numCircles;
    for (int i = 0; i < numCircles; ++i) {
        float3 p = *(float3*)(&cuConstRendererParams.position[3 * i]);
        shadePixel(i, pixelCenterNorm, p, imgPtr);
    }
}

void CudaRenderer::render() {
    dim3 blockDim(16, 16);
    dim3 gridDim(
        (image->width + blockDim.x - 1) / blockDim.x,
        (image->height + blockDim.y - 1) / blockDim.y);
    kernelRenderPixels<<<gridDim, blockDim>>>();
    cudaDeviceSynchronize();
}
```

## Assignment 4

ä»Šå¹´ CS149 çš„ asst 4 æ”¹æˆ DNN åŠ é€Ÿäº†ï¼Œçœ‹äº†ä¸‹é¡¹ç›®çš„ä¾èµ–ä¼¼ä¹éœ€è¦ AWS çš„èµ„æºï¼Œå…ˆé¸½äº†ğŸ¥°
