|top_level
clock50m => debug_memory_interface:host_if.clock
clock50m => dual_port_ram_8k:program_memory.clock_a
clock50m => dual_port_ram_8k:program_memory.clock_b
clock50m => dual_port_ram_8k:data_memory.clock_a
clock50m => dual_port_ram_8k:data_memory.clock_b
hex0[0] <= debug_memory_interface:host_if.hex0[0]
hex0[1] <= debug_memory_interface:host_if.hex0[1]
hex0[2] <= debug_memory_interface:host_if.hex0[2]
hex0[3] <= debug_memory_interface:host_if.hex0[3]
hex0[4] <= debug_memory_interface:host_if.hex0[4]
hex0[5] <= debug_memory_interface:host_if.hex0[5]
hex0[6] <= debug_memory_interface:host_if.hex0[6]
hex1[0] <= debug_memory_interface:host_if.hex1[0]
hex1[1] <= debug_memory_interface:host_if.hex1[1]
hex1[2] <= debug_memory_interface:host_if.hex1[2]
hex1[3] <= debug_memory_interface:host_if.hex1[3]
hex1[4] <= debug_memory_interface:host_if.hex1[4]
hex1[5] <= debug_memory_interface:host_if.hex1[5]
hex1[6] <= debug_memory_interface:host_if.hex1[6]
hex2[0] <= debug_memory_interface:host_if.hex2[0]
hex2[1] <= debug_memory_interface:host_if.hex2[1]
hex2[2] <= debug_memory_interface:host_if.hex2[2]
hex2[3] <= debug_memory_interface:host_if.hex2[3]
hex2[4] <= debug_memory_interface:host_if.hex2[4]
hex2[5] <= debug_memory_interface:host_if.hex2[5]
hex2[6] <= debug_memory_interface:host_if.hex2[6]
hex3[0] <= debug_memory_interface:host_if.hex3[0]
hex3[1] <= debug_memory_interface:host_if.hex3[1]
hex3[2] <= debug_memory_interface:host_if.hex3[2]
hex3[3] <= debug_memory_interface:host_if.hex3[3]
hex3[4] <= debug_memory_interface:host_if.hex3[4]
hex3[5] <= debug_memory_interface:host_if.hex3[5]
hex3[6] <= debug_memory_interface:host_if.hex3[6]
ledg[0] <= debug_memory_interface:host_if.ledg[0]
ledg[1] <= debug_memory_interface:host_if.ledg[1]
ledg[2] <= debug_memory_interface:host_if.ledg[2]
ledg[3] <= debug_memory_interface:host_if.ledg[3]
ledg[4] <= debug_memory_interface:host_if.ledg[4]
ledg[5] <= debug_memory_interface:host_if.ledg[5]
ledg[6] <= debug_memory_interface:host_if.ledg[6]
ledg[7] <= debug_memory_interface:host_if.ledg[7]
ledr[0] <= debug_memory_interface:host_if.ledr[0]
ledr[1] <= debug_memory_interface:host_if.ledr[1]
ledr[2] <= debug_memory_interface:host_if.ledr[2]
ledr[3] <= debug_memory_interface:host_if.ledr[3]
ledr[4] <= debug_memory_interface:host_if.ledr[4]
ledr[5] <= debug_memory_interface:host_if.ledr[5]
ledr[6] <= debug_memory_interface:host_if.ledr[6]
ledr[7] <= debug_memory_interface:host_if.ledr[7]
ledr[8] <= debug_memory_interface:host_if.ledr[8]
ledr[9] <= debug_memory_interface:host_if.ledr[9]
tdi => debug_memory_interface:host_if.tdi
tck => debug_memory_interface:host_if.tck
tcs => debug_memory_interface:host_if.tcs
tdo <= debug_memory_interface:host_if.tdo


|top_level|debug_memory_interface:host_if
clock => clock.IN3
hex0[0] <= SEG7_LUT_4:u0.port0
hex0[1] <= SEG7_LUT_4:u0.port0
hex0[2] <= SEG7_LUT_4:u0.port0
hex0[3] <= SEG7_LUT_4:u0.port0
hex0[4] <= SEG7_LUT_4:u0.port0
hex0[5] <= SEG7_LUT_4:u0.port0
hex0[6] <= SEG7_LUT_4:u0.port0
hex1[0] <= SEG7_LUT_4:u0.port1
hex1[1] <= SEG7_LUT_4:u0.port1
hex1[2] <= SEG7_LUT_4:u0.port1
hex1[3] <= SEG7_LUT_4:u0.port1
hex1[4] <= SEG7_LUT_4:u0.port1
hex1[5] <= SEG7_LUT_4:u0.port1
hex1[6] <= SEG7_LUT_4:u0.port1
hex2[0] <= SEG7_LUT_4:u0.port2
hex2[1] <= SEG7_LUT_4:u0.port2
hex2[2] <= SEG7_LUT_4:u0.port2
hex2[3] <= SEG7_LUT_4:u0.port2
hex2[4] <= SEG7_LUT_4:u0.port2
hex2[5] <= SEG7_LUT_4:u0.port2
hex2[6] <= SEG7_LUT_4:u0.port2
hex3[0] <= SEG7_LUT_4:u0.port3
hex3[1] <= SEG7_LUT_4:u0.port3
hex3[2] <= SEG7_LUT_4:u0.port3
hex3[3] <= SEG7_LUT_4:u0.port3
hex3[4] <= SEG7_LUT_4:u0.port3
hex3[5] <= SEG7_LUT_4:u0.port3
hex3[6] <= SEG7_LUT_4:u0.port3
ledg[0] <= CMD_Decode:u5.oLED_GREEN
ledg[1] <= CMD_Decode:u5.oLED_GREEN
ledg[2] <= CMD_Decode:u5.oLED_GREEN
ledg[3] <= CMD_Decode:u5.oLED_GREEN
ledg[4] <= CMD_Decode:u5.oLED_GREEN
ledg[5] <= CMD_Decode:u5.oLED_GREEN
ledg[6] <= CMD_Decode:u5.oLED_GREEN
ledg[7] <= CMD_Decode:u5.oLED_GREEN
ledr[0] <= CMD_Decode:u5.oLED_RED
ledr[1] <= CMD_Decode:u5.oLED_RED
ledr[2] <= CMD_Decode:u5.oLED_RED
ledr[3] <= CMD_Decode:u5.oLED_RED
ledr[4] <= CMD_Decode:u5.oLED_RED
ledr[5] <= CMD_Decode:u5.oLED_RED
ledr[6] <= CMD_Decode:u5.oLED_RED
ledr[7] <= CMD_Decode:u5.oLED_RED
ledr[8] <= CMD_Decode:u5.oLED_RED
ledr[9] <= CMD_Decode:u5.oLED_RED
tdi => tdi.IN1
tck => tck_buff.DATAIN
tcs => tcs.IN1
tdo <= USB_JTAG:u1.TDO
data_ram_addr[0] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[1] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[2] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[3] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[4] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[5] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[6] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[7] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[8] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[9] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[10] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[11] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[12] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[13] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[14] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[15] <= CMD_Decode:u5.oSR_ADDR
data_ram_addr[16] <= CMD_Decode:u5.oSR_ADDR
data_ram_data_wr[0] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[1] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[2] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[3] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[4] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[5] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[6] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[7] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[8] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[9] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[10] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[11] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[12] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[13] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[14] <= CMD_Decode:u5.oSR_DATA
data_ram_data_wr[15] <= CMD_Decode:u5.oSR_DATA
data_ram_data_rd[0] => sram_data_rd.DATAA
data_ram_data_rd[1] => sram_data_rd.DATAA
data_ram_data_rd[2] => sram_data_rd.DATAA
data_ram_data_rd[3] => sram_data_rd.DATAA
data_ram_data_rd[4] => sram_data_rd.DATAA
data_ram_data_rd[5] => sram_data_rd.DATAA
data_ram_data_rd[6] => sram_data_rd.DATAA
data_ram_data_rd[7] => sram_data_rd.DATAA
data_ram_data_rd[8] => sram_data_rd.DATAA
data_ram_data_rd[9] => sram_data_rd.DATAA
data_ram_data_rd[10] => sram_data_rd.DATAA
data_ram_data_rd[11] => sram_data_rd.DATAA
data_ram_data_rd[12] => sram_data_rd.DATAA
data_ram_data_rd[13] => sram_data_rd.DATAA
data_ram_data_rd[14] => sram_data_rd.DATAA
data_ram_data_rd[15] => sram_data_rd.DATAA
data_ram_we <= data_ram_we.DB_MAX_OUTPUT_PORT_TYPE
program_rom_addr[0] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[1] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[2] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[3] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[4] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[5] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[6] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[7] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[8] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[9] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[10] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[11] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[12] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[13] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[14] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[15] <= CMD_Decode:u5.oSR_ADDR
program_rom_addr[16] <= CMD_Decode:u5.oSR_ADDR
program_rom_data_wr[0] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[1] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[2] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[3] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[4] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[5] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[6] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[7] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[8] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[9] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[10] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[11] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[12] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[13] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[14] <= CMD_Decode:u5.oSR_DATA
program_rom_data_wr[15] <= CMD_Decode:u5.oSR_DATA
program_rom_data_rd[0] => sram_data_rd.DATAB
program_rom_data_rd[1] => sram_data_rd.DATAB
program_rom_data_rd[2] => sram_data_rd.DATAB
program_rom_data_rd[3] => sram_data_rd.DATAB
program_rom_data_rd[4] => sram_data_rd.DATAB
program_rom_data_rd[5] => sram_data_rd.DATAB
program_rom_data_rd[6] => sram_data_rd.DATAB
program_rom_data_rd[7] => sram_data_rd.DATAB
program_rom_data_rd[8] => sram_data_rd.DATAB
program_rom_data_rd[9] => sram_data_rd.DATAB
program_rom_data_rd[10] => sram_data_rd.DATAB
program_rom_data_rd[11] => sram_data_rd.DATAB
program_rom_data_rd[12] => sram_data_rd.DATAB
program_rom_data_rd[13] => sram_data_rd.DATAB
program_rom_data_rd[14] => sram_data_rd.DATAB
program_rom_data_rd[15] => sram_data_rd.DATAB
program_rom_we <= program_rom_we.DB_MAX_OUTPUT_PORT_TYPE


|top_level|debug_memory_interface:host_if|Reset_Delay:d0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|debug_memory_interface:host_if|SEG7_LUT_4:u0
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1


|top_level|debug_memory_interface:host_if|SEG7_LUT_4:u0|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top_level|debug_memory_interface:host_if|SEG7_LUT_4:u0|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top_level|debug_memory_interface:host_if|SEG7_LUT_4:u0|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top_level|debug_memory_interface:host_if|SEG7_LUT_4:u0|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top_level|debug_memory_interface:host_if|USB_JTAG:u1
iTxD_DATA[0] => iTxD_DATA[0].IN1
iTxD_DATA[1] => iTxD_DATA[1].IN1
iTxD_DATA[2] => iTxD_DATA[2].IN1
iTxD_DATA[3] => iTxD_DATA[3].IN1
iTxD_DATA[4] => iTxD_DATA[4].IN1
iTxD_DATA[5] => iTxD_DATA[5].IN1
iTxD_DATA[6] => iTxD_DATA[6].IN1
iTxD_DATA[7] => iTxD_DATA[7].IN1
oTxD_Done <= oTxD_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
iTxD_Start => iTxD_Start.IN1
oRxD_DATA[0] <= oRxD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[1] <= oRxD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[2] <= oRxD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[3] <= oRxD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[4] <= oRxD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[5] <= oRxD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[6] <= oRxD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[7] <= oRxD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_Ready <= oRxD_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
iRST_n => Pre_RxD_Ready.ACLR
iRST_n => oRxD_Ready~reg0.ACLR
iRST_n => Pre_TxD_Done.ACLR
iRST_n => oTxD_Done~reg0.ACLR
iRST_n => oRxD_DATA[7]~reg0.ENA
iRST_n => oRxD_DATA[6]~reg0.ENA
iRST_n => oRxD_DATA[5]~reg0.ENA
iRST_n => oRxD_DATA[4]~reg0.ENA
iRST_n => oRxD_DATA[3]~reg0.ENA
iRST_n => oRxD_DATA[2]~reg0.ENA
iRST_n => oRxD_DATA[1]~reg0.ENA
iRST_n => oRxD_DATA[0]~reg0.ENA
iCLK => Pre_TxD_Done.CLK
iCLK => oTxD_Done~reg0.CLK
iCLK => oRxD_DATA[0]~reg0.CLK
iCLK => oRxD_DATA[1]~reg0.CLK
iCLK => oRxD_DATA[2]~reg0.CLK
iCLK => oRxD_DATA[3]~reg0.CLK
iCLK => oRxD_DATA[4]~reg0.CLK
iCLK => oRxD_DATA[5]~reg0.CLK
iCLK => oRxD_DATA[6]~reg0.CLK
iCLK => oRxD_DATA[7]~reg0.CLK
iCLK => Pre_RxD_Ready.CLK
iCLK => oRxD_Ready~reg0.CLK
iCLK => mTCK.CLK
TDO <= JTAG_TRANS:u1.port3
TDI => TDI.IN1
TCS => TCS.IN2
TCK => TCK.IN1


|top_level|debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0
oRxD_DATA[0] <= oRxD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[1] <= oRxD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[2] <= oRxD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[3] <= oRxD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[4] <= oRxD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[5] <= oRxD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[6] <= oRxD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[7] <= oRxD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_Ready <= oRxD_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDI => oRxD_DATA.DATAB
TDI => rDATA[7].DATAIN
TCS => rCont[0].ACLR
TCS => rCont[1].ACLR
TCS => rCont[2].ACLR
TCS => oRxD_Ready~reg0.ACLR
TCS => oRxD_DATA[0]~reg0.ENA
TCS => rDATA[7].ENA
TCS => rDATA[6].ENA
TCS => rDATA[5].ENA
TCS => rDATA[4].ENA
TCS => rDATA[3].ENA
TCS => rDATA[2].ENA
TCS => rDATA[1].ENA
TCS => oRxD_DATA[7]~reg0.ENA
TCS => oRxD_DATA[6]~reg0.ENA
TCS => oRxD_DATA[5]~reg0.ENA
TCS => oRxD_DATA[4]~reg0.ENA
TCS => oRxD_DATA[3]~reg0.ENA
TCS => oRxD_DATA[2]~reg0.ENA
TCS => oRxD_DATA[1]~reg0.ENA
TCK => oRxD_DATA[0]~reg0.CLK
TCK => oRxD_DATA[1]~reg0.CLK
TCK => oRxD_DATA[2]~reg0.CLK
TCK => oRxD_DATA[3]~reg0.CLK
TCK => oRxD_DATA[4]~reg0.CLK
TCK => oRxD_DATA[5]~reg0.CLK
TCK => oRxD_DATA[6]~reg0.CLK
TCK => oRxD_DATA[7]~reg0.CLK
TCK => rDATA[1].CLK
TCK => rDATA[2].CLK
TCK => rDATA[3].CLK
TCK => rDATA[4].CLK
TCK => rDATA[5].CLK
TCK => rDATA[6].CLK
TCK => rDATA[7].CLK
TCK => rCont[0].CLK
TCK => rCont[1].CLK
TCK => rCont[2].CLK
TCK => oRxD_Ready~reg0.CLK


|top_level|debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1
iTxD_DATA[0] => Mux0.IN7
iTxD_DATA[1] => Mux0.IN6
iTxD_DATA[2] => Mux0.IN5
iTxD_DATA[3] => Mux0.IN4
iTxD_DATA[4] => Mux0.IN3
iTxD_DATA[5] => Mux0.IN2
iTxD_DATA[6] => Mux0.IN1
iTxD_DATA[7] => Mux0.IN0
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => TDO.OUTPUTSELECT
oTxD_Done <= oTxD_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDO <= TDO~reg0.DB_MAX_OUTPUT_PORT_TYPE
TCK => TDO~reg0.CLK
TCK => rCont[0].CLK
TCK => rCont[1].CLK
TCK => rCont[2].CLK
TCK => oTxD_Done~reg0.CLK
TCS => TDO~reg0.ACLR
TCS => rCont[0].ACLR
TCS => rCont[1].ACLR
TCS => rCont[2].ACLR
TCS => oTxD_Done~reg0.ACLR


|top_level|debug_memory_interface:host_if|CMD_Decode:u5
iRXD_DATA[0] => CMD_Tmp[0].DATAIN
iRXD_DATA[1] => CMD_Tmp[1].DATAIN
iRXD_DATA[2] => CMD_Tmp[2].DATAIN
iRXD_DATA[3] => CMD_Tmp[3].DATAIN
iRXD_DATA[4] => CMD_Tmp[4].DATAIN
iRXD_DATA[5] => CMD_Tmp[5].DATAIN
iRXD_DATA[6] => CMD_Tmp[6].DATAIN
iRXD_DATA[7] => CMD_Tmp[7].DATAIN
oTXD_DATA[0] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[1] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[2] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[3] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[4] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[5] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[6] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[7] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
iRXD_Ready => always0.IN1
iRXD_Ready => always1.IN1
iRXD_Ready => always2.IN1
iRXD_Ready => always3.IN1
iRXD_Ready => always5.IN1
iRXD_Ready => always6.IN1
iRXD_Ready => always7.IN1
iRXD_Ready => always9.IN1
iRXD_Ready => always10.IN1
iRXD_Ready => always11.IN1
iRXD_Ready => CMD_Tmp[63].ENA
iRXD_Ready => CMD_Tmp[62].ENA
iRXD_Ready => CMD_Tmp[61].ENA
iRXD_Ready => CMD_Tmp[60].ENA
iRXD_Ready => CMD_Tmp[59].ENA
iRXD_Ready => CMD_Tmp[58].ENA
iRXD_Ready => CMD_Tmp[57].ENA
iRXD_Ready => CMD_Tmp[56].ENA
iRXD_Ready => CMD_Tmp[55].ENA
iRXD_Ready => CMD_Tmp[54].ENA
iRXD_Ready => CMD_Tmp[53].ENA
iRXD_Ready => CMD_Tmp[52].ENA
iRXD_Ready => CMD_Tmp[51].ENA
iRXD_Ready => CMD_Tmp[50].ENA
iRXD_Ready => CMD_Tmp[49].ENA
iRXD_Ready => CMD_Tmp[48].ENA
iRXD_Ready => CMD_Tmp[47].ENA
iRXD_Ready => CMD_Tmp[46].ENA
iRXD_Ready => CMD_Tmp[45].ENA
iRXD_Ready => CMD_Tmp[44].ENA
iRXD_Ready => CMD_Tmp[43].ENA
iRXD_Ready => CMD_Tmp[42].ENA
iRXD_Ready => CMD_Tmp[41].ENA
iRXD_Ready => CMD_Tmp[40].ENA
iRXD_Ready => CMD_Tmp[39].ENA
iRXD_Ready => CMD_Tmp[38].ENA
iRXD_Ready => CMD_Tmp[37].ENA
iRXD_Ready => CMD_Tmp[36].ENA
iRXD_Ready => CMD_Tmp[35].ENA
iRXD_Ready => CMD_Tmp[34].ENA
iRXD_Ready => CMD_Tmp[33].ENA
iRXD_Ready => CMD_Tmp[32].ENA
iRXD_Ready => CMD_Tmp[31].ENA
iRXD_Ready => CMD_Tmp[30].ENA
iRXD_Ready => CMD_Tmp[29].ENA
iRXD_Ready => CMD_Tmp[28].ENA
iRXD_Ready => CMD_Tmp[27].ENA
iRXD_Ready => CMD_Tmp[26].ENA
iRXD_Ready => CMD_Tmp[25].ENA
iRXD_Ready => CMD_Tmp[24].ENA
iRXD_Ready => CMD_Tmp[23].ENA
iRXD_Ready => CMD_Tmp[22].ENA
iRXD_Ready => CMD_Tmp[21].ENA
iRXD_Ready => CMD_Tmp[20].ENA
iRXD_Ready => CMD_Tmp[19].ENA
iRXD_Ready => CMD_Tmp[18].ENA
iRXD_Ready => CMD_Tmp[17].ENA
iRXD_Ready => CMD_Tmp[16].ENA
iRXD_Ready => CMD_Tmp[15].ENA
iRXD_Ready => CMD_Tmp[14].ENA
iRXD_Ready => CMD_Tmp[13].ENA
iRXD_Ready => CMD_Tmp[12].ENA
iRXD_Ready => CMD_Tmp[11].ENA
iRXD_Ready => CMD_Tmp[10].ENA
iRXD_Ready => CMD_Tmp[9].ENA
iRXD_Ready => CMD_Tmp[8].ENA
iRXD_Ready => CMD_Tmp[7].ENA
iRXD_Ready => CMD_Tmp[6].ENA
iRXD_Ready => CMD_Tmp[5].ENA
iRXD_Ready => CMD_Tmp[4].ENA
iRXD_Ready => CMD_Tmp[3].ENA
iRXD_Ready => CMD_Tmp[2].ENA
iRXD_Ready => CMD_Tmp[1].ENA
iRXD_Ready => CMD_Tmp[0].ENA
iTXD_Done => oFL_TXD_Start.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => f_FLASH.OUTPUTSELECT
iTXD_Done => oPS2_TXD_Start.OUTPUTSELECT
iTXD_Done => mPS2_ST.OUTPUTSELECT
iTXD_Done => mPS2_ST.OUTPUTSELECT
iTXD_Done => f_PS2.OUTPUTSELECT
iTXD_Done => oSDR_TXD_Start.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_Start.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => f_SDRAM.OUTPUTSELECT
iTXD_Done => oSR_TXD_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => f_SRAM.OUTPUTSELECT
oTXD_Start <= oTXD_Start.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[0] <= oLED_RED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[1] <= oLED_RED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[2] <= oLED_RED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[3] <= oLED_RED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[4] <= oLED_RED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[5] <= oLED_RED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[6] <= oLED_RED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[7] <= oLED_RED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[8] <= oLED_RED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[9] <= oLED_RED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[10] <= oLED_RED[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[11] <= oLED_RED[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[12] <= oLED_RED[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[13] <= oLED_RED[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[14] <= oLED_RED[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[15] <= oLED_RED[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[16] <= oLED_RED[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[17] <= oLED_RED[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[0] <= oLED_GREEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[1] <= oLED_GREEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[2] <= oLED_GREEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[3] <= oLED_GREEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[4] <= oLED_GREEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[5] <= oLED_GREEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[6] <= oLED_GREEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[7] <= oLED_GREEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[8] <= oLED_GREEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[0] <= oSEG7_DIG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[1] <= oSEG7_DIG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[2] <= oSEG7_DIG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[3] <= oSEG7_DIG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[4] <= oSEG7_DIG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[5] <= oSEG7_DIG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[6] <= oSEG7_DIG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[7] <= oSEG7_DIG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[8] <= oSEG7_DIG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[9] <= oSEG7_DIG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[10] <= oSEG7_DIG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[11] <= oSEG7_DIG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[12] <= oSEG7_DIG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[13] <= oSEG7_DIG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[14] <= oSEG7_DIG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[15] <= oSEG7_DIG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[16] <= oSEG7_DIG[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[17] <= oSEG7_DIG[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[18] <= oSEG7_DIG[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[19] <= oSEG7_DIG[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[20] <= oSEG7_DIG[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[21] <= oSEG7_DIG[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[22] <= oSEG7_DIG[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[23] <= oSEG7_DIG[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[24] <= oSEG7_DIG[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[25] <= oSEG7_DIG[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[26] <= oSEG7_DIG[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[27] <= oSEG7_DIG[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[28] <= oSEG7_DIG[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[29] <= oSEG7_DIG[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[30] <= oSEG7_DIG[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[31] <= oSEG7_DIG[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oOSD_CUR_EN[0] <= oOSD_CUR_EN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oOSD_CUR_EN[1] <= oOSD_CUR_EN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[0] <= oCursor_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[1] <= oCursor_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[2] <= oCursor_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[3] <= oCursor_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[4] <= oCursor_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[5] <= oCursor_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[6] <= oCursor_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[7] <= oCursor_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[8] <= oCursor_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[9] <= oCursor_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[0] <= oCursor_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[1] <= oCursor_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[2] <= oCursor_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[3] <= oCursor_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[4] <= oCursor_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[5] <= oCursor_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[6] <= oCursor_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[7] <= oCursor_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[8] <= oCursor_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[9] <= oCursor_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[0] <= oCursor_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[1] <= oCursor_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[2] <= oCursor_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[3] <= oCursor_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[4] <= oCursor_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[5] <= oCursor_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[6] <= oCursor_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[7] <= oCursor_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[8] <= oCursor_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[9] <= oCursor_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[0] <= oCursor_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[1] <= oCursor_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[2] <= oCursor_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[3] <= oCursor_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[4] <= oCursor_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[5] <= oCursor_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[6] <= oCursor_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[7] <= oCursor_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[8] <= oCursor_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[9] <= oCursor_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[0] <= oCursor_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[1] <= oCursor_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[2] <= oCursor_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[3] <= oCursor_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[4] <= oCursor_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[5] <= oCursor_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[6] <= oCursor_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[7] <= oCursor_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[8] <= oCursor_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[9] <= oCursor_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[0] <= oFL_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[1] <= oFL_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[2] <= oFL_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[3] <= oFL_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[4] <= oFL_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[5] <= oFL_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[6] <= oFL_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[7] <= oFL_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iFL_DATA[0] => oFL_TXD_DATA.DATAB
iFL_DATA[1] => oFL_TXD_DATA.DATAB
iFL_DATA[2] => oFL_TXD_DATA.DATAB
iFL_DATA[3] => oFL_TXD_DATA.DATAB
iFL_DATA[4] => oFL_TXD_DATA.DATAB
iFL_DATA[5] => oFL_TXD_DATA.DATAB
iFL_DATA[6] => oFL_TXD_DATA.DATAB
iFL_DATA[7] => oFL_TXD_DATA.DATAB
oFL_ADDR[0] <= oFL_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[1] <= oFL_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[2] <= oFL_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[3] <= oFL_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[4] <= oFL_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[5] <= oFL_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[6] <= oFL_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[7] <= oFL_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[8] <= oFL_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[9] <= oFL_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[10] <= oFL_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[11] <= oFL_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[12] <= oFL_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[13] <= oFL_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[14] <= oFL_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[15] <= oFL_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[16] <= oFL_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[17] <= oFL_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[18] <= oFL_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[19] <= oFL_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[20] <= oFL_ADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[21] <= oFL_ADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => oFL_Start.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => f_FLASH.OUTPUTSELECT
oFL_Start <= oFL_Start~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[0] <= oFL_CMD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[1] <= oFL_CMD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[2] <= oFL_CMD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[0] <= oSDR_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[1] <= oSDR_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[2] <= oSDR_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[3] <= oSDR_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[4] <= oSDR_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[5] <= oSDR_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[6] <= oSDR_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[7] <= oSDR_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[8] <= oSDR_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[9] <= oSDR_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[10] <= oSDR_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[11] <= oSDR_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[12] <= oSDR_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[13] <= oSDR_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[14] <= oSDR_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[15] <= oSDR_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSDR_DATA[0] => Selector29.IN2
iSDR_DATA[1] => Selector28.IN2
iSDR_DATA[2] => Selector27.IN2
iSDR_DATA[3] => Selector26.IN2
iSDR_DATA[4] => Selector25.IN2
iSDR_DATA[5] => Selector24.IN2
iSDR_DATA[6] => Selector23.IN2
iSDR_DATA[7] => Selector22.IN2
iSDR_DATA[8] => Selector29.IN1
iSDR_DATA[9] => Selector28.IN1
iSDR_DATA[10] => Selector27.IN1
iSDR_DATA[11] => Selector26.IN1
iSDR_DATA[12] => Selector25.IN1
iSDR_DATA[13] => Selector24.IN1
iSDR_DATA[14] => Selector23.IN1
iSDR_DATA[15] => Selector22.IN1
oSDR_ADDR[0] <= oSDR_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[1] <= oSDR_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[2] <= oSDR_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[3] <= oSDR_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[4] <= oSDR_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[5] <= oSDR_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[6] <= oSDR_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[7] <= oSDR_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[8] <= oSDR_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[9] <= oSDR_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[10] <= oSDR_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[11] <= oSDR_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[12] <= oSDR_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[13] <= oSDR_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[14] <= oSDR_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[15] <= oSDR_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[16] <= oSDR_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[17] <= oSDR_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[18] <= oSDR_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[19] <= oSDR_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[20] <= oSDR_ADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[21] <= oSDR_ADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => f_SDRAM.OUTPUTSELECT
iSDR_Done => mSDR_Start.OUTPUTSELECT
oSDR_WR <= oSDR_WR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_RD <= oSDR_RD.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[0] <= oSR_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[1] <= oSR_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[2] <= oSR_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[3] <= oSR_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[4] <= oSR_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[5] <= oSR_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[6] <= oSR_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[7] <= oSR_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[8] <= oSR_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[9] <= oSR_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[10] <= oSR_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[11] <= oSR_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[12] <= oSR_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[13] <= oSR_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[14] <= oSR_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[15] <= oSR_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSR_DATA[0] => Selector46.IN2
iSR_DATA[1] => Selector45.IN2
iSR_DATA[2] => Selector44.IN2
iSR_DATA[3] => Selector43.IN2
iSR_DATA[4] => Selector42.IN2
iSR_DATA[5] => Selector41.IN2
iSR_DATA[6] => Selector40.IN2
iSR_DATA[7] => Selector39.IN2
iSR_DATA[8] => Selector46.IN1
iSR_DATA[9] => Selector45.IN1
iSR_DATA[10] => Selector44.IN1
iSR_DATA[11] => Selector43.IN1
iSR_DATA[12] => Selector42.IN1
iSR_DATA[13] => Selector41.IN1
iSR_DATA[14] => Selector40.IN1
iSR_DATA[15] => Selector39.IN1
oSR_ADDR[0] <= oSR_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[1] <= oSR_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[2] <= oSR_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[3] <= oSR_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[4] <= oSR_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[5] <= oSR_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[6] <= oSR_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[7] <= oSR_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[8] <= oSR_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[9] <= oSR_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[10] <= oSR_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[11] <= oSR_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[12] <= oSR_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[13] <= oSR_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[14] <= oSR_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[15] <= oSR_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[16] <= oSR_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[17] <= oSR_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_WE_N <= oSR_WE_N.DB_MAX_OUTPUT_PORT_TYPE
oSR_OE_N <= oSR_OE_N.DB_MAX_OUTPUT_PORT_TYPE
iPS2_ScanCode[0] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[0] => Equal18.IN7
iPS2_ScanCode[1] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[1] => Equal18.IN3
iPS2_ScanCode[2] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[2] => Equal18.IN2
iPS2_ScanCode[3] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[3] => Equal18.IN1
iPS2_ScanCode[4] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[4] => Equal18.IN6
iPS2_ScanCode[5] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[5] => Equal18.IN0
iPS2_ScanCode[6] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[6] => Equal18.IN5
iPS2_ScanCode[7] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[7] => Equal18.IN4
iPS2_Ready => always8.IN1
oSDR_Select[0] <= oSDR_Select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_Select[1] <= oSDR_Select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_Select[0] <= oFL_Select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_Select[1] <= oFL_Select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_Select[0] <= oSR_Select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_Select[1] <= oSR_Select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => f_VGA.CLK
iCLK => oOSD_CUR_EN[0]~reg0.CLK
iCLK => oOSD_CUR_EN[1]~reg0.CLK
iCLK => oCursor_B[0]~reg0.CLK
iCLK => oCursor_B[1]~reg0.CLK
iCLK => oCursor_B[2]~reg0.CLK
iCLK => oCursor_B[3]~reg0.CLK
iCLK => oCursor_B[4]~reg0.CLK
iCLK => oCursor_B[5]~reg0.CLK
iCLK => oCursor_B[6]~reg0.CLK
iCLK => oCursor_B[7]~reg0.CLK
iCLK => oCursor_B[8]~reg0.CLK
iCLK => oCursor_B[9]~reg0.CLK
iCLK => oCursor_G[0]~reg0.CLK
iCLK => oCursor_G[1]~reg0.CLK
iCLK => oCursor_G[2]~reg0.CLK
iCLK => oCursor_G[3]~reg0.CLK
iCLK => oCursor_G[4]~reg0.CLK
iCLK => oCursor_G[5]~reg0.CLK
iCLK => oCursor_G[6]~reg0.CLK
iCLK => oCursor_G[7]~reg0.CLK
iCLK => oCursor_G[8]~reg0.CLK
iCLK => oCursor_G[9]~reg0.CLK
iCLK => oCursor_R[0]~reg0.CLK
iCLK => oCursor_R[1]~reg0.CLK
iCLK => oCursor_R[2]~reg0.CLK
iCLK => oCursor_R[3]~reg0.CLK
iCLK => oCursor_R[4]~reg0.CLK
iCLK => oCursor_R[5]~reg0.CLK
iCLK => oCursor_R[6]~reg0.CLK
iCLK => oCursor_R[7]~reg0.CLK
iCLK => oCursor_R[8]~reg0.CLK
iCLK => oCursor_R[9]~reg0.CLK
iCLK => oCursor_Y[0]~reg0.CLK
iCLK => oCursor_Y[1]~reg0.CLK
iCLK => oCursor_Y[2]~reg0.CLK
iCLK => oCursor_Y[3]~reg0.CLK
iCLK => oCursor_Y[4]~reg0.CLK
iCLK => oCursor_Y[5]~reg0.CLK
iCLK => oCursor_Y[6]~reg0.CLK
iCLK => oCursor_Y[7]~reg0.CLK
iCLK => oCursor_Y[8]~reg0.CLK
iCLK => oCursor_Y[9]~reg0.CLK
iCLK => oCursor_X[0]~reg0.CLK
iCLK => oCursor_X[1]~reg0.CLK
iCLK => oCursor_X[2]~reg0.CLK
iCLK => oCursor_X[3]~reg0.CLK
iCLK => oCursor_X[4]~reg0.CLK
iCLK => oCursor_X[5]~reg0.CLK
iCLK => oCursor_X[6]~reg0.CLK
iCLK => oCursor_X[7]~reg0.CLK
iCLK => oCursor_X[8]~reg0.CLK
iCLK => oCursor_X[9]~reg0.CLK
iCLK => oSR_TXD_DATA[0].CLK
iCLK => oSR_TXD_DATA[1].CLK
iCLK => oSR_TXD_DATA[2].CLK
iCLK => oSR_TXD_DATA[3].CLK
iCLK => oSR_TXD_DATA[4].CLK
iCLK => oSR_TXD_DATA[5].CLK
iCLK => oSR_TXD_DATA[6].CLK
iCLK => oSR_TXD_DATA[7].CLK
iCLK => oSR_DATA[0]~reg0.CLK
iCLK => oSR_DATA[1]~reg0.CLK
iCLK => oSR_DATA[2]~reg0.CLK
iCLK => oSR_DATA[3]~reg0.CLK
iCLK => oSR_DATA[4]~reg0.CLK
iCLK => oSR_DATA[5]~reg0.CLK
iCLK => oSR_DATA[6]~reg0.CLK
iCLK => oSR_DATA[7]~reg0.CLK
iCLK => oSR_DATA[8]~reg0.CLK
iCLK => oSR_DATA[9]~reg0.CLK
iCLK => oSR_DATA[10]~reg0.CLK
iCLK => oSR_DATA[11]~reg0.CLK
iCLK => oSR_DATA[12]~reg0.CLK
iCLK => oSR_DATA[13]~reg0.CLK
iCLK => oSR_DATA[14]~reg0.CLK
iCLK => oSR_DATA[15]~reg0.CLK
iCLK => oSR_ADDR[0]~reg0.CLK
iCLK => oSR_ADDR[1]~reg0.CLK
iCLK => oSR_ADDR[2]~reg0.CLK
iCLK => oSR_ADDR[3]~reg0.CLK
iCLK => oSR_ADDR[4]~reg0.CLK
iCLK => oSR_ADDR[5]~reg0.CLK
iCLK => oSR_ADDR[6]~reg0.CLK
iCLK => oSR_ADDR[7]~reg0.CLK
iCLK => oSR_ADDR[8]~reg0.CLK
iCLK => oSR_ADDR[9]~reg0.CLK
iCLK => oSR_ADDR[10]~reg0.CLK
iCLK => oSR_ADDR[11]~reg0.CLK
iCLK => oSR_ADDR[12]~reg0.CLK
iCLK => oSR_ADDR[13]~reg0.CLK
iCLK => oSR_ADDR[14]~reg0.CLK
iCLK => oSR_ADDR[15]~reg0.CLK
iCLK => oSR_ADDR[16]~reg0.CLK
iCLK => oSR_ADDR[17]~reg0.CLK
iCLK => f_SRAM.CLK
iCLK => mSR_Start.CLK
iCLK => mSR_WRn.CLK
iCLK => oSR_TXD_Start.CLK
iCLK => oSDR_TXD_DATA[0].CLK
iCLK => oSDR_TXD_DATA[1].CLK
iCLK => oSDR_TXD_DATA[2].CLK
iCLK => oSDR_TXD_DATA[3].CLK
iCLK => oSDR_TXD_DATA[4].CLK
iCLK => oSDR_TXD_DATA[5].CLK
iCLK => oSDR_TXD_DATA[6].CLK
iCLK => oSDR_TXD_DATA[7].CLK
iCLK => oSDR_DATA[0]~reg0.CLK
iCLK => oSDR_DATA[1]~reg0.CLK
iCLK => oSDR_DATA[2]~reg0.CLK
iCLK => oSDR_DATA[3]~reg0.CLK
iCLK => oSDR_DATA[4]~reg0.CLK
iCLK => oSDR_DATA[5]~reg0.CLK
iCLK => oSDR_DATA[6]~reg0.CLK
iCLK => oSDR_DATA[7]~reg0.CLK
iCLK => oSDR_DATA[8]~reg0.CLK
iCLK => oSDR_DATA[9]~reg0.CLK
iCLK => oSDR_DATA[10]~reg0.CLK
iCLK => oSDR_DATA[11]~reg0.CLK
iCLK => oSDR_DATA[12]~reg0.CLK
iCLK => oSDR_DATA[13]~reg0.CLK
iCLK => oSDR_DATA[14]~reg0.CLK
iCLK => oSDR_DATA[15]~reg0.CLK
iCLK => oSDR_ADDR[0]~reg0.CLK
iCLK => oSDR_ADDR[1]~reg0.CLK
iCLK => oSDR_ADDR[2]~reg0.CLK
iCLK => oSDR_ADDR[3]~reg0.CLK
iCLK => oSDR_ADDR[4]~reg0.CLK
iCLK => oSDR_ADDR[5]~reg0.CLK
iCLK => oSDR_ADDR[6]~reg0.CLK
iCLK => oSDR_ADDR[7]~reg0.CLK
iCLK => oSDR_ADDR[8]~reg0.CLK
iCLK => oSDR_ADDR[9]~reg0.CLK
iCLK => oSDR_ADDR[10]~reg0.CLK
iCLK => oSDR_ADDR[11]~reg0.CLK
iCLK => oSDR_ADDR[12]~reg0.CLK
iCLK => oSDR_ADDR[13]~reg0.CLK
iCLK => oSDR_ADDR[14]~reg0.CLK
iCLK => oSDR_ADDR[15]~reg0.CLK
iCLK => oSDR_ADDR[16]~reg0.CLK
iCLK => oSDR_ADDR[17]~reg0.CLK
iCLK => oSDR_ADDR[18]~reg0.CLK
iCLK => oSDR_ADDR[19]~reg0.CLK
iCLK => oSDR_ADDR[20]~reg0.CLK
iCLK => oSDR_ADDR[21]~reg0.CLK
iCLK => f_SDRAM.CLK
iCLK => mSDR_Start.CLK
iCLK => mSDR_WRn.CLK
iCLK => oSDR_TXD_Start.CLK
iCLK => oPS2_TXD_DATA[0].CLK
iCLK => oPS2_TXD_DATA[1].CLK
iCLK => oPS2_TXD_DATA[2].CLK
iCLK => oPS2_TXD_DATA[3].CLK
iCLK => oPS2_TXD_DATA[4].CLK
iCLK => oPS2_TXD_DATA[5].CLK
iCLK => oPS2_TXD_DATA[6].CLK
iCLK => oPS2_TXD_DATA[7].CLK
iCLK => f_PS2.CLK
iCLK => oPS2_TXD_Start.CLK
iCLK => oFL_TXD_DATA[0].CLK
iCLK => oFL_TXD_DATA[1].CLK
iCLK => oFL_TXD_DATA[2].CLK
iCLK => oFL_TXD_DATA[3].CLK
iCLK => oFL_TXD_DATA[4].CLK
iCLK => oFL_TXD_DATA[5].CLK
iCLK => oFL_TXD_DATA[6].CLK
iCLK => oFL_TXD_DATA[7].CLK
iCLK => oFL_DATA[0]~reg0.CLK
iCLK => oFL_DATA[1]~reg0.CLK
iCLK => oFL_DATA[2]~reg0.CLK
iCLK => oFL_DATA[3]~reg0.CLK
iCLK => oFL_DATA[4]~reg0.CLK
iCLK => oFL_DATA[5]~reg0.CLK
iCLK => oFL_DATA[6]~reg0.CLK
iCLK => oFL_DATA[7]~reg0.CLK
iCLK => oFL_ADDR[0]~reg0.CLK
iCLK => oFL_ADDR[1]~reg0.CLK
iCLK => oFL_ADDR[2]~reg0.CLK
iCLK => oFL_ADDR[3]~reg0.CLK
iCLK => oFL_ADDR[4]~reg0.CLK
iCLK => oFL_ADDR[5]~reg0.CLK
iCLK => oFL_ADDR[6]~reg0.CLK
iCLK => oFL_ADDR[7]~reg0.CLK
iCLK => oFL_ADDR[8]~reg0.CLK
iCLK => oFL_ADDR[9]~reg0.CLK
iCLK => oFL_ADDR[10]~reg0.CLK
iCLK => oFL_ADDR[11]~reg0.CLK
iCLK => oFL_ADDR[12]~reg0.CLK
iCLK => oFL_ADDR[13]~reg0.CLK
iCLK => oFL_ADDR[14]~reg0.CLK
iCLK => oFL_ADDR[15]~reg0.CLK
iCLK => oFL_ADDR[16]~reg0.CLK
iCLK => oFL_ADDR[17]~reg0.CLK
iCLK => oFL_ADDR[18]~reg0.CLK
iCLK => oFL_ADDR[19]~reg0.CLK
iCLK => oFL_ADDR[20]~reg0.CLK
iCLK => oFL_ADDR[21]~reg0.CLK
iCLK => oFL_CMD[0]~reg0.CLK
iCLK => oFL_CMD[1]~reg0.CLK
iCLK => oFL_CMD[2]~reg0.CLK
iCLK => f_FLASH.CLK
iCLK => oFL_Start~reg0.CLK
iCLK => oFL_TXD_Start.CLK
iCLK => f_SEG7.CLK
iCLK => oSEG7_DIG[0]~reg0.CLK
iCLK => oSEG7_DIG[1]~reg0.CLK
iCLK => oSEG7_DIG[2]~reg0.CLK
iCLK => oSEG7_DIG[3]~reg0.CLK
iCLK => oSEG7_DIG[4]~reg0.CLK
iCLK => oSEG7_DIG[5]~reg0.CLK
iCLK => oSEG7_DIG[6]~reg0.CLK
iCLK => oSEG7_DIG[7]~reg0.CLK
iCLK => oSEG7_DIG[8]~reg0.CLK
iCLK => oSEG7_DIG[9]~reg0.CLK
iCLK => oSEG7_DIG[10]~reg0.CLK
iCLK => oSEG7_DIG[11]~reg0.CLK
iCLK => oSEG7_DIG[12]~reg0.CLK
iCLK => oSEG7_DIG[13]~reg0.CLK
iCLK => oSEG7_DIG[14]~reg0.CLK
iCLK => oSEG7_DIG[15]~reg0.CLK
iCLK => oSEG7_DIG[16]~reg0.CLK
iCLK => oSEG7_DIG[17]~reg0.CLK
iCLK => oSEG7_DIG[18]~reg0.CLK
iCLK => oSEG7_DIG[19]~reg0.CLK
iCLK => oSEG7_DIG[20]~reg0.CLK
iCLK => oSEG7_DIG[21]~reg0.CLK
iCLK => oSEG7_DIG[22]~reg0.CLK
iCLK => oSEG7_DIG[23]~reg0.CLK
iCLK => oSEG7_DIG[24]~reg0.CLK
iCLK => oSEG7_DIG[25]~reg0.CLK
iCLK => oSEG7_DIG[26]~reg0.CLK
iCLK => oSEG7_DIG[27]~reg0.CLK
iCLK => oSEG7_DIG[28]~reg0.CLK
iCLK => oSEG7_DIG[29]~reg0.CLK
iCLK => oSEG7_DIG[30]~reg0.CLK
iCLK => oSEG7_DIG[31]~reg0.CLK
iCLK => f_LED.CLK
iCLK => oLED_GREEN[0]~reg0.CLK
iCLK => oLED_GREEN[1]~reg0.CLK
iCLK => oLED_GREEN[2]~reg0.CLK
iCLK => oLED_GREEN[3]~reg0.CLK
iCLK => oLED_GREEN[4]~reg0.CLK
iCLK => oLED_GREEN[5]~reg0.CLK
iCLK => oLED_GREEN[6]~reg0.CLK
iCLK => oLED_GREEN[7]~reg0.CLK
iCLK => oLED_GREEN[8]~reg0.CLK
iCLK => oLED_RED[0]~reg0.CLK
iCLK => oLED_RED[1]~reg0.CLK
iCLK => oLED_RED[2]~reg0.CLK
iCLK => oLED_RED[3]~reg0.CLK
iCLK => oLED_RED[4]~reg0.CLK
iCLK => oLED_RED[5]~reg0.CLK
iCLK => oLED_RED[6]~reg0.CLK
iCLK => oLED_RED[7]~reg0.CLK
iCLK => oLED_RED[8]~reg0.CLK
iCLK => oLED_RED[9]~reg0.CLK
iCLK => oLED_RED[10]~reg0.CLK
iCLK => oLED_RED[11]~reg0.CLK
iCLK => oLED_RED[12]~reg0.CLK
iCLK => oLED_RED[13]~reg0.CLK
iCLK => oLED_RED[14]~reg0.CLK
iCLK => oLED_RED[15]~reg0.CLK
iCLK => oLED_RED[16]~reg0.CLK
iCLK => oLED_RED[17]~reg0.CLK
iCLK => CMD_Tmp[0].CLK
iCLK => CMD_Tmp[1].CLK
iCLK => CMD_Tmp[2].CLK
iCLK => CMD_Tmp[3].CLK
iCLK => CMD_Tmp[4].CLK
iCLK => CMD_Tmp[5].CLK
iCLK => CMD_Tmp[6].CLK
iCLK => CMD_Tmp[7].CLK
iCLK => CMD_Tmp[8].CLK
iCLK => CMD_Tmp[9].CLK
iCLK => CMD_Tmp[10].CLK
iCLK => CMD_Tmp[11].CLK
iCLK => CMD_Tmp[12].CLK
iCLK => CMD_Tmp[13].CLK
iCLK => CMD_Tmp[14].CLK
iCLK => CMD_Tmp[15].CLK
iCLK => CMD_Tmp[16].CLK
iCLK => CMD_Tmp[17].CLK
iCLK => CMD_Tmp[18].CLK
iCLK => CMD_Tmp[19].CLK
iCLK => CMD_Tmp[20].CLK
iCLK => CMD_Tmp[21].CLK
iCLK => CMD_Tmp[22].CLK
iCLK => CMD_Tmp[23].CLK
iCLK => CMD_Tmp[24].CLK
iCLK => CMD_Tmp[25].CLK
iCLK => CMD_Tmp[26].CLK
iCLK => CMD_Tmp[27].CLK
iCLK => CMD_Tmp[28].CLK
iCLK => CMD_Tmp[29].CLK
iCLK => CMD_Tmp[30].CLK
iCLK => CMD_Tmp[31].CLK
iCLK => CMD_Tmp[32].CLK
iCLK => CMD_Tmp[33].CLK
iCLK => CMD_Tmp[34].CLK
iCLK => CMD_Tmp[35].CLK
iCLK => CMD_Tmp[36].CLK
iCLK => CMD_Tmp[37].CLK
iCLK => CMD_Tmp[38].CLK
iCLK => CMD_Tmp[39].CLK
iCLK => CMD_Tmp[40].CLK
iCLK => CMD_Tmp[41].CLK
iCLK => CMD_Tmp[42].CLK
iCLK => CMD_Tmp[43].CLK
iCLK => CMD_Tmp[44].CLK
iCLK => CMD_Tmp[45].CLK
iCLK => CMD_Tmp[46].CLK
iCLK => CMD_Tmp[47].CLK
iCLK => CMD_Tmp[48].CLK
iCLK => CMD_Tmp[49].CLK
iCLK => CMD_Tmp[50].CLK
iCLK => CMD_Tmp[51].CLK
iCLK => CMD_Tmp[52].CLK
iCLK => CMD_Tmp[53].CLK
iCLK => CMD_Tmp[54].CLK
iCLK => CMD_Tmp[55].CLK
iCLK => CMD_Tmp[56].CLK
iCLK => CMD_Tmp[57].CLK
iCLK => CMD_Tmp[58].CLK
iCLK => CMD_Tmp[59].CLK
iCLK => CMD_Tmp[60].CLK
iCLK => CMD_Tmp[61].CLK
iCLK => CMD_Tmp[62].CLK
iCLK => CMD_Tmp[63].CLK
iCLK => f_SETUP.CLK
iCLK => sel_SR.CLK
iCLK => sel_SDR.CLK
iCLK => sel_FL.CLK
iCLK => f_SR_SEL.CLK
iCLK => oSR_Select[0]~reg0.CLK
iCLK => oSR_Select[1]~reg0.CLK
iCLK => f_FL_SEL.CLK
iCLK => oFL_Select[0]~reg0.CLK
iCLK => oFL_Select[1]~reg0.CLK
iCLK => f_SDR_SEL.CLK
iCLK => oSDR_Select[0]~reg0.CLK
iCLK => oSDR_Select[1]~reg0.CLK
iCLK => mSR_ST~7.DATAIN
iCLK => mSDR_ST~7.DATAIN
iCLK => mPS2_ST~3.DATAIN
iCLK => mFL_ST~9.DATAIN
iRST_n => f_SEG7.ACLR
iRST_n => oSEG7_DIG[0]~reg0.ACLR
iRST_n => oSEG7_DIG[1]~reg0.ACLR
iRST_n => oSEG7_DIG[2]~reg0.ACLR
iRST_n => oSEG7_DIG[3]~reg0.ACLR
iRST_n => oSEG7_DIG[4]~reg0.ACLR
iRST_n => oSEG7_DIG[5]~reg0.ACLR
iRST_n => oSEG7_DIG[6]~reg0.ACLR
iRST_n => oSEG7_DIG[7]~reg0.ACLR
iRST_n => oSEG7_DIG[8]~reg0.ACLR
iRST_n => oSEG7_DIG[9]~reg0.ACLR
iRST_n => oSEG7_DIG[10]~reg0.ACLR
iRST_n => oSEG7_DIG[11]~reg0.ACLR
iRST_n => oSEG7_DIG[12]~reg0.ACLR
iRST_n => oSEG7_DIG[13]~reg0.ACLR
iRST_n => oSEG7_DIG[14]~reg0.ACLR
iRST_n => oSEG7_DIG[15]~reg0.ACLR
iRST_n => oSEG7_DIG[16]~reg0.ACLR
iRST_n => oSEG7_DIG[17]~reg0.ACLR
iRST_n => oSEG7_DIG[18]~reg0.ACLR
iRST_n => oSEG7_DIG[19]~reg0.ACLR
iRST_n => oSEG7_DIG[20]~reg0.ACLR
iRST_n => oSEG7_DIG[21]~reg0.ACLR
iRST_n => oSEG7_DIG[22]~reg0.ACLR
iRST_n => oSEG7_DIG[23]~reg0.ACLR
iRST_n => oSEG7_DIG[24]~reg0.ACLR
iRST_n => oSEG7_DIG[25]~reg0.ACLR
iRST_n => oSEG7_DIG[26]~reg0.ACLR
iRST_n => oSEG7_DIG[27]~reg0.ACLR
iRST_n => oSEG7_DIG[28]~reg0.ACLR
iRST_n => oSEG7_DIG[29]~reg0.ACLR
iRST_n => oSEG7_DIG[30]~reg0.ACLR
iRST_n => oSEG7_DIG[31]~reg0.ACLR
iRST_n => f_LED.ACLR
iRST_n => oLED_GREEN[0]~reg0.ACLR
iRST_n => oLED_GREEN[1]~reg0.ACLR
iRST_n => oLED_GREEN[2]~reg0.ACLR
iRST_n => oLED_GREEN[3]~reg0.ACLR
iRST_n => oLED_GREEN[4]~reg0.ACLR
iRST_n => oLED_GREEN[5]~reg0.ACLR
iRST_n => oLED_GREEN[6]~reg0.ACLR
iRST_n => oLED_GREEN[7]~reg0.ACLR
iRST_n => oLED_GREEN[8]~reg0.ACLR
iRST_n => oLED_RED[0]~reg0.ACLR
iRST_n => oLED_RED[1]~reg0.ACLR
iRST_n => oLED_RED[2]~reg0.ACLR
iRST_n => oLED_RED[3]~reg0.ACLR
iRST_n => oLED_RED[4]~reg0.ACLR
iRST_n => oLED_RED[5]~reg0.ACLR
iRST_n => oLED_RED[6]~reg0.ACLR
iRST_n => oLED_RED[7]~reg0.ACLR
iRST_n => oLED_RED[8]~reg0.ACLR
iRST_n => oLED_RED[9]~reg0.ACLR
iRST_n => oLED_RED[10]~reg0.ACLR
iRST_n => oLED_RED[11]~reg0.ACLR
iRST_n => oLED_RED[12]~reg0.ACLR
iRST_n => oLED_RED[13]~reg0.ACLR
iRST_n => oLED_RED[14]~reg0.ACLR
iRST_n => oLED_RED[15]~reg0.ACLR
iRST_n => oLED_RED[16]~reg0.ACLR
iRST_n => oLED_RED[17]~reg0.ACLR
iRST_n => f_VGA.ACLR
iRST_n => oOSD_CUR_EN[0]~reg0.ACLR
iRST_n => oOSD_CUR_EN[1]~reg0.ACLR
iRST_n => oCursor_B[0]~reg0.ACLR
iRST_n => oCursor_B[1]~reg0.ACLR
iRST_n => oCursor_B[2]~reg0.ACLR
iRST_n => oCursor_B[3]~reg0.ACLR
iRST_n => oCursor_B[4]~reg0.ACLR
iRST_n => oCursor_B[5]~reg0.ACLR
iRST_n => oCursor_B[6]~reg0.ACLR
iRST_n => oCursor_B[7]~reg0.ACLR
iRST_n => oCursor_B[8]~reg0.ACLR
iRST_n => oCursor_B[9]~reg0.ACLR
iRST_n => oCursor_G[0]~reg0.ACLR
iRST_n => oCursor_G[1]~reg0.ACLR
iRST_n => oCursor_G[2]~reg0.ACLR
iRST_n => oCursor_G[3]~reg0.ACLR
iRST_n => oCursor_G[4]~reg0.ACLR
iRST_n => oCursor_G[5]~reg0.ACLR
iRST_n => oCursor_G[6]~reg0.ACLR
iRST_n => oCursor_G[7]~reg0.ACLR
iRST_n => oCursor_G[8]~reg0.ACLR
iRST_n => oCursor_G[9]~reg0.ACLR
iRST_n => oCursor_R[0]~reg0.ACLR
iRST_n => oCursor_R[1]~reg0.ACLR
iRST_n => oCursor_R[2]~reg0.ACLR
iRST_n => oCursor_R[3]~reg0.ACLR
iRST_n => oCursor_R[4]~reg0.ACLR
iRST_n => oCursor_R[5]~reg0.ACLR
iRST_n => oCursor_R[6]~reg0.ACLR
iRST_n => oCursor_R[7]~reg0.ACLR
iRST_n => oCursor_R[8]~reg0.ACLR
iRST_n => oCursor_R[9]~reg0.ACLR
iRST_n => oCursor_Y[0]~reg0.ACLR
iRST_n => oCursor_Y[1]~reg0.ACLR
iRST_n => oCursor_Y[2]~reg0.ACLR
iRST_n => oCursor_Y[3]~reg0.ACLR
iRST_n => oCursor_Y[4]~reg0.ACLR
iRST_n => oCursor_Y[5]~reg0.ACLR
iRST_n => oCursor_Y[6]~reg0.ACLR
iRST_n => oCursor_Y[7]~reg0.ACLR
iRST_n => oCursor_Y[8]~reg0.ACLR
iRST_n => oCursor_Y[9]~reg0.ACLR
iRST_n => oCursor_X[0]~reg0.ACLR
iRST_n => oCursor_X[1]~reg0.ACLR
iRST_n => oCursor_X[2]~reg0.ACLR
iRST_n => oCursor_X[3]~reg0.ACLR
iRST_n => oCursor_X[4]~reg0.ACLR
iRST_n => oCursor_X[5]~reg0.ACLR
iRST_n => oCursor_X[6]~reg0.ACLR
iRST_n => oCursor_X[7]~reg0.ACLR
iRST_n => oCursor_X[8]~reg0.ACLR
iRST_n => oCursor_X[9]~reg0.ACLR
iRST_n => f_FLASH.ACLR
iRST_n => oFL_Start~reg0.ACLR
iRST_n => oFL_TXD_Start.ACLR
iRST_n => f_SDRAM.ACLR
iRST_n => mSDR_Start.ACLR
iRST_n => mSDR_WRn.ACLR
iRST_n => oSDR_TXD_Start.ACLR
iRST_n => f_SRAM.ACLR
iRST_n => mSR_Start.ACLR
iRST_n => mSR_WRn.ACLR
iRST_n => oSR_TXD_Start.ACLR
iRST_n => f_SDR_SEL.ACLR
iRST_n => oSDR_Select[0]~reg0.ACLR
iRST_n => oSDR_Select[1]~reg0.ACLR
iRST_n => f_FL_SEL.ACLR
iRST_n => oFL_Select[0]~reg0.ACLR
iRST_n => oFL_Select[1]~reg0.ACLR
iRST_n => f_SR_SEL.ACLR
iRST_n => oSR_Select[0]~reg0.ACLR
iRST_n => oSR_Select[1]~reg0.ACLR
iRST_n => f_SETUP.ACLR
iRST_n => sel_SR.ACLR
iRST_n => sel_SDR.ACLR
iRST_n => sel_FL.ACLR
iRST_n => CMD_Tmp[0].ACLR
iRST_n => CMD_Tmp[1].ACLR
iRST_n => CMD_Tmp[2].ACLR
iRST_n => CMD_Tmp[3].ACLR
iRST_n => CMD_Tmp[4].ACLR
iRST_n => CMD_Tmp[5].ACLR
iRST_n => CMD_Tmp[6].ACLR
iRST_n => CMD_Tmp[7].ACLR
iRST_n => CMD_Tmp[8].ACLR
iRST_n => CMD_Tmp[9].ACLR
iRST_n => CMD_Tmp[10].ACLR
iRST_n => CMD_Tmp[11].ACLR
iRST_n => CMD_Tmp[12].ACLR
iRST_n => CMD_Tmp[13].ACLR
iRST_n => CMD_Tmp[14].ACLR
iRST_n => CMD_Tmp[15].ACLR
iRST_n => CMD_Tmp[16].ACLR
iRST_n => CMD_Tmp[17].ACLR
iRST_n => CMD_Tmp[18].ACLR
iRST_n => CMD_Tmp[19].ACLR
iRST_n => CMD_Tmp[20].ACLR
iRST_n => CMD_Tmp[21].ACLR
iRST_n => CMD_Tmp[22].ACLR
iRST_n => CMD_Tmp[23].ACLR
iRST_n => CMD_Tmp[24].ACLR
iRST_n => CMD_Tmp[25].ACLR
iRST_n => CMD_Tmp[26].ACLR
iRST_n => CMD_Tmp[27].ACLR
iRST_n => CMD_Tmp[28].ACLR
iRST_n => CMD_Tmp[29].ACLR
iRST_n => CMD_Tmp[30].ACLR
iRST_n => CMD_Tmp[31].ACLR
iRST_n => CMD_Tmp[32].ACLR
iRST_n => CMD_Tmp[33].ACLR
iRST_n => CMD_Tmp[34].ACLR
iRST_n => CMD_Tmp[35].ACLR
iRST_n => CMD_Tmp[36].ACLR
iRST_n => CMD_Tmp[37].ACLR
iRST_n => CMD_Tmp[38].ACLR
iRST_n => CMD_Tmp[39].ACLR
iRST_n => CMD_Tmp[40].ACLR
iRST_n => CMD_Tmp[41].ACLR
iRST_n => CMD_Tmp[42].ACLR
iRST_n => CMD_Tmp[43].ACLR
iRST_n => CMD_Tmp[44].ACLR
iRST_n => CMD_Tmp[45].ACLR
iRST_n => CMD_Tmp[46].ACLR
iRST_n => CMD_Tmp[47].ACLR
iRST_n => CMD_Tmp[48].ACLR
iRST_n => CMD_Tmp[49].ACLR
iRST_n => CMD_Tmp[50].ACLR
iRST_n => CMD_Tmp[51].ACLR
iRST_n => CMD_Tmp[52].ACLR
iRST_n => CMD_Tmp[53].ACLR
iRST_n => CMD_Tmp[54].ACLR
iRST_n => CMD_Tmp[55].ACLR
iRST_n => CMD_Tmp[56].ACLR
iRST_n => CMD_Tmp[57].ACLR
iRST_n => CMD_Tmp[58].ACLR
iRST_n => CMD_Tmp[59].ACLR
iRST_n => CMD_Tmp[60].ACLR
iRST_n => CMD_Tmp[61].ACLR
iRST_n => CMD_Tmp[62].ACLR
iRST_n => CMD_Tmp[63].ACLR
iRST_n => f_PS2.ACLR
iRST_n => oPS2_TXD_Start.ACLR
iRST_n => mSR_ST~9.DATAIN
iRST_n => mSDR_ST~9.DATAIN
iRST_n => mPS2_ST~5.DATAIN
iRST_n => mFL_ST~11.DATAIN
iRST_n => oFL_CMD[2]~reg0.ENA
iRST_n => oFL_CMD[1]~reg0.ENA
iRST_n => oFL_CMD[0]~reg0.ENA
iRST_n => oFL_ADDR[21]~reg0.ENA
iRST_n => oFL_ADDR[20]~reg0.ENA
iRST_n => oFL_ADDR[19]~reg0.ENA
iRST_n => oFL_ADDR[18]~reg0.ENA
iRST_n => oFL_ADDR[17]~reg0.ENA
iRST_n => oFL_ADDR[16]~reg0.ENA
iRST_n => oFL_ADDR[15]~reg0.ENA
iRST_n => oFL_ADDR[14]~reg0.ENA
iRST_n => oFL_ADDR[13]~reg0.ENA
iRST_n => oFL_ADDR[12]~reg0.ENA
iRST_n => oFL_ADDR[11]~reg0.ENA
iRST_n => oFL_ADDR[10]~reg0.ENA
iRST_n => oFL_ADDR[9]~reg0.ENA
iRST_n => oFL_ADDR[8]~reg0.ENA
iRST_n => oFL_ADDR[7]~reg0.ENA
iRST_n => oFL_ADDR[6]~reg0.ENA
iRST_n => oFL_ADDR[5]~reg0.ENA
iRST_n => oFL_ADDR[4]~reg0.ENA
iRST_n => oFL_ADDR[3]~reg0.ENA
iRST_n => oFL_ADDR[2]~reg0.ENA
iRST_n => oFL_ADDR[1]~reg0.ENA
iRST_n => oFL_ADDR[0]~reg0.ENA
iRST_n => oFL_DATA[7]~reg0.ENA
iRST_n => oFL_DATA[6]~reg0.ENA
iRST_n => oFL_DATA[5]~reg0.ENA
iRST_n => oFL_DATA[4]~reg0.ENA
iRST_n => oFL_DATA[3]~reg0.ENA
iRST_n => oFL_DATA[2]~reg0.ENA
iRST_n => oFL_DATA[1]~reg0.ENA
iRST_n => oFL_DATA[0]~reg0.ENA
iRST_n => oFL_TXD_DATA[7].ENA
iRST_n => oFL_TXD_DATA[6].ENA
iRST_n => oFL_TXD_DATA[5].ENA
iRST_n => oFL_TXD_DATA[4].ENA
iRST_n => oFL_TXD_DATA[3].ENA
iRST_n => oFL_TXD_DATA[2].ENA
iRST_n => oFL_TXD_DATA[1].ENA
iRST_n => oFL_TXD_DATA[0].ENA
iRST_n => oPS2_TXD_DATA[7].ENA
iRST_n => oPS2_TXD_DATA[6].ENA
iRST_n => oPS2_TXD_DATA[5].ENA
iRST_n => oPS2_TXD_DATA[4].ENA
iRST_n => oPS2_TXD_DATA[3].ENA
iRST_n => oPS2_TXD_DATA[2].ENA
iRST_n => oPS2_TXD_DATA[1].ENA
iRST_n => oPS2_TXD_DATA[0].ENA
iRST_n => oSDR_ADDR[21]~reg0.ENA
iRST_n => oSDR_ADDR[20]~reg0.ENA
iRST_n => oSDR_ADDR[19]~reg0.ENA
iRST_n => oSDR_ADDR[18]~reg0.ENA
iRST_n => oSDR_ADDR[17]~reg0.ENA
iRST_n => oSDR_ADDR[16]~reg0.ENA
iRST_n => oSDR_ADDR[15]~reg0.ENA
iRST_n => oSDR_ADDR[14]~reg0.ENA
iRST_n => oSDR_ADDR[13]~reg0.ENA
iRST_n => oSDR_ADDR[12]~reg0.ENA
iRST_n => oSDR_ADDR[11]~reg0.ENA
iRST_n => oSDR_ADDR[10]~reg0.ENA
iRST_n => oSDR_ADDR[9]~reg0.ENA
iRST_n => oSDR_ADDR[8]~reg0.ENA
iRST_n => oSDR_ADDR[7]~reg0.ENA
iRST_n => oSDR_ADDR[6]~reg0.ENA
iRST_n => oSDR_ADDR[5]~reg0.ENA
iRST_n => oSDR_ADDR[4]~reg0.ENA
iRST_n => oSDR_ADDR[3]~reg0.ENA
iRST_n => oSDR_ADDR[2]~reg0.ENA
iRST_n => oSDR_ADDR[1]~reg0.ENA
iRST_n => oSDR_ADDR[0]~reg0.ENA
iRST_n => oSDR_DATA[15]~reg0.ENA
iRST_n => oSDR_DATA[14]~reg0.ENA
iRST_n => oSDR_DATA[13]~reg0.ENA
iRST_n => oSDR_DATA[12]~reg0.ENA
iRST_n => oSDR_DATA[11]~reg0.ENA
iRST_n => oSDR_DATA[10]~reg0.ENA
iRST_n => oSDR_DATA[9]~reg0.ENA
iRST_n => oSDR_DATA[8]~reg0.ENA
iRST_n => oSDR_DATA[7]~reg0.ENA
iRST_n => oSDR_DATA[6]~reg0.ENA
iRST_n => oSDR_DATA[5]~reg0.ENA
iRST_n => oSDR_DATA[4]~reg0.ENA
iRST_n => oSDR_DATA[3]~reg0.ENA
iRST_n => oSDR_DATA[2]~reg0.ENA
iRST_n => oSDR_DATA[1]~reg0.ENA
iRST_n => oSDR_DATA[0]~reg0.ENA
iRST_n => oSDR_TXD_DATA[7].ENA
iRST_n => oSDR_TXD_DATA[6].ENA
iRST_n => oSDR_TXD_DATA[5].ENA
iRST_n => oSDR_TXD_DATA[4].ENA
iRST_n => oSDR_TXD_DATA[3].ENA
iRST_n => oSDR_TXD_DATA[2].ENA
iRST_n => oSDR_TXD_DATA[1].ENA
iRST_n => oSDR_TXD_DATA[0].ENA
iRST_n => oSR_ADDR[17]~reg0.ENA
iRST_n => oSR_ADDR[16]~reg0.ENA
iRST_n => oSR_ADDR[15]~reg0.ENA
iRST_n => oSR_ADDR[14]~reg0.ENA
iRST_n => oSR_ADDR[13]~reg0.ENA
iRST_n => oSR_ADDR[12]~reg0.ENA
iRST_n => oSR_ADDR[11]~reg0.ENA
iRST_n => oSR_ADDR[10]~reg0.ENA
iRST_n => oSR_ADDR[9]~reg0.ENA
iRST_n => oSR_ADDR[8]~reg0.ENA
iRST_n => oSR_ADDR[7]~reg0.ENA
iRST_n => oSR_ADDR[6]~reg0.ENA
iRST_n => oSR_ADDR[5]~reg0.ENA
iRST_n => oSR_ADDR[4]~reg0.ENA
iRST_n => oSR_ADDR[3]~reg0.ENA
iRST_n => oSR_ADDR[2]~reg0.ENA
iRST_n => oSR_ADDR[1]~reg0.ENA
iRST_n => oSR_ADDR[0]~reg0.ENA
iRST_n => oSR_DATA[15]~reg0.ENA
iRST_n => oSR_DATA[14]~reg0.ENA
iRST_n => oSR_DATA[13]~reg0.ENA
iRST_n => oSR_DATA[12]~reg0.ENA
iRST_n => oSR_DATA[11]~reg0.ENA
iRST_n => oSR_DATA[10]~reg0.ENA
iRST_n => oSR_DATA[9]~reg0.ENA
iRST_n => oSR_DATA[8]~reg0.ENA
iRST_n => oSR_DATA[7]~reg0.ENA
iRST_n => oSR_DATA[6]~reg0.ENA
iRST_n => oSR_DATA[5]~reg0.ENA
iRST_n => oSR_DATA[4]~reg0.ENA
iRST_n => oSR_DATA[3]~reg0.ENA
iRST_n => oSR_DATA[2]~reg0.ENA
iRST_n => oSR_DATA[1]~reg0.ENA
iRST_n => oSR_DATA[0]~reg0.ENA
iRST_n => oSR_TXD_DATA[7].ENA
iRST_n => oSR_TXD_DATA[6].ENA
iRST_n => oSR_TXD_DATA[5].ENA
iRST_n => oSR_TXD_DATA[4].ENA
iRST_n => oSR_TXD_DATA[3].ENA
iRST_n => oSR_TXD_DATA[2].ENA
iRST_n => oSR_TXD_DATA[1].ENA
iRST_n => oSR_TXD_DATA[0].ENA


|top_level|dual_port_ram_8k:program_memory
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top_level|dual_port_ram_8k:program_memory|altsyncram:altsyncram_component
wren_a => altsyncram_6n62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6n62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6n62:auto_generated.data_a[0]
data_a[1] => altsyncram_6n62:auto_generated.data_a[1]
data_a[2] => altsyncram_6n62:auto_generated.data_a[2]
data_a[3] => altsyncram_6n62:auto_generated.data_a[3]
data_a[4] => altsyncram_6n62:auto_generated.data_a[4]
data_a[5] => altsyncram_6n62:auto_generated.data_a[5]
data_a[6] => altsyncram_6n62:auto_generated.data_a[6]
data_a[7] => altsyncram_6n62:auto_generated.data_a[7]
data_a[8] => altsyncram_6n62:auto_generated.data_a[8]
data_a[9] => altsyncram_6n62:auto_generated.data_a[9]
data_a[10] => altsyncram_6n62:auto_generated.data_a[10]
data_a[11] => altsyncram_6n62:auto_generated.data_a[11]
data_a[12] => altsyncram_6n62:auto_generated.data_a[12]
data_a[13] => altsyncram_6n62:auto_generated.data_a[13]
data_a[14] => altsyncram_6n62:auto_generated.data_a[14]
data_a[15] => altsyncram_6n62:auto_generated.data_a[15]
data_a[16] => altsyncram_6n62:auto_generated.data_a[16]
data_a[17] => altsyncram_6n62:auto_generated.data_a[17]
data_a[18] => altsyncram_6n62:auto_generated.data_a[18]
data_a[19] => altsyncram_6n62:auto_generated.data_a[19]
data_a[20] => altsyncram_6n62:auto_generated.data_a[20]
data_a[21] => altsyncram_6n62:auto_generated.data_a[21]
data_a[22] => altsyncram_6n62:auto_generated.data_a[22]
data_a[23] => altsyncram_6n62:auto_generated.data_a[23]
data_a[24] => altsyncram_6n62:auto_generated.data_a[24]
data_a[25] => altsyncram_6n62:auto_generated.data_a[25]
data_a[26] => altsyncram_6n62:auto_generated.data_a[26]
data_a[27] => altsyncram_6n62:auto_generated.data_a[27]
data_a[28] => altsyncram_6n62:auto_generated.data_a[28]
data_a[29] => altsyncram_6n62:auto_generated.data_a[29]
data_a[30] => altsyncram_6n62:auto_generated.data_a[30]
data_a[31] => altsyncram_6n62:auto_generated.data_a[31]
data_b[0] => altsyncram_6n62:auto_generated.data_b[0]
data_b[1] => altsyncram_6n62:auto_generated.data_b[1]
data_b[2] => altsyncram_6n62:auto_generated.data_b[2]
data_b[3] => altsyncram_6n62:auto_generated.data_b[3]
data_b[4] => altsyncram_6n62:auto_generated.data_b[4]
data_b[5] => altsyncram_6n62:auto_generated.data_b[5]
data_b[6] => altsyncram_6n62:auto_generated.data_b[6]
data_b[7] => altsyncram_6n62:auto_generated.data_b[7]
data_b[8] => altsyncram_6n62:auto_generated.data_b[8]
data_b[9] => altsyncram_6n62:auto_generated.data_b[9]
data_b[10] => altsyncram_6n62:auto_generated.data_b[10]
data_b[11] => altsyncram_6n62:auto_generated.data_b[11]
data_b[12] => altsyncram_6n62:auto_generated.data_b[12]
data_b[13] => altsyncram_6n62:auto_generated.data_b[13]
data_b[14] => altsyncram_6n62:auto_generated.data_b[14]
data_b[15] => altsyncram_6n62:auto_generated.data_b[15]
address_a[0] => altsyncram_6n62:auto_generated.address_a[0]
address_a[1] => altsyncram_6n62:auto_generated.address_a[1]
address_a[2] => altsyncram_6n62:auto_generated.address_a[2]
address_a[3] => altsyncram_6n62:auto_generated.address_a[3]
address_a[4] => altsyncram_6n62:auto_generated.address_a[4]
address_a[5] => altsyncram_6n62:auto_generated.address_a[5]
address_a[6] => altsyncram_6n62:auto_generated.address_a[6]
address_a[7] => altsyncram_6n62:auto_generated.address_a[7]
address_a[8] => altsyncram_6n62:auto_generated.address_a[8]
address_a[9] => altsyncram_6n62:auto_generated.address_a[9]
address_a[10] => altsyncram_6n62:auto_generated.address_a[10]
address_b[0] => altsyncram_6n62:auto_generated.address_b[0]
address_b[1] => altsyncram_6n62:auto_generated.address_b[1]
address_b[2] => altsyncram_6n62:auto_generated.address_b[2]
address_b[3] => altsyncram_6n62:auto_generated.address_b[3]
address_b[4] => altsyncram_6n62:auto_generated.address_b[4]
address_b[5] => altsyncram_6n62:auto_generated.address_b[5]
address_b[6] => altsyncram_6n62:auto_generated.address_b[6]
address_b[7] => altsyncram_6n62:auto_generated.address_b[7]
address_b[8] => altsyncram_6n62:auto_generated.address_b[8]
address_b[9] => altsyncram_6n62:auto_generated.address_b[9]
address_b[10] => altsyncram_6n62:auto_generated.address_b[10]
address_b[11] => altsyncram_6n62:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6n62:auto_generated.clock0
clock1 => altsyncram_6n62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6n62:auto_generated.q_a[0]
q_a[1] <= altsyncram_6n62:auto_generated.q_a[1]
q_a[2] <= altsyncram_6n62:auto_generated.q_a[2]
q_a[3] <= altsyncram_6n62:auto_generated.q_a[3]
q_a[4] <= altsyncram_6n62:auto_generated.q_a[4]
q_a[5] <= altsyncram_6n62:auto_generated.q_a[5]
q_a[6] <= altsyncram_6n62:auto_generated.q_a[6]
q_a[7] <= altsyncram_6n62:auto_generated.q_a[7]
q_a[8] <= altsyncram_6n62:auto_generated.q_a[8]
q_a[9] <= altsyncram_6n62:auto_generated.q_a[9]
q_a[10] <= altsyncram_6n62:auto_generated.q_a[10]
q_a[11] <= altsyncram_6n62:auto_generated.q_a[11]
q_a[12] <= altsyncram_6n62:auto_generated.q_a[12]
q_a[13] <= altsyncram_6n62:auto_generated.q_a[13]
q_a[14] <= altsyncram_6n62:auto_generated.q_a[14]
q_a[15] <= altsyncram_6n62:auto_generated.q_a[15]
q_a[16] <= altsyncram_6n62:auto_generated.q_a[16]
q_a[17] <= altsyncram_6n62:auto_generated.q_a[17]
q_a[18] <= altsyncram_6n62:auto_generated.q_a[18]
q_a[19] <= altsyncram_6n62:auto_generated.q_a[19]
q_a[20] <= altsyncram_6n62:auto_generated.q_a[20]
q_a[21] <= altsyncram_6n62:auto_generated.q_a[21]
q_a[22] <= altsyncram_6n62:auto_generated.q_a[22]
q_a[23] <= altsyncram_6n62:auto_generated.q_a[23]
q_a[24] <= altsyncram_6n62:auto_generated.q_a[24]
q_a[25] <= altsyncram_6n62:auto_generated.q_a[25]
q_a[26] <= altsyncram_6n62:auto_generated.q_a[26]
q_a[27] <= altsyncram_6n62:auto_generated.q_a[27]
q_a[28] <= altsyncram_6n62:auto_generated.q_a[28]
q_a[29] <= altsyncram_6n62:auto_generated.q_a[29]
q_a[30] <= altsyncram_6n62:auto_generated.q_a[30]
q_a[31] <= altsyncram_6n62:auto_generated.q_a[31]
q_b[0] <= altsyncram_6n62:auto_generated.q_b[0]
q_b[1] <= altsyncram_6n62:auto_generated.q_b[1]
q_b[2] <= altsyncram_6n62:auto_generated.q_b[2]
q_b[3] <= altsyncram_6n62:auto_generated.q_b[3]
q_b[4] <= altsyncram_6n62:auto_generated.q_b[4]
q_b[5] <= altsyncram_6n62:auto_generated.q_b[5]
q_b[6] <= altsyncram_6n62:auto_generated.q_b[6]
q_b[7] <= altsyncram_6n62:auto_generated.q_b[7]
q_b[8] <= altsyncram_6n62:auto_generated.q_b[8]
q_b[9] <= altsyncram_6n62:auto_generated.q_b[9]
q_b[10] <= altsyncram_6n62:auto_generated.q_b[10]
q_b[11] <= altsyncram_6n62:auto_generated.q_b[11]
q_b[12] <= altsyncram_6n62:auto_generated.q_b[12]
q_b[13] <= altsyncram_6n62:auto_generated.q_b[13]
q_b[14] <= altsyncram_6n62:auto_generated.q_b[14]
q_b[15] <= altsyncram_6n62:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a0.PORTADATAOUT1
q_a[17] <= ram_block1a1.PORTADATAOUT1
q_a[18] <= ram_block1a2.PORTADATAOUT1
q_a[19] <= ram_block1a3.PORTADATAOUT1
q_a[20] <= ram_block1a4.PORTADATAOUT1
q_a[21] <= ram_block1a5.PORTADATAOUT1
q_a[22] <= ram_block1a6.PORTADATAOUT1
q_a[23] <= ram_block1a7.PORTADATAOUT1
q_a[24] <= ram_block1a8.PORTADATAOUT1
q_a[25] <= ram_block1a9.PORTADATAOUT1
q_a[26] <= ram_block1a10.PORTADATAOUT1
q_a[27] <= ram_block1a11.PORTADATAOUT1
q_a[28] <= ram_block1a12.PORTADATAOUT1
q_a[29] <= ram_block1a13.PORTADATAOUT1
q_a[30] <= ram_block1a14.PORTADATAOUT1
q_a[31] <= ram_block1a15.PORTADATAOUT1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE


|top_level|dual_port_ram_8k:data_memory
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top_level|dual_port_ram_8k:data_memory|altsyncram:altsyncram_component
wren_a => altsyncram_6n62:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6n62:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6n62:auto_generated.data_a[0]
data_a[1] => altsyncram_6n62:auto_generated.data_a[1]
data_a[2] => altsyncram_6n62:auto_generated.data_a[2]
data_a[3] => altsyncram_6n62:auto_generated.data_a[3]
data_a[4] => altsyncram_6n62:auto_generated.data_a[4]
data_a[5] => altsyncram_6n62:auto_generated.data_a[5]
data_a[6] => altsyncram_6n62:auto_generated.data_a[6]
data_a[7] => altsyncram_6n62:auto_generated.data_a[7]
data_a[8] => altsyncram_6n62:auto_generated.data_a[8]
data_a[9] => altsyncram_6n62:auto_generated.data_a[9]
data_a[10] => altsyncram_6n62:auto_generated.data_a[10]
data_a[11] => altsyncram_6n62:auto_generated.data_a[11]
data_a[12] => altsyncram_6n62:auto_generated.data_a[12]
data_a[13] => altsyncram_6n62:auto_generated.data_a[13]
data_a[14] => altsyncram_6n62:auto_generated.data_a[14]
data_a[15] => altsyncram_6n62:auto_generated.data_a[15]
data_a[16] => altsyncram_6n62:auto_generated.data_a[16]
data_a[17] => altsyncram_6n62:auto_generated.data_a[17]
data_a[18] => altsyncram_6n62:auto_generated.data_a[18]
data_a[19] => altsyncram_6n62:auto_generated.data_a[19]
data_a[20] => altsyncram_6n62:auto_generated.data_a[20]
data_a[21] => altsyncram_6n62:auto_generated.data_a[21]
data_a[22] => altsyncram_6n62:auto_generated.data_a[22]
data_a[23] => altsyncram_6n62:auto_generated.data_a[23]
data_a[24] => altsyncram_6n62:auto_generated.data_a[24]
data_a[25] => altsyncram_6n62:auto_generated.data_a[25]
data_a[26] => altsyncram_6n62:auto_generated.data_a[26]
data_a[27] => altsyncram_6n62:auto_generated.data_a[27]
data_a[28] => altsyncram_6n62:auto_generated.data_a[28]
data_a[29] => altsyncram_6n62:auto_generated.data_a[29]
data_a[30] => altsyncram_6n62:auto_generated.data_a[30]
data_a[31] => altsyncram_6n62:auto_generated.data_a[31]
data_b[0] => altsyncram_6n62:auto_generated.data_b[0]
data_b[1] => altsyncram_6n62:auto_generated.data_b[1]
data_b[2] => altsyncram_6n62:auto_generated.data_b[2]
data_b[3] => altsyncram_6n62:auto_generated.data_b[3]
data_b[4] => altsyncram_6n62:auto_generated.data_b[4]
data_b[5] => altsyncram_6n62:auto_generated.data_b[5]
data_b[6] => altsyncram_6n62:auto_generated.data_b[6]
data_b[7] => altsyncram_6n62:auto_generated.data_b[7]
data_b[8] => altsyncram_6n62:auto_generated.data_b[8]
data_b[9] => altsyncram_6n62:auto_generated.data_b[9]
data_b[10] => altsyncram_6n62:auto_generated.data_b[10]
data_b[11] => altsyncram_6n62:auto_generated.data_b[11]
data_b[12] => altsyncram_6n62:auto_generated.data_b[12]
data_b[13] => altsyncram_6n62:auto_generated.data_b[13]
data_b[14] => altsyncram_6n62:auto_generated.data_b[14]
data_b[15] => altsyncram_6n62:auto_generated.data_b[15]
address_a[0] => altsyncram_6n62:auto_generated.address_a[0]
address_a[1] => altsyncram_6n62:auto_generated.address_a[1]
address_a[2] => altsyncram_6n62:auto_generated.address_a[2]
address_a[3] => altsyncram_6n62:auto_generated.address_a[3]
address_a[4] => altsyncram_6n62:auto_generated.address_a[4]
address_a[5] => altsyncram_6n62:auto_generated.address_a[5]
address_a[6] => altsyncram_6n62:auto_generated.address_a[6]
address_a[7] => altsyncram_6n62:auto_generated.address_a[7]
address_a[8] => altsyncram_6n62:auto_generated.address_a[8]
address_a[9] => altsyncram_6n62:auto_generated.address_a[9]
address_a[10] => altsyncram_6n62:auto_generated.address_a[10]
address_b[0] => altsyncram_6n62:auto_generated.address_b[0]
address_b[1] => altsyncram_6n62:auto_generated.address_b[1]
address_b[2] => altsyncram_6n62:auto_generated.address_b[2]
address_b[3] => altsyncram_6n62:auto_generated.address_b[3]
address_b[4] => altsyncram_6n62:auto_generated.address_b[4]
address_b[5] => altsyncram_6n62:auto_generated.address_b[5]
address_b[6] => altsyncram_6n62:auto_generated.address_b[6]
address_b[7] => altsyncram_6n62:auto_generated.address_b[7]
address_b[8] => altsyncram_6n62:auto_generated.address_b[8]
address_b[9] => altsyncram_6n62:auto_generated.address_b[9]
address_b[10] => altsyncram_6n62:auto_generated.address_b[10]
address_b[11] => altsyncram_6n62:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6n62:auto_generated.clock0
clock1 => altsyncram_6n62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6n62:auto_generated.q_a[0]
q_a[1] <= altsyncram_6n62:auto_generated.q_a[1]
q_a[2] <= altsyncram_6n62:auto_generated.q_a[2]
q_a[3] <= altsyncram_6n62:auto_generated.q_a[3]
q_a[4] <= altsyncram_6n62:auto_generated.q_a[4]
q_a[5] <= altsyncram_6n62:auto_generated.q_a[5]
q_a[6] <= altsyncram_6n62:auto_generated.q_a[6]
q_a[7] <= altsyncram_6n62:auto_generated.q_a[7]
q_a[8] <= altsyncram_6n62:auto_generated.q_a[8]
q_a[9] <= altsyncram_6n62:auto_generated.q_a[9]
q_a[10] <= altsyncram_6n62:auto_generated.q_a[10]
q_a[11] <= altsyncram_6n62:auto_generated.q_a[11]
q_a[12] <= altsyncram_6n62:auto_generated.q_a[12]
q_a[13] <= altsyncram_6n62:auto_generated.q_a[13]
q_a[14] <= altsyncram_6n62:auto_generated.q_a[14]
q_a[15] <= altsyncram_6n62:auto_generated.q_a[15]
q_a[16] <= altsyncram_6n62:auto_generated.q_a[16]
q_a[17] <= altsyncram_6n62:auto_generated.q_a[17]
q_a[18] <= altsyncram_6n62:auto_generated.q_a[18]
q_a[19] <= altsyncram_6n62:auto_generated.q_a[19]
q_a[20] <= altsyncram_6n62:auto_generated.q_a[20]
q_a[21] <= altsyncram_6n62:auto_generated.q_a[21]
q_a[22] <= altsyncram_6n62:auto_generated.q_a[22]
q_a[23] <= altsyncram_6n62:auto_generated.q_a[23]
q_a[24] <= altsyncram_6n62:auto_generated.q_a[24]
q_a[25] <= altsyncram_6n62:auto_generated.q_a[25]
q_a[26] <= altsyncram_6n62:auto_generated.q_a[26]
q_a[27] <= altsyncram_6n62:auto_generated.q_a[27]
q_a[28] <= altsyncram_6n62:auto_generated.q_a[28]
q_a[29] <= altsyncram_6n62:auto_generated.q_a[29]
q_a[30] <= altsyncram_6n62:auto_generated.q_a[30]
q_a[31] <= altsyncram_6n62:auto_generated.q_a[31]
q_b[0] <= altsyncram_6n62:auto_generated.q_b[0]
q_b[1] <= altsyncram_6n62:auto_generated.q_b[1]
q_b[2] <= altsyncram_6n62:auto_generated.q_b[2]
q_b[3] <= altsyncram_6n62:auto_generated.q_b[3]
q_b[4] <= altsyncram_6n62:auto_generated.q_b[4]
q_b[5] <= altsyncram_6n62:auto_generated.q_b[5]
q_b[6] <= altsyncram_6n62:auto_generated.q_b[6]
q_b[7] <= altsyncram_6n62:auto_generated.q_b[7]
q_b[8] <= altsyncram_6n62:auto_generated.q_b[8]
q_b[9] <= altsyncram_6n62:auto_generated.q_b[9]
q_b[10] <= altsyncram_6n62:auto_generated.q_b[10]
q_b[11] <= altsyncram_6n62:auto_generated.q_b[11]
q_b[12] <= altsyncram_6n62:auto_generated.q_b[12]
q_b[13] <= altsyncram_6n62:auto_generated.q_b[13]
q_b[14] <= altsyncram_6n62:auto_generated.q_b[14]
q_b[15] <= altsyncram_6n62:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a0.PORTADATAOUT1
q_a[17] <= ram_block1a1.PORTADATAOUT1
q_a[18] <= ram_block1a2.PORTADATAOUT1
q_a[19] <= ram_block1a3.PORTADATAOUT1
q_a[20] <= ram_block1a4.PORTADATAOUT1
q_a[21] <= ram_block1a5.PORTADATAOUT1
q_a[22] <= ram_block1a6.PORTADATAOUT1
q_a[23] <= ram_block1a7.PORTADATAOUT1
q_a[24] <= ram_block1a8.PORTADATAOUT1
q_a[25] <= ram_block1a9.PORTADATAOUT1
q_a[26] <= ram_block1a10.PORTADATAOUT1
q_a[27] <= ram_block1a11.PORTADATAOUT1
q_a[28] <= ram_block1a12.PORTADATAOUT1
q_a[29] <= ram_block1a13.PORTADATAOUT1
q_a[30] <= ram_block1a14.PORTADATAOUT1
q_a[31] <= ram_block1a15.PORTADATAOUT1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE


