// Seed: 1708490813
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wand id_8;
  output wor id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_5;
  wire id_9;
  wire id_10;
  ;
  assign id_3 = id_5.id_9;
  assign id_8 = -1 & 1;
  logic id_11;
  ;
  assign module_1._id_2 = 0;
  assign id_8 = (id_3);
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd26
) (
    input supply1 id_0,
    input supply1 id_1,
    input wire _id_2,
    input uwire _id_3,
    output uwire id_4,
    output tri id_5
);
  wire [id_3 : id_2] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
