# ğŸš€ SystemVerilog Randomization Example

This repository contains a SystemVerilog example that demonstrates key OOP and randomization concepts including:

- `rand` variables
- Class-level `constraint` using `extern`
- Use of `pre_randomize()` and `post_randomize()` hooks
- Displaying randomized results
- A simple testbench to run the example

---

## ğŸ“‚ Files

| File                     | Description                                   |
|--------------------------|-----------------------------------------------|
| `packet_constraint_test.sv` | Main SystemVerilog code with class, constraints, randomization hooks, and testbench |

---

## ğŸ§  Concepts Covered

### âœ… Class with Random Variables
### âœ… External Constraint Declaration
### âœ… Randomization Hooks
### âœ… Extern Function Definition

##â–¶ï¸ How to Run
You can simulate this code using any SystemVerilog simulator such as:
-Synopsys VCS
-Cadence Xcelium
-Mentor Questa
-Or online using EDA Playground

## ğŸ“¸ Sample Output
[0] Before Randomize
[0] After Randomize
Randomized Values : src = 4, dest = 6, data = 185
[0] Before Randomize
[0] After Randomize
Randomized Values : src = 2, dest = 8, data = 91
[0] Before Randomize
[0] After Randomize
Randomized Values : src = 0, dest = 2, data = 58
[0] Before Randomize
[0] After Randomize
Randomized Values : src = 0, dest = 8, data = 7
