{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752165600391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752165600392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 13:40:00 2025 " "Processing started: Thu Jul 10 13:40:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752165600392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165600392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off poliriscv -c poliriscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off poliriscv -c poliriscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165600392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752165600961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752165600961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux_2 " "Found entity 1: wb_mux_2" {  } { { "wb_mux2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wb_mux2.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610698 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" wshbrom.v(20) " "Verilog HDL syntax error at wshbrom.v(20) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "wshbrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbrom.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1752165610700 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "wishbone_mrom wshbrom.v(1) " "Ignored design unit \"wishbone_mrom\" at wshbrom.v(1) due to previous errors" {  } { { "wshbrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbrom.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1752165610700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wshbrom.v 0 0 " "Found 0 design units, including 0 entities, in source file wshbrom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wshbram.v 1 1 " "Found 1 design units, including 1 entities, in source file wshbram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishboneram " "Found entity 1: wishboneram" {  } { { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/hexdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ep2.v 4 4 " "Found 4 design units, including 4 entities, in source file ep2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610707 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerfile " "Found entity 2: registerfile" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610707 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610707 ""} { "Info" "ISGN_ENTITY_NAME" "4 poliriscv_sc32 " "Found entity 4: poliriscv_sc32" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgenerator " "Found entity 1: clockgenerator" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE0_CV_golden_top.v(115) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(115): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752165610711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE0_CV_golden_top.v(111) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(111): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752165610711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE0_CV_golden_top.v(107) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(107): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752165610711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE0_CV_golden_top.v(103) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(103): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752165610711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE0_CV_golden_top.v(99) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(99): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752165610711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mrom.v 1 1 " "Found 1 design units, including 1 entities, in source file mrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 mrom " "Found entity 1: mrom" {  } { { "mrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/mrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmram.v 1 1 " "Found 1 design units, including 1 entities, in source file dmram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmram " "Found entity 1: dmram" {  } { { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752165610715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Operador/Downloads/danquartus/danQuartus/output_files/poliriscv.map.smsg " "Generated suppressed messages file C:/Users/Operador/Downloads/danquartus/danQuartus/output_files/poliriscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752165610826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 10 13:40:10 2025 " "Processing ended: Thu Jul 10 13:40:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752165610826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752165610826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752165610826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165610826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752165611451 ""}
