-- generated by newgenasym Wed Nov 08 16:19:56 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ATTINY2313 is
    port (    
	PA0:       INOUT  STD_LOGIC;    
	PA1:       INOUT  STD_LOGIC;    
	PA2:       INOUT  STD_LOGIC;    
	PB0:       INOUT  STD_LOGIC;    
	PB1:       INOUT  STD_LOGIC;    
	PB2:       INOUT  STD_LOGIC;    
	PB3:       INOUT  STD_LOGIC;    
	PB4:       INOUT  STD_LOGIC;    
	PB5:       INOUT  STD_LOGIC;    
	PB6:       INOUT  STD_LOGIC;    
	PB7:       INOUT  STD_LOGIC;    
	PD0:       INOUT  STD_LOGIC;    
	PD1:       INOUT  STD_LOGIC;    
	PD2:       INOUT  STD_LOGIC;    
	PD3:       INOUT  STD_LOGIC;    
	PD4:       INOUT  STD_LOGIC;    
	PD5:       INOUT  STD_LOGIC;    
	PD6:       INOUT  STD_LOGIC);
end ATTINY2313;
