INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/ProjectImproved/Project/BitwiseOR/BitwiseOR.srcs/sim_1/new/BitwiseORSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BitwiseORSim
