GAS LISTING /tmp/cco2SwVQ.s 			page 1


   1              		.file	"main.cpp"
   2              		.option pic
   3              		.option norelax
   4              		.text
   5              	.Ltext0:
   6              		.align	2
   7              		.globl	main
   9              	main:
  10              	.LFB38:
  11              		.file 1 "src/main.cpp"
   1:src/main.cpp  **** //
   2:src/main.cpp  **** // Created by os on 5/8/24.
   3:src/main.cpp  **** //
   4:src/main.cpp  **** #include "../lib/console.h"
   5:src/main.cpp  **** #include "../h/riscv.hpp"
   6:src/main.cpp  **** #include "../h/ccb.hpp"
   7:src/main.cpp  **** 
   8:src/main.cpp  **** extern void userMain();
   9:src/main.cpp  **** 
  10:src/main.cpp  **** int main(){
  12              		.loc 1 10 11
  13              		.cfi_startproc
  14 0000 130101FF 		addi	sp,sp,-16
  15              		.cfi_def_cfa_offset 16
  16 0004 23341100 		sd	ra,8(sp)
  17 0008 23308100 		sd	s0,0(sp)
  18              		.cfi_offset 1, -8
  19              		.cfi_offset 8, -16
  20 000c 13040101 		addi	s0,sp,16
  21              		.cfi_def_cfa 8, 0
  11:src/main.cpp  **** 
  12:src/main.cpp  ****     CCB::running = CCB::createCoroutine(nullptr, nullptr, nullptr);
  22              		.loc 1 12 5
  23              		.loc 1 12 40 is_stmt 0
  24 0010 13060000 		li	a2,0
  25 0014 93050000 		li	a1,0
  26 0018 13050000 		li	a0,0
  27 001c 97000000 		call	_ZN3CCB15createCoroutineEPFvPvES0_Pm@plt
  27      E7800000 
  28              	.LVL0:
  29              		.loc 1 12 18
  30 0024 97070000 		la	a5,_ZN3CCB7runningE
  30      83B70700 
  31 002c 23B0A700 		sd	a0,0(a5)
  13:src/main.cpp  ****     CCB::createCoroutine((void (*)(void*))userMain, nullptr, (uint64*)memoryAllocator::mem_alloc(DE
  32              		.loc 1 13 5 is_stmt 1
  33              		.loc 1 13 97 is_stmt 0
  34 0030 37850000 		li	a0,32768
  35 0034 97000000 		call	_ZN15memoryAllocator9mem_allocEm@plt
  35      E7800000 
  36              	.LVL1:
  37 003c 13060500 		mv	a2,a0
  38              		.loc 1 13 25
  39 0040 93050000 		li	a1,0
  40 0044 17050000 		la	a0,_Z8userMainv
  40      03350500 
  41 004c 97000000 		call	_ZN3CCB15createCoroutineEPFvPvES0_Pm@plt
GAS LISTING /tmp/cco2SwVQ.s 			page 2


  41      E7800000 
  42              	.LVL2:
  14:src/main.cpp  **** 
  15:src/main.cpp  ****     Riscv::w_stvec((uint64) &Riscv::supervisorTrap);
  43              		.loc 1 15 5 is_stmt 1
  44              		.loc 1 15 19 is_stmt 0
  45 0054 97070000 		la	a5,_ZN5Riscv14supervisorTrapEv
  45      83B70700 
  46              	.LVL3:
  47              	.LBB6:
  48              	.LBB7:
  49              		.file 2 "src/../h/riscv.hpp"
   1:src/../h/riscv.hpp **** //
   2:src/../h/riscv.hpp **** // Created by os on 5/8/24.
   3:src/../h/riscv.hpp **** //
   4:src/../h/riscv.hpp **** 
   5:src/../h/riscv.hpp **** #ifndef OSPROJECT_RISCV_HPP
   6:src/../h/riscv.hpp **** #define OSPROJECT_RISCV_HPP
   7:src/../h/riscv.hpp **** 
   8:src/../h/riscv.hpp **** #include "../lib/hw.h"
   9:src/../h/riscv.hpp **** 
  10:src/../h/riscv.hpp **** class Riscv
  11:src/../h/riscv.hpp **** {
  12:src/../h/riscv.hpp **** public:
  13:src/../h/riscv.hpp **** 
  14:src/../h/riscv.hpp ****     static void popSppSpie();
  15:src/../h/riscv.hpp **** 
  16:src/../h/riscv.hpp ****     // read register scause
  17:src/../h/riscv.hpp ****     static uint64 r_scause();
  18:src/../h/riscv.hpp **** 
  19:src/../h/riscv.hpp ****     // write register scause
  20:src/../h/riscv.hpp ****     static void w_scause(uint64 scause);
  21:src/../h/riscv.hpp **** 
  22:src/../h/riscv.hpp ****     // read register sepc
  23:src/../h/riscv.hpp ****     static uint64 r_sepc();
  24:src/../h/riscv.hpp **** 
  25:src/../h/riscv.hpp ****     // write register sepc
  26:src/../h/riscv.hpp ****     static void w_sepc(uint64 sepc);
  27:src/../h/riscv.hpp **** 
  28:src/../h/riscv.hpp ****     // read register stvec
  29:src/../h/riscv.hpp ****     static uint64 r_stvec();
  30:src/../h/riscv.hpp **** 
  31:src/../h/riscv.hpp ****     // write register stvec
  32:src/../h/riscv.hpp ****     static void w_stvec(uint64 stvec);
  33:src/../h/riscv.hpp **** 
  34:src/../h/riscv.hpp ****     // read register stval
  35:src/../h/riscv.hpp ****     static uint64 r_stval();
  36:src/../h/riscv.hpp **** 
  37:src/../h/riscv.hpp ****     // write register stval
  38:src/../h/riscv.hpp ****     static void w_stval(uint64 stval);
  39:src/../h/riscv.hpp **** 
  40:src/../h/riscv.hpp ****     enum BitMaskSip
  41:src/../h/riscv.hpp ****     {
  42:src/../h/riscv.hpp ****         SIP_SSIP = (1 << 1),
  43:src/../h/riscv.hpp ****         SIP_STIP = (1 << 5),
  44:src/../h/riscv.hpp ****         SIP_SEIP = (1 << 9),
  45:src/../h/riscv.hpp ****     };
GAS LISTING /tmp/cco2SwVQ.s 			page 3


  46:src/../h/riscv.hpp **** 
  47:src/../h/riscv.hpp ****     // mask set register sip
  48:src/../h/riscv.hpp ****     static void ms_sip(uint64 mask);
  49:src/../h/riscv.hpp **** 
  50:src/../h/riscv.hpp ****     // mask clear register sip
  51:src/../h/riscv.hpp ****     static void mc_sip(uint64 mask);
  52:src/../h/riscv.hpp **** 
  53:src/../h/riscv.hpp ****     // read register sip
  54:src/../h/riscv.hpp ****     static uint64 r_sip();
  55:src/../h/riscv.hpp **** 
  56:src/../h/riscv.hpp ****     // write register sip
  57:src/../h/riscv.hpp ****     static void w_sip(uint64 sip);
  58:src/../h/riscv.hpp **** 
  59:src/../h/riscv.hpp ****     enum BitMaskSstatus
  60:src/../h/riscv.hpp ****     {
  61:src/../h/riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  62:src/../h/riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  63:src/../h/riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  64:src/../h/riscv.hpp ****     };
  65:src/../h/riscv.hpp **** 
  66:src/../h/riscv.hpp ****     // mask set register sstatus
  67:src/../h/riscv.hpp ****     static void ms_sstatus(uint64 mask);
  68:src/../h/riscv.hpp **** 
  69:src/../h/riscv.hpp ****     // mask clear register sstatus
  70:src/../h/riscv.hpp ****     static void mc_sstatus(uint64 mask);
  71:src/../h/riscv.hpp **** 
  72:src/../h/riscv.hpp ****     // read register sstatus
  73:src/../h/riscv.hpp ****     static uint64 r_sstatus();
  74:src/../h/riscv.hpp **** 
  75:src/../h/riscv.hpp ****     // write register sstatus
  76:src/../h/riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  77:src/../h/riscv.hpp **** 
  78:src/../h/riscv.hpp ****     // supervisor trap
  79:src/../h/riscv.hpp ****     static void supervisorTrap();
  80:src/../h/riscv.hpp **** 
  81:src/../h/riscv.hpp **** private:
  82:src/../h/riscv.hpp ****     // supervisor trap handler
  83:src/../h/riscv.hpp ****     static void handleSupervisorTrap();
  84:src/../h/riscv.hpp **** 
  85:src/../h/riscv.hpp **** };
  86:src/../h/riscv.hpp **** 
  87:src/../h/riscv.hpp **** inline uint64 Riscv::r_scause()
  88:src/../h/riscv.hpp **** {
  89:src/../h/riscv.hpp ****     uint64 volatile scause;
  90:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
  91:src/../h/riscv.hpp ****     return scause;
  92:src/../h/riscv.hpp **** }
  93:src/../h/riscv.hpp **** 
  94:src/../h/riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
  95:src/../h/riscv.hpp **** {
  96:src/../h/riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
  97:src/../h/riscv.hpp **** }
  98:src/../h/riscv.hpp **** 
  99:src/../h/riscv.hpp **** inline uint64 Riscv::r_sepc()
 100:src/../h/riscv.hpp **** {
 101:src/../h/riscv.hpp ****     uint64 volatile sepc;
 102:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
GAS LISTING /tmp/cco2SwVQ.s 			page 4


 103:src/../h/riscv.hpp ****     return sepc;
 104:src/../h/riscv.hpp **** }
 105:src/../h/riscv.hpp **** 
 106:src/../h/riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 107:src/../h/riscv.hpp **** {
 108:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 109:src/../h/riscv.hpp **** }
 110:src/../h/riscv.hpp **** 
 111:src/../h/riscv.hpp **** inline uint64 Riscv::r_stvec()
 112:src/../h/riscv.hpp **** {
 113:src/../h/riscv.hpp ****     uint64 volatile stvec;
 114:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 115:src/../h/riscv.hpp ****     return stvec;
 116:src/../h/riscv.hpp **** }
 117:src/../h/riscv.hpp **** 
 118:src/../h/riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 119:src/../h/riscv.hpp **** {
 120:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
  50              		.loc 2 120 5 is_stmt 1
  51              		.loc 2 120 69 is_stmt 0
  52              	#APP
  53              	# 120 "src/../h/riscv.hpp" 1
 121              	}
  54              		csrw stvec, a5
  55              	# 0 "" 2
  56              	.LVL4:
  57              	#NO_APP
  58              	.LBE7:
  59              	.LBE6:
  16:src/main.cpp  ****     Riscv::ms_sstatus(Riscv::SSTATUS_SIE);
  60              		.loc 1 16 5 is_stmt 1
  61              	.LBB8:
  62              	.LBB9:
 122:src/../h/riscv.hpp **** 
 123:src/../h/riscv.hpp **** inline uint64 Riscv::r_stval()
 124:src/../h/riscv.hpp **** {
 125:src/../h/riscv.hpp ****     uint64 volatile stval;
 126:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 127:src/../h/riscv.hpp ****     return stval;
 128:src/../h/riscv.hpp **** }
 129:src/../h/riscv.hpp **** 
 130:src/../h/riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 131:src/../h/riscv.hpp **** {
 132:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 133:src/../h/riscv.hpp **** }
 134:src/../h/riscv.hpp **** 
 135:src/../h/riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 136:src/../h/riscv.hpp **** {
 137:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 138:src/../h/riscv.hpp **** }
 139:src/../h/riscv.hpp **** 
 140:src/../h/riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 141:src/../h/riscv.hpp **** {
 142:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 143:src/../h/riscv.hpp **** }
 144:src/../h/riscv.hpp **** 
 145:src/../h/riscv.hpp **** inline uint64 Riscv::r_sip()
GAS LISTING /tmp/cco2SwVQ.s 			page 5


 146:src/../h/riscv.hpp **** {
 147:src/../h/riscv.hpp ****     uint64 volatile sip;
 148:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 149:src/../h/riscv.hpp ****     return sip;
 150:src/../h/riscv.hpp **** }
 151:src/../h/riscv.hpp **** 
 152:src/../h/riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 153:src/../h/riscv.hpp **** {
 154:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 155:src/../h/riscv.hpp **** }
 156:src/../h/riscv.hpp **** 
 157:src/../h/riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 158:src/../h/riscv.hpp **** {
 159:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
  63              		.loc 2 159 5
  64              		.loc 2 159 68 is_stmt 0
  65 0060 93072000 		li	a5,2
  66              	#APP
  67              	# 159 "src/../h/riscv.hpp" 1
 160              	}
  68              		csrs sstatus, a5
  69              	# 0 "" 2
  70              	.LVL5:
  71              	#NO_APP
  72              	.L3:
  73              	.LBE9:
  74              	.LBE8:
  17:src/main.cpp  **** 
  18:src/main.cpp  **** 
  19:src/main.cpp  ****     while(CCB::getThreadCnt() > 1)
  75              		.loc 1 19 5 is_stmt 1
  76              		.loc 1 19 31
  77              		.loc 1 19 28 is_stmt 0
  78 0068 97000000 		call	_ZN3CCB12getThreadCntEv@plt
  78      E7800000 
  79              	.LVL6:
  80              		.loc 1 19 31
  81 0070 93071000 		li	a5,1
  82 0074 63D8A700 		ble	a0,a5,.L2
  20:src/main.cpp  ****     {
  21:src/main.cpp  ****         CCB::dispatch();
  83              		.loc 1 21 9 is_stmt 1
  84              		.loc 1 21 22 is_stmt 0
  85 0078 97000000 		call	_ZN3CCB8dispatchEv@plt
  85      E7800000 
  86              	.LVL7:
  19:src/main.cpp  ****     {
  87              		.loc 1 19 5
  88 0080 6FF09FFE 		j	.L3
  89              	.L2:
  22:src/main.cpp  ****     }
  23:src/main.cpp  **** 
  24:src/main.cpp  ****     return 0;
  90              		.loc 1 24 5 is_stmt 1
  25:src/main.cpp  **** }...
  91              		.loc 1 25 1 is_stmt 0
  92 0084 13050000 		li	a0,0
GAS LISTING /tmp/cco2SwVQ.s 			page 6


  93 0088 83308100 		ld	ra,8(sp)
  94              		.cfi_restore 1
  95 008c 03340100 		ld	s0,0(sp)
  96              		.cfi_restore 8
  97              		.cfi_def_cfa 2, 16
  98 0090 13010101 		addi	sp,sp,16
  99              		.cfi_def_cfa_offset 0
 100 0094 67800000 		jr	ra
 101              		.cfi_endproc
 102              	.LFE38:
 104              	.Letext0:
 105              		.file 3 "src/../h/../lib/hw.h"
 106              		.file 4 "src/../h/memoryAllocator.hpp"
 107              		.file 5 "src/../h/ccb.hpp"
GAS LISTING /tmp/cco2SwVQ.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/cco2SwVQ.s:9      .text:0000000000000000 main
     /tmp/cco2SwVQ.s:13     .text:0000000000000000 .L0 
     /tmp/cco2SwVQ.s:14     .text:0000000000000000 .L0 
     /tmp/cco2SwVQ.s:15     .text:0000000000000004 .L0 
     /tmp/cco2SwVQ.s:18     .text:000000000000000c .L0 
     /tmp/cco2SwVQ.s:19     .text:000000000000000c .L0 
     /tmp/cco2SwVQ.s:21     .text:0000000000000010 .L0 
     /tmp/cco2SwVQ.s:23     .text:0000000000000010 .L0 
     /tmp/cco2SwVQ.s:24     .text:0000000000000010 .L0 
     /tmp/cco2SwVQ.s:30     .text:0000000000000024 .L0 
     /tmp/cco2SwVQ.s:33     .text:0000000000000030 .L0 
     /tmp/cco2SwVQ.s:34     .text:0000000000000030 .L0 
     /tmp/cco2SwVQ.s:39     .text:0000000000000040 .L0 
     /tmp/cco2SwVQ.s:44     .text:0000000000000054 .L0 
     /tmp/cco2SwVQ.s:45     .text:0000000000000054 .L0 
     /tmp/cco2SwVQ.s:51     .text:000000000000005c .L0 
  src/../h/riscv.hpp:120    .text:000000000000005c .L0 
     /tmp/cco2SwVQ.s:63     .text:0000000000000060 .L0 
     /tmp/cco2SwVQ.s:64     .text:0000000000000060 .L0 
     /tmp/cco2SwVQ.s:65     .text:0000000000000060 .L0 
     /tmp/cco2SwVQ.s:76     .text:0000000000000068 .L0 
     /tmp/cco2SwVQ.s:77     .text:0000000000000068 .L0 
     /tmp/cco2SwVQ.s:78     .text:0000000000000068 .L0 
     /tmp/cco2SwVQ.s:81     .text:0000000000000070 .L0 
     /tmp/cco2SwVQ.s:84     .text:0000000000000078 .L0 
     /tmp/cco2SwVQ.s:85     .text:0000000000000078 .L0 
     /tmp/cco2SwVQ.s:88     .text:0000000000000080 .L0 
     /tmp/cco2SwVQ.s:91     .text:0000000000000084 .L0 
     /tmp/cco2SwVQ.s:92     .text:0000000000000084 .L0 
     /tmp/cco2SwVQ.s:94     .text:000000000000008c .L0 
     /tmp/cco2SwVQ.s:96     .text:0000000000000090 .L0 
     /tmp/cco2SwVQ.s:97     .text:0000000000000090 .L0 
     /tmp/cco2SwVQ.s:99     .text:0000000000000094 .L0 
     /tmp/cco2SwVQ.s:101    .text:0000000000000098 .L0 
     /tmp/cco2SwVQ.s:108    .text:0000000000000098 .L0 
     /tmp/cco2SwVQ.s:30     .text:0000000000000024 .L0 
     /tmp/cco2SwVQ.s:40     .text:0000000000000044 .L0 
     /tmp/cco2SwVQ.s:45     .text:0000000000000054 .L0 
     /tmp/cco2SwVQ.s:89     .text:0000000000000084 .L2
     /tmp/cco2SwVQ.s:72     .text:0000000000000068 .L3
     /tmp/cco2SwVQ.s:887    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cco2SwVQ.s:1811   .debug_str:000000000000056a .LASF101
     /tmp/cco2SwVQ.s:1719   .debug_str:00000000000002b2 .LASF102
     /tmp/cco2SwVQ.s:1795   .debug_str:00000000000004d9 .LASF103
     /tmp/cco2SwVQ.s:5      .text:0000000000000000 .Ltext0
     /tmp/cco2SwVQ.s:104    .text:0000000000000098 .Letext0
     /tmp/cco2SwVQ.s:1621   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cco2SwVQ.s:1737   .debug_str:0000000000000325 .LASF0
     /tmp/cco2SwVQ.s:1755   .debug_str:00000000000003c1 .LASF1
     /tmp/cco2SwVQ.s:1727   .debug_str:00000000000002e9 .LASF2
     /tmp/cco2SwVQ.s:1703   .debug_str:000000000000020e .LASF4
     /tmp/cco2SwVQ.s:1789   .debug_str:00000000000004ad .LASF3
     /tmp/cco2SwVQ.s:1641   .debug_str:000000000000005a .LASF5
     /tmp/cco2SwVQ.s:1675   .debug_str:000000000000014f .LASF6
     /tmp/cco2SwVQ.s:1757   .debug_str:00000000000003d4 .LASF7
GAS LISTING /tmp/cco2SwVQ.s 			page 8


     /tmp/cco2SwVQ.s:1735   .debug_str:0000000000000312 .LASF8
     /tmp/cco2SwVQ.s:1817   .debug_str:000000000000064a .LASF9
     /tmp/cco2SwVQ.s:1695   .debug_str:00000000000001c0 .LASF10
     /tmp/cco2SwVQ.s:1765   .debug_str:00000000000003fd .LASF11
     /tmp/cco2SwVQ.s:1815   .debug_str:000000000000063b .LASF12
     /tmp/cco2SwVQ.s:1645   .debug_str:000000000000006d .LASF13
     /tmp/cco2SwVQ.s:1629   .debug_str:0000000000000020 .LASF14
     /tmp/cco2SwVQ.s:1657   .debug_str:00000000000000e0 .LASF15
     /tmp/cco2SwVQ.s:1783   .debug_str:0000000000000474 .LASF16
     /tmp/cco2SwVQ.s:1667   .debug_str:0000000000000111 .LASF17
     /tmp/cco2SwVQ.s:1753   .debug_str:00000000000003bb .LASF57
     /tmp/cco2SwVQ.s:1671   .debug_str:000000000000013b .LASF104
     /tmp/cco2SwVQ.s:1665   .debug_str:0000000000000105 .LASF18
     /tmp/cco2SwVQ.s:1721   .debug_str:00000000000002bf .LASF19
     /tmp/cco2SwVQ.s:1643   .debug_str:0000000000000061 .LASF20
     /tmp/cco2SwVQ.s:1779   .debug_str:0000000000000452 .LASF53
     /tmp/cco2SwVQ.s:1833   .debug_str:00000000000006cb .LASF55
     /tmp/cco2SwVQ.s:1631   .debug_str:0000000000000030 .LASF21
     /tmp/cco2SwVQ.s:1801   .debug_str:0000000000000511 .LASF23
     /tmp/cco2SwVQ.s:1679   .debug_str:000000000000016b .LASF25
     /tmp/cco2SwVQ.s:1677   .debug_str:0000000000000156 .LASF27
     /tmp/cco2SwVQ.s:1793   .debug_str:00000000000004d2 .LASF22
     /tmp/cco2SwVQ.s:1771   .debug_str:000000000000041f .LASF24
     /tmp/cco2SwVQ.s:1809   .debug_str:0000000000000563 .LASF26
     /tmp/cco2SwVQ.s:1805   .debug_str:000000000000053e .LASF28
     /tmp/cco2SwVQ.s:1691   .debug_str:00000000000001b2 .LASF29
     /tmp/cco2SwVQ.s:1669   .debug_str:0000000000000127 .LASF30
     /tmp/cco2SwVQ.s:1625   .debug_str:000000000000000c .LASF31
     /tmp/cco2SwVQ.s:1699   .debug_str:00000000000001e4 .LASF32
     /tmp/cco2SwVQ.s:1683   .debug_str:000000000000017e .LASF33
     /tmp/cco2SwVQ.s:1649   .debug_str:0000000000000096 .LASF34
     /tmp/cco2SwVQ.s:1837   .debug_str:00000000000006ee .LASF35
     /tmp/cco2SwVQ.s:1685   .debug_str:0000000000000186 .LASF36
     /tmp/cco2SwVQ.s:1739   .debug_str:0000000000000332 .LASF37
     /tmp/cco2SwVQ.s:1831   .debug_str:00000000000006b8 .LASF38
     /tmp/cco2SwVQ.s:1639   .debug_str:0000000000000053 .LASF39
     /tmp/cco2SwVQ.s:1689   .debug_str:000000000000019f .LASF40
     /tmp/cco2SwVQ.s:1693   .debug_str:00000000000001ba .LASF41
     /tmp/cco2SwVQ.s:1807   .debug_str:0000000000000551 .LASF42
     /tmp/cco2SwVQ.s:1635   .debug_str:0000000000000041 .LASF43
     /tmp/cco2SwVQ.s:1841   .debug_str:000000000000071b .LASF44
     /tmp/cco2SwVQ.s:1835   .debug_str:00000000000006e3 .LASF45
     /tmp/cco2SwVQ.s:1787   .debug_str:0000000000000495 .LASF46
     /tmp/cco2SwVQ.s:1709   .debug_str:0000000000000223 .LASF47
     /tmp/cco2SwVQ.s:1803   .debug_str:0000000000000526 .LASF48
     /tmp/cco2SwVQ.s:1655   .debug_str:00000000000000d6 .LASF49
     /tmp/cco2SwVQ.s:1701   .debug_str:00000000000001f8 .LASF50
     /tmp/cco2SwVQ.s:1731   .debug_str:0000000000000303 .LASF51
     /tmp/cco2SwVQ.s:1697   .debug_str:00000000000001ce .LASF52
     /tmp/cco2SwVQ.s:1723   .debug_str:00000000000002cc .LASF54
     /tmp/cco2SwVQ.s:1651   .debug_str:00000000000000aa .LASF56
     /tmp/cco2SwVQ.s:1823   .debug_str:000000000000067a .LASF91
     /tmp/cco2SwVQ.s:1715   .debug_str:0000000000000268 .LASF93
     /tmp/cco2SwVQ.s:1653   .debug_str:00000000000000c6 .LASF58
     /tmp/cco2SwVQ.s:1627   .debug_str:0000000000000014 .LASF67
     /tmp/cco2SwVQ.s:1733   .debug_str:000000000000030d .LASF59
     /tmp/cco2SwVQ.s:1775   .debug_str:0000000000000437 .LASF60
GAS LISTING /tmp/cco2SwVQ.s 			page 9


     /tmp/cco2SwVQ.s:1819   .debug_str:000000000000065a .LASF61
     /tmp/cco2SwVQ.s:1743   .debug_str:0000000000000342 .LASF63
     /tmp/cco2SwVQ.s:1767   .debug_str:000000000000040c .LASF62
     /tmp/cco2SwVQ.s:1749   .debug_str:0000000000000392 .LASF64
     /tmp/cco2SwVQ.s:1681   .debug_str:0000000000000174 .LASF65
     /tmp/cco2SwVQ.s:1713   .debug_str:0000000000000236 .LASF66
     /tmp/cco2SwVQ.s:1623   .debug_str:0000000000000000 .LASF95
     /tmp/cco2SwVQ.s:1633   .debug_str:0000000000000039 .LASF68
     /tmp/cco2SwVQ.s:1673   .debug_str:000000000000014a .LASF69
     /tmp/cco2SwVQ.s:1829   .debug_str:00000000000006ac .LASF70
     /tmp/cco2SwVQ.s:1825   .debug_str:000000000000068f .LASF71
     /tmp/cco2SwVQ.s:1839   .debug_str:00000000000006f6 .LASF72
     /tmp/cco2SwVQ.s:1773   .debug_str:0000000000000432 .LASF105
     /tmp/cco2SwVQ.s:1751   .debug_str:00000000000003b3 .LASF106
     /tmp/cco2SwVQ.s:1759   .debug_str:00000000000003e7 .LASF83
     /tmp/cco2SwVQ.s:1745   .debug_str:0000000000000363 .LASF85
     /tmp/cco2SwVQ.s:1729   .debug_str:00000000000002f7 .LASF73
     /tmp/cco2SwVQ.s:1781   .debug_str:000000000000045d .LASF74
     /tmp/cco2SwVQ.s:1741   .debug_str:0000000000000339 .LASF75
     /tmp/cco2SwVQ.s:1791   .debug_str:00000000000004bf .LASF76
     /tmp/cco2SwVQ.s:1827   .debug_str:000000000000069f .LASF77
     /tmp/cco2SwVQ.s:1637   .debug_str:0000000000000047 .LASF78
     /tmp/cco2SwVQ.s:1797   .debug_str:00000000000004f4 .LASF79
     /tmp/cco2SwVQ.s:1813   .debug_str:000000000000062e .LASF80
     /tmp/cco2SwVQ.s:1799   .debug_str:0000000000000504 .LASF81
     /tmp/cco2SwVQ.s:1747   .debug_str:000000000000037a .LASF82
     /tmp/cco2SwVQ.s:1785   .debug_str:000000000000048a .LASF84
     /tmp/cco2SwVQ.s:1821   .debug_str:0000000000000664 .LASF86
     /tmp/cco2SwVQ.s:1777   .debug_str:000000000000043c .LASF107
     /tmp/cco2SwVQ.s:1707   .debug_str:000000000000021e .LASF87
     /tmp/cco2SwVQ.s:1661   .debug_str:00000000000000f1 .LASF88
     /tmp/cco2SwVQ.s:1711   .debug_str:000000000000022e .LASF89
     /tmp/cco2SwVQ.s:1705   .debug_str:0000000000000215 .LASF90
     /tmp/cco2SwVQ.s:1663   .debug_str:00000000000000f7 .LASF108
     /tmp/cco2SwVQ.s:1717   .debug_str:000000000000028a .LASF109
     /tmp/cco2SwVQ.s:1725   .debug_str:00000000000002db .LASF92
     /tmp/cco2SwVQ.s:1647   .debug_str:000000000000007d .LASF94
     /tmp/cco2SwVQ.s:1769   .debug_str:0000000000000415 .LASF96
     /tmp/cco2SwVQ.s:1687   .debug_str:000000000000019a .LASF97
     /tmp/cco2SwVQ.s:1763   .debug_str:00000000000003f8 .LASF98
     /tmp/cco2SwVQ.s:10     .text:0000000000000000 .LFB38
     /tmp/cco2SwVQ.s:102    .text:0000000000000098 .LFE38
     /tmp/cco2SwVQ.s:47     .text:000000000000005c .LBB6
     /tmp/cco2SwVQ.s:59     .text:0000000000000060 .LBE6
     /tmp/cco2SwVQ.s:61     .text:0000000000000060 .LBB8
     /tmp/cco2SwVQ.s:74     .text:0000000000000068 .LBE8
     /tmp/cco2SwVQ.s:1600   .debug_loc:0000000000000000 .LLST0
     /tmp/cco2SwVQ.s:28     .text:0000000000000024 .LVL0
     /tmp/cco2SwVQ.s:36     .text:000000000000003c .LVL1
     /tmp/cco2SwVQ.s:42     .text:0000000000000054 .LVL2
     /tmp/cco2SwVQ.s:79     .text:0000000000000070 .LVL6
     /tmp/cco2SwVQ.s:86     .text:0000000000000080 .LVL7
     /tmp/cco2SwVQ.s:1659   .debug_str:00000000000000ec .LASF99
     /tmp/cco2SwVQ.s:1761   .debug_str:00000000000003f2 .LASF100
     /tmp/cco2SwVQ.s:56     .text:0000000000000060 .LVL4
     /tmp/cco2SwVQ.s:70     .text:0000000000000068 .LVL5
     /tmp/cco2SwVQ.s:109    .debug_info:0000000000000000 .Ldebug_info0
GAS LISTING /tmp/cco2SwVQ.s 			page 10



UNDEFINED SYMBOLS
_ZN3CCB15createCoroutineEPFvPvES0_Pm
_ZN3CCB7runningE
_ZN15memoryAllocator9mem_allocEm
_Z8userMainv
_ZN5Riscv14supervisorTrapEv
_ZN3CCB12getThreadCntEv
_ZN3CCB8dispatchEv
