// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="MergeUnit,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=250,HLS_SYN_LUT=269}" *)

module jit_blackbox (
        ap_clk,
        ap_rst_n,
        sI1_V_TDATA,
        sI1_V_TVALID,
        sI1_V_TREADY,
        sI2_V_TDATA,
        sI2_V_TVALID,
        sI2_V_TREADY,
        mO1_V_TDATA,
        mO1_V_TVALID,
        mO1_V_TREADY,
        arg1_V,
        arg2_V,
        arg3_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input  [31:0] sI1_V_TDATA;
input   sI1_V_TVALID;
output   sI1_V_TREADY;
input  [31:0] sI2_V_TDATA;
input   sI2_V_TVALID;
output   sI2_V_TREADY;
output  [31:0] mO1_V_TDATA;
output   mO1_V_TVALID;
input   mO1_V_TREADY;
input  [15:0] arg1_V;
input  [15:0] arg2_V;
input  [15:0] arg3_V;

reg sI1_V_TREADY;
reg sI2_V_TREADY;
reg[31:0] mO1_V_TDATA;
reg mO1_V_TVALID;
reg    ap_rst_n_inv;
reg   [16:0] i_reg_119;
reg   [31:0] reg_160;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_34;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
wire   [0:0] exitcond_fu_187_p2;
wire   [0:0] tmp_3_fu_201_p2;
wire   [0:0] tmp_7_fu_206_p2;
wire   [0:0] tmp_s_fu_214_p2;
wire   [0:0] grp_nbreadreq_fu_96_p3;
wire   [0:0] grp_nbreadreq_fu_104_p3;
reg    ap_sig_bdd_77;
reg   [0:0] tmp_3_reg_306;
reg   [0:0] tmp_7_reg_310;
reg   [0:0] tmp_s_reg_319;
reg    ap_sig_ioackin_mO1_V_TREADY;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [31:0] size_fu_165_p1;
reg   [31:0] size_reg_284;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_117;
reg    ap_sig_bdd_120;
wire   [16:0] tmp_2_fu_169_p3;
reg   [16:0] tmp_2_reg_292;
wire   [16:0] i_1_fu_192_p2;
reg   [31:0] tmp_10_load8_reg_314;
reg   [31:0] tmp_fu_62;
reg   [31:0] tmp_1_fu_66;
reg   [31:0] subIndex2_fu_70;
wire   [31:0] subIndex2_2_fu_223_p2;
wire   [31:0] subIndex2_1_fu_238_p2;
reg   [31:0] size_1_fu_74;
wire   [31:0] grp_fu_149_p2;
reg    ap_reg_ioackin_mO1_V_TREADY = 1'b0;
reg   [2:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_mO1_V_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_mO1_V_TREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & ~(ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & ~(ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
            ap_reg_ioackin_mO1_V_TREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_1 == mO1_V_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & ~(ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_1 == mO1_V_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & ~(ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_1 == mO1_V_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_1 == mO1_V_TREADY)))) begin
            ap_reg_ioackin_mO1_V_TREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_187_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_187_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        i_reg_119 <= i_1_fu_192_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120)) begin
        i_reg_119 <= ap_const_lv17_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        size_1_fu_74 <= size_reg_284;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        size_1_fu_74 <= grp_fu_149_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120)) begin
        size_1_fu_74 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        subIndex2_fu_70 <= subIndex2_1_fu_238_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        subIndex2_fu_70 <= size_reg_284;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & (ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        subIndex2_fu_70 <= subIndex2_2_fu_223_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120)) begin
        subIndex2_fu_70 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        reg_160 <= tmp_1_fu_66;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120)) begin
        size_reg_284[15 : 0] <= size_fu_165_p1[15 : 0];
        tmp_2_reg_292[16 : 1] <= tmp_2_fu_169_p3[16 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_10_load8_reg_314 <= tmp_fu_62;
        tmp_7_reg_310 <= tmp_7_fu_206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & (ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        tmp_1_fu_66 <= sI2_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_3_reg_306 <= tmp_3_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_104_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_104_p3) & ~(ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        tmp_fu_62 <= sI1_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_s_reg_319 <= tmp_s_fu_214_p2;
    end
end

always @ (ap_sig_bdd_34) begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_117) begin
    if (ap_sig_bdd_117) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (mO1_V_TREADY or ap_reg_ioackin_mO1_V_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_mO1_V_TREADY)) begin
        ap_sig_ioackin_mO1_V_TREADY = mO1_V_TREADY;
    end else begin
        ap_sig_ioackin_mO1_V_TREADY = ap_const_logic_1;
    end
end

always @ (reg_160 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_77 or tmp_3_reg_306 or tmp_7_reg_310 or tmp_s_reg_319 or ap_reg_ppiten_pp0_it1 or tmp_10_load8_reg_314) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & ~(ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & ~(ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77)))) begin
        mO1_V_TDATA = tmp_10_load8_reg_314;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77)))) begin
        mO1_V_TDATA = reg_160;
    end else begin
        mO1_V_TDATA = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_77 or tmp_3_reg_306 or tmp_7_reg_310 or tmp_s_reg_319 or ap_reg_ppiten_pp0_it1 or ap_reg_ioackin_mO1_V_TREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_0 == ap_reg_ioackin_mO1_V_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & ~(ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_0 == ap_reg_ioackin_mO1_V_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_lv1_0 == tmp_3_reg_306) & ~(ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_0 == ap_reg_ioackin_mO1_V_TREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) & (ap_const_logic_0 == ap_reg_ioackin_mO1_V_TREADY)))) begin
        mO1_V_TVALID = ap_const_logic_1;
    end else begin
        mO1_V_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or exitcond_fu_187_p2 or tmp_3_fu_201_p2 or tmp_7_fu_206_p2 or tmp_s_fu_214_p2 or grp_nbreadreq_fu_104_p3 or ap_sig_bdd_77 or tmp_3_reg_306 or tmp_7_reg_310 or tmp_s_reg_319 or ap_sig_ioackin_mO1_V_TREADY or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_120) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_104_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_104_p3) & ~(ap_const_lv1_0 == tmp_7_fu_206_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        sI1_V_TREADY = ap_const_logic_1;
    end else begin
        sI1_V_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or exitcond_fu_187_p2 or tmp_3_fu_201_p2 or tmp_7_fu_206_p2 or tmp_s_fu_214_p2 or grp_nbreadreq_fu_96_p3 or ap_sig_bdd_77 or tmp_3_reg_306 or tmp_7_reg_310 or tmp_s_reg_319 or ap_sig_ioackin_mO1_V_TREADY or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_120) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_120) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & (ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(ap_const_lv1_0 == tmp_3_fu_201_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        sI2_V_TREADY = ap_const_logic_1;
    end else begin
        sI2_V_TREADY = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_fu_187_p2 or ap_sig_bdd_77 or tmp_3_reg_306 or tmp_7_reg_310 or tmp_s_reg_319 or ap_sig_ioackin_mO1_V_TREADY or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 :
        begin
            if (~ap_sig_bdd_120) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 :
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_187_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_77) | ((((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_lv1_0 == tmp_s_reg_319) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_lv1_0 == tmp_7_reg_310) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_s_reg_319)) | ((ap_const_lv1_0 == tmp_3_reg_306) & (ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_7_reg_310)) | ((ap_const_logic_0 == ap_sig_ioackin_mO1_V_TREADY) & ~(ap_const_lv1_0 == tmp_3_reg_306))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(exitcond_fu_187_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st4_fsm_2 :
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default :
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_117 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_0]);
end


always @ (sI1_V_TVALID or sI2_V_TVALID) begin
    ap_sig_bdd_120 = ((sI2_V_TVALID == ap_const_logic_0) | (sI1_V_TVALID == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_34 = (ap_CS_fsm[ap_const_lv32_1] == ap_const_lv1_1);
end


always @ (sI1_V_TVALID or sI2_V_TVALID or exitcond_fu_187_p2 or tmp_3_fu_201_p2 or tmp_7_fu_206_p2 or tmp_s_fu_214_p2 or grp_nbreadreq_fu_96_p3 or grp_nbreadreq_fu_104_p3) begin
    ap_sig_bdd_77 = (((sI2_V_TVALID == ap_const_logic_0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & (ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3)) | ((exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (ap_const_lv1_0 == tmp_7_fu_206_p2) & (sI1_V_TVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_s_fu_214_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_104_p3)) | ((exitcond_fu_187_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_201_p2) & (sI1_V_TVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_104_p3) & ~(ap_const_lv1_0 == tmp_7_fu_206_p2)) | ((sI2_V_TVALID == ap_const_logic_0) & (exitcond_fu_187_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(ap_const_lv1_0 == tmp_3_fu_201_p2)));
end

assign exitcond_fu_187_p2 = (i_reg_119 == tmp_2_reg_292? 1'b1: 1'b0);

assign grp_fu_149_p2 = (size_1_fu_74 + ap_const_lv32_1);

assign grp_nbreadreq_fu_104_p3 = sI1_V_TVALID;

assign grp_nbreadreq_fu_96_p3 = sI2_V_TVALID;

assign i_1_fu_192_p2 = (i_reg_119 + ap_const_lv17_1);

assign size_fu_165_p1 = arg2_V;

assign subIndex2_1_fu_238_p2 = (subIndex2_fu_70 + ap_const_lv32_1);

assign subIndex2_2_fu_223_p2 = (subIndex2_fu_70 + ap_const_lv32_1);

assign tmp_2_fu_169_p3 = {{arg2_V}, {ap_const_lv1_0}};

assign tmp_3_fu_201_p2 = (size_1_fu_74 == size_reg_284? 1'b1: 1'b0);

assign tmp_7_fu_206_p2 = (subIndex2_fu_70 == size_reg_284? 1'b1: 1'b0);

assign tmp_s_fu_214_p2 = ($signed(tmp_fu_62) < $signed(tmp_1_fu_66)? 1'b1: 1'b0);
always @ (posedge ap_clk) begin
    size_reg_284[31:16] <= 16'b0000000000000000;
    tmp_2_reg_292[0] <= 1'b0;
end



endmodule //MergeUnit

