// Seed: 2854754527
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    output supply1 id_13,
    input tri0 id_14
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd31,
    parameter id_5 = 32'd13
) (
    output supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri _id_4,
    output wor _id_5,
    output wire id_6,
    input tri1 id_7,
    output tri1 id_8
    , id_25,
    input wand id_9,
    output tri id_10,
    output tri id_11,
    input wand id_12,
    input uwire id_13,
    output tri0 id_14,
    input wire id_15,
    input uwire id_16,
    input uwire id_17,
    input uwire id_18,
    output supply1 id_19,
    input tri1 id_20,
    input supply0 id_21,
    input tri0 id_22,
    output uwire id_23
);
  parameter id_26 = 1;
  wire id_27;
  wor  id_28;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_7,
      id_9,
      id_1,
      id_14,
      id_20,
      id_8,
      id_17,
      id_22,
      id_18,
      id_18,
      id_21,
      id_6,
      id_22
  );
  final $unsigned(31);
  ;
  wire id_29;
  assign id_28 = -1;
  struct packed {logic [id_4 : ~  id_5] id_30;} id_31, id_32;
  assign id_6 = 1;
endmodule
