#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 24 22:57:51 2022
# Process ID: 36584
# Current directory: C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46384 C:\Users\doinc\Desktop\my_ldpc\lpdc_final_ex\lpdc_test_ex.xpr
# Log file: C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/vivado.log
# Journal file: C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/doinc/Desktop/my_ldpc/lpdc_test_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/doinc/Desktop/my_ldpc'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/doinc/Desktop/my_ldpc' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/fpga/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ldpc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ldpc_ldpc_1_0_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 901.098 ; gain = 181.461
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/.Xil/Vivado-36584-LAPTOP-9P7C5HJO/dcp0/lpdc_test_exdes_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/design_1/ip/design_1_top_test_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/design_1/ip/design_1_top_test_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.121 ; gain = 610.906
Finished Parsing XDC File [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/.Xil/Vivado-36584-LAPTOP-9P7C5HJO/dcp0/lpdc_test_exdes_early.xdc]
Parsing XDC File [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/.Xil/Vivado-36584-LAPTOP-9P7C5HJO/dcp0/lpdc_test_exdes.xdc]
Finished Parsing XDC File [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/.Xil/Vivado-36584-LAPTOP-9P7C5HJO/dcp0/lpdc_test_exdes.xdc]
Parsing XDC File [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/.Xil/Vivado-36584-LAPTOP-9P7C5HJO/dcp0/lpdc_test_exdes_late.xdc]
Finished Parsing XDC File [C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/.Xil/Vivado-36584-LAPTOP-9P7C5HJO/dcp0/lpdc_test_exdes_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1840.805 ; gain = 0.500
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1840.805 ; gain = 0.500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2003.930 ; gain = 1100.852
set_property  ip_repo_paths  {c:/Users/doinc/Desktop/my_ldpc C:/Users/doinc/Desktop/my_ldpc/xgui} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/doinc/Desktop/my_ldpc'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/doinc/Desktop/my_ldpc' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/doinc/Desktop/my_ldpc/xgui'. The path is contained within another repository.
set_property  ip_repo_paths  c:/Users/doinc/Desktop/my_ldpc [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/doinc/Desktop/my_ldpc'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/doinc/Desktop/my_ldpc' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex'.)
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/doinc/Desktop/my_ldpc [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/doinc/Desktop/my_ldpc'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/doinc/Desktop/my_ldpc' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex'.)
place_ports TRACK_DATA_OUT Y23
set_property IOSTANDARD LVDS [get_ports [list DRP_CLK_IN_P]]
set_property IOSTANDARD LVCMOS33 [get_ports [list TRACK_DATA_OUT]]
set_property target_constrs_file C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/constrs_1/imports/example_design/lpdc_test_exdes.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/lpdc_test/lpdc_test.xci' is already up-to-date
[Sun Apr 24 23:02:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/runme.log
[Sun Apr 24 23:02:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/doinc/Desktop/my_ldpc/lpdc_final_ex/lpdc_test_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 23:43:50 2022...
