
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws32
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063541/synos/Lab1_PCflow/UC_LED_DEMO/|pp0

# Written on Wed Apr 19 18:39:54 2023

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "/home/m110/m110063541/synos/Lab1_PCflow/top_ucdb/cclock_map.tcl"
                         "/home/m110/m110063541/synos/Lab1_PCflow/design.fdc"




##### SUMMARY ############################################################

Found 5 issues in 5 out of 7 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting     Ending     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------
System       System     |     1000.000         |     No paths         |     No paths         |     No paths                         
System       clk1       |     45.000           |     No paths         |     No paths         |     No paths                         
clk1         System     |     45.000           |     No paths         |     No paths         |     No paths                         
clk1         clk1       |     45.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Din[0]
p:Din[1]
p:Din[2]
p:Din[3]
p:Din[4]
p:Din[5]
p:Din[6]
p:Din[7]
p:Dout[0]
p:Dout[1]
p:Dout[2]
p:Dout[3]
p:Dout[4]
p:Dout[5]
p:Dout[6]
p:Dout[7]
p:Dout[8]
p:Dout[9]
p:Dout[10]
p:Dout[11]
p:Dout[12]
p:Dout[13]
p:Dout[14]
p:Dout[15]
p:Dout[16]
p:Dout[17]
p:reset


Inapplicable constraints
************************

create_clock -name clk2 p:clk2 -period 50
	@E:MT548:"/home/m110/m110063541/synos/Lab1_PCflow/design.fdc":4:0:4:0|Source for clock clk2 not found in netlist.
set_input_delay -max 6.00 -clock c:clk1 -add_delay p:resetn
	@E:MF896:"/home/m110/m110063541/synos/Lab1_PCflow/design.fdc":14:0:14:0|Object "p:resetn" does not exist
set_output_delay -max 6.00 -clock c:clk1 -add_delay p:led_out1
	@E:MF896:"/home/m110/m110063541/synos/Lab1_PCflow/design.fdc":16:0:16:0|Object "p:led_out1" does not exist
set_output_delay -max 6.00 -clock c:clk2 -add_delay p:led_out2
	@E:MF1020:"/home/m110/m110063541/synos/Lab1_PCflow/design.fdc":17:0:17:0|clock "clk2" does not exist

Applicable constraints with issues
**********************************

set_clock_groups -derive -asynchronous -name d2 -group c:clk2
	@W:MF896:"/home/m110/m110063541/synos/Lab1_PCflow/design.fdc":7:0:7:0|Clock "c:clk2" does not exist

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
