============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 20:09:16 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_reset', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(499)
HDL-7007 CRITICAL-WARNING: 'sdcard_rd_reset' is already implicitly declared on line 499 in ../../../rtl/CortexM0_SoC.v(741)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.309575s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (69.2%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95825015341056"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4290672328704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4282082394112"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95825015341056"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85207856185344"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4282082394112"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 76 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 0001101011110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13893/22 useful/useless nets, 11580/8 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13435/16 useful/useless nets, 12170/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 589 better
SYN-1014 : Optimize round 2
SYN-1032 : 12968/60 useful/useless nets, 11703/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.116075s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (71.4%)

RUN-1004 : used memory is 282 MB, reserved memory is 255 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 76 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13641/2 useful/useless nets, 12384/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55337, tnet num: 13641, tinst num: 12383, tnode num: 68236, tedge num: 89619.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13641 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 336 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 552 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.045592s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (67.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 285 MB, peak memory is 429 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.287627s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (69.4%)

RUN-1004 : used memory is 305 MB, reserved memory is 285 MB, peak memory is 429 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (401 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11045 instances
RUN-0007 : 6541 luts, 3508 seqs, 569 mslices, 286 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 12335 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7171 nets have 2 pins
RUN-1001 : 3818 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1493     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     976     
RUN-1001 :   Yes  |  Yes  |  No   |     40      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  62   |     19     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 85
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11043 instances, 6541 luts, 3508 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52542, tnet num: 12333, tinst num: 11043, tnode num: 64401, tedge num: 85935.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.055363s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (66.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.91371e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11043.
PHY-3001 : Level 1 #clusters 1534.
PHY-3001 : End clustering;  0.088980s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 906501, overlap = 312.656
PHY-3002 : Step(2): len = 804480, overlap = 337.969
PHY-3002 : Step(3): len = 583051, overlap = 483.938
PHY-3002 : Step(4): len = 503002, overlap = 533.312
PHY-3002 : Step(5): len = 408343, overlap = 592.188
PHY-3002 : Step(6): len = 350781, overlap = 654.25
PHY-3002 : Step(7): len = 280351, overlap = 711.469
PHY-3002 : Step(8): len = 250593, overlap = 744.656
PHY-3002 : Step(9): len = 215574, overlap = 812.969
PHY-3002 : Step(10): len = 192899, overlap = 863.5
PHY-3002 : Step(11): len = 175523, overlap = 890.281
PHY-3002 : Step(12): len = 159619, overlap = 904.219
PHY-3002 : Step(13): len = 149364, overlap = 913.438
PHY-3002 : Step(14): len = 139222, overlap = 928.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81849e-06
PHY-3002 : Step(15): len = 149882, overlap = 904.656
PHY-3002 : Step(16): len = 195689, overlap = 766.031
PHY-3002 : Step(17): len = 208106, overlap = 699.344
PHY-3002 : Step(18): len = 211741, overlap = 685.438
PHY-3002 : Step(19): len = 207357, overlap = 678.938
PHY-3002 : Step(20): len = 203553, overlap = 660.75
PHY-3002 : Step(21): len = 196054, overlap = 660.438
PHY-3002 : Step(22): len = 190237, overlap = 645.812
PHY-3002 : Step(23): len = 185492, overlap = 642.25
PHY-3002 : Step(24): len = 183741, overlap = 632.656
PHY-3002 : Step(25): len = 182146, overlap = 617.875
PHY-3002 : Step(26): len = 181694, overlap = 609.969
PHY-3002 : Step(27): len = 180265, overlap = 648.156
PHY-3002 : Step(28): len = 179752, overlap = 653.938
PHY-3002 : Step(29): len = 178373, overlap = 678.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.63698e-06
PHY-3002 : Step(30): len = 185320, overlap = 661.594
PHY-3002 : Step(31): len = 198776, overlap = 633.938
PHY-3002 : Step(32): len = 205188, overlap = 597.188
PHY-3002 : Step(33): len = 208686, overlap = 585.188
PHY-3002 : Step(34): len = 208936, overlap = 578.844
PHY-3002 : Step(35): len = 209365, overlap = 560.938
PHY-3002 : Step(36): len = 207411, overlap = 555.312
PHY-3002 : Step(37): len = 206250, overlap = 569.781
PHY-3002 : Step(38): len = 204658, overlap = 586.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.27396e-06
PHY-3002 : Step(39): len = 214064, overlap = 551.969
PHY-3002 : Step(40): len = 232276, overlap = 478.281
PHY-3002 : Step(41): len = 241103, overlap = 446.625
PHY-3002 : Step(42): len = 246449, overlap = 444
PHY-3002 : Step(43): len = 246795, overlap = 434
PHY-3002 : Step(44): len = 245670, overlap = 436.906
PHY-3002 : Step(45): len = 243798, overlap = 459.344
PHY-3002 : Step(46): len = 242588, overlap = 462.375
PHY-3002 : Step(47): len = 240823, overlap = 450.625
PHY-3002 : Step(48): len = 240353, overlap = 456.719
PHY-3002 : Step(49): len = 239401, overlap = 453.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.45479e-05
PHY-3002 : Step(50): len = 253651, overlap = 423.594
PHY-3002 : Step(51): len = 274937, overlap = 397.75
PHY-3002 : Step(52): len = 286502, overlap = 351.969
PHY-3002 : Step(53): len = 291490, overlap = 342.75
PHY-3002 : Step(54): len = 291768, overlap = 350.969
PHY-3002 : Step(55): len = 290339, overlap = 370.938
PHY-3002 : Step(56): len = 290277, overlap = 372.5
PHY-3002 : Step(57): len = 290862, overlap = 394.656
PHY-3002 : Step(58): len = 290566, overlap = 385.625
PHY-3002 : Step(59): len = 289171, overlap = 408.281
PHY-3002 : Step(60): len = 287873, overlap = 407.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.90958e-05
PHY-3002 : Step(61): len = 303914, overlap = 367.781
PHY-3002 : Step(62): len = 320003, overlap = 316.344
PHY-3002 : Step(63): len = 327769, overlap = 300.281
PHY-3002 : Step(64): len = 330647, overlap = 311.125
PHY-3002 : Step(65): len = 331806, overlap = 303.312
PHY-3002 : Step(66): len = 332016, overlap = 290.469
PHY-3002 : Step(67): len = 331362, overlap = 290.344
PHY-3002 : Step(68): len = 331683, overlap = 283.375
PHY-3002 : Step(69): len = 330948, overlap = 308.062
PHY-3002 : Step(70): len = 330796, overlap = 310.188
PHY-3002 : Step(71): len = 330492, overlap = 317.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.81917e-05
PHY-3002 : Step(72): len = 344097, overlap = 289.625
PHY-3002 : Step(73): len = 357274, overlap = 270.594
PHY-3002 : Step(74): len = 363210, overlap = 255.938
PHY-3002 : Step(75): len = 367236, overlap = 249.781
PHY-3002 : Step(76): len = 369129, overlap = 241.781
PHY-3002 : Step(77): len = 370859, overlap = 252.25
PHY-3002 : Step(78): len = 370155, overlap = 261.438
PHY-3002 : Step(79): len = 370587, overlap = 262.688
PHY-3002 : Step(80): len = 370138, overlap = 254.719
PHY-3002 : Step(81): len = 370261, overlap = 263.25
PHY-3002 : Step(82): len = 369793, overlap = 262.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116383
PHY-3002 : Step(83): len = 381408, overlap = 237.156
PHY-3002 : Step(84): len = 390287, overlap = 218.75
PHY-3002 : Step(85): len = 394298, overlap = 207.75
PHY-3002 : Step(86): len = 399923, overlap = 195.812
PHY-3002 : Step(87): len = 405135, overlap = 178.125
PHY-3002 : Step(88): len = 407501, overlap = 170.125
PHY-3002 : Step(89): len = 404967, overlap = 165.438
PHY-3002 : Step(90): len = 404306, overlap = 164.219
PHY-3002 : Step(91): len = 405284, overlap = 172.469
PHY-3002 : Step(92): len = 405778, overlap = 165.781
PHY-3002 : Step(93): len = 403742, overlap = 162.344
PHY-3002 : Step(94): len = 403259, overlap = 165.375
PHY-3002 : Step(95): len = 403756, overlap = 169.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000232767
PHY-3002 : Step(96): len = 413385, overlap = 157.406
PHY-3002 : Step(97): len = 418800, overlap = 156.5
PHY-3002 : Step(98): len = 418965, overlap = 156.219
PHY-3002 : Step(99): len = 420618, overlap = 149.844
PHY-3002 : Step(100): len = 423893, overlap = 141
PHY-3002 : Step(101): len = 425957, overlap = 140.406
PHY-3002 : Step(102): len = 425126, overlap = 140.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000438271
PHY-3002 : Step(103): len = 431253, overlap = 126.062
PHY-3002 : Step(104): len = 436051, overlap = 120.344
PHY-3002 : Step(105): len = 436539, overlap = 124.219
PHY-3002 : Step(106): len = 438591, overlap = 114.469
PHY-3002 : Step(107): len = 442037, overlap = 114.594
PHY-3002 : Step(108): len = 444190, overlap = 106.719
PHY-3002 : Step(109): len = 442820, overlap = 105.375
PHY-3002 : Step(110): len = 442953, overlap = 104
PHY-3002 : Step(111): len = 445220, overlap = 100.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000876543
PHY-3002 : Step(112): len = 450298, overlap = 92.2188
PHY-3002 : Step(113): len = 455949, overlap = 79.7812
PHY-3002 : Step(114): len = 456481, overlap = 80.5
PHY-3002 : Step(115): len = 457542, overlap = 95.8125
PHY-3002 : Step(116): len = 460830, overlap = 97.3438
PHY-3002 : Step(117): len = 465272, overlap = 96.2188
PHY-3002 : Step(118): len = 465811, overlap = 89.6562
PHY-3002 : Step(119): len = 466522, overlap = 95.1562
PHY-3002 : Step(120): len = 467898, overlap = 87.375
PHY-3002 : Step(121): len = 468658, overlap = 87.9375
PHY-3002 : Step(122): len = 468178, overlap = 94.6875
PHY-3002 : Step(123): len = 467860, overlap = 95.3438
PHY-3002 : Step(124): len = 468629, overlap = 91.5625
PHY-3002 : Step(125): len = 469634, overlap = 91.0938
PHY-3002 : Step(126): len = 470556, overlap = 84.9688
PHY-3002 : Step(127): len = 470886, overlap = 89.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00157704
PHY-3002 : Step(128): len = 472656, overlap = 85.8125
PHY-3002 : Step(129): len = 474531, overlap = 87.7812
PHY-3002 : Step(130): len = 475099, overlap = 84.2188
PHY-3002 : Step(131): len = 476343, overlap = 87.4688
PHY-3002 : Step(132): len = 477721, overlap = 86.1875
PHY-3002 : Step(133): len = 478756, overlap = 87
PHY-3002 : Step(134): len = 478718, overlap = 84.3125
PHY-3002 : Step(135): len = 478805, overlap = 88.0625
PHY-3002 : Step(136): len = 479364, overlap = 89.5312
PHY-3002 : Step(137): len = 479750, overlap = 89.5
PHY-3002 : Step(138): len = 479594, overlap = 87.2812
PHY-3002 : Step(139): len = 479646, overlap = 88.8438
PHY-3002 : Step(140): len = 480055, overlap = 84.5312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00287197
PHY-3002 : Step(141): len = 481866, overlap = 74.9375
PHY-3002 : Step(142): len = 484679, overlap = 69.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022078s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (70.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12335.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636160, over cnt = 1448(4%), over = 7939, worst = 37
PHY-1001 : End global iterations;  0.349286s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.6%)

PHY-1001 : Congestion index: top1 = 84.20, top5 = 63.74, top10 = 53.98, top15 = 47.76.
PHY-3001 : End congestion estimation;  0.470848s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (66.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435587s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (82.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175543
PHY-3002 : Step(143): len = 527372, overlap = 27.625
PHY-3002 : Step(144): len = 532330, overlap = 29.4688
PHY-3002 : Step(145): len = 530475, overlap = 28.75
PHY-3002 : Step(146): len = 528015, overlap = 25.7812
PHY-3002 : Step(147): len = 527209, overlap = 22.4688
PHY-3002 : Step(148): len = 527793, overlap = 22.0938
PHY-3002 : Step(149): len = 528257, overlap = 22.0625
PHY-3002 : Step(150): len = 526437, overlap = 24.1875
PHY-3002 : Step(151): len = 523818, overlap = 25.4375
PHY-3002 : Step(152): len = 521407, overlap = 25.3125
PHY-3002 : Step(153): len = 517580, overlap = 24.9688
PHY-3002 : Step(154): len = 513754, overlap = 25.0312
PHY-3002 : Step(155): len = 509919, overlap = 24.8438
PHY-3002 : Step(156): len = 507157, overlap = 21.875
PHY-3002 : Step(157): len = 504318, overlap = 22.6875
PHY-3002 : Step(158): len = 502770, overlap = 21.7812
PHY-3002 : Step(159): len = 501196, overlap = 22.0312
PHY-3002 : Step(160): len = 499538, overlap = 25.4375
PHY-3002 : Step(161): len = 499209, overlap = 26.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000351086
PHY-3002 : Step(162): len = 500591, overlap = 22.25
PHY-3002 : Step(163): len = 504209, overlap = 18.5625
PHY-3002 : Step(164): len = 508600, overlap = 17.7812
PHY-3002 : Step(165): len = 511447, overlap = 17.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000702171
PHY-3002 : Step(166): len = 513627, overlap = 17.0625
PHY-3002 : Step(167): len = 522595, overlap = 16.5625
PHY-3002 : Step(168): len = 526747, overlap = 14.8438
PHY-3002 : Step(169): len = 527972, overlap = 13.1875
PHY-3002 : Step(170): len = 529269, overlap = 12.1562
PHY-3002 : Step(171): len = 530554, overlap = 10.25
PHY-3002 : Step(172): len = 529786, overlap = 10.9062
PHY-3002 : Step(173): len = 529009, overlap = 12.5
PHY-3002 : Step(174): len = 528451, overlap = 14.0312
PHY-3002 : Step(175): len = 528082, overlap = 12.9062
PHY-3002 : Step(176): len = 527225, overlap = 13.1562
PHY-3002 : Step(177): len = 525563, overlap = 13.25
PHY-3002 : Step(178): len = 524905, overlap = 15.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00140434
PHY-3002 : Step(179): len = 526125, overlap = 15.375
PHY-3002 : Step(180): len = 528732, overlap = 16.6562
PHY-3002 : Step(181): len = 535525, overlap = 16.125
PHY-3002 : Step(182): len = 539351, overlap = 14.8438
PHY-3002 : Step(183): len = 538913, overlap = 15
PHY-3002 : Step(184): len = 537637, overlap = 14.375
PHY-3002 : Step(185): len = 537017, overlap = 14.5938
PHY-3002 : Step(186): len = 536503, overlap = 12.0938
PHY-3002 : Step(187): len = 536076, overlap = 11.2812
PHY-3002 : Step(188): len = 535929, overlap = 11.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00280869
PHY-3002 : Step(189): len = 536956, overlap = 10.4062
PHY-3002 : Step(190): len = 538685, overlap = 10.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 60/12335.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639664, over cnt = 1867(5%), over = 8016, worst = 56
PHY-1001 : End global iterations;  0.411363s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 76.68, top5 = 57.71, top10 = 49.99, top15 = 45.44.
PHY-3001 : End congestion estimation;  0.554133s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (59.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.456442s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (78.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000193291
PHY-3002 : Step(191): len = 535751, overlap = 102.781
PHY-3002 : Step(192): len = 531982, overlap = 97.5625
PHY-3002 : Step(193): len = 525660, overlap = 90.0312
PHY-3002 : Step(194): len = 519369, overlap = 78.9375
PHY-3002 : Step(195): len = 514116, overlap = 74.25
PHY-3002 : Step(196): len = 510064, overlap = 69.4688
PHY-3002 : Step(197): len = 507478, overlap = 72.7812
PHY-3002 : Step(198): len = 504430, overlap = 69.4375
PHY-3002 : Step(199): len = 502353, overlap = 73.0312
PHY-3002 : Step(200): len = 499015, overlap = 71.6875
PHY-3002 : Step(201): len = 495679, overlap = 78.5625
PHY-3002 : Step(202): len = 491397, overlap = 78.2812
PHY-3002 : Step(203): len = 487683, overlap = 75.4375
PHY-3002 : Step(204): len = 485251, overlap = 77.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000386582
PHY-3002 : Step(205): len = 488292, overlap = 67.7812
PHY-3002 : Step(206): len = 492357, overlap = 61.0312
PHY-3002 : Step(207): len = 493477, overlap = 60.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000773163
PHY-3002 : Step(208): len = 496548, overlap = 58.2188
PHY-3002 : Step(209): len = 504155, overlap = 56.125
PHY-3002 : Step(210): len = 509540, overlap = 48.7812
PHY-3002 : Step(211): len = 511913, overlap = 41.7812
PHY-3002 : Step(212): len = 512912, overlap = 39.4375
PHY-3002 : Step(213): len = 511930, overlap = 36.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52542, tnet num: 12333, tinst num: 11043, tnode num: 64401, tedge num: 85935.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 289.53 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 331/12335.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 626272, over cnt = 2092(5%), over = 7087, worst = 29
PHY-1001 : End global iterations;  0.456019s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (61.7%)

PHY-1001 : Congestion index: top1 = 64.50, top5 = 51.75, top10 = 46.00, top15 = 42.36.
PHY-1001 : End incremental global routing;  0.598596s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (67.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.428264s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (80.3%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10932 has valid locations, 68 needs to be replaced
PHY-3001 : design contains 11103 instances, 6575 luts, 3534 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 516821
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10477/12395.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 631560, over cnt = 2082(5%), over = 7118, worst = 29
PHY-1001 : End global iterations;  0.079156s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (79.0%)

PHY-1001 : Congestion index: top1 = 64.68, top5 = 51.91, top10 = 46.12, top15 = 42.51.
PHY-3001 : End congestion estimation;  0.234447s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (80.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52768, tnet num: 12393, tinst num: 11103, tnode num: 64705, tedge num: 86267.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.253147s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (86.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(214): len = 516496, overlap = 0
PHY-3002 : Step(215): len = 516516, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10495/12395.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630408, over cnt = 2094(5%), over = 7128, worst = 29
PHY-1001 : End global iterations;  0.075734s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 64.81, top5 = 51.98, top10 = 46.18, top15 = 42.55.
PHY-3001 : End congestion estimation;  0.236889s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (85.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467080s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (80.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00100203
PHY-3002 : Step(216): len = 516464, overlap = 37.5312
PHY-3002 : Step(217): len = 516537, overlap = 37.5
PHY-3001 : Final: Len = 516537, Over = 37.5
PHY-3001 : End incremental placement;  2.481422s wall, 1.921875s user + 0.109375s system = 2.031250s CPU (81.9%)

OPT-1001 : Total overflow 291.47 peak overflow 3.62
OPT-1001 : End high-fanout net optimization;  3.771545s wall, 2.812500s user + 0.125000s system = 2.937500s CPU (77.9%)

OPT-1001 : Current memory(MB): used = 540, reserve = 522, peak = 546.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10495/12395.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630680, over cnt = 2092(5%), over = 7027, worst = 29
PHY-1002 : len = 663632, over cnt = 1381(3%), over = 3422, worst = 26
PHY-1002 : len = 683216, over cnt = 562(1%), over = 1270, worst = 17
PHY-1002 : len = 689008, over cnt = 211(0%), over = 449, worst = 14
PHY-1002 : len = 693952, over cnt = 9(0%), over = 27, worst = 7
PHY-1001 : End global iterations;  0.657683s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (97.4%)

PHY-1001 : Congestion index: top1 = 53.88, top5 = 46.45, top10 = 42.57, top15 = 40.10.
OPT-1001 : End congestion update;  0.816164s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (90.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.381811s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (73.7%)

OPT-0007 : Start: WNS -3395 TNS -187053 NUM_FEPS 366
OPT-0007 : Iter 1: improved WNS -3395 TNS -185403 NUM_FEPS 366 with 37 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS -3395 TNS -185403 NUM_FEPS 366 with 4 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.217590s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (84.7%)

OPT-1001 : Current memory(MB): used = 540, reserve = 522, peak = 546.
OPT-1001 : End physical optimization;  6.034857s wall, 4.609375s user + 0.140625s system = 4.750000s CPU (78.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6575 LUT to BLE ...
SYN-4008 : Packed 6575 LUT and 1247 SEQ to BLE.
SYN-4003 : Packing 2287 remaining SEQ's ...
SYN-4005 : Packed 1762 SEQ with LUT/SLICE
SYN-4006 : 3704 single LUT's are left
SYN-4006 : 525 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7100/8696 primitive instances ...
PHY-3001 : End packing;  0.466267s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (67.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4902 instances
RUN-1001 : 2380 mslices, 2381 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11343 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5877 nets have 2 pins
RUN-1001 : 3970 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 371 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4900 instances, 4761 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 529268, Over = 98.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5838/11343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683712, over cnt = 1299(3%), over = 2015, worst = 7
PHY-1002 : len = 688296, over cnt = 842(2%), over = 1130, worst = 6
PHY-1002 : len = 697424, over cnt = 248(0%), over = 315, worst = 6
PHY-1002 : len = 699784, over cnt = 118(0%), over = 137, worst = 3
PHY-1002 : len = 701704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.792712s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 54.46, top5 = 47.14, top10 = 42.97, top15 = 40.35.
PHY-3001 : End congestion estimation;  1.013165s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (74.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49277, tnet num: 11341, tinst num: 4900, tnode num: 58438, tedge num: 83190.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11341 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.463549s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (75.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.51408e-05
PHY-3002 : Step(218): len = 519570, overlap = 104
PHY-3002 : Step(219): len = 512789, overlap = 114.5
PHY-3002 : Step(220): len = 509072, overlap = 123.5
PHY-3002 : Step(221): len = 506590, overlap = 136.75
PHY-3002 : Step(222): len = 505008, overlap = 132.25
PHY-3002 : Step(223): len = 503940, overlap = 130.25
PHY-3002 : Step(224): len = 502705, overlap = 133
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150282
PHY-3002 : Step(225): len = 510109, overlap = 122.5
PHY-3002 : Step(226): len = 516313, overlap = 108
PHY-3002 : Step(227): len = 515565, overlap = 105
PHY-3002 : Step(228): len = 515170, overlap = 104.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028553
PHY-3002 : Step(229): len = 522424, overlap = 91.75
PHY-3002 : Step(230): len = 530093, overlap = 86
PHY-3002 : Step(231): len = 535111, overlap = 77.25
PHY-3002 : Step(232): len = 535275, overlap = 75.25
PHY-3002 : Step(233): len = 534238, overlap = 76.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.827861s wall, 0.140625s user + 0.328125s system = 0.468750s CPU (56.6%)

PHY-3001 : Trial Legalized: Len = 575365
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 693/11343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701936, over cnt = 1646(4%), over = 2753, worst = 9
PHY-1002 : len = 713480, over cnt = 935(2%), over = 1339, worst = 7
PHY-1002 : len = 723720, over cnt = 368(1%), over = 525, worst = 5
PHY-1002 : len = 726624, over cnt = 192(0%), over = 266, worst = 5
PHY-1002 : len = 729544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.049146s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (70.0%)

PHY-1001 : Congestion index: top1 = 51.21, top5 = 46.29, top10 = 42.95, top15 = 40.55.
PHY-3001 : End congestion estimation;  1.294286s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (72.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11341 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.466188s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (70.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191634
PHY-3002 : Step(234): len = 560179, overlap = 9
PHY-3002 : Step(235): len = 551793, overlap = 17
PHY-3002 : Step(236): len = 544136, overlap = 26.75
PHY-3002 : Step(237): len = 539182, overlap = 37.25
PHY-3002 : Step(238): len = 535867, overlap = 46.25
PHY-3002 : Step(239): len = 534333, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000383267
PHY-3002 : Step(240): len = 540181, overlap = 43.25
PHY-3002 : Step(241): len = 543963, overlap = 41
PHY-3002 : Step(242): len = 546784, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000766534
PHY-3002 : Step(243): len = 551688, overlap = 35
PHY-3002 : Step(244): len = 559885, overlap = 34.25
PHY-3002 : Step(245): len = 561287, overlap = 33.5
PHY-3002 : Step(246): len = 562243, overlap = 36
PHY-3002 : Step(247): len = 563290, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011520s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 576071, Over = 0
PHY-3001 : Spreading special nets. 54 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032686s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.6%)

PHY-3001 : 77 instances has been re-located, deltaX = 8, deltaY = 55, maxDist = 2.
PHY-3001 : Final: Len = 577297, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49277, tnet num: 11341, tinst num: 4900, tnode num: 58438, tedge num: 83190.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.072676s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (85.9%)

RUN-1004 : used memory is 489 MB, reserved memory is 469 MB, peak memory is 555 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3138/11343.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717952, over cnt = 1639(4%), over = 2588, worst = 6
PHY-1002 : len = 727400, over cnt = 824(2%), over = 1152, worst = 5
PHY-1002 : len = 735800, over cnt = 327(0%), over = 439, worst = 4
PHY-1002 : len = 739776, over cnt = 80(0%), over = 107, worst = 4
PHY-1002 : len = 740832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.052810s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (75.7%)

PHY-1001 : Congestion index: top1 = 51.27, top5 = 45.26, top10 = 41.79, top15 = 39.71.
PHY-1001 : End incremental global routing;  1.278254s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (78.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11341 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472399s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (66.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4796 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4903 instances, 4764 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 578998
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10452/11346.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742728, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 742736, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 742784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.285843s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 51.27, top5 = 45.27, top10 = 41.81, top15 = 39.73.
PHY-3001 : End congestion estimation;  0.510213s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (82.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49310, tnet num: 11344, tinst num: 4903, tnode num: 58480, tedge num: 83238.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.060476s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (86.9%)

RUN-1004 : used memory is 535 MB, reserved memory is 526 MB, peak memory is 561 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.532375s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (82.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(248): len = 578244, overlap = 0
PHY-3002 : Step(249): len = 577886, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10448/11346.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 741520, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 741512, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 741544, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 741576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.401535s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (77.8%)

PHY-1001 : Congestion index: top1 = 51.27, top5 = 45.28, top10 = 41.82, top15 = 39.73.
PHY-3001 : End congestion estimation;  0.623179s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (72.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469629s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (86.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000283655
PHY-3002 : Step(250): len = 577936, overlap = 0
PHY-3002 : Step(251): len = 577894, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 577889, Over = 0
PHY-3001 : End spreading;  0.029395s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.2%)

PHY-3001 : Final: Len = 577889, Over = 0
PHY-3001 : End incremental placement;  3.430485s wall, 2.703125s user + 0.046875s system = 2.750000s CPU (80.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.470136s wall, 4.250000s user + 0.062500s system = 4.312500s CPU (78.8%)

OPT-1001 : Current memory(MB): used = 570, reserve = 554, peak = 572.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10448/11346.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 741552, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 741592, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 741632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.288313s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (65.0%)

PHY-1001 : Congestion index: top1 = 51.27, top5 = 45.27, top10 = 41.79, top15 = 39.70.
OPT-1001 : End congestion update;  0.507533s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (70.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368561s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (89.0%)

OPT-0007 : Start: WNS -3351 TNS -120474 NUM_FEPS 234
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4903 instances, 4764 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 590578, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 23 instances has been re-located, deltaX = 10, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 591206, Over = 0
PHY-3001 : End incremental legalization;  0.230974s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.4%)

OPT-0007 : Iter 1: improved WNS -3251 TNS -83024 NUM_FEPS 216 with 121 cells processed and 28672 slack improved
OPT-0007 : Iter 2: improved WNS -3251 TNS -83024 NUM_FEPS 216 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.289554s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (75.1%)

OPT-1001 : Current memory(MB): used = 571, reserve = 555, peak = 573.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362858s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (86.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10024/11346.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 753736, over cnt = 139(0%), over = 186, worst = 5
PHY-1002 : len = 754128, over cnt = 83(0%), over = 106, worst = 4
PHY-1002 : len = 755160, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 755144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.462848s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (70.9%)

PHY-1001 : Congestion index: top1 = 52.76, top5 = 45.75, top10 = 42.17, top15 = 40.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391292s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (75.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3251 TNS -86996 NUM_FEPS 218
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3251ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11346 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11346 nets
OPT-1001 : End physical optimization;  9.477833s wall, 7.312500s user + 0.078125s system = 7.390625s CPU (78.0%)

RUN-1003 : finish command "place" in  30.823755s wall, 20.203125s user + 1.515625s system = 21.718750s CPU (70.5%)

RUN-1004 : used memory is 502 MB, reserved memory is 484 MB, peak memory is 573 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.162964s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (107.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 486 MB, peak memory is 573 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4905 instances
RUN-1001 : 2380 mslices, 2384 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11346 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5875 nets have 2 pins
RUN-1001 : 3972 nets have [3 - 5] pins
RUN-1001 : 856 nets have [6 - 10] pins
RUN-1001 : 371 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49310, tnet num: 11344, tinst num: 4903, tnode num: 58480, tedge num: 83238.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2380 mslices, 2384 lslices, 100 pads, 33 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 712864, over cnt = 1679(4%), over = 2790, worst = 8
PHY-1002 : len = 724704, over cnt = 983(2%), over = 1431, worst = 6
PHY-1002 : len = 737216, over cnt = 251(0%), over = 358, worst = 6
PHY-1002 : len = 742352, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 742608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.897500s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 45.73, top10 = 42.15, top15 = 39.88.
PHY-1001 : End global routing;  1.105155s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (67.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 569, reserve = 554, peak = 573.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 824, reserve = 811, peak = 824.
PHY-1001 : End build detailed router design. 2.810350s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (72.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 134296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.495200s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (83.6%)

PHY-1001 : Current memory(MB): used = 859, reserve = 847, peak = 859.
PHY-1001 : End phase 1; 1.502009s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (83.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9498e+06, over cnt = 1117(0%), over = 1130, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 865, reserve = 852, peak = 865.
PHY-1001 : End initial routed; 29.334174s wall, 19.328125s user + 0.265625s system = 19.593750s CPU (66.8%)

PHY-1001 : Update timing.....
PHY-1001 : 332/10592(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.556   |  -837.881  |  398  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.723476s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (59.8%)

PHY-1001 : Current memory(MB): used = 873, reserve = 860, peak = 873.
PHY-1001 : End phase 2; 31.057712s wall, 20.359375s user + 0.265625s system = 20.625000s CPU (66.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 36 pins with SWNS -3.450ns STNS -831.122ns FEP 389.
PHY-1001 : End OPT Iter 1; 0.205253s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.7%)

PHY-1022 : len = 1.95003e+06, over cnt = 1139(0%), over = 1152, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.358012s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (61.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91614e+06, over cnt = 442(0%), over = 443, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.708000s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (93.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90599e+06, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.632505s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (64.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90598e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.199149s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (78.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90603e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.128314s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.9%)

PHY-1001 : Update timing.....
PHY-1001 : 280/10592(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.450   |  -833.229  |  390  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.708315s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (83.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 337 feed throughs used by 169 nets
PHY-1001 : End commit to database; 1.235479s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (83.5%)

PHY-1001 : Current memory(MB): used = 943, reserve = 932, peak = 943.
PHY-1001 : End phase 3; 6.173568s wall, 4.984375s user + 0.062500s system = 5.046875s CPU (81.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.450ns STNS -832.815ns FEP 390.
PHY-1001 : End OPT Iter 1; 0.193453s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (64.6%)

PHY-1022 : len = 1.90602e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.326442s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (52.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.450ns, -832.815ns, 390}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90602e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.107194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.6%)

PHY-1001 : Update timing.....
PHY-1001 : 280/10592(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.450   |  -833.210  |  390  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.734973s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (56.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 338 feed throughs used by 170 nets
PHY-1001 : End commit to database; 1.312065s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (64.3%)

PHY-1001 : Current memory(MB): used = 949, reserve = 938, peak = 949.
PHY-1001 : End phase 4; 3.505751s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (58.4%)

PHY-1003 : Routed, final wirelength = 1.90602e+06
PHY-1001 : Current memory(MB): used = 951, reserve = 940, peak = 951.
PHY-1001 : End export database. 0.037909s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.2%)

PHY-1001 : End detail routing;  45.351497s wall, 30.765625s user + 0.359375s system = 31.125000s CPU (68.6%)

RUN-1003 : finish command "route" in  47.923551s wall, 32.531250s user + 0.390625s system = 32.921875s CPU (68.7%)

RUN-1004 : used memory is 898 MB, reserved memory is 885 MB, peak memory is 951 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8686   out of  19600   44.32%
#reg                     3666   out of  19600   18.70%
#le                      9208
  #lut only              5542   out of   9208   60.19%
  #reg only               522   out of   9208    5.67%
  #lut&reg               3144   out of   9208   34.14%
#dsp                        3   out of     29   10.34%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1690
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    241
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               231
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9208   |7831    |855     |3678    |33      |3       |
|  ISP                               |AHBISP                                        |1349   |775     |339     |770     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |578    |290     |145     |327     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |71     |39      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |71     |32      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |70     |43      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |65     |30      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |2       |0       |4       |2       |0       |
|    u_bypass                        |bypass                                        |132    |92      |40      |39      |0       |0       |
|    u_demosaic                      |demosaic                                      |432    |204     |142     |281     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |112    |40      |31      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |78     |34      |27      |49      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |79     |34      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |83     |41      |33      |64      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |16     |12      |4       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |8      |8       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |20     |20      |0       |18      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |37     |26      |0       |20      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |3      |3       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |5      |5       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |42     |15      |0       |38      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |12     |12      |0       |5       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |1      |1       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |143    |94      |18      |111     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |13     |3       |0       |13      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |28      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |30     |28      |0       |30      |0       |0       |
|  kb                                |Keyboard                                      |111    |95      |16      |49      |0       |0       |
|  sd_reader                         |sd_reader                                     |674    |579     |94      |319     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |297    |262     |34      |154     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |767    |569     |121     |408     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |410    |263     |75      |277     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |151    |95      |21      |117     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |32     |32      |0       |31      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |23      |0       |34      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |172    |105     |30      |131     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |32     |14      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |26      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |33      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |357    |306     |46      |131     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |50     |50      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |50     |41      |4       |32      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |110    |92      |18      |34      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |90     |78      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5019   |4957    |51      |1367    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |154    |88      |65      |30      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |835    |567     |141     |525     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |835    |567     |141     |525     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |390    |271     |0       |373     |0       |0       |
|        reg_inst                    |register                                      |387    |268     |0       |370     |0       |0       |
|        tap_inst                    |tap                                           |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                       |445    |296     |141     |152     |0       |0       |
|        bus_inst                    |bus_top                                       |220    |136     |84      |62      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |14     |8       |6       |6       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |27     |17      |10      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |95     |61      |34      |27      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |84     |50      |34      |19      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |110    |81      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5830  
    #2          2       2319  
    #3          3       1011  
    #4          4       642   
    #5        5-10      933   
    #6        11-50     526   
    #7       51-100      19   
    #8       101-500     5    
  Average     3.13            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.456566s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (121.2%)

RUN-1004 : used memory is 900 MB, reserved memory is 888 MB, peak memory is 955 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49310, tnet num: 11344, tinst num: 4903, tnode num: 58480, tedge num: 83238.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11344 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: eda9d1ed32b6ada17e5b8bda1d755481f488caa904615a3c3c51cbe0ed6c67dd -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4903
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11346, pip num: 128341
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 338
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3172 valid insts, and 347988 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010001101011110111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.534153s wall, 99.750000s user + 1.406250s system = 101.156250s CPU (545.8%)

RUN-1004 : used memory is 960 MB, reserved memory is 954 MB, peak memory is 1133 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_200916.log"
