Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  8 14:47:43 2025
| Host         : AbdelazizPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file artyZ7_bd_wrapper_methodology_drc_routed.rpt -pb artyZ7_bd_wrapper_methodology_drc_routed.pb -rpx artyZ7_bd_wrapper_methodology_drc_routed.rpx
| Design       : artyZ7_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 2
+--------+----------+--------------------------------------------------------+--------+
| Rule   | Severity | Description                                            | Checks |
+--------+----------+--------------------------------------------------------+--------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1      |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1      |
+--------+----------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 [get_ports sys_clock] (Source: E:/GitHub/viVado_Projects/Youtube_Tutorial1/Youtube_Tutorial1.srcs/constrs_1/new/constrains.xdc (Line: 3))
Previous: create_clock -period 10.000 [get_ports sys_clock] (Source: e:/GitHub/viVado_Projects/Youtube_Tutorial1/Youtube_Tutorial1.gen/sources_1/bd/artyZ7_bd/ip/artyZ7_bd_clk_wiz_0_0/artyZ7_bd_clk_wiz_0_0.xdc (Line: 53))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 [get_ports sys_clock] (Source: E:/GitHub/viVado_Projects/Youtube_Tutorial1/Youtube_Tutorial1.srcs/constrs_1/new/constrains.xdc (Line: 3))
Previous: create_clock -period 10.000 [get_ports sys_clock] (Source: e:/GitHub/viVado_Projects/Youtube_Tutorial1/Youtube_Tutorial1.gen/sources_1/bd/artyZ7_bd/ip/artyZ7_bd_clk_wiz_0_0/artyZ7_bd_clk_wiz_0_0.xdc (Line: 53))
Related violations: <none>


