

================================================================
== Vitis HLS Report for 'init_fft_config'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       1|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|       3|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       3|      55|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |cfg0_s_blk_n  |   9|          2|    1|          2|
    |cfg1_s_blk_n  |   9|          2|    1|          2|
    |cfg2_s_blk_n  |   9|          2|    1|          2|
    |cfg3_s_blk_n  |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  54|         12|    6|         12|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|cfg0_s_din             |  out|   16|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_num_data_valid  |   in|    3|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_fifo_cap        |   in|    3|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_full_n          |   in|    1|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_write           |  out|    1|     ap_fifo|           cfg0_s|       pointer|
|cfg1_s_din             |  out|   16|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_num_data_valid  |   in|    3|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_fifo_cap        |   in|    3|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_full_n          |   in|    1|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_write           |  out|    1|     ap_fifo|           cfg1_s|       pointer|
|cfg2_s_din             |  out|   16|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_num_data_valid  |   in|    3|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_fifo_cap        |   in|    3|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_full_n          |   in|    1|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_write           |  out|    1|     ap_fifo|           cfg2_s|       pointer|
|cfg3_s_din             |  out|   16|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_num_data_valid  |   in|    3|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_fifo_cap        |   in|    3|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_full_n          |   in|    1|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_write           |  out|    1|     ap_fifo|           cfg3_s|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

