

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Mon Apr  8 12:37:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     4.935|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  231|  2093671|  231|  2093671|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  230|  2093670| 23 ~ 1935 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   18|     1930|         10|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	15  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	5  / true
15 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 16 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 17 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 18 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 19 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 20 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 21 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 22 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 23 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 24 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 25 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 26 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 27 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str201, i32 0, i32 0, [1 x i8]* @p_str202, [1 x i8]* @p_str203, [1 x i8]* @p_str204, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str205, [1 x i8]* @p_str206)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 30 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 31 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 32 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 33 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 34 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 35 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)"   --->   Operation 36 'read' 'p_src_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)"   --->   Operation 37 'read' 'p_src_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %p_src_cols_V_read_1 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:439->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.63ns)   --->   "%widthloop = add i11 2, %tmp_75" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:439->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'add' 'widthloop' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i32 %p_src_rows_V_read_1 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i32 %p_src_rows_V_read_1 to i2"   --->   Operation 46 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i32 %p_src_rows_V_read_1 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.63ns)   --->   "%tmp = add i11 2, %tmp_77" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'add' 'tmp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i32 %p_src_cols_V_read_1 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i32 %p_src_cols_V_read_1 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i32 %p_src_rows_V_read_1 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'trunc' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_77, i1 false)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.54ns)   --->   "%tmp_53 = add i12 2, %tmp_50" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'add' 'tmp_53' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_227_cast_cast = zext i12 %tmp_53 to i13" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'zext' 'tmp_227_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.56ns)   --->   "%tmp_54 = add i2 -1, %tmp_78" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'add' 'tmp_54' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %p_src_rows_V_read_1 to i1"   --->   Operation 56 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_68 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_94, i1 false)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_231_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'sext' 'tmp_231_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_231_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'sext' 'tmp_231_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_231_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'sext' 'tmp_231_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_231_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'zext' 'tmp_231_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_231_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'sext' 'tmp_231_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_231_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'zext' 'tmp_231_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_55 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_75, i1 false)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.54ns)   --->   "%tmp_56 = add i12 -2, %tmp_55" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'add' 'tmp_56' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_68_cast_cast = zext i12 %tmp_56 to i13" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'zext' 'tmp_68_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.97ns)   --->   "%tmp_70 = xor i2 %tmp_68, -2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'xor' 'tmp_70' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.56ns)   --->   "%tmp_72 = add i2 -1, %tmp_88" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'add' 'tmp_72' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.76ns)   --->   "br label %0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 70 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%t_V_cast = zext i11 %t_V to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %t_V, %tmp" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)"   --->   Operation 73 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.88ns)   --->   "%tmp_s = icmp ult i11 %t_V, %tmp_77" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_97 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'partselect' 'tmp_97' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.77ns)   --->   "%icmp = icmp ne i10 %tmp_97, 0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'icmp' 'icmp' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.88ns)   --->   "%tmp_59 = icmp eq i11 %t_V, 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'icmp' 'tmp_59' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.88ns)   --->   "%tmp_190_1 = icmp eq i11 %t_V, 0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'icmp' 'tmp_190_1' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.88ns)   --->   "%tmp_62 = icmp ugt i11 %t_V, %tmp_77" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'icmp' 'tmp_62' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.63ns)   --->   "%tmp_67 = add i12 %t_V_cast, -1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'add' 'tmp_67' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_67, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'bitselect' 'tmp_99' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.63ns)   --->   "%p_assign_7 = sub i12 1, %t_V_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'sub' 'p_assign_7' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.63ns)   --->   "%p_assign_6_1 = add i12 %t_V_cast, -2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'add' 'p_assign_6_1' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_1, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'bitselect' 'tmp_101' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.63ns)   --->   "%p_assign_7_1 = sub i12 2, %t_V_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'sub' 'p_assign_7_1' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.69ns)   --->   "%p_p2_i485_i_1 = select i1 %tmp_101, i12 %p_assign_7_1, i12 %p_assign_6_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'select' 'p_p2_i485_i_1' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.99ns)   --->   "%tmp_225_1 = icmp slt i12 %p_p2_i485_i_1, %tmp_92" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'icmp' 'tmp_225_1' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i12 %p_p2_i485_i_1 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'trunc' 'tmp_102' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.63ns)   --->   "%p_assign_6_2 = add i12 %t_V_cast, -3" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'add' 'p_assign_6_2' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_2, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'bitselect' 'tmp_104' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.63ns)   --->   "%p_assign_7_2 = sub i12 3, %t_V_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'sub' 'p_assign_7_2' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.69ns)   --->   "%p_p2_i485_i_2 = select i1 %tmp_104, i12 %p_assign_7_2, i12 %p_assign_6_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'select' 'p_p2_i485_i_2' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.99ns)   --->   "%tmp_225_2 = icmp slt i12 %p_p2_i485_i_2, %tmp_92" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'icmp' 'tmp_225_2' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i12 %p_p2_i485_i_2 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'trunc' 'tmp_105' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 97 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_67, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'bitselect' 'tmp_98' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%rev = xor i1 %tmp_98, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'xor' 'rev' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.99ns)   --->   "%tmp_69 = icmp slt i12 %tmp_67, %tmp_92" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'tmp_69' <Predicate = (tmp_62)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%or_cond_i484_i = and i1 %tmp_69, %rev" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'and' 'or_cond_i484_i' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.69ns)   --->   "%p_p2_i485_i = select i1 %tmp_99, i12 %p_assign_7, i12 %tmp_67" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'select' 'p_p2_i485_i' <Predicate = (tmp_62)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_p2_i485_i_cast_cast = sext i12 %p_p2_i485_i to i13" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'sext' 'p_p2_i485_i_cast_cast' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.99ns)   --->   "%tmp_71 = icmp slt i12 %p_p2_i485_i, %tmp_92" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'icmp' 'tmp_71' <Predicate = (tmp_62)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.54ns)   --->   "%p_assign_8 = sub i13 %tmp_227_cast_cast, %p_p2_i485_i_cast_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'sub' 'p_assign_8' <Predicate = (tmp_62)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_1, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'bitselect' 'tmp_100' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%rev12 = xor i1 %tmp_100, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'xor' 'rev12' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.99ns)   --->   "%tmp_216_1 = icmp slt i12 %p_assign_6_1, %tmp_92" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'icmp' 'tmp_216_1' <Predicate = (tmp_62)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%or_cond_i484_i_1 = and i1 %tmp_216_1, %rev12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'and' 'or_cond_i484_i_1' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_2, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'bitselect' 'tmp_103' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%rev13 = xor i1 %tmp_103, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'xor' 'rev13' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.99ns)   --->   "%tmp_216_2 = icmp slt i12 %p_assign_6_2, %tmp_92" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'icmp' 'tmp_216_2' <Predicate = (tmp_62)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%or_cond_i484_i_2 = and i1 %tmp_216_2, %rev13" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'and' 'or_cond_i484_i_2' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_107 = trunc i12 %tmp_67 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'trunc' 'tmp_107' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_108 = trunc i12 %p_p2_i485_i to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'trunc' 'tmp_108' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_109 = trunc i13 %p_assign_8 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'trunc' 'tmp_109' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_110 = select i1 %tmp_71, i2 %tmp_108, i2 %tmp_109" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'select' 'tmp_110' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_111 = select i1 %or_cond_i484_i, i2 %tmp_107, i2 %tmp_110" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'select' 'tmp_111' <Predicate = (tmp_62)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.56ns)   --->   "%tmp_73 = sub i2 %tmp_70, %tmp_102" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'sub' 'tmp_73' <Predicate = (tmp_62 & !tmp_225_1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_74 = select i1 %tmp_225_1, i2 %tmp_102, i2 %tmp_73" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'select' 'tmp_74' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_113 = trunc i12 %p_assign_6_1 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'trunc' 'tmp_113' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_76 = select i1 %or_cond_i484_i_1, i2 %tmp_113, i2 %tmp_74" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'select' 'tmp_76' <Predicate = (tmp_62)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_10_1_t = sub i2 %tmp_54, %tmp_76" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'sub' 'row_assign_10_1_t' <Predicate = (tmp_62)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (1.56ns)   --->   "%tmp_79 = sub i2 %tmp_70, %tmp_105" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'sub' 'tmp_79' <Predicate = (tmp_62 & !tmp_225_2)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_87 = select i1 %tmp_225_2, i2 %tmp_105, i2 %tmp_79" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'select' 'tmp_87' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_114 = trunc i12 %p_assign_6_2 to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'trunc' 'tmp_114' <Predicate = (tmp_62)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_89 = select i1 %or_cond_i484_i_2, i2 %tmp_114, i2 %tmp_87" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'select' 'tmp_89' <Predicate = (tmp_62)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_10_2_t = sub i2 %tmp_54, %tmp_89" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'sub' 'row_assign_10_2_t' <Predicate = (tmp_62)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.07>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'specregionbegin' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.97ns)   --->   "%tmp_146_0_not = xor i1 %tmp_s, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'xor' 'tmp_146_0_not' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_106 = add i2 %tmp_80, -1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'add' 'tmp_106' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_112 = sub i2 %tmp_106, %tmp_111" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'sub' 'tmp_112' <Predicate = (tmp_62)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (1.76ns)   --->   "br label %2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.60>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%t_V_3 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge473.i ]"   --->   Operation 135 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i11 %t_V_3 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'zext' 't_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_3, %widthloop" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_3, 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_115 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_3, i32 1, i32 10)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'partselect' 'tmp_115' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.77ns)   --->   "%icmp4 = icmp ne i10 %tmp_115, 0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'icmp' 'icmp4' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_3_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'add' 'ImagLoc_x' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'bitselect' 'tmp_116' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev14 = xor i1 %tmp_116, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'xor' 'rev14' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.99ns)   --->   "%tmp_64 = icmp slt i12 %ImagLoc_x, %tmp_86" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'icmp' 'tmp_64' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_64, %rev14" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'and' 'or_cond_i_i' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'bitselect' 'tmp_117' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.63ns)   --->   "%p_assign_1 = sub i12 1, %t_V_3_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'sub' 'p_assign_1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_117, i12 %p_assign_1, i12 %ImagLoc_x" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'select' 'p_p2_i_i' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast_cast = sext i12 %p_p2_i_i to i13" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'sext' 'p_p2_i_i_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.99ns)   --->   "%tmp_66 = icmp slt i12 %p_p2_i_i, %tmp_86" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'icmp' 'tmp_66' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.54ns)   --->   "%p_assign_2 = sub i13 %tmp_68_cast_cast, %p_p2_i_i_cast_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'sub' 'p_assign_2' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_64, %tmp_146_0_not" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'or' 'brmerge' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit483.i.0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %"operator().exit540.i.0", label %._crit_edge468.i.0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_190_1, label %"operator().exit540.i.1", label %._crit_edge468.i.1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %"operator().exit540.i.2", label %._crit_edge468.i.2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge466.i_ifconv"   --->   Operation 157 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader460.i.preheader.0, label %._crit_edge466.i_ifconv" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp4" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'and' 'or_cond_i' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0_ifconv, label %._crit_edge473.i" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %.critedge.i_ifconv" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast_cast = sext i12 %ImagLoc_x to i13" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'sext' 'ImagLoc_x_cast_cast' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast_cast, i13 %p_assign_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'select' 'sel_tmp' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_64_not = xor i1 %tmp_64, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'xor' 'tmp_64_not' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_116, %tmp_64_not" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'or' 'sel_tmp7' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_66, %sel_tmp7" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'and' 'sel_tmp8' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast_cast, i13 %sel_tmp" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'select' 'x' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i13 %x to i32" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:634->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'sext' 'col_assign_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i13 %x to i2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'trunc' 'tmp_118' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_81 = zext i32 %col_assign_cast to i64" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'zext' 'tmp_81' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_81" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 172 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 173 [1/1] (1.56ns)   --->   "%col_assign_3_t = sub i2 %tmp_72, %tmp_118" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'sub' 'col_assign_3_t' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_81" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_81" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge466.i_ifconv" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.62ns)   --->   "%tmp_124 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'read' 'tmp_124' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 180 [1/1] (2.62ns)   --->   "%tmp_120 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'read' 'tmp_120' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 181 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'load' 'right_border_buf_0_7' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'load' 'right_border_buf_0_8' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'right_border_buf_0_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'right_border_buf_0_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'load' 'right_border_buf_0_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str34)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'specregionbegin' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str35) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 192 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 193 [1/1] (1.77ns)   --->   "%tmp_82 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_3_t)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'mux' 'tmp_82' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_82" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 195 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 196 [1/1] (1.77ns)   --->   "%tmp_83 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_3_t)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'mux' 'tmp_83' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_83" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 198 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 199 [1/1] (1.77ns)   --->   "%tmp_84 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_3_t)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'mux' 'tmp_84' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_84" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (3.25ns)   --->   "store i8 %tmp_124, i8* %k_buf_0_val_3_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "br label %._crit_edge468.i.2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_59)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'load' 'right_border_buf_0_12' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'load' 'right_border_buf_0_13' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (3.25ns)   --->   "store i8 %tmp_120, i8* %k_buf_0_val_3_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 212 [1/1] (3.25ns)   --->   "store i8 %tmp_124, i8* %k_buf_0_val_5_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'store' <Predicate = (or_cond_i_i & !icmp & tmp_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "br label %._crit_edge468.i.0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'br' <Predicate = (or_cond_i_i & !icmp & tmp_59)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (3.25ns)   --->   "store i8 %tmp_124, i8* %k_buf_0_val_4_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'store' <Predicate = (or_cond_i_i & !icmp & tmp_190_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "br label %._crit_edge468.i.1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'br' <Predicate = (or_cond_i_i & !icmp & tmp_190_1)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'store' <Predicate = (or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 217 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'store' <Predicate = (or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "br label %._crit_edge466.i_ifconv" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'br' <Predicate = (or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (1.77ns)   --->   "%tmp_85 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_112)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'mux' 'tmp_85' <Predicate = (tmp_62)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_62, i8 %tmp_85, i8 %col_buf_0_val_0_0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'select' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (1.77ns)   --->   "%tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'mux' 'tmp_90' <Predicate = (tmp_62)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_62, i8 %tmp_90, i8 %col_buf_0_val_1_0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'select' 'src_kernel_win_0_va_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (1.77ns)   --->   "%tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'mux' 'tmp_91' <Predicate = (tmp_62)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_62, i8 %tmp_91, i8 %col_buf_0_val_2_0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'select' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_4" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'load' 'src_kernel_win_0_va_12' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%r_V_0_1_cast = zext i8 %src_kernel_win_0_va_12 to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'zext' 'r_V_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node sum_V_0_1)   --->   "%r_V_2_0_1 = mul i10 %tmp_231_0_1_cast, %r_V_0_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'mul' 'r_V_2_0_1' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_4" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 230 [2/3] (1.05ns) (grouped into DSP with root node sum_V_0_1)   --->   "%r_V_2_0_1 = mul i10 %tmp_231_0_1_cast, %r_V_0_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'mul' 'r_V_2_0_1' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%r_V_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'zext' 'r_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_9 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_2_0_2 = mul i10 %tmp_231_0_2_cast, %r_V_0_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'mul' 'r_V_2_0_2' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.93>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_3" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'load' 'src_kernel_win_0_va_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_5" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'load' 'src_kernel_win_0_va_13' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%r_V_0_cast = zext i8 %src_kernel_win_0_va_13 to i9" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'zext' 'r_V_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (1.91ns)   --->   "%r_V_2 = sub i9 0, %r_V_0_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'sub' 'r_V_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_232_0_cast = sext i9 %r_V_2 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'sext' 'tmp_232_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node sum_V_0_1)   --->   "%r_V_2_0_1 = mul i10 %tmp_231_0_1_cast, %r_V_0_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'mul' 'r_V_2_0_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 241 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_1)   --->   "%tmp_232_0_1_cast = sext i10 %r_V_2_0_1 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'sext' 'tmp_232_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_1 = add i11 %tmp_232_0_cast, %tmp_232_0_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'add' 'sum_V_0_1' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 243 [2/3] (1.05ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_2_0_2 = mul i10 %tmp_231_0_2_cast, %r_V_0_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'mul' 'r_V_2_0_2' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i8 %src_kernel_win_0_va_11 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'zext' 'r_V_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 245 [3/3] (1.05ns) (grouped into DSP with root node sum_V_1_1)   --->   "%r_V_2_1 = mul i11 %tmp_231_1_cast, %r_V_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'mul' 'r_V_2_1' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_213_cast = zext i8 %src_kernel_win_0_va_10 to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'zext' 'r_V_213_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_10 : Operation 247 [3/3] (1.05ns) (grouped into DSP with root node tmp27)   --->   "%r_V_2_2 = mul i10 %tmp_231_2_cast, %r_V_213_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'mul' 'r_V_2_2' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str34, i32 %tmp_63)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_5" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_3" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "br label %2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_2_0_2 = mul i10 %tmp_231_0_2_cast, %r_V_0_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 257 'mul' 'r_V_2_0_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp_232_0_2_cast_cas = sext i10 %r_V_2_0_2 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 258 'sext' 'tmp_232_0_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_2 = add i11 %tmp_232_0_2_cast_cas, %sum_V_0_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 259 'add' 'sum_V_0_2' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node sum_V_1_1)   --->   "%r_V_2_1 = mul i11 %tmp_231_1_cast, %r_V_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 260 'mul' 'r_V_2_1' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%r_V_1_2_cast = zext i8 %src_kernel_win_0_va_7 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 261 'zext' 'r_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_11 : Operation 262 [3/3] (1.05ns) (grouped into DSP with root node tmp25)   --->   "%r_V_2_1_2 = mul i12 %tmp_231_1_2_cast, %r_V_1_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 262 'mul' 'r_V_2_1_2' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 263 [2/3] (1.05ns) (grouped into DSP with root node tmp27)   --->   "%r_V_2_2 = mul i10 %tmp_231_2_cast, %r_V_213_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 263 'mul' 'r_V_2_2' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%r_V_213_1_cast = zext i8 %src_kernel_win_0_va_9 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 264 'zext' 'r_V_213_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_11 : Operation 265 [3/3] (1.05ns) (grouped into DSP with root node tmp26)   --->   "%r_V_2_2_1 = mul i11 %tmp_231_2_1_cast, %r_V_213_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 265 'mul' 'r_V_2_2_1' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.02>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = sext i11 %sum_V_0_2 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 266 'sext' 'sum_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_12 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node sum_V_1_1)   --->   "%r_V_2_1 = mul i11 %tmp_231_1_cast, %r_V_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 267 'mul' 'r_V_2_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into DSP with root node sum_V_1_1)   --->   "%tmp_232_1_cast_cast = sext i11 %r_V_2_1 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 268 'sext' 'tmp_232_1_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_1_1 = add i12 %tmp_232_1_cast_cast, %sum_V_0_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 269 'add' 'sum_V_1_1' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node tmp25)   --->   "%r_V_2_1_2 = mul i12 %tmp_231_1_2_cast, %r_V_1_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 270 'mul' 'r_V_2_1_2' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 271 [1/3] (0.00ns) (grouped into DSP with root node tmp27)   --->   "%r_V_2_2 = mul i10 %tmp_231_2_cast, %r_V_213_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 271 'mul' 'r_V_2_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 272 [2/3] (1.05ns) (grouped into DSP with root node tmp26)   --->   "%r_V_2_2_1 = mul i11 %tmp_231_2_1_cast, %r_V_213_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 272 'mul' 'r_V_2_2_1' <Predicate = (or_cond_i)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_232_2_2_cast_cas = zext i8 %src_kernel_win_0_va_6 to i10" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 273 'zext' 'tmp_232_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp27 = add i10 %tmp_232_2_2_cast_cas, %r_V_2_2" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 274 'add' 'tmp27' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.56>
ST_13 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node tmp25)   --->   "%r_V_2_1_2 = mul i12 %tmp_231_1_2_cast, %r_V_1_2_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 275 'mul' 'r_V_2_1_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node tmp26)   --->   "%r_V_2_2_1 = mul i11 %tmp_231_2_1_cast, %r_V_213_1_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 276 'mul' 'r_V_2_2_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 277 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp25 = add i12 %r_V_2_1_2, %sum_V_1_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 277 'add' 'tmp25' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i10 %tmp27 to i11" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 278 'sext' 'tmp27_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp26 = add i11 %r_V_2_2_1, %tmp27_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 279 'add' 'tmp26' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i11 %tmp26 to i12" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 280 'sext' 'tmp26_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (1.54ns)   --->   "%p_Val2_s = add i12 %tmp25, %tmp26_cast" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 281 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 282 'bitselect' 'p_Result_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 283 'bitselect' 'tmp_122' <Predicate = (or_cond_i)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.58>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%p_Val2_1 = sext i12 %p_Val2_s to i16" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 284 'sext' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node p_i_i)   --->   "%p_not1_i_i = xor i1 %tmp_122, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 285 'xor' 'p_not1_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node p_i_i)   --->   "%underflow = and i1 %p_Result_s, %p_not1_i_i" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 286 'and' 'underflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%brmerge2_i_i = xor i1 %p_Result_s, %tmp_122" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 287 'xor' 'brmerge2_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_Result_not = xor i1 %p_Result_s, true" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 288 'xor' 'p_Result_not' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%brmerge3_i_i = or i1 %tmp_122, %p_Result_not" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 289 'or' 'brmerge3_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_mux_i_i = select i1 %brmerge2_i_i, i16 32767, i16 %p_Val2_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 290 'select' 'p_mux_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_i_i = select i1 %underflow, i16 -32768, i16 %p_Val2_1" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 291 'select' 'p_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %brmerge3_i_i, i16 %p_mux_i_i, i16 %p_i_i" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:349->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 292 'select' 'p_Val2_5' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %p_dst_data_stream_V, i16 %p_Val2_5)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 293 'write' <Predicate = (or_cond_i)> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge473.i" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 294 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_57)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 295 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "br label %0" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111111111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111111111111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111111111111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111111111111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111111111111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111111111111]
right_border_buf_0_s   (alloca           ) [ 0011111111111111]
right_border_buf_0_1   (alloca           ) [ 0011111111111111]
right_border_buf_0_2   (alloca           ) [ 0011111111111111]
right_border_buf_0_3   (alloca           ) [ 0011111111111111]
right_border_buf_0_4   (alloca           ) [ 0011111111111111]
right_border_buf_0_5   (alloca           ) [ 0011111111111111]
StgValue_28            (specinterface    ) [ 0000000000000000]
StgValue_29            (specinterface    ) [ 0000000000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000000000]
p_src_cols_V_read_1    (read             ) [ 0000000000000000]
p_src_rows_V_read_1    (read             ) [ 0000000000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111111111]
k_buf_0_val_4          (alloca           ) [ 0011111111111111]
k_buf_0_val_5          (alloca           ) [ 0011111111111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000000000]
rend_i_i_0             (specregionend    ) [ 0000000000000000]
tmp_75                 (trunc            ) [ 0000000000000000]
widthloop              (add              ) [ 0011111111111111]
tmp_77                 (trunc            ) [ 0011111111111111]
tmp_78                 (trunc            ) [ 0000000000000000]
tmp_80                 (trunc            ) [ 0011111111111111]
tmp                    (add              ) [ 0011111111111111]
tmp_86                 (trunc            ) [ 0011111111111111]
tmp_88                 (trunc            ) [ 0000000000000000]
tmp_92                 (trunc            ) [ 0011111111111111]
tmp_50                 (bitconcatenate   ) [ 0000000000000000]
tmp_53                 (add              ) [ 0000000000000000]
tmp_227_cast_cast      (zext             ) [ 0011111111111111]
tmp_54                 (add              ) [ 0011111111111111]
tmp_94                 (trunc            ) [ 0000000000000000]
tmp_68                 (bitconcatenate   ) [ 0000000000000000]
tmp_231_0_1_cast       (sext             ) [ 0011111111111111]
tmp_231_0_2_cast       (sext             ) [ 0011111111111111]
tmp_231_1_cast         (sext             ) [ 0011111111111111]
tmp_231_1_2_cast       (zext             ) [ 0011111111111111]
tmp_231_2_cast         (sext             ) [ 0011111111111111]
tmp_231_2_1_cast       (zext             ) [ 0011111111111111]
tmp_55                 (bitconcatenate   ) [ 0000000000000000]
tmp_56                 (add              ) [ 0000000000000000]
tmp_68_cast_cast       (zext             ) [ 0011111111111111]
tmp_70                 (xor              ) [ 0011111111111111]
tmp_72                 (add              ) [ 0011111111111111]
StgValue_69            (br               ) [ 0111111111111111]
t_V                    (phi              ) [ 0010000000000000]
t_V_cast               (zext             ) [ 0000000000000000]
exitcond1              (icmp             ) [ 0011111111111111]
StgValue_73            (speclooptripcount) [ 0000000000000000]
i_V                    (add              ) [ 0111111111111111]
StgValue_75            (br               ) [ 0000000000000000]
tmp_s                  (icmp             ) [ 0001111111111110]
tmp_97                 (partselect       ) [ 0000000000000000]
icmp                   (icmp             ) [ 0001111111111110]
tmp_59                 (icmp             ) [ 0001111111111110]
tmp_190_1              (icmp             ) [ 0001111111111110]
tmp_62                 (icmp             ) [ 0001111111111110]
tmp_67                 (add              ) [ 0001000000000000]
tmp_99                 (bitselect        ) [ 0001000000000000]
p_assign_7             (sub              ) [ 0001000000000000]
p_assign_6_1           (add              ) [ 0001000000000000]
tmp_101                (bitselect        ) [ 0000000000000000]
p_assign_7_1           (sub              ) [ 0000000000000000]
p_p2_i485_i_1          (select           ) [ 0000000000000000]
tmp_225_1              (icmp             ) [ 0001000000000000]
tmp_102                (trunc            ) [ 0001000000000000]
p_assign_6_2           (add              ) [ 0001000000000000]
tmp_104                (bitselect        ) [ 0000000000000000]
p_assign_7_2           (sub              ) [ 0000000000000000]
p_p2_i485_i_2          (select           ) [ 0000000000000000]
tmp_225_2              (icmp             ) [ 0001000000000000]
tmp_105                (trunc            ) [ 0001000000000000]
StgValue_97            (ret              ) [ 0000000000000000]
tmp_98                 (bitselect        ) [ 0000000000000000]
rev                    (xor              ) [ 0000000000000000]
tmp_69                 (icmp             ) [ 0000000000000000]
or_cond_i484_i         (and              ) [ 0000000000000000]
p_p2_i485_i            (select           ) [ 0000000000000000]
p_p2_i485_i_cast_cast  (sext             ) [ 0000000000000000]
tmp_71                 (icmp             ) [ 0000000000000000]
p_assign_8             (sub              ) [ 0000000000000000]
tmp_100                (bitselect        ) [ 0000000000000000]
rev12                  (xor              ) [ 0000000000000000]
tmp_216_1              (icmp             ) [ 0000000000000000]
or_cond_i484_i_1       (and              ) [ 0000000000000000]
tmp_103                (bitselect        ) [ 0000000000000000]
rev13                  (xor              ) [ 0000000000000000]
tmp_216_2              (icmp             ) [ 0000000000000000]
or_cond_i484_i_2       (and              ) [ 0000000000000000]
tmp_107                (trunc            ) [ 0000000000000000]
tmp_108                (trunc            ) [ 0000000000000000]
tmp_109                (trunc            ) [ 0000000000000000]
tmp_110                (select           ) [ 0000000000000000]
tmp_111                (select           ) [ 0000100000000000]
tmp_73                 (sub              ) [ 0000000000000000]
tmp_74                 (select           ) [ 0000000000000000]
tmp_113                (trunc            ) [ 0000000000000000]
tmp_76                 (select           ) [ 0000000000000000]
row_assign_10_1_t      (sub              ) [ 0000111111111110]
tmp_79                 (sub              ) [ 0000000000000000]
tmp_87                 (select           ) [ 0000000000000000]
tmp_114                (trunc            ) [ 0000000000000000]
tmp_89                 (select           ) [ 0000000000000000]
row_assign_10_2_t      (sub              ) [ 0000111111111110]
StgValue_129           (specloopname     ) [ 0000000000000000]
tmp_57                 (specregionbegin  ) [ 0000011111111111]
tmp_146_0_not          (xor              ) [ 0000011111111110]
tmp_106                (add              ) [ 0000000000000000]
tmp_112                (sub              ) [ 0000011111111110]
StgValue_134           (br               ) [ 0011111111111111]
t_V_3                  (phi              ) [ 0000010000011110]
t_V_3_cast             (zext             ) [ 0000000000000000]
exitcond               (icmp             ) [ 0011111111111111]
j_V                    (add              ) [ 0011111111111111]
tmp_115                (partselect       ) [ 0000000000000000]
icmp4                  (icmp             ) [ 0000000000000000]
ImagLoc_x              (add              ) [ 0000011000000000]
tmp_116                (bitselect        ) [ 0000011000000000]
rev14                  (xor              ) [ 0000000000000000]
tmp_64                 (icmp             ) [ 0000011000000000]
or_cond_i_i            (and              ) [ 0011111111111111]
tmp_117                (bitselect        ) [ 0000000000000000]
p_assign_1             (sub              ) [ 0000000000000000]
p_p2_i_i               (select           ) [ 0000000000000000]
p_p2_i_i_cast_cast     (sext             ) [ 0000011000000000]
tmp_66                 (icmp             ) [ 0000011000000000]
p_assign_2             (sub              ) [ 0000011000000000]
brmerge                (or               ) [ 0000011100000000]
StgValue_153           (br               ) [ 0000000000000000]
StgValue_154           (br               ) [ 0000000000000000]
StgValue_155           (br               ) [ 0000000000000000]
StgValue_156           (br               ) [ 0000000000000000]
StgValue_157           (br               ) [ 0000000000000000]
StgValue_158           (br               ) [ 0000000000000000]
or_cond_i              (and              ) [ 0000011111111110]
StgValue_160           (br               ) [ 0000000000000000]
StgValue_161           (br               ) [ 0000000000000000]
ImagLoc_x_cast_cast    (sext             ) [ 0000000000000000]
sel_tmp                (select           ) [ 0000000000000000]
tmp_64_not             (xor              ) [ 0000000000000000]
sel_tmp7               (or               ) [ 0000000000000000]
sel_tmp8               (and              ) [ 0000000000000000]
x                      (select           ) [ 0000000000000000]
col_assign_cast        (sext             ) [ 0000000000000000]
tmp_118                (trunc            ) [ 0000000000000000]
tmp_81                 (zext             ) [ 0000000000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0000010100000000]
col_assign_3_t         (sub              ) [ 0000010100000000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0000010110000000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0000010110000000]
StgValue_178           (br               ) [ 0000000000000000]
tmp_124                (read             ) [ 0000010110000000]
tmp_120                (read             ) [ 0000010100000000]
right_border_buf_0_6   (load             ) [ 0000000000000000]
StgValue_182           (speclooptripcount) [ 0000000000000000]
right_border_buf_0_7   (load             ) [ 0000000000000000]
right_border_buf_0_8   (load             ) [ 0000000000000000]
right_border_buf_0_9   (load             ) [ 0000000000000000]
right_border_buf_0_10  (load             ) [ 0000000000000000]
right_border_buf_0_11  (load             ) [ 0000000000000000]
StgValue_188           (specloopname     ) [ 0000000000000000]
tmp_63                 (specregionbegin  ) [ 0000010011100000]
StgValue_190           (specpipeline     ) [ 0000000000000000]
StgValue_191           (specloopname     ) [ 0000000000000000]
k_buf_0_val_3_load     (load             ) [ 0000010010000000]
tmp_82                 (mux              ) [ 0000000000000000]
col_buf_0_val_0_0      (select           ) [ 0000010010000000]
k_buf_0_val_4_load     (load             ) [ 0000010010000000]
tmp_83                 (mux              ) [ 0000000000000000]
col_buf_0_val_1_0      (select           ) [ 0000010010000000]
k_buf_0_val_5_load     (load             ) [ 0000000000000000]
tmp_84                 (mux              ) [ 0000000000000000]
col_buf_0_val_2_0      (select           ) [ 0000010010000000]
StgValue_201           (store            ) [ 0000000000000000]
StgValue_202           (br               ) [ 0000000000000000]
right_border_buf_0_12  (load             ) [ 0000000000000000]
right_border_buf_0_13  (load             ) [ 0000000000000000]
StgValue_205           (store            ) [ 0000000000000000]
StgValue_206           (store            ) [ 0000000000000000]
StgValue_207           (store            ) [ 0000000000000000]
StgValue_208           (store            ) [ 0000000000000000]
StgValue_209           (store            ) [ 0000000000000000]
StgValue_210           (store            ) [ 0000000000000000]
StgValue_211           (store            ) [ 0000000000000000]
StgValue_212           (store            ) [ 0000000000000000]
StgValue_213           (br               ) [ 0000000000000000]
StgValue_214           (store            ) [ 0000000000000000]
StgValue_215           (br               ) [ 0000000000000000]
StgValue_216           (store            ) [ 0000000000000000]
StgValue_217           (store            ) [ 0000000000000000]
StgValue_218           (br               ) [ 0000000000000000]
tmp_85                 (mux              ) [ 0000000000000000]
src_kernel_win_0_va_6  (select           ) [ 0000010001111000]
tmp_90                 (mux              ) [ 0000000000000000]
src_kernel_win_0_va_7  (select           ) [ 0000010001110000]
tmp_91                 (mux              ) [ 0000000000000000]
src_kernel_win_0_va_8  (select           ) [ 0000010001000000]
src_kernel_win_0_va_12 (load             ) [ 0000000000000000]
r_V_0_1_cast           (zext             ) [ 0000010001100000]
src_kernel_win_0_va_16 (load             ) [ 0000010001100000]
StgValue_229           (store            ) [ 0000000000000000]
r_V_0_2_cast           (zext             ) [ 0000010000110000]
src_kernel_win_0_va_9  (load             ) [ 0000010000010000]
src_kernel_win_0_va_10 (load             ) [ 0000000000000000]
src_kernel_win_0_va_11 (load             ) [ 0000000000000000]
src_kernel_win_0_va_13 (load             ) [ 0000000000000000]
r_V_0_cast             (zext             ) [ 0000000000000000]
r_V_2                  (sub              ) [ 0000000000000000]
tmp_232_0_cast         (sext             ) [ 0000000000000000]
r_V_2_0_1              (mul              ) [ 0000000000000000]
tmp_232_0_1_cast       (sext             ) [ 0000000000000000]
sum_V_0_1              (add              ) [ 0000010000010000]
r_V_1_cast             (zext             ) [ 0000010000011000]
r_V_213_cast           (zext             ) [ 0000010000011000]
src_kernel_win_0_va_14 (load             ) [ 0000000000000000]
src_kernel_win_0_va_15 (load             ) [ 0000000000000000]
empty                  (specregionend    ) [ 0000000000000000]
StgValue_251           (store            ) [ 0000000000000000]
StgValue_252           (store            ) [ 0000000000000000]
StgValue_253           (store            ) [ 0000000000000000]
StgValue_254           (store            ) [ 0000000000000000]
StgValue_255           (store            ) [ 0000000000000000]
StgValue_256           (br               ) [ 0011111111111111]
r_V_2_0_2              (mul              ) [ 0000000000000000]
tmp_232_0_2_cast_cas   (sext             ) [ 0000000000000000]
sum_V_0_2              (add              ) [ 0000010000001000]
r_V_1_2_cast           (zext             ) [ 0000010000001100]
r_V_213_1_cast         (zext             ) [ 0000010000001100]
sum_V_0_2_cast         (sext             ) [ 0000000000000000]
r_V_2_1                (mul              ) [ 0000000000000000]
tmp_232_1_cast_cast    (sext             ) [ 0000000000000000]
sum_V_1_1              (add              ) [ 0000010000000100]
r_V_2_2                (mul              ) [ 0000000000000000]
tmp_232_2_2_cast_cas   (zext             ) [ 0000000000000000]
tmp27                  (add              ) [ 0000010000000100]
r_V_2_1_2              (mul              ) [ 0000000000000000]
r_V_2_2_1              (mul              ) [ 0000000000000000]
tmp25                  (add              ) [ 0000000000000000]
tmp27_cast             (sext             ) [ 0000000000000000]
tmp26                  (add              ) [ 0000000000000000]
tmp26_cast             (sext             ) [ 0000000000000000]
p_Val2_s               (add              ) [ 0000010000000010]
p_Result_s             (bitselect        ) [ 0000010000000010]
tmp_122                (bitselect        ) [ 0000010000000010]
p_Val2_1               (sext             ) [ 0000000000000000]
p_not1_i_i             (xor              ) [ 0000000000000000]
underflow              (and              ) [ 0000000000000000]
brmerge2_i_i           (xor              ) [ 0000000000000000]
p_Result_not           (xor              ) [ 0000000000000000]
brmerge3_i_i           (or               ) [ 0000000000000000]
p_mux_i_i              (select           ) [ 0000000000000000]
p_i_i                  (select           ) [ 0000000000000000]
p_Val2_5               (select           ) [ 0000000000000000]
StgValue_293           (write            ) [ 0000000000000000]
StgValue_294           (br               ) [ 0000000000000000]
empty_77               (specregionend    ) [ 0000000000000000]
StgValue_296           (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="src_kernel_win_0_va_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_4_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_5_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_kernel_val_2_V_1_s_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_kernel_val_2_V_0_s_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_1_V_2_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_1_V_0_s_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_kernel_val_0_V_2_s_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_kernel_val_0_V_1_s_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_src_cols_V_read_1_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_src_rows_V_read_1_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_124/6 tmp_120/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_293_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_293/14 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_buf_0_val_3_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="1"/>
<pin id="307" dir="0" index="4" bw="11" slack="1"/>
<pin id="308" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
<pin id="310" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/6 StgValue_201/7 StgValue_205/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="k_buf_0_val_4_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2"/>
<pin id="315" dir="0" index="4" bw="11" slack="1"/>
<pin id="316" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
<pin id="318" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/6 StgValue_214/8 StgValue_217/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="k_buf_0_val_5_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2"/>
<pin id="311" dir="0" index="4" bw="11" slack="1"/>
<pin id="312" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
<pin id="314" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/6 StgValue_212/8 StgValue_216/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="t_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="t_V_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="11" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="t_V_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="1"/>
<pin id="332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="t_V_3_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="11" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 tmp_120 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_75_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="widthloop_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_77_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_78_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_80_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_86_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_88_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_92_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_50_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_53_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="12" slack="0"/>
<pin id="399" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_227_cast_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_227_cast_cast/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_54_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_94_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_68_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_231_0_1_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_231_0_1_cast/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_231_0_2_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_231_0_2_cast/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_231_1_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_231_1_cast/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_231_1_2_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_231_1_2_cast/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_231_2_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_231_2_cast/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_231_2_1_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_231_2_1_cast/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_55_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_56_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="0"/>
<pin id="459" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_68_cast_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_cast_cast/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_70_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_72_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="t_V_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="11" slack="1"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="i_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_97_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_59_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_190_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_190_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_62_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="0" index="1" bw="11" slack="1"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_67_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_99_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="12" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_assign_7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_assign_6_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="2" slack="0"/>
<pin id="554" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_101_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="12" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_assign_7_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="11" slack="0"/>
<pin id="568" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_1/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_p2_i485_i_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="12" slack="0"/>
<pin id="574" dir="0" index="2" bw="12" slack="0"/>
<pin id="575" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i485_i_1/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_225_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="0" index="1" bw="12" slack="1"/>
<pin id="582" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_225_1/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_102_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_assign_6_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="0"/>
<pin id="590" dir="0" index="1" bw="3" slack="0"/>
<pin id="591" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_104_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="12" slack="0"/>
<pin id="597" dir="0" index="2" bw="5" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_assign_7_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_2/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_p2_i485_i_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="0"/>
<pin id="611" dir="0" index="2" bw="12" slack="0"/>
<pin id="612" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i485_i_2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_225_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="0"/>
<pin id="618" dir="0" index="1" bw="12" slack="1"/>
<pin id="619" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_225_2/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_105_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_98_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="12" slack="1"/>
<pin id="628" dir="0" index="2" bw="5" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="rev_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_69_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="1"/>
<pin id="640" dir="0" index="1" bw="12" slack="2"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_cond_i484_i_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i484_i/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_p2_i485_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="12" slack="1"/>
<pin id="651" dir="0" index="2" bw="12" slack="1"/>
<pin id="652" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i485_i/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_p2_i485_i_cast_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i485_i_cast_cast/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_71_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="0" index="1" bw="12" slack="2"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_assign_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="2"/>
<pin id="664" dir="0" index="1" bw="12" slack="0"/>
<pin id="665" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_100_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="12" slack="1"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="rev12_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev12/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_216_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="1"/>
<pin id="682" dir="0" index="1" bw="12" slack="2"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_216_1/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_cond_i484_i_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i484_i_1/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_103_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="12" slack="1"/>
<pin id="693" dir="0" index="2" bw="5" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="rev13_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev13/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_216_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="1"/>
<pin id="705" dir="0" index="1" bw="12" slack="2"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_216_2/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="or_cond_i484_i_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i484_i_2/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_107_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="1"/>
<pin id="715" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_108_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_109_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="0"/>
<pin id="722" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_110_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="2" slack="0"/>
<pin id="727" dir="0" index="2" bw="2" slack="0"/>
<pin id="728" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_111_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="2" slack="0"/>
<pin id="735" dir="0" index="2" bw="2" slack="0"/>
<pin id="736" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_73_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="2"/>
<pin id="742" dir="0" index="1" bw="2" slack="1"/>
<pin id="743" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_73/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_74_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="2" slack="1"/>
<pin id="747" dir="0" index="2" bw="2" slack="0"/>
<pin id="748" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_113_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="1"/>
<pin id="752" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_113/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_76_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="0" index="2" bw="2" slack="0"/>
<pin id="757" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="row_assign_10_1_t_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="2"/>
<pin id="763" dir="0" index="1" bw="2" slack="0"/>
<pin id="764" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_10_1_t/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_79_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="2"/>
<pin id="768" dir="0" index="1" bw="2" slack="1"/>
<pin id="769" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_87_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="0" index="1" bw="2" slack="1"/>
<pin id="773" dir="0" index="2" bw="2" slack="0"/>
<pin id="774" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_114_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="1"/>
<pin id="778" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_114/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_89_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="2" slack="0"/>
<pin id="782" dir="0" index="2" bw="2" slack="0"/>
<pin id="783" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="row_assign_10_2_t_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="2"/>
<pin id="789" dir="0" index="1" bw="2" slack="0"/>
<pin id="790" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_10_2_t/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_146_0_not_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="2"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_146_0_not/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_106_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="2" slack="3"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_112_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="0" index="1" bw="2" slack="1"/>
<pin id="805" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="t_V_3_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="11" slack="0"/>
<pin id="809" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="exitcond_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="0" index="1" bw="11" slack="4"/>
<pin id="814" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="j_V_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="11" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_115_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="11" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="0" index="3" bw="5" slack="0"/>
<pin id="827" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_115/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="ImagLoc_x_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="11" slack="0"/>
<pin id="841" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_116_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="12" slack="0"/>
<pin id="847" dir="0" index="2" bw="5" slack="0"/>
<pin id="848" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_116/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="rev14_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev14/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_64_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="12" slack="0"/>
<pin id="860" dir="0" index="1" bw="12" slack="4"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_cond_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_117_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="12" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_117/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="p_assign_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="11" slack="0"/>
<pin id="880" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_p2_i_i_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="12" slack="0"/>
<pin id="886" dir="0" index="2" bw="12" slack="0"/>
<pin id="887" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_p2_i_i_cast_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="12" slack="0"/>
<pin id="893" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast_cast/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_66_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="12" slack="0"/>
<pin id="897" dir="0" index="1" bw="12" slack="4"/>
<pin id="898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="p_assign_2_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="12" slack="4"/>
<pin id="902" dir="0" index="1" bw="12" slack="0"/>
<pin id="903" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="brmerge_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="1"/>
<pin id="908" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_cond_i_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="3"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="ImagLoc_x_cast_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="12" slack="1"/>
<pin id="917" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast_cast/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sel_tmp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="0" index="1" bw="12" slack="0"/>
<pin id="921" dir="0" index="2" bw="13" slack="1"/>
<pin id="922" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_64_not_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_64_not/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sel_tmp7_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sel_tmp8_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/6 "/>
</bind>
</comp>

<comp id="939" class="1004" name="x_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="12" slack="1"/>
<pin id="942" dir="0" index="2" bw="13" slack="0"/>
<pin id="943" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="946" class="1004" name="col_assign_cast_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="13" slack="0"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_118_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="13" slack="0"/>
<pin id="952" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_118/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_81_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="13" slack="0"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="col_assign_3_t_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="2" slack="5"/>
<pin id="963" dir="0" index="1" bw="2" slack="0"/>
<pin id="964" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_3_t/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="right_border_buf_0_6_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="6"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/7 "/>
</bind>
</comp>

<comp id="969" class="1004" name="right_border_buf_0_7_load_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="6"/>
<pin id="971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="right_border_buf_0_8_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="6"/>
<pin id="974" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/7 "/>
</bind>
</comp>

<comp id="975" class="1004" name="right_border_buf_0_9_load_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="6"/>
<pin id="977" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/7 "/>
</bind>
</comp>

<comp id="978" class="1004" name="right_border_buf_0_10_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="6"/>
<pin id="980" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="right_border_buf_0_11_load_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="6"/>
<pin id="983" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_82_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="0" index="2" bw="8" slack="0"/>
<pin id="988" dir="0" index="3" bw="1" slack="0"/>
<pin id="989" dir="0" index="4" bw="2" slack="1"/>
<pin id="990" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_82/7 "/>
</bind>
</comp>

<comp id="995" class="1004" name="col_buf_0_val_0_0_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="2"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="0" index="2" bw="8" slack="0"/>
<pin id="999" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_83_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="0" index="2" bw="8" slack="0"/>
<pin id="1006" dir="0" index="3" bw="1" slack="0"/>
<pin id="1007" dir="0" index="4" bw="2" slack="1"/>
<pin id="1008" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_83/7 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="col_buf_0_val_1_0_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="2"/>
<pin id="1015" dir="0" index="1" bw="8" slack="0"/>
<pin id="1016" dir="0" index="2" bw="8" slack="0"/>
<pin id="1017" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/7 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_84_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="0" index="3" bw="1" slack="0"/>
<pin id="1025" dir="0" index="4" bw="2" slack="1"/>
<pin id="1026" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_84/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="col_buf_0_val_2_0_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="2"/>
<pin id="1033" dir="0" index="1" bw="8" slack="0"/>
<pin id="1034" dir="0" index="2" bw="8" slack="0"/>
<pin id="1035" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="right_border_buf_0_12_load_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="6"/>
<pin id="1040" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/7 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="right_border_buf_0_13_load_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="6"/>
<pin id="1043" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="StgValue_206_store_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="6"/>
<pin id="1047" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/7 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="StgValue_207_store_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="0"/>
<pin id="1051" dir="0" index="1" bw="8" slack="6"/>
<pin id="1052" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/7 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="StgValue_208_store_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="8" slack="6"/>
<pin id="1057" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/7 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="StgValue_209_store_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="0" index="1" bw="8" slack="6"/>
<pin id="1062" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/7 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="StgValue_210_store_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="8" slack="6"/>
<pin id="1067" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/7 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="StgValue_211_store_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="0" index="1" bw="8" slack="6"/>
<pin id="1072" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/7 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_85_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="1"/>
<pin id="1077" dir="0" index="2" bw="8" slack="1"/>
<pin id="1078" dir="0" index="3" bw="8" slack="1"/>
<pin id="1079" dir="0" index="4" bw="2" slack="4"/>
<pin id="1080" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_85/8 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="src_kernel_win_0_va_6_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="6"/>
<pin id="1084" dir="0" index="1" bw="8" slack="0"/>
<pin id="1085" dir="0" index="2" bw="8" slack="1"/>
<pin id="1086" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/8 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_90_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="8" slack="1"/>
<pin id="1091" dir="0" index="2" bw="8" slack="1"/>
<pin id="1092" dir="0" index="3" bw="8" slack="1"/>
<pin id="1093" dir="0" index="4" bw="2" slack="5"/>
<pin id="1094" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_90/8 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="src_kernel_win_0_va_7_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="6"/>
<pin id="1098" dir="0" index="1" bw="8" slack="0"/>
<pin id="1099" dir="0" index="2" bw="8" slack="1"/>
<pin id="1100" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/8 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_91_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="0" index="1" bw="8" slack="1"/>
<pin id="1105" dir="0" index="2" bw="8" slack="1"/>
<pin id="1106" dir="0" index="3" bw="8" slack="1"/>
<pin id="1107" dir="0" index="4" bw="2" slack="5"/>
<pin id="1108" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_91/8 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="src_kernel_win_0_va_8_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="6"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="0" index="2" bw="8" slack="1"/>
<pin id="1114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/8 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="src_kernel_win_0_va_12_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="7"/>
<pin id="1118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/8 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="r_V_0_1_cast_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="0"/>
<pin id="1121" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_1_cast/8 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="src_kernel_win_0_va_16_load_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="7"/>
<pin id="1125" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/8 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="StgValue_229_store_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="0" index="1" bw="8" slack="7"/>
<pin id="1129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_229/8 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="r_V_0_2_cast_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="1"/>
<pin id="1133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast/9 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="src_kernel_win_0_va_9_load_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="9"/>
<pin id="1136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/10 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="src_kernel_win_0_va_10_load_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="9"/>
<pin id="1139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/10 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="src_kernel_win_0_va_11_load_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="9"/>
<pin id="1142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/10 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="src_kernel_win_0_va_13_load_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="9"/>
<pin id="1145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/10 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="r_V_0_cast_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast/10 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="r_V_2_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="0"/>
<pin id="1153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/10 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_232_0_cast_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="9" slack="0"/>
<pin id="1158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_232_0_cast/10 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="r_V_1_cast_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/10 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="r_V_213_cast_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_213_cast/10 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="src_kernel_win_0_va_14_load_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="9"/>
<pin id="1170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/10 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="src_kernel_win_0_va_15_load_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="9"/>
<pin id="1173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/10 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="StgValue_251_store_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="2"/>
<pin id="1176" dir="0" index="1" bw="8" slack="9"/>
<pin id="1177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_251/10 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="StgValue_252_store_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="0"/>
<pin id="1180" dir="0" index="1" bw="8" slack="9"/>
<pin id="1181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_252/10 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="StgValue_253_store_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="2"/>
<pin id="1185" dir="0" index="1" bw="8" slack="9"/>
<pin id="1186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_253/10 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="StgValue_254_store_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="0"/>
<pin id="1189" dir="0" index="1" bw="8" slack="9"/>
<pin id="1190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_254/10 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="StgValue_255_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="2"/>
<pin id="1194" dir="0" index="1" bw="8" slack="9"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_255/10 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="r_V_1_2_cast_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="3"/>
<pin id="1198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_2_cast/11 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="r_V_213_1_cast_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="1"/>
<pin id="1201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_213_1_cast/11 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="sum_V_0_2_cast_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="1"/>
<pin id="1204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V_0_2_cast/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_232_2_2_cast_cas_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="4"/>
<pin id="1207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232_2_2_cast_cas/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp27_cast_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="10" slack="1"/>
<pin id="1210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp27_cast/13 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp26_cast_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="11" slack="0"/>
<pin id="1213" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp26_cast/13 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="p_Val2_s_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="12" slack="0"/>
<pin id="1216" dir="0" index="1" bw="11" slack="0"/>
<pin id="1217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="p_Result_s_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="12" slack="0"/>
<pin id="1222" dir="0" index="2" bw="5" slack="0"/>
<pin id="1223" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/13 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_122_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="12" slack="0"/>
<pin id="1230" dir="0" index="2" bw="5" slack="0"/>
<pin id="1231" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/13 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="p_Val2_1_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="12" slack="1"/>
<pin id="1237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_1/14 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="p_not1_i_i_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not1_i_i/14 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="underflow_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/14 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="brmerge2_i_i_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="0" index="1" bw="1" slack="1"/>
<pin id="1251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge2_i_i/14 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="p_Result_not_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_not/14 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="brmerge3_i_i_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge3_i_i/14 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="p_mux_i_i_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="16" slack="0"/>
<pin id="1265" dir="0" index="2" bw="12" slack="0"/>
<pin id="1266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i/14 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="p_i_i_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="16" slack="0"/>
<pin id="1273" dir="0" index="2" bw="12" slack="0"/>
<pin id="1274" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i/14 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="p_Val2_5_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="16" slack="0"/>
<pin id="1281" dir="0" index="2" bw="16" slack="0"/>
<pin id="1282" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/14 "/>
</bind>
</comp>

<comp id="1287" class="1007" name="grp_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="2" slack="7"/>
<pin id="1289" dir="0" index="1" bw="8" slack="0"/>
<pin id="1290" dir="0" index="2" bw="9" slack="0"/>
<pin id="1291" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2_0_1/8 tmp_232_0_1_cast/10 sum_V_0_1/10 "/>
</bind>
</comp>

<comp id="1294" class="1007" name="grp_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="2" slack="8"/>
<pin id="1296" dir="0" index="1" bw="8" slack="0"/>
<pin id="1297" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1298" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2_0_2/9 tmp_232_0_2_cast_cas/11 sum_V_0_2/11 "/>
</bind>
</comp>

<comp id="1300" class="1007" name="grp_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="3" slack="9"/>
<pin id="1302" dir="0" index="1" bw="8" slack="0"/>
<pin id="1303" dir="0" index="2" bw="11" slack="0"/>
<pin id="1304" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2_1/10 tmp_232_1_cast_cast/12 sum_V_1_1/12 "/>
</bind>
</comp>

<comp id="1307" class="1007" name="grp_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="2" slack="9"/>
<pin id="1309" dir="0" index="1" bw="8" slack="0"/>
<pin id="1310" dir="0" index="2" bw="8" slack="0"/>
<pin id="1311" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2_2/10 tmp27/12 "/>
</bind>
</comp>

<comp id="1314" class="1007" name="grp_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="4" slack="10"/>
<pin id="1316" dir="0" index="1" bw="8" slack="0"/>
<pin id="1317" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1318" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2_1_2/11 tmp25/13 "/>
</bind>
</comp>

<comp id="1321" class="1007" name="grp_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="3" slack="10"/>
<pin id="1323" dir="0" index="1" bw="8" slack="0"/>
<pin id="1324" dir="0" index="2" bw="10" slack="0"/>
<pin id="1325" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2_2_1/11 tmp26/13 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="src_kernel_win_0_va_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="9"/>
<pin id="1331" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1336" class="1005" name="src_kernel_win_0_va_1_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="9"/>
<pin id="1338" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="src_kernel_win_0_va_2_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="9"/>
<pin id="1344" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="src_kernel_win_0_va_3_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="8" slack="9"/>
<pin id="1350" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="src_kernel_win_0_va_4_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="7"/>
<pin id="1356" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="src_kernel_win_0_va_5_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="9"/>
<pin id="1363" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="right_border_buf_0_s_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="6"/>
<pin id="1369" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1374" class="1005" name="right_border_buf_0_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="6"/>
<pin id="1376" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="right_border_buf_0_2_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="8" slack="6"/>
<pin id="1382" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="right_border_buf_0_3_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="6"/>
<pin id="1388" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="right_border_buf_0_4_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="6"/>
<pin id="1395" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="right_border_buf_0_5_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="6"/>
<pin id="1401" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="widthloop_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="11" slack="4"/>
<pin id="1407" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="1410" class="1005" name="tmp_77_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="11" slack="1"/>
<pin id="1412" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="tmp_80_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="2" slack="3"/>
<pin id="1418" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="tmp_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="11" slack="1"/>
<pin id="1423" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1426" class="1005" name="tmp_86_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="12" slack="4"/>
<pin id="1428" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_92_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="12" slack="1"/>
<pin id="1434" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="tmp_227_cast_cast_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="13" slack="2"/>
<pin id="1444" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_227_cast_cast "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_54_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="2" slack="2"/>
<pin id="1449" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_231_0_1_cast_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="10" slack="7"/>
<pin id="1455" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="tmp_231_0_1_cast "/>
</bind>
</comp>

<comp id="1458" class="1005" name="tmp_231_0_2_cast_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="10" slack="8"/>
<pin id="1460" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="tmp_231_0_2_cast "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp_231_1_cast_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="11" slack="9"/>
<pin id="1465" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="tmp_231_1_cast "/>
</bind>
</comp>

<comp id="1468" class="1005" name="tmp_231_1_2_cast_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="12" slack="10"/>
<pin id="1470" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="tmp_231_1_2_cast "/>
</bind>
</comp>

<comp id="1473" class="1005" name="tmp_231_2_cast_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="10" slack="9"/>
<pin id="1475" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="tmp_231_2_cast "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_231_2_1_cast_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="11" slack="10"/>
<pin id="1480" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="tmp_231_2_1_cast "/>
</bind>
</comp>

<comp id="1483" class="1005" name="tmp_68_cast_cast_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="13" slack="4"/>
<pin id="1485" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="tmp_68_cast_cast "/>
</bind>
</comp>

<comp id="1488" class="1005" name="tmp_70_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="2" slack="2"/>
<pin id="1490" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="tmp_72_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="2" slack="5"/>
<pin id="1496" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="i_V_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="11" slack="0"/>
<pin id="1504" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1507" class="1005" name="tmp_s_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="2"/>
<pin id="1509" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1512" class="1005" name="icmp_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="3"/>
<pin id="1514" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_59_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="3"/>
<pin id="1519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_190_1_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="3"/>
<pin id="1523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_190_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="tmp_62_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="1"/>
<pin id="1527" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_67_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="12" slack="1"/>
<pin id="1534" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="tmp_99_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="1"/>
<pin id="1542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="p_assign_7_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="12" slack="1"/>
<pin id="1547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_assign_7 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="p_assign_6_1_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="12" slack="1"/>
<pin id="1552" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_assign_6_1 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="tmp_225_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="1"/>
<pin id="1559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_225_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_102_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="2" slack="1"/>
<pin id="1564" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="p_assign_6_2_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="12" slack="1"/>
<pin id="1570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_assign_6_2 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="tmp_225_2_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="1"/>
<pin id="1577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_225_2 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="tmp_105_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="2" slack="1"/>
<pin id="1582" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_111_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="2" slack="1"/>
<pin id="1588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="row_assign_10_1_t_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="2" slack="5"/>
<pin id="1593" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1596" class="1005" name="row_assign_10_2_t_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="2" slack="5"/>
<pin id="1598" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1601" class="1005" name="tmp_146_0_not_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="1"/>
<pin id="1603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_0_not "/>
</bind>
</comp>

<comp id="1606" class="1005" name="tmp_112_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="2" slack="4"/>
<pin id="1608" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="exitcond_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="1"/>
<pin id="1613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1615" class="1005" name="j_V_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="11" slack="0"/>
<pin id="1617" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1620" class="1005" name="ImagLoc_x_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="12" slack="1"/>
<pin id="1622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ImagLoc_x "/>
</bind>
</comp>

<comp id="1625" class="1005" name="tmp_116_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="1"/>
<pin id="1627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="tmp_64_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="1"/>
<pin id="1632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="or_cond_i_i_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1640" class="1005" name="p_p2_i_i_cast_cast_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="13" slack="1"/>
<pin id="1642" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i_i_cast_cast "/>
</bind>
</comp>

<comp id="1645" class="1005" name="tmp_66_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="1"/>
<pin id="1647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="p_assign_2_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="13" slack="1"/>
<pin id="1652" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_assign_2 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="brmerge_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="1"/>
<pin id="1657" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1662" class="1005" name="or_cond_i_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="3"/>
<pin id="1664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1666" class="1005" name="k_buf_0_val_3_addr_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="11" slack="1"/>
<pin id="1668" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1672" class="1005" name="col_assign_3_t_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="2" slack="1"/>
<pin id="1674" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_3_t "/>
</bind>
</comp>

<comp id="1679" class="1005" name="k_buf_0_val_4_addr_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="11" slack="1"/>
<pin id="1681" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1685" class="1005" name="k_buf_0_val_5_addr_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="11" slack="1"/>
<pin id="1687" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1691" class="1005" name="k_buf_0_val_3_load_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="8" slack="1"/>
<pin id="1693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_load "/>
</bind>
</comp>

<comp id="1696" class="1005" name="col_buf_0_val_0_0_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="8" slack="1"/>
<pin id="1698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="k_buf_0_val_4_load_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="1"/>
<pin id="1706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_load "/>
</bind>
</comp>

<comp id="1709" class="1005" name="col_buf_0_val_1_0_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="1"/>
<pin id="1711" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="col_buf_0_val_2_0_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="8" slack="1"/>
<pin id="1719" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="src_kernel_win_0_va_6_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="8" slack="2"/>
<pin id="1727" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="src_kernel_win_0_va_7_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="8" slack="2"/>
<pin id="1733" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="src_kernel_win_0_va_8_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="8" slack="1"/>
<pin id="1739" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="r_V_0_1_cast_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="10" slack="1"/>
<pin id="1744" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_0_1_cast "/>
</bind>
</comp>

<comp id="1747" class="1005" name="src_kernel_win_0_va_16_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="8" slack="2"/>
<pin id="1749" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="r_V_0_2_cast_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="10" slack="1"/>
<pin id="1754" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_0_2_cast "/>
</bind>
</comp>

<comp id="1757" class="1005" name="src_kernel_win_0_va_9_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="8" slack="1"/>
<pin id="1759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="sum_V_0_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="11" slack="1"/>
<pin id="1764" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="r_V_1_cast_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="11" slack="1"/>
<pin id="1769" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_cast "/>
</bind>
</comp>

<comp id="1772" class="1005" name="r_V_213_cast_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="10" slack="1"/>
<pin id="1774" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_213_cast "/>
</bind>
</comp>

<comp id="1777" class="1005" name="sum_V_0_2_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="11" slack="1"/>
<pin id="1779" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_2 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="r_V_1_2_cast_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="12" slack="1"/>
<pin id="1784" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_2_cast "/>
</bind>
</comp>

<comp id="1787" class="1005" name="r_V_213_1_cast_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="11" slack="1"/>
<pin id="1789" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_213_1_cast "/>
</bind>
</comp>

<comp id="1792" class="1005" name="sum_V_1_1_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="12" slack="1"/>
<pin id="1794" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_1 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="tmp27_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="10" slack="1"/>
<pin id="1799" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp27 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="p_Val2_s_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="12" slack="1"/>
<pin id="1804" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1807" class="1005" name="p_Result_s_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1814" class="1005" name="tmp_122_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="1"/>
<pin id="1816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="124" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="148" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="96" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="96" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="96" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="258" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="289" pin=4"/></net>

<net id="351"><net_src comp="246" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="252" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="252" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="252" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="358" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="246" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="246" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="252" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="358" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="388" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="80" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="362" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="252" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="240" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="234" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="228" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="222" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="216" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="210" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="348" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="416" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="86" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="80" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="380" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="323" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="323" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="323" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="323" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="100" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="323" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="20" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="104" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="323" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="98" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="323" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="323" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="478" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="106" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="108" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="110" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="478" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="478" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="108" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="478" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="557" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="551" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="571" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="478" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="114" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="108" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="110" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="116" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="478" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="594" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="588" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="608" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="108" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="110" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="118" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="646"><net_src comp="638" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="632" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="656"><net_src comp="648" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="648" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="653" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="108" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="110" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="118" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="674" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="108" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="110" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="118" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="711"><net_src comp="703" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="697" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="719"><net_src comp="648" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="662" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="657" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="716" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="720" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="737"><net_src comp="642" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="713" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="724" pin="3"/><net_sink comp="732" pin=2"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="758"><net_src comp="684" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="744" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="753" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="770" pin=2"/></net>

<net id="784"><net_src comp="707" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="776" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="770" pin="3"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="779" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="118" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="80" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="334" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="334" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="334" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="98" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="828"><net_src comp="100" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="334" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="20" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="102" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="836"><net_src comp="822" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="104" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="106" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="807" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="849"><net_src comp="108" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="110" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="844" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="118" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="838" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="852" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="108" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="838" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="110" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="112" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="807" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="869" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="877" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="838" pin="2"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="883" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="883" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="891" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="858" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="832" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="118" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="924" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="918" pin="3"/><net_sink comp="939" pin=2"/></net>

<net id="949"><net_src comp="939" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="939" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="946" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="965"><net_src comp="950" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="991"><net_src comp="138" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="969" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="972" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="994"><net_src comp="140" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="1000"><net_src comp="277" pin="3"/><net_sink comp="995" pin=1"/></net>

<net id="1001"><net_src comp="984" pin="5"/><net_sink comp="995" pin=2"/></net>

<net id="1009"><net_src comp="138" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="978" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="981" pin="1"/><net_sink comp="1002" pin=2"/></net>

<net id="1012"><net_src comp="140" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1018"><net_src comp="289" pin="3"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="1002" pin="5"/><net_sink comp="1013" pin=2"/></net>

<net id="1027"><net_src comp="138" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="966" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="975" pin="1"/><net_sink comp="1020" pin=2"/></net>

<net id="1030"><net_src comp="140" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1036"><net_src comp="301" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1037"><net_src comp="1020" pin="5"/><net_sink comp="1031" pin=2"/></net>

<net id="1048"><net_src comp="1031" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="1041" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="1013" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1063"><net_src comp="966" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1068"><net_src comp="1038" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1073"><net_src comp="995" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1081"><net_src comp="138" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1087"><net_src comp="1074" pin="5"/><net_sink comp="1082" pin=1"/></net>

<net id="1095"><net_src comp="138" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1101"><net_src comp="1088" pin="5"/><net_sink comp="1096" pin=1"/></net>

<net id="1109"><net_src comp="138" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1115"><net_src comp="1102" pin="5"/><net_sink comp="1110" pin=1"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1130"><net_src comp="1110" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="142" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="1140" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="1137" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1182"><net_src comp="1171" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1191"><net_src comp="1168" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1218"><net_src comp="1211" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="108" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="1214" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="110" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1232"><net_src comp="108" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="1214" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1234"><net_src comp="110" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1242"><net_src comp="118" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1247"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1256"><net_src comp="118" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="1252" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="1248" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="144" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="1235" pin="1"/><net_sink comp="1262" pin=2"/></net>

<net id="1275"><net_src comp="1243" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="146" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="1235" pin="1"/><net_sink comp="1270" pin=2"/></net>

<net id="1283"><net_src comp="1257" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="1262" pin="3"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="1270" pin="3"/><net_sink comp="1278" pin=2"/></net>

<net id="1286"><net_src comp="1278" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="1292"><net_src comp="1119" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1293"><net_src comp="1156" pin="1"/><net_sink comp="1287" pin=2"/></net>

<net id="1299"><net_src comp="1131" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1305"><net_src comp="1160" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1306"><net_src comp="1202" pin="1"/><net_sink comp="1300" pin=2"/></net>

<net id="1312"><net_src comp="1164" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1313"><net_src comp="1205" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1319"><net_src comp="1196" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1320"><net_src comp="1314" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1326"><net_src comp="1199" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1327"><net_src comp="1208" pin="1"/><net_sink comp="1321" pin=2"/></net>

<net id="1328"><net_src comp="1321" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1332"><net_src comp="150" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1335"><net_src comp="1329" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1339"><net_src comp="154" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1345"><net_src comp="158" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1351"><net_src comp="162" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1357"><net_src comp="166" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1364"><net_src comp="170" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1370"><net_src comp="174" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1377"><net_src comp="178" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1383"><net_src comp="182" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1389"><net_src comp="186" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1392"><net_src comp="1386" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1396"><net_src comp="190" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1402"><net_src comp="194" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1408"><net_src comp="352" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1413"><net_src comp="358" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1419"><net_src comp="366" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1424"><net_src comp="370" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1429"><net_src comp="376" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1435"><net_src comp="384" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1438"><net_src comp="1432" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1439"><net_src comp="1432" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1440"><net_src comp="1432" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1445"><net_src comp="402" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1450"><net_src comp="406" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1456"><net_src comp="424" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1461"><net_src comp="428" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1466"><net_src comp="432" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1471"><net_src comp="436" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1476"><net_src comp="440" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1481"><net_src comp="444" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1486"><net_src comp="462" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1491"><net_src comp="466" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1497"><net_src comp="472" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1505"><net_src comp="487" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1510"><net_src comp="493" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1515"><net_src comp="508" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1520"><net_src comp="514" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="520" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="526" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1531"><net_src comp="1525" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1535"><net_src comp="531" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1538"><net_src comp="1532" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1539"><net_src comp="1532" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1543"><net_src comp="537" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1548"><net_src comp="545" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1553"><net_src comp="551" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1556"><net_src comp="1550" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1560"><net_src comp="579" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1565"><net_src comp="584" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1571"><net_src comp="588" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1574"><net_src comp="1568" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1578"><net_src comp="616" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1583"><net_src comp="621" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1589"><net_src comp="732" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1594"><net_src comp="761" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1088" pin=4"/></net>

<net id="1599"><net_src comp="787" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1102" pin=4"/></net>

<net id="1604"><net_src comp="792" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1609"><net_src comp="802" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1074" pin=4"/></net>

<net id="1614"><net_src comp="811" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1618"><net_src comp="816" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1623"><net_src comp="838" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1628"><net_src comp="844" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1633"><net_src comp="858" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1638"><net_src comp="863" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1643"><net_src comp="891" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1648"><net_src comp="895" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1653"><net_src comp="900" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="1658"><net_src comp="905" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1660"><net_src comp="1655" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1661"><net_src comp="1655" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1665"><net_src comp="910" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1669"><net_src comp="271" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1675"><net_src comp="961" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="984" pin=4"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="1002" pin=4"/></net>

<net id="1678"><net_src comp="1672" pin="1"/><net_sink comp="1020" pin=4"/></net>

<net id="1682"><net_src comp="283" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1688"><net_src comp="295" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1694"><net_src comp="277" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="289" pin=4"/></net>

<net id="1699"><net_src comp="995" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1701"><net_src comp="1696" pin="1"/><net_sink comp="1082" pin=2"/></net>

<net id="1702"><net_src comp="1696" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1703"><net_src comp="1696" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1707"><net_src comp="289" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="1712"><net_src comp="1013" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1074" pin=2"/></net>

<net id="1714"><net_src comp="1709" pin="1"/><net_sink comp="1088" pin=2"/></net>

<net id="1715"><net_src comp="1709" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1716"><net_src comp="1709" pin="1"/><net_sink comp="1102" pin=2"/></net>

<net id="1720"><net_src comp="1031" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1074" pin=3"/></net>

<net id="1722"><net_src comp="1717" pin="1"/><net_sink comp="1088" pin=3"/></net>

<net id="1723"><net_src comp="1717" pin="1"/><net_sink comp="1102" pin=3"/></net>

<net id="1724"><net_src comp="1717" pin="1"/><net_sink comp="1110" pin=2"/></net>

<net id="1728"><net_src comp="1082" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1734"><net_src comp="1096" pin="3"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1740"><net_src comp="1110" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1745"><net_src comp="1119" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1750"><net_src comp="1123" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1755"><net_src comp="1131" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1760"><net_src comp="1134" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1765"><net_src comp="1287" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1770"><net_src comp="1160" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1775"><net_src comp="1164" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1780"><net_src comp="1294" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1785"><net_src comp="1196" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1790"><net_src comp="1199" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1795"><net_src comp="1300" pin="3"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1800"><net_src comp="1307" pin="3"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1805"><net_src comp="1214" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1810"><net_src comp="1219" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1813"><net_src comp="1807" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1817"><net_src comp="1227" pin="3"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1820"><net_src comp="1814" pin="1"/><net_sink comp="1257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {14 }
 - Input state : 
	Port: Filter2D : p_src_rows_V_read | {1 }
	Port: Filter2D : p_src_cols_V_read | {1 }
	Port: Filter2D : p_src_data_stream_V | {6 }
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
		widthloop : 1
		tmp : 1
		tmp_50 : 1
		tmp_53 : 2
		tmp_227_cast_cast : 3
		tmp_54 : 1
		tmp_68 : 1
		tmp_55 : 1
		tmp_56 : 2
		tmp_68_cast_cast : 3
		tmp_70 : 2
		tmp_72 : 1
	State 2
		t_V_cast : 1
		exitcond1 : 1
		i_V : 1
		StgValue_75 : 2
		tmp_s : 1
		tmp_97 : 1
		icmp : 2
		tmp_59 : 1
		tmp_190_1 : 1
		tmp_62 : 1
		tmp_67 : 2
		tmp_99 : 3
		p_assign_7 : 2
		p_assign_6_1 : 2
		tmp_101 : 3
		p_assign_7_1 : 2
		p_p2_i485_i_1 : 4
		tmp_225_1 : 5
		tmp_102 : 5
		p_assign_6_2 : 2
		tmp_104 : 3
		p_assign_7_2 : 2
		p_p2_i485_i_2 : 4
		tmp_225_2 : 5
		tmp_105 : 5
	State 3
		rev : 1
		or_cond_i484_i : 1
		p_p2_i485_i_cast_cast : 1
		tmp_71 : 1
		p_assign_8 : 2
		rev12 : 1
		or_cond_i484_i_1 : 1
		rev13 : 1
		or_cond_i484_i_2 : 1
		tmp_108 : 1
		tmp_109 : 3
		tmp_110 : 4
		tmp_111 : 5
		tmp_74 : 1
		tmp_76 : 1
		row_assign_10_1_t : 2
		tmp_87 : 1
		tmp_89 : 1
		row_assign_10_2_t : 2
	State 4
		tmp_112 : 1
	State 5
		t_V_3_cast : 1
		exitcond : 1
		j_V : 1
		tmp_115 : 1
		icmp4 : 2
		ImagLoc_x : 2
		tmp_116 : 3
		rev14 : 4
		tmp_64 : 3
		or_cond_i_i : 4
		tmp_117 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast_cast : 5
		tmp_66 : 5
		p_assign_2 : 6
		brmerge : 4
		or_cond_i : 3
		StgValue_160 : 3
	State 6
		sel_tmp : 1
		col_assign_cast : 1
		tmp_118 : 1
		tmp_81 : 2
		k_buf_0_val_3_addr : 3
		k_buf_0_val_3_load : 4
		col_assign_3_t : 2
		k_buf_0_val_4_addr : 3
		k_buf_0_val_4_load : 4
		k_buf_0_val_5_addr : 3
		k_buf_0_val_5_load : 4
	State 7
		tmp_82 : 1
		col_buf_0_val_0_0 : 2
		tmp_83 : 1
		col_buf_0_val_1_0 : 2
		tmp_84 : 1
		col_buf_0_val_2_0 : 2
		StgValue_206 : 3
		StgValue_207 : 1
		StgValue_208 : 3
		StgValue_209 : 1
		StgValue_210 : 1
		StgValue_211 : 3
	State 8
		src_kernel_win_0_va_6 : 1
		src_kernel_win_0_va_7 : 1
		src_kernel_win_0_va_8 : 1
		r_V_0_1_cast : 1
		r_V_2_0_1 : 2
		StgValue_229 : 2
	State 9
		r_V_2_0_2 : 1
	State 10
		r_V_0_cast : 1
		r_V_2 : 2
		tmp_232_0_cast : 3
		tmp_232_0_1_cast : 1
		sum_V_0_1 : 4
		r_V_1_cast : 1
		r_V_2_1 : 2
		r_V_213_cast : 1
		r_V_2_2 : 2
		StgValue_252 : 1
		StgValue_254 : 1
	State 11
		tmp_232_0_2_cast_cas : 1
		sum_V_0_2 : 2
		r_V_2_1_2 : 1
		r_V_2_2_1 : 1
	State 12
		tmp_232_1_cast_cast : 1
		sum_V_1_1 : 2
		tmp27 : 1
	State 13
		tmp25 : 1
		tmp26 : 1
		tmp26_cast : 2
		p_Val2_s : 3
		p_Result_s : 4
		tmp_122 : 4
	State 14
		p_Val2_5 : 1
		StgValue_293 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         exitcond1_fu_482         |    0    |    0    |    13   |
|          |           tmp_s_fu_493           |    0    |    0    |    13   |
|          |            icmp_fu_508           |    0    |    0    |    13   |
|          |           tmp_59_fu_514          |    0    |    0    |    13   |
|          |         tmp_190_1_fu_520         |    0    |    0    |    13   |
|          |           tmp_62_fu_526          |    0    |    0    |    13   |
|          |         tmp_225_1_fu_579         |    0    |    0    |    13   |
|   icmp   |         tmp_225_2_fu_616         |    0    |    0    |    13   |
|          |           tmp_69_fu_638          |    0    |    0    |    13   |
|          |           tmp_71_fu_657          |    0    |    0    |    13   |
|          |         tmp_216_1_fu_680         |    0    |    0    |    13   |
|          |         tmp_216_2_fu_703         |    0    |    0    |    13   |
|          |          exitcond_fu_811         |    0    |    0    |    13   |
|          |           icmp4_fu_832           |    0    |    0    |    13   |
|          |           tmp_64_fu_858          |    0    |    0    |    13   |
|          |           tmp_66_fu_895          |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |       p_p2_i485_i_1_fu_571       |    0    |    0    |    12   |
|          |       p_p2_i485_i_2_fu_608       |    0    |    0    |    12   |
|          |        p_p2_i485_i_fu_648        |    0    |    0    |    12   |
|          |          tmp_110_fu_724          |    0    |    0    |    2    |
|          |          tmp_111_fu_732          |    0    |    0    |    2    |
|          |           tmp_74_fu_744          |    0    |    0    |    2    |
|          |           tmp_76_fu_753          |    0    |    0    |    2    |
|          |           tmp_87_fu_770          |    0    |    0    |    2    |
|          |           tmp_89_fu_779          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_883         |    0    |    0    |    12   |
|  select  |          sel_tmp_fu_918          |    0    |    0    |    13   |
|          |             x_fu_939             |    0    |    0    |    13   |
|          |     col_buf_0_val_0_0_fu_995     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_1013    |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_1031    |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_6_fu_1082  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_7_fu_1096  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_8_fu_1110  |    0    |    0    |    8    |
|          |         p_mux_i_i_fu_1262        |    0    |    0    |    16   |
|          |           p_i_i_fu_1270          |    0    |    0    |    16   |
|          |         p_Val2_5_fu_1278         |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |         widthloop_fu_352         |    0    |    0    |    13   |
|          |            tmp_fu_370            |    0    |    0    |    13   |
|          |           tmp_53_fu_396          |    0    |    0    |    12   |
|          |           tmp_54_fu_406          |    0    |    0    |    10   |
|          |           tmp_56_fu_456          |    0    |    0    |    12   |
|          |           tmp_72_fu_472          |    0    |    0    |    10   |
|    add   |            i_V_fu_487            |    0    |    0    |    13   |
|          |           tmp_67_fu_531          |    0    |    0    |    13   |
|          |        p_assign_6_1_fu_551       |    0    |    0    |    13   |
|          |        p_assign_6_2_fu_588       |    0    |    0    |    13   |
|          |          tmp_106_fu_797          |    0    |    0    |    2    |
|          |            j_V_fu_816            |    0    |    0    |    13   |
|          |         ImagLoc_x_fu_838         |    0    |    0    |    13   |
|          |         p_Val2_s_fu_1214         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_545        |    0    |    0    |    13   |
|          |        p_assign_7_1_fu_565       |    0    |    0    |    13   |
|          |        p_assign_7_2_fu_602       |    0    |    0    |    13   |
|          |         p_assign_8_fu_662        |    0    |    0    |    12   |
|          |           tmp_73_fu_740          |    0    |    0    |    10   |
|          |     row_assign_10_1_t_fu_761     |    0    |    0    |    10   |
|    sub   |           tmp_79_fu_766          |    0    |    0    |    10   |
|          |     row_assign_10_2_t_fu_787     |    0    |    0    |    10   |
|          |          tmp_112_fu_802          |    0    |    0    |    2    |
|          |         p_assign_1_fu_877        |    0    |    0    |    13   |
|          |         p_assign_2_fu_900        |    0    |    0    |    12   |
|          |       col_assign_3_t_fu_961      |    0    |    0    |    10   |
|          |           r_V_2_fu_1150          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_82_fu_984          |    0    |    0    |    15   |
|          |          tmp_83_fu_1002          |    0    |    0    |    15   |
|    mux   |          tmp_84_fu_1020          |    0    |    0    |    15   |
|          |          tmp_85_fu_1074          |    0    |    0    |    15   |
|          |          tmp_90_fu_1088          |    0    |    0    |    15   |
|          |          tmp_91_fu_1102          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_70_fu_466          |    0    |    0    |    2    |
|          |            rev_fu_632            |    0    |    0    |    2    |
|          |           rev12_fu_674           |    0    |    0    |    2    |
|          |           rev13_fu_697           |    0    |    0    |    2    |
|    xor   |       tmp_146_0_not_fu_792       |    0    |    0    |    2    |
|          |           rev14_fu_852           |    0    |    0    |    2    |
|          |         tmp_64_not_fu_924        |    0    |    0    |    2    |
|          |        p_not1_i_i_fu_1238        |    0    |    0    |    2    |
|          |       brmerge2_i_i_fu_1248       |    0    |    0    |    2    |
|          |       p_Result_not_fu_1252       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i484_i_fu_642      |    0    |    0    |    2    |
|          |      or_cond_i484_i_1_fu_684     |    0    |    0    |    2    |
|          |      or_cond_i484_i_2_fu_707     |    0    |    0    |    2    |
|    and   |        or_cond_i_i_fu_863        |    0    |    0    |    2    |
|          |         or_cond_i_fu_910         |    0    |    0    |    2    |
|          |          sel_tmp8_fu_934         |    0    |    0    |    2    |
|          |         underflow_fu_1243        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          brmerge_fu_905          |    0    |    0    |    2    |
|    or    |          sel_tmp7_fu_929         |    0    |    0    |    2    |
|          |       brmerge3_i_i_fu_1257       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1287           |    1    |    0    |    0    |
|          |            grp_fu_1294           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1300           |    1    |    0    |    0    |
|          |            grp_fu_1307           |    1    |    0    |    0    |
|          |            grp_fu_1314           |    1    |    0    |    0    |
|          |            grp_fu_1321           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_210 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_216 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_222 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_0_s_read_fu_228 |    0    |    0    |    0    |
|   read   | p_kernel_val_0_V_2_s_read_fu_234 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_240 |    0    |    0    |    0    |
|          |  p_src_cols_V_read_1_read_fu_246 |    0    |    0    |    0    |
|          |  p_src_rows_V_read_1_read_fu_252 |    0    |    0    |    0    |
|          |          grp_read_fu_258         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_293_write_fu_264    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_75_fu_348          |    0    |    0    |    0    |
|          |           tmp_77_fu_358          |    0    |    0    |    0    |
|          |           tmp_78_fu_362          |    0    |    0    |    0    |
|          |           tmp_80_fu_366          |    0    |    0    |    0    |
|          |           tmp_86_fu_376          |    0    |    0    |    0    |
|          |           tmp_88_fu_380          |    0    |    0    |    0    |
|          |           tmp_92_fu_384          |    0    |    0    |    0    |
|   trunc  |           tmp_94_fu_412          |    0    |    0    |    0    |
|          |          tmp_102_fu_584          |    0    |    0    |    0    |
|          |          tmp_105_fu_621          |    0    |    0    |    0    |
|          |          tmp_107_fu_713          |    0    |    0    |    0    |
|          |          tmp_108_fu_716          |    0    |    0    |    0    |
|          |          tmp_109_fu_720          |    0    |    0    |    0    |
|          |          tmp_113_fu_750          |    0    |    0    |    0    |
|          |          tmp_114_fu_776          |    0    |    0    |    0    |
|          |          tmp_118_fu_950          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_50_fu_388          |    0    |    0    |    0    |
|bitconcatenate|           tmp_68_fu_416          |    0    |    0    |    0    |
|          |           tmp_55_fu_448          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     tmp_227_cast_cast_fu_402     |    0    |    0    |    0    |
|          |      tmp_231_1_2_cast_fu_436     |    0    |    0    |    0    |
|          |      tmp_231_2_1_cast_fu_444     |    0    |    0    |    0    |
|          |      tmp_68_cast_cast_fu_462     |    0    |    0    |    0    |
|          |          t_V_cast_fu_478         |    0    |    0    |    0    |
|          |         t_V_3_cast_fu_807        |    0    |    0    |    0    |
|          |           tmp_81_fu_954          |    0    |    0    |    0    |
|   zext   |       r_V_0_1_cast_fu_1119       |    0    |    0    |    0    |
|          |       r_V_0_2_cast_fu_1131       |    0    |    0    |    0    |
|          |        r_V_0_cast_fu_1146        |    0    |    0    |    0    |
|          |        r_V_1_cast_fu_1160        |    0    |    0    |    0    |
|          |       r_V_213_cast_fu_1164       |    0    |    0    |    0    |
|          |       r_V_1_2_cast_fu_1196       |    0    |    0    |    0    |
|          |      r_V_213_1_cast_fu_1199      |    0    |    0    |    0    |
|          |   tmp_232_2_2_cast_cas_fu_1205   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_231_0_1_cast_fu_424     |    0    |    0    |    0    |
|          |      tmp_231_0_2_cast_fu_428     |    0    |    0    |    0    |
|          |       tmp_231_1_cast_fu_432      |    0    |    0    |    0    |
|          |       tmp_231_2_cast_fu_440      |    0    |    0    |    0    |
|          |   p_p2_i485_i_cast_cast_fu_653   |    0    |    0    |    0    |
|          |     p_p2_i_i_cast_cast_fu_891    |    0    |    0    |    0    |
|   sext   |    ImagLoc_x_cast_cast_fu_915    |    0    |    0    |    0    |
|          |      col_assign_cast_fu_946      |    0    |    0    |    0    |
|          |      tmp_232_0_cast_fu_1156      |    0    |    0    |    0    |
|          |      sum_V_0_2_cast_fu_1202      |    0    |    0    |    0    |
|          |        tmp27_cast_fu_1208        |    0    |    0    |    0    |
|          |        tmp26_cast_fu_1211        |    0    |    0    |    0    |
|          |         p_Val2_1_fu_1235         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|           tmp_97_fu_498          |    0    |    0    |    0    |
|          |          tmp_115_fu_822          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_99_fu_537          |    0    |    0    |    0    |
|          |          tmp_101_fu_557          |    0    |    0    |    0    |
|          |          tmp_104_fu_594          |    0    |    0    |    0    |
|          |           tmp_98_fu_625          |    0    |    0    |    0    |
| bitselect|          tmp_100_fu_667          |    0    |    0    |    0    |
|          |          tmp_103_fu_690          |    0    |    0    |    0    |
|          |          tmp_116_fu_844          |    0    |    0    |    0    |
|          |          tmp_117_fu_869          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1219        |    0    |    0    |    0    |
|          |          tmp_122_fu_1227         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    6    |    0    |   825   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       ImagLoc_x_reg_1620      |   12   |
|        brmerge_reg_1655       |    1   |
|    col_assign_3_t_reg_1672    |    2   |
|   col_buf_0_val_0_0_reg_1696  |    8   |
|   col_buf_0_val_1_0_reg_1709  |    8   |
|   col_buf_0_val_2_0_reg_1717  |    8   |
|       exitcond_reg_1611       |    1   |
|          i_V_reg_1502         |   11   |
|         icmp_reg_1512         |    1   |
|          j_V_reg_1615         |   11   |
|  k_buf_0_val_3_addr_reg_1666  |   11   |
|  k_buf_0_val_3_load_reg_1691  |    8   |
|  k_buf_0_val_4_addr_reg_1679  |   11   |
|  k_buf_0_val_4_load_reg_1704  |    8   |
|  k_buf_0_val_5_addr_reg_1685  |   11   |
|      or_cond_i_i_reg_1635     |    1   |
|       or_cond_i_reg_1662      |    1   |
|      p_Result_s_reg_1807      |    1   |
|       p_Val2_s_reg_1802       |   12   |
|      p_assign_2_reg_1650      |   13   |
|     p_assign_6_1_reg_1550     |   12   |
|     p_assign_6_2_reg_1568     |   12   |
|      p_assign_7_reg_1545      |   12   |
|  p_p2_i_i_cast_cast_reg_1640  |   13   |
|     r_V_0_1_cast_reg_1742     |   10   |
|     r_V_0_2_cast_reg_1752     |   10   |
|     r_V_1_2_cast_reg_1782     |   12   |
|      r_V_1_cast_reg_1767      |   11   |
|    r_V_213_1_cast_reg_1787    |   11   |
|     r_V_213_cast_reg_1772     |   10   |
|            reg_341            |    8   |
| right_border_buf_0_1_reg_1374 |    8   |
| right_border_buf_0_2_reg_1380 |    8   |
| right_border_buf_0_3_reg_1386 |    8   |
| right_border_buf_0_4_reg_1393 |    8   |
| right_border_buf_0_5_reg_1399 |    8   |
| right_border_buf_0_s_reg_1367 |    8   |
|   row_assign_10_1_t_reg_1591  |    2   |
|   row_assign_10_2_t_reg_1596  |    2   |
|src_kernel_win_0_va_16_reg_1747|    8   |
| src_kernel_win_0_va_1_reg_1336|    8   |
| src_kernel_win_0_va_2_reg_1342|    8   |
| src_kernel_win_0_va_3_reg_1348|    8   |
| src_kernel_win_0_va_4_reg_1354|    8   |
| src_kernel_win_0_va_5_reg_1361|    8   |
| src_kernel_win_0_va_6_reg_1725|    8   |
| src_kernel_win_0_va_7_reg_1731|    8   |
| src_kernel_win_0_va_8_reg_1737|    8   |
| src_kernel_win_0_va_9_reg_1757|    8   |
|  src_kernel_win_0_va_reg_1329 |    8   |
|       sum_V_0_1_reg_1762      |   11   |
|       sum_V_0_2_reg_1777      |   11   |
|       sum_V_1_1_reg_1792      |   12   |
|         t_V_3_reg_330         |   11   |
|          t_V_reg_319          |   11   |
|         tmp27_reg_1797        |   10   |
|        tmp_102_reg_1562       |    2   |
|        tmp_105_reg_1580       |    2   |
|        tmp_111_reg_1586       |    2   |
|        tmp_112_reg_1606       |    2   |
|        tmp_116_reg_1625       |    1   |
|        tmp_122_reg_1814       |    1   |
|     tmp_146_0_not_reg_1601    |    1   |
|       tmp_190_1_reg_1521      |    1   |
|       tmp_225_1_reg_1557      |    1   |
|       tmp_225_2_reg_1575      |    1   |
|   tmp_227_cast_cast_reg_1442  |   13   |
|   tmp_231_0_1_cast_reg_1453   |   10   |
|   tmp_231_0_2_cast_reg_1458   |   10   |
|   tmp_231_1_2_cast_reg_1468   |   12   |
|    tmp_231_1_cast_reg_1463    |   11   |
|   tmp_231_2_1_cast_reg_1478   |   11   |
|    tmp_231_2_cast_reg_1473    |   10   |
|        tmp_54_reg_1447        |    2   |
|        tmp_59_reg_1517        |    1   |
|        tmp_62_reg_1525        |    1   |
|        tmp_64_reg_1630        |    1   |
|        tmp_66_reg_1645        |    1   |
|        tmp_67_reg_1532        |   12   |
|   tmp_68_cast_cast_reg_1483   |   13   |
|        tmp_70_reg_1488        |    2   |
|        tmp_72_reg_1494        |    2   |
|        tmp_77_reg_1410        |   11   |
|        tmp_80_reg_1416        |    2   |
|        tmp_86_reg_1426        |   12   |
|        tmp_92_reg_1432        |   12   |
|        tmp_99_reg_1540        |    1   |
|          tmp_reg_1421         |   11   |
|         tmp_s_reg_1507        |    1   |
|       widthloop_reg_1405      |   11   |
+-------------------------------+--------+
|             Total             |   654  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_289 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_289 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_301 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_301 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1287    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1294    |  p1  |   3  |   8  |   24   ||    15   |
|    grp_fu_1300    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1307    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1314    |  p1  |   3  |   8  |   24   ||    15   |
|    grp_fu_1321    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   222  || 19.5505 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   825  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   111  |
|  Register |    -   |    -   |    -   |   654  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   19   |   654  |   936  |
+-----------+--------+--------+--------+--------+--------+
