// Seed: 3998789091
module module_0 (
    input  tri   id_0,
    input  wor   id_1,
    output uwire id_2,
    output wand  id_3,
    input  tri0  id_4
    , id_8,
    output tri   id_5,
    input  wor   id_6
);
  wire id_9;
  wire id_10;
  assign module_1.id_1 = 0;
  assign id_8 = id_6 ? ~id_10 : id_6;
  parameter id_11 = 1;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd74,
    parameter id_4 = 32'd1
) (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wor _id_3,
    input supply0 _id_4,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    output wire id_8,
    input tri0 id_9,
    input wor id_10
);
  wire [-1 : -1] id_12;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_0,
      id_5,
      id_0,
      id_7
  );
  assign id_12 = id_9;
  logic [id_4  ==  -1 : -1  !=?  id_3] id_13;
endmodule
