<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tfgg484-2L" LaunchTime="1767693340">
  <File Type="REPORTS-TCL" Name="Top_wrapper_reports.tcl"/>
  <File Type="RDS-UTIL" Name="Top_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Top_wrapper_utilization_synth.pb"/>
  <File Type="PA-TCL" Name="Top_wrapper.tcl"/>
  <File Type="RDS-RDS" Name="Top_wrapper.vds"/>
  <File Type="RDS-DCP" Name="Top_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/HDL/dna_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/HDL/dna_reader.v"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/user_efuse.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/HDL/user_efuse.v"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/CodeBlinker.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/HDL/CodeBlinker.v"/>
        <Attr Name="ImportTime" Val="1567682594"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Top/Top.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/Top/hdl/Top_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="Top_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="Top_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Top_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/early.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/Constraints/early.xdc"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/normal.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/Constraints/normal.xdc"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Top_CodeBlinker_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_dna_reader_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_xadc_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_user_efuse_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_quad_spi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_util_vector_logic_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_xdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_c_counter_binary_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_interconnect_0_upgraded_ipi_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_interconnect_1_upgraded_ipi_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_util_ds_buf_0"/>
</GenRun>
