// Seed: 1906063897
module module_0;
  wand id_1 = id_1;
  for (id_2 = (1); -1; id_2 = id_2) assign id_2 = 1;
  assign id_1 = id_2 ^ id_1;
  wire [-1 'b0 : -1 'b0] id_3;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_1 = 32'd99
) (
    input tri0 _id_0[id_1 : id_1],
    input tri0 _id_1
);
  generate
    wire [id_1  /  id_1 : -1] id_3;
  endgenerate
  logic id_4;
  supply0 [id_0 : -1] id_5, id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = id_4;
  assign id_6 = -1'b0;
endmodule
