
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2310)
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Generating RTLIL representation for module `\lm32_cpu'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:802: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v' to AST representation.
Generating RTLIL representation for module `\lm32_decoder'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_load_store_unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v' to AST representation.
Generating RTLIL representation for module `\lm32_adder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v' to AST representation.
Generating RTLIL representation for module `\lm32_addsub'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v' to AST representation.
Generating RTLIL representation for module `\lm32_logic_op'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v' to AST representation.
Generating RTLIL representation for module `\lm32_shifter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v' to AST representation.
Generating RTLIL representation for module `\lm32_multiplier'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v' to AST representation.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v' to AST representation.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_dp_ram'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v' to AST representation.
Generating RTLIL representation for module `\lm32_icache'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

20. Executing ATTRMAP pass (move or copy attributes).

21. Executing SYNTH_ICE40 pass.

21.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

21.2. Executing HIERARCHY pass (managing design hierarchy).

21.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Used module:             \lm32_icache
Used module:                 \lm32_ram
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

21.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$7c24d6011bbb65756584a8733532ecb225c46e2e\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:802: Warning: System task `$display' outside initial block is unsupported.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_icache'.
Parameter \data_width = 20
Parameter \address_width = 9

21.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 20
Parameter \address_width = 9
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=20\address_width=9'.
Parameter \data_width = 32
Parameter \address_width = 11

21.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 11
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=32\address_width=11'.
Parameter \eba_reset = 537034752

21.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 537034752
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=537034752'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

21.2.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537034752
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Used module:             $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_icache
Used module:                 \lm32_ram
Parameter \data_width = 20
Parameter \address_width = 9
Found cached RTLIL representation for module `$paramod\lm32_ram\data_width=20\address_width=9'.
Parameter \data_width = 32
Parameter \address_width = 11
Found cached RTLIL representation for module `$paramod\lm32_ram\data_width=32\address_width=11'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Found cached RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 537034752
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

21.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 537034752
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:802: Warning: System task `$display' outside initial block is unsupported.

21.2.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537034752
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit
Used module:             \lm32_icache
Used module:                 $paramod\lm32_ram\data_width=20\address_width=9
Used module:                 $paramod\lm32_ram\data_width=32\address_width=11
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

21.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 128
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache'.

21.2.12. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537034752
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit
Used module:             $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache
Used module:                 \lm32_ram
Parameter \data_width = 22
Parameter \address_width = 7

21.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 22
Parameter \address_width = 7
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=22\address_width=7'.
Parameter \data_width = 32
Parameter \address_width = 9

21.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 9
Generating RTLIL representation for module `$paramod\lm32_ram\data_width=32\address_width=9'.

21.2.15. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537034752
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit
Used module:             $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache
Used module:                 $paramod\lm32_ram\data_width=22\address_width=7
Used module:                 $paramod\lm32_ram\data_width=32\address_width=9

21.2.16. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537034752
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit
Used module:             $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache
Used module:                 $paramod\lm32_ram\data_width=22\address_width=7
Used module:                 $paramod\lm32_ram\data_width=32\address_width=9
Removing unused module `$paramod\lm32_ram\data_width=32\address_width=11'.
Removing unused module `$paramod\lm32_ram\data_width=20\address_width=9'.
Removing unused module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_icache'.
Removing unused module `$paramod$7c24d6011bbb65756584a8733532ecb225c46e2e\lm32_instruction_unit'.
Removing unused module `\lm32_icache'.
Removing unused module `\lm32_dp_ram'.
Removing unused module `\lm32_ram'.
Removing unused module `\lm32_multiplier'.
Removing unused module `\lm32_shifter'.
Removing unused module `\lm32_load_store_unit'.
Removing unused module `\lm32_instruction_unit'.
Removing unused module `\lm32_cpu'.
Removed 12 unused modules.

21.3. Executing PROC pass (convert processes to netlists).

21.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1896$1581'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1850$1580'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
Cleaned up 2 empty switches.

21.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 24 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1187$1313 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1176$1312 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1165$1311 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1154$1310 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1143$1309 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1132$1308 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1121$1307 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1110$1306 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:698$915 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:668$904 in module top.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2155 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2147 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2144 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2137 in module $paramod\lm32_cpu\eba_reset=537034752.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2136 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2136 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$2002 in module $paramod\lm32_cpu\eba_reset=537034752.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1916 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1916 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1911 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1902 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1898 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1878 in module $paramod\lm32_cpu\eba_reset=537034752.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780 in module lm32_interrupt.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743 in module lm32_mc_arithmetic.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2299 in module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283 in module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2281 in module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2255 in module $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242 in module $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2239 in module $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233 in module $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2223 in module $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572 in module lm32_adder.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1713 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1712 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1711 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481 in module lm32_decoder.
Removed a total of 2 dead cases.

21.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 33 redundant assignments.
Promoted 222 assignments to connections.

21.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:565$1579'.
  Set init value: \regs1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:564$1578'.
  Set init value: \regs0 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:563$1577'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:562$1576'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:561$1575'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:560$1574'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:559$1573'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:558$1572'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:557$1571'.
  Set init value: \array_muxed1 = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:556$1570'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:534$1569'.
  Set init value: \csrbankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:517$1568'.
  Set init value: \csrbankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:452$1567'.
  Set init value: \csrbankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:435$1566'.
  Set init value: \csrbankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:431$1565'.
  Set init value: \csrbankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:427$1564'.
  Set init value: \csrbankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:390$1563'.
  Set init value: \csrbankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:373$1562'.
  Set init value: \csrbankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:369$1561'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:366$1560'.
  Set init value: \error = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:365$1559'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:364$1558'.
  Set init value: \slave_sel = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:363$1557'.
  Set init value: \grant = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:357$1556'.
  Set init value: \shared_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:353$1555'.
  Set init value: \shared_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:350$1554'.
  Set init value: \next_state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:349$1553'.
  Set init value: \state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:348$1552'.
  Set init value: \counter = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:347$1551'.
  Set init value: \miso = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:346$1550'.
  Set init value: \i = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:345$1549'.
  Set init value: \sr = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:344$1548'.
  Set init value: \clk = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:343$1547'.
  Set init value: \cs_n = 1'1
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:342$1546'.
  Set init value: \bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:341$1545'.
  Set init value: \bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:339$1544'.
  Set init value: \miso_status = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:338$1543'.
  Set init value: \bitbang_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:337$1542'.
  Set init value: \bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:332$1540'.
  Set init value: \bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:325$1539'.
  Set init value: \cas_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:324$1538'.
  Set init value: \cas_eventmanager_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:323$1537'.
  Set init value: \cas_eventmanager_pending_w = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:319$1536'.
  Set init value: \cas_eventmanager_status_w = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:315$1535'.
  Set init value: \cas_waittimer3_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:312$1534'.
  Set init value: \cas_eventsourceprocess3_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:311$1533'.
  Set init value: \cas_eventsourceprocess3_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:309$1532'.
  Set init value: \cas_eventsourceprocess3_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:307$1531'.
  Set init value: \cas_waittimer2_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:304$1530'.
  Set init value: \cas_eventsourceprocess2_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:303$1529'.
  Set init value: \cas_eventsourceprocess2_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:301$1528'.
  Set init value: \cas_eventsourceprocess2_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:299$1527'.
  Set init value: \cas_waittimer1_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:296$1526'.
  Set init value: \cas_eventsourceprocess1_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:295$1525'.
  Set init value: \cas_eventsourceprocess1_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:293$1524'.
  Set init value: \cas_eventsourceprocess1_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:291$1523'.
  Set init value: \cas_waittimer0_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:288$1522'.
  Set init value: \cas_eventsourceprocess0_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:287$1521'.
  Set init value: \cas_eventsourceprocess0_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:285$1520'.
  Set init value: \cas_eventsourceprocess0_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:282$1519'.
  Set init value: \cas_leds_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:281$1518'.
  Set init value: \cas_leds_storage = 12'000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:279$1517'.
  Set init value: \crg_reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:269$1514'.
  Set init value: \bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:260$1513'.
  Set init value: \interface_we = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:259$1512'.
  Set init value: \interface_adr = 14'00000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:258$1511'.
  Set init value: \timer0_value = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:257$1510'.
  Set init value: \timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:256$1509'.
  Set init value: \timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:247$1508'.
  Set init value: \timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:246$1507'.
  Set init value: \timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:244$1506'.
  Set init value: \timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:240$1505'.
  Set init value: \timer0_value_status = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:239$1504'.
  Set init value: \timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:238$1503'.
  Set init value: \timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:237$1502'.
  Set init value: \timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:236$1501'.
  Set init value: \timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:235$1500'.
  Set init value: \timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:234$1499'.
  Set init value: \timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:233$1498'.
  Set init value: \timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:232$1497'.
  Set init value: \timer0_load_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:216$1495'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:215$1494'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:214$1493'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:212$1491'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:205$1490'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:179$1489'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:178$1488'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:177$1487'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:175$1485'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:168$1484'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:156$1481'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:155$1480'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:154$1479'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:150$1478'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:146$1477'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:145$1476'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:143$1475'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:141$1474'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:140$1473'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:138$1472'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:127$1471'.
  Set init value: \uart_phy_rx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:126$1470'.
  Set init value: \uart_phy_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:125$1469'.
  Set init value: \uart_phy_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:124$1468'.
  Set init value: \uart_phy_rx_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:122$1467'.
  Set init value: \uart_phy_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:121$1466'.
  Set init value: \uart_phy_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:120$1465'.
  Set init value: \uart_phy_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:116$1462'.
  Set init value: \uart_phy_source_valid = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:115$1461'.
  Set init value: \uart_phy_tx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:114$1460'.
  Set init value: \uart_phy_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:113$1459'.
  Set init value: \uart_phy_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:112$1458'.
  Set init value: \uart_phy_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:111$1457'.
  Set init value: \uart_phy_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:107$1456'.
  Set init value: \uart_phy_sink_ready = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:105$1455'.
  Set init value: \uart_phy_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:104$1454'.
  Set init value: \uart_phy_storage = 41231686
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:102$1453'.
  Set init value: \sram_we = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:95$1451'.
  Set init value: \sram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:64$1450'.
  Set init value: \cpu_interrupt = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:40$1449'.
  Set init value: \ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:35$1448'.
  Set init value: \ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:34$1447'.
  Set init value: \ctrl_storage = 305419896

21.3.5. Executing PROC_ARST pass (detect async resets in processes).

21.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:565$1579'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:564$1578'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:563$1577'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:562$1576'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:561$1575'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:560$1574'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:559$1573'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:558$1572'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:557$1571'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:556$1570'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:534$1569'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:517$1568'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:452$1567'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:435$1566'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:431$1565'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:427$1564'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:390$1563'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:373$1562'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:369$1561'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:366$1560'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:365$1559'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:364$1558'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:363$1557'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:357$1556'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:353$1555'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:350$1554'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:349$1553'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:348$1552'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:347$1551'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:346$1550'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:345$1549'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:344$1548'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:343$1547'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:342$1546'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:341$1545'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:339$1544'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:338$1543'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:337$1542'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:336$1541'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:332$1540'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:325$1539'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:324$1538'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:323$1537'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:319$1536'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:315$1535'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:312$1534'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:311$1533'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:309$1532'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:307$1531'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:304$1530'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:303$1529'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:301$1528'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:299$1527'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:296$1526'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:295$1525'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:293$1524'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:291$1523'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:288$1522'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:287$1521'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:285$1520'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:282$1519'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:281$1518'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:279$1517'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:276$1516'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:273$1515'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:269$1514'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:260$1513'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:259$1512'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:258$1511'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:257$1510'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:256$1509'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:247$1508'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:246$1507'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:244$1506'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:240$1505'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:239$1504'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:238$1503'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:237$1502'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:236$1501'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:235$1500'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:234$1499'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:233$1498'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:232$1497'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:231$1496'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:216$1495'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:215$1494'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:214$1493'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:213$1492'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:212$1491'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:205$1490'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:179$1489'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:178$1488'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:177$1487'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:176$1486'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:175$1485'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:168$1484'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:160$1483'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:159$1482'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:156$1481'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:155$1480'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:154$1479'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:150$1478'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:146$1477'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:145$1476'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:143$1475'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:141$1474'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:140$1473'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:138$1472'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:127$1471'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:126$1470'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:125$1469'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:124$1468'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:122$1467'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:121$1466'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:120$1465'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:119$1464'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:118$1463'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:116$1462'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:115$1461'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:114$1460'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:113$1459'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:112$1458'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:111$1457'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:107$1456'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:105$1455'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:104$1454'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:102$1453'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:99$1452'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:95$1451'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:64$1450'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:40$1449'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:35$1448'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:34$1447'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:33$1446'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1890$1436'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1880$1434'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
     1/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432
     2/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_DATA[9:0]$1431
     3/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_ADDR[3:0]$1430
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1863$1427'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
     1/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425
     2/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_DATA[9:0]$1424
     3/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_ADDR[3:0]$1423
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
     1/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411
     2/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_DATA[31:0]$1410
     3/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_ADDR[11:0]$1409
     4/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414
     5/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_DATA[31:0]$1413
     6/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_ADDR[11:0]$1412
     7/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417
     8/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_DATA[31:0]$1416
     9/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_ADDR[11:0]$1415
    10/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420
    11/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_DATA[31:0]$1419
    12/12: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_ADDR[11:0]$1418
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
     1/102: $0\sr[31:0] [31:24]
     2/102: $0\uart_phy_phase_accumulator_rx[31:0]
     3/102: $0\uart_phy_phase_accumulator_tx[31:0]
     4/102: $0\ctrl_storage[31:0] [31:24]
     5/102: $0\uart_phy_storage[31:0] [15:8]
     6/102: $0\uart_phy_storage[31:0] [23:16]
     7/102: $0\timer0_load_storage[31:0] [31:24]
     8/102: $0\timer0_reload_storage[31:0] [15:8]
     9/102: $0\timer0_reload_storage[31:0] [23:16]
    10/102: $0\uart_phy_uart_clk_rxen[0:0]
    11/102: $0\timer0_load_storage[31:0] [15:8]
    12/102: $0\timer0_load_storage[31:0] [23:16]
    13/102: $0\uart_phy_storage[31:0] [7:0]
    14/102: $0\ctrl_storage[31:0] [15:8]
    15/102: $0\ctrl_storage[31:0] [23:16]
    16/102: $0\timer0_reload_storage[31:0] [31:24]
    17/102: $0\cas_leds_storage[11:0] [11:8]
    18/102: $0\sr[31:0] [7:0]
    19/102: $0\timer0_value[31:0]
    20/102: $0\uart_phy_uart_clk_txen[0:0]
    21/102: $0\uart_phy_storage[31:0] [31:24]
    22/102: $0\uart_phy_re[0:0]
    23/102: $0\csrbankarray_interface5_bank_bus_dat_r[7:0]
    24/102: $0\uart_eventmanager_re[0:0]
    25/102: $0\csrbankarray_interface4_bank_bus_dat_r[7:0]
    26/102: $0\timer0_eventmanager_re[0:0]
    27/102: $0\timer0_update_value_re[0:0]
    28/102: $0\timer0_en_re[0:0]
    29/102: $0\timer0_reload_re[0:0]
    30/102: $0\timer0_load_re[0:0]
    31/102: $0\csrbankarray_interface3_bank_bus_dat_r[7:0]
    32/102: $0\bitbang_en_re[0:0]
    33/102: $0\bitbang_re[0:0]
    34/102: $0\csrbankarray_interface2_bank_bus_dat_r[7:0]
    35/102: $0\csrbankarray_sel_r[0:0]
    36/102: $0\ctrl_re[0:0]
    37/102: $0\csrbankarray_interface1_bank_bus_dat_r[7:0]
    38/102: $0\cas_eventmanager_re[0:0]
    39/102: $0\cas_leds_re[0:0]
    40/102: $0\csrbankarray_interface0_bank_bus_dat_r[7:0]
    41/102: $0\slave_sel_r[2:0]
    42/102: $0\cas_eventsourceprocess3_old_trigger[0:0]
    43/102: $0\cas_eventsourceprocess2_old_trigger[0:0]
    44/102: $0\cas_eventsourceprocess1_old_trigger[0:0]
    45/102: $0\cas_eventsourceprocess0_old_trigger[0:0]
    46/102: $0\state[0:0]
    47/102: $0\timer0_zero_old_trigger[0:0]
    48/102: $0\uart_rx_old_trigger[0:0]
    49/102: $0\uart_tx_old_trigger[0:0]
    50/102: $0\uart_phy_rx_r[0:0]
    51/102: $0\uart_phy_source_valid[0:0]
    52/102: $0\uart_phy_sink_ready[0:0]
    53/102: $0\sram_bus_ack[0:0]
    54/102: $0\count[19:0]
    55/102: $0\grant[0:0]
    56/102: $0\counter[7:0]
    57/102: $0\miso[0:0]
    58/102: $0\i[0:0]
    59/102: $0\clk[0:0]
    60/102: $0\cs_n[0:0]
    61/102: $0\bitbang_en_storage[0:0]
    62/102: $0\bitbang_storage[3:0]
    63/102: $0\bus_ack[0:0]
    64/102: $0\cas_eventmanager_storage[3:0]
    65/102: $0\cas_waittimer3_count[16:0]
    66/102: $0\cas_eventsourceprocess3_pending[0:0]
    67/102: $0\cas_waittimer2_count[16:0]
    68/102: $0\cas_eventsourceprocess2_pending[0:0]
    69/102: $0\cas_waittimer1_count[16:0]
    70/102: $0\cas_eventsourceprocess1_pending[0:0]
    71/102: $0\cas_waittimer0_count[16:0]
    72/102: $0\cas_eventsourceprocess0_pending[0:0]
    73/102: $0\sr[31:0] [23:8]
    74/102: $0\timer0_eventmanager_storage[0:0]
    75/102: $0\timer0_zero_pending[0:0]
    76/102: $0\timer0_value_status[31:0]
    77/102: $0\timer0_update_value_storage[0:0]
    78/102: $0\timer0_en_storage[0:0]
    79/102: $0\timer0_load_storage[31:0] [7:0]
    80/102: $0\ctrl_storage[31:0] [7:0]
    81/102: $0\uart_rx_fifo_consume[3:0]
    82/102: $0\uart_rx_fifo_produce[3:0]
    83/102: $0\uart_rx_fifo_level0[4:0]
    84/102: $0\uart_rx_fifo_readable[0:0]
    85/102: $0\uart_tx_fifo_consume[3:0]
    86/102: $0\uart_tx_fifo_produce[3:0]
    87/102: $0\uart_tx_fifo_level0[4:0]
    88/102: $0\uart_tx_fifo_readable[0:0]
    89/102: $0\uart_eventmanager_storage[1:0]
    90/102: $0\uart_rx_pending[0:0]
    91/102: $0\uart_tx_pending[0:0]
    92/102: $0\uart_phy_rx_busy[0:0]
    93/102: $0\uart_phy_rx_bitcount[3:0]
    94/102: $0\uart_phy_rx_reg[7:0]
    95/102: $0\uart_phy_source_payload_data[7:0]
    96/102: $0\uart_phy_tx_busy[0:0]
    97/102: $0\uart_phy_tx_bitcount[3:0]
    98/102: $0\uart_phy_tx_reg[7:0]
    99/102: $0\timer0_reload_storage[31:0] [7:0]
   100/102: $0\ctrl_bus_errors[31:0]
   101/102: $0\cas_leds_storage[11:0] [7:0]
   102/102: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1200$1314'.
     1/1: $0\crg_reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1187$1313'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1176$1312'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1165$1311'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1154$1310'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1143$1309'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1132$1308'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1121$1307'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1110$1306'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:954$1085'.
     1/1: $0\csrbankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:884$975'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:852$963'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\miso_status[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:802$942'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:796$940'.
     1/1: $0\cas_eventsourceprocess3_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:789$939'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:783$937'.
     1/1: $0\cas_eventsourceprocess2_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:777$935'.
     1/1: $0\cas_eventsourceprocess1_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:771$933'.
     1/1: $0\cas_eventsourceprocess0_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
     1/4: $0\next_state[0:0]
     2/4: $0\bus_wishbone_ack[0:0]
     3/4: $0\interface_we[0:0]
     4/4: $0\interface_adr[13:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:716$923'.
     1/1: $0\timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:698$915'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:668$904'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:646$896'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:640$894'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:635$893'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:629$891'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:601$874'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:570$873'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2213'.
     1/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216
     2/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_DATA[31:0]$2215
     3/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_ADDR[4:0]$2214
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
     1/53: $0\exception_w[0:0]
     2/53: $0\write_enable_w[0:0]
     3/53: $0\write_idx_w[4:0]
     4/53: $0\w_result_sel_load_w[0:0]
     5/53: $0\operand_w[31:0]
     6/53: $0\exception_m[0:0]
     7/53: $0\condition_met_m[0:0]
     8/53: $0\logic_op_x[3:0]
     9/53: $0\adder_op_x_n[0:0]
    10/53: $0\adder_op_x[0:0]
    11/53: $0\operand_m[31:0]
    12/53: $0\store_operand_x[31:0]
    13/53: $0\operand_1_x[31:0]
    14/53: $0\operand_0_x[31:0]
    15/53: $0\memop_pc_w[29:0]
    16/53: $0\data_bus_error_exception_m[0:0]
    17/53: $0\bus_error_x[0:0]
    18/53: $0\csr_write_enable_x[0:0]
    19/53: $0\eret_m[0:0]
    20/53: $0\eret_x[0:0]
    21/53: $0\scall_x[0:0]
    22/53: $0\condition_x[2:0]
    23/53: $0\csr_x[2:0]
    24/53: $0\write_idx_m[4:0]
    25/53: $0\write_idx_x[4:0]
    26/53: $0\write_enable_m[0:0]
    27/53: $0\write_enable_x[0:0]
    28/53: $0\sign_extend_x[0:0]
    29/53: $0\m_bypass_enable_m[0:0]
    30/53: $0\m_bypass_enable_x[0:0]
    31/53: $0\x_bypass_enable_x[0:0]
    32/53: $0\w_result_sel_load_m[0:0]
    33/53: $0\w_result_sel_load_x[0:0]
    34/53: $0\m_result_sel_compare_m[0:0]
    35/53: $0\m_result_sel_compare_x[0:0]
    36/53: $0\x_result_sel_add_x[0:0]
    37/53: $0\x_result_sel_logic_x[0:0]
    38/53: $0\x_result_sel_sext_x[0:0]
    39/53: $0\x_result_sel_mc_arith_x[0:0]
    40/53: $0\x_result_sel_csr_x[0:0]
    41/53: $0\branch_target_m[29:0]
    42/53: $0\branch_target_x[29:0]
    43/53: $0\branch_predict_taken_m[0:0]
    44/53: $0\branch_predict_m[0:0]
    45/53: $0\branch_m[0:0]
    46/53: $0\branch_predict_taken_x[0:0]
    47/53: $0\branch_predict_x[0:0]
    48/53: $0\branch_x[0:0]
    49/53: $0\size_x[1:0]
    50/53: $0\store_m[0:0]
    51/53: $0\store_x[0:0]
    52/53: $0\load_m[0:0]
    53/53: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2155'.
     1/2: $2\valid_a[0:0]
     2/2: $1\valid_a[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2147'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2144'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2137'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2136'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$2002'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1931'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1929'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1924'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1916'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1911'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1902'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1898'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1878'.
     1/1: $1\interlock[0:0]
Creating decoders for process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2325'.
     1/1: $0\ra[8:0]
Creating decoders for process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2318'.
     1/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321
     2/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_DATA[31:0]$2320
     3/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_ADDR[8:0]$2319
Creating decoders for process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2314'.
     1/1: $0\ra[6:0]
Creating decoders for process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2307'.
     1/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310
     2/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_DATA[21:0]$2309
     3/3: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_ADDR[6:0]$2308
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
     1/8: $0\divide_by_zero_x[0:0]
     2/8: $0\cycles[5:0]
     3/8: $0\state[2:0]
     4/8: $0\b[31:0]
     5/8: $0\a[31:0]
     6/8: $0\p[31:0]
     7/8: $0\result_x[31:0]
     8/8: $0\sign_extend_x[0:0]
Creating decoders for process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2299'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
     1/4: $0\flush_set[6:0]
     2/4: $0\state[3:0]
     3/4: $0\refill_address[29:0]
     4/4: $0\restart_request[0:0]
Creating decoders for process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2281'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2255'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
     1/10: $0\i_adr_o[31:0] [31:4]
     2/10: $0\i_adr_o[31:0] [1:0]
     3/10: $0\i_adr_o[31:0] [3:2]
     4/10: $0\bus_error_f[0:0]
     5/10: $0\icache_refill_data[31:0]
     6/10: $0\i_lock_o[0:0]
     7/10: $0\i_cti_o[2:0]
     8/10: $0\i_stb_o[0:0]
     9/10: $0\i_cyc_o[0:0]
    10/10: $0\icache_refill_ready[0:0]
Creating decoders for process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2239'.
     1/1: $0\restart_address[29:0]
Creating decoders for process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2223'.
     1/4: $4\pc_a[29:0]
     2/4: $3\pc_a[29:0]
     3/4: $2\pc_a[29:0]
     4/4: $1\pc_a[29:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
Creating decoders for process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
     1/5: $0\wb_select_m[0:0]
     2/5: $0\byte_enable_m[3:0]
     3/5: $0\store_data_m[31:0]
     4/5: $0\sign_extend_m[0:0]
     5/5: $0\size_m[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
     1/11: $0\wb_load_complete[0:0]
     2/11: $0\wb_data_m[31:0]
     3/11: $0\d_lock_o[0:0]
     4/11: $0\d_cti_o[2:0]
     5/11: $0\d_we_o[0:0]
     6/11: $0\d_stb_o[0:0]
     7/11: $0\d_sel_o[3:0]
     8/11: $0\d_cyc_o[0:0]
     9/11: $0\d_adr_o[31:0]
    10/11: $0\d_dat_o[31:0]
    11/11: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1713'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1712'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1711'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
     1/25: $6\x_result_sel_logic[0:0]
     2/25: $6\x_result_sel_add[0:0]
     3/25: $5\x_result_sel_sext[0:0]
     4/25: $5\x_result_sel_add[0:0]
     5/25: $5\x_result_sel_logic[0:0]
     6/25: $4\x_result_sel_mc_arith[0:0]
     7/25: $4\x_result_sel_add[0:0]
     8/25: $4\x_result_sel_logic[0:0]
     9/25: $4\x_result_sel_sext[0:0]
    10/25: $3\x_result_sel_mc_arith[0:0]
    11/25: $3\x_result_sel_add[0:0]
    12/25: $3\x_result_sel_logic[0:0]
    13/25: $3\x_result_sel_sext[0:0]
    14/25: $2\x_result_sel_mc_arith[0:0]
    15/25: $2\x_result_sel_add[0:0]
    16/25: $2\x_result_sel_logic[0:0]
    17/25: $2\x_result_sel_sext[0:0]
    18/25: $1\x_result_sel_csr[0:0]
    19/25: $1\x_result_sel_add[0:0]
    20/25: $1\x_result_sel_logic[0:0]
    21/25: $1\x_result_sel_sext[0:0]
    22/25: $1\x_result_sel_mc_arith[0:0]
    23/25: $2\d_result_sel_1[1:0]
    24/25: $1\d_result_sel_1[1:0]
    25/25: $1\d_result_sel_0[0:0]

21.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:336$1541'.
No latch inferred for signal `\top.\crg_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:276$1516'.
No latch inferred for signal `\top.\bus_wishbone_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:273$1515'.
No latch inferred for signal `\top.\uart_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:231$1496'.
No latch inferred for signal `\top.\uart_rx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:213$1492'.
No latch inferred for signal `\top.\uart_tx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:176$1486'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:160$1483'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:159$1482'.
No latch inferred for signal `\top.\uart_phy_source_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:119$1464'.
No latch inferred for signal `\top.\uart_phy_source_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:118$1463'.
No latch inferred for signal `\top.\sram_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:99$1452'.
No latch inferred for signal `\top.\ctrl_reset_reset_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:33$1446'.
No latch inferred for signal `\top.\array_muxed7' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1187$1313'.
No latch inferred for signal `\top.\array_muxed6' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1176$1312'.
No latch inferred for signal `\top.\array_muxed5' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1165$1311'.
No latch inferred for signal `\top.\array_muxed4' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1154$1310'.
No latch inferred for signal `\top.\array_muxed3' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1143$1309'.
No latch inferred for signal `\top.\array_muxed2' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1132$1308'.
No latch inferred for signal `\top.\array_muxed1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1121$1307'.
No latch inferred for signal `\top.\array_muxed0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1110$1306'.
No latch inferred for signal `\top.\csrbankarray_sram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:954$1085'.
No latch inferred for signal `\top.\shared_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:884$975'.
No latch inferred for signal `\top.\shared_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:884$975'.
No latch inferred for signal `\top.\error' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:884$975'.
No latch inferred for signal `\top.\slave_sel' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:852$963'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
No latch inferred for signal `\top.\miso_status' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
No latch inferred for signal `\top.\cas_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:802$942'.
No latch inferred for signal `\top.\cas_eventsourceprocess3_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:796$940'.
No latch inferred for signal `\top.\cas_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:789$939'.
No latch inferred for signal `\top.\cas_eventsourceprocess2_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:783$937'.
No latch inferred for signal `\top.\cas_eventsourceprocess1_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:777$935'.
No latch inferred for signal `\top.\cas_eventsourceprocess0_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:771$933'.
No latch inferred for signal `\top.\interface_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
No latch inferred for signal `\top.\interface_we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
No latch inferred for signal `\top.\bus_wishbone_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
No latch inferred for signal `\top.\timer0_zero_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:716$923'.
No latch inferred for signal `\top.\uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:698$915'.
No latch inferred for signal `\top.\uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:668$904'.
No latch inferred for signal `\top.\uart_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:646$896'.
No latch inferred for signal `\top.\uart_rx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:640$894'.
No latch inferred for signal `\top.\uart_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:635$893'.
No latch inferred for signal `\top.\uart_tx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:629$891'.
No latch inferred for signal `\top.\sram_we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:601$874'.
No latch inferred for signal `\top.\cpu_interrupt' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:570$873'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\valid_a' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2155'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2136'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\eid_x' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$2002'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\w_result' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1931'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\m_result' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1929'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_result' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1924'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1916'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1911'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1911'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1902'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1898'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537034752.\interlock' from process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1878'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
No latch inferred for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\pc_a' from process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2223'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\load_data_w' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1713'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1712'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1711'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.

21.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1890$1436'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1880$1434'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1863$1427'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `\top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `\top.\ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `\top.\ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `\top.\ctrl_bus_errors' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `\top.\sram_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `\top.\uart_phy_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `\top.\uart_phy_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `\top.\uart_phy_sink_ready' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_txen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_valid' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_payload_data' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_rxen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_rx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `\top.\uart_tx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `\top.\uart_tx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `\top.\uart_rx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `\top.\uart_rx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `\top.\timer0_load_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `\top.\timer0_load_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `\top.\timer0_reload_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `\top.\timer0_reload_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `\top.\timer0_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `\top.\timer0_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `\top.\timer0_value_status' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `\top.\timer0_zero_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `\top.\timer0_zero_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `\top.\timer0_value' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `\top.\cas_leds_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `\top.\cas_leds_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess0_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess0_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `\top.\cas_waittimer0_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess1_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess1_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `\top.\cas_waittimer1_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess2_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess2_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `\top.\cas_waittimer2_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess3_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `\top.\cas_eventsourceprocess3_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `\top.\cas_waittimer3_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `\top.\cas_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `\top.\cas_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `\top.\bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `\top.\bitbang_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `\top.\bitbang_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `\top.\bitbang_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `\top.\bitbang_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `\top.\cs_n' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `\top.\clk' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `\top.\sr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `\top.\i' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `\top.\miso' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `\top.\grant' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `\top.\slave_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `\top.\count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `\top.\csrbankarray_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `\top.\regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `\top.\regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `\top.\crg_reset_delay' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1200$1314'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_ADDR' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2213'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_DATA' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2213'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2213'.
  created $dff cell `$procdff$4441' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\load_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4442' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\load_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4443' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\store_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4444' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\store_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4445' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\size_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4446' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4447' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4448' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4449' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4450' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4451' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4452' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4453' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4454' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4455' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4456' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4457' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4458' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4459' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4460' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4461' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4462' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4463' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\csr_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\condition_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\scall_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\eret_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\eret_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\operand_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\operand_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\exception_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\exception_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\valid_f' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\valid_d' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\valid_x' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
  created $dff cell `$procdff$4497' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\valid_m' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\valid_w' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2147'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\cc' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2144'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537034752.\eba' using process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2137'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.\ra' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2325'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_ADDR' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2318'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_DATA' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2318'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=32\address_width=9.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN' using process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2318'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.\ra' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2314'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_ADDR' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2307'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_DATA' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2307'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `$paramod\lm32_ram\data_width=22\address_width=7.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN' using process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2307'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\sign_extend_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\refill_offset' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2299'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\restart_request' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\refill_address' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\state' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\flush_set' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.\refilling' using process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2281'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\bus_error_d' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2255'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\instruction_d' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2255'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\i_adr_o' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\i_cyc_o' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\i_stb_o' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\i_cti_o' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\i_lock_o' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\icache_refill_ready' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\icache_refill_data' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\bus_error_f' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\restart_address' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2239'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\pc_f' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\pc_d' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\pc_x' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\pc_m' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.\pc_w' using process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\data_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_select_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\stall_wb_load' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_dat_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_adr_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cyc_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_sel_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_stb_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_we_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cti_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_lock_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_load_complete' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
  created $dff cell `$procdff$4562' with positive edge clock.

21.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:565$1579'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:564$1578'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:563$1577'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:562$1576'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:561$1575'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:560$1574'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:559$1573'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:558$1572'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:557$1571'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:556$1570'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:534$1569'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:517$1568'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:452$1567'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:435$1566'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:431$1565'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:427$1564'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:390$1563'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:373$1562'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:369$1561'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:366$1560'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:365$1559'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:364$1558'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:363$1557'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:357$1556'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:353$1555'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:350$1554'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:349$1553'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:348$1552'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:347$1551'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:346$1550'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:345$1549'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:344$1548'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:343$1547'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:342$1546'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:341$1545'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:339$1544'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:338$1543'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:337$1542'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:336$1541'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:332$1540'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:325$1539'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:324$1538'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:323$1537'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:319$1536'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:315$1535'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:312$1534'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:311$1533'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:309$1532'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:307$1531'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:304$1530'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:303$1529'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:301$1528'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:299$1527'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:296$1526'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:295$1525'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:293$1524'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:291$1523'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:288$1522'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:287$1521'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:285$1520'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:282$1519'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:281$1518'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:279$1517'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:276$1516'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:273$1515'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:269$1514'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:260$1513'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:259$1512'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:258$1511'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:257$1510'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:256$1509'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:247$1508'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:246$1507'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:244$1506'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:240$1505'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:239$1504'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:238$1503'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:237$1502'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:236$1501'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:235$1500'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:234$1499'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:233$1498'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:232$1497'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:231$1496'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:216$1495'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:215$1494'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:214$1493'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:213$1492'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:212$1491'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:205$1490'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:179$1489'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:178$1488'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:177$1487'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:176$1486'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:175$1485'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:168$1484'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:160$1483'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:159$1482'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:156$1481'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:155$1480'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:154$1479'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:150$1478'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:146$1477'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:145$1476'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:143$1475'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:141$1474'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:140$1473'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:138$1472'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:127$1471'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:126$1470'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:125$1469'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:124$1468'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:122$1467'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:121$1466'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:120$1465'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:119$1464'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:118$1463'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:116$1462'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:115$1461'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:114$1460'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:113$1459'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:112$1458'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:111$1457'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:107$1456'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:105$1455'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:104$1454'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:102$1453'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:99$1452'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:95$1451'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:64$1450'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:40$1449'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:35$1448'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:34$1447'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:33$1446'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1890$1436'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1880$1434'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1880$1434'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1874$1429'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1863$1427'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1863$1427'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1857$1422'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1836$1408'.
Found and cleaned up 110 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1209$1317'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1200$1314'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1200$1314'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1187$1313'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1187$1313'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1176$1312'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1176$1312'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1165$1311'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1165$1311'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1154$1310'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1154$1310'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1143$1309'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1143$1309'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1132$1308'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1132$1308'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1121$1307'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1121$1307'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1110$1306'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1110$1306'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:954$1085'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:954$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:884$975'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:884$975'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:852$963'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:819$954'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:802$942'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:796$940'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:796$940'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:789$939'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:783$937'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:783$937'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:777$935'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:777$935'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:771$933'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:771$933'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:727$926'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:716$923'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:716$923'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:698$915'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:698$915'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:668$904'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:668$904'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:646$896'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:640$894'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:640$894'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:635$893'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:629$891'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:629$891'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:601$874'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:570$873'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2213'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$2213'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$2183'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$2159'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2155'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2604$2155'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2147'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$2147'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2144'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$2144'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2137'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$2137'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2136'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$2136'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$2002'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$2002'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1931'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1929'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1924'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1916'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1916'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1911'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1911'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1902'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1902'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1898'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1898'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1878'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537034752.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1878'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2325'.
Removing empty process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2325'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2318'.
Removing empty process `$paramod\lm32_ram\data_width=32\address_width=9.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2318'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2314'.
Removing empty process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:124$2314'.
Found and cleaned up 1 empty switch in `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2307'.
Removing empty process `$paramod\lm32_ram\data_width=22\address_width=7.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:119$2307'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$781'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$780'.
Found and cleaned up 16 empty switches in `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$743'.
Found and cleaned up 5 empty switches in `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2299'.
Removing empty process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:486$2299'.
Found and cleaned up 9 empty switches in `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
Removing empty process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:400$2283'.
Found and cleaned up 1 empty switch in `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2281'.
Removing empty process `$paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:391$2281'.
Found and cleaned up 2 empty switches in `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2255'.
Removing empty process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$2255'.
Found and cleaned up 7 empty switches in `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
Removing empty process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:743$2242'.
Found and cleaned up 2 empty switches in `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2239'.
Removing empty process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:686$2239'.
Found and cleaned up 5 empty switches in `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
Removing empty process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$2233'.
Found and cleaned up 4 empty switches in `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2223'.
Removing empty process `$paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$2223'.
Removing empty process `lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$623'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
Removing empty process `lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$572'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1747'.
Found and cleaned up 2 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1744'.
Found and cleaned up 8 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1720'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1713'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1713'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1712'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1712'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1711'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1711'.
Found and cleaned up 9 empty switches in `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
Removing empty process `lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$481'.
Cleaned up 274 empty switches.

21.4. Executing FLATTEN pass (flatten design).
Using template $paramod\lm32_cpu\eba_reset=537034752 for cells of type $paramod\lm32_cpu\eba_reset=537034752.
Using template lm32_interrupt for cells of type lm32_interrupt.
Using template $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit for cells of type $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Using template lm32_decoder for cells of type lm32_decoder.
Using template lm32_mc_arithmetic for cells of type lm32_mc_arithmetic.
Using template lm32_logic_op for cells of type lm32_logic_op.
Using template lm32_adder for cells of type lm32_adder.
Using template $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit for cells of type $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Using template $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache for cells of type $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Using template lm32_addsub for cells of type lm32_addsub.
Using template $paramod\lm32_ram\data_width=22\address_width=7 for cells of type $paramod\lm32_ram\data_width=22\address_width=7.
Using template $paramod\lm32_ram\data_width=32\address_width=9 for cells of type $paramod\lm32_ram\data_width=32\address_width=9.
No more expansions possible.
Deleting now unused module $paramod\lm32_cpu\eba_reset=537034752.
Deleting now unused module $paramod\lm32_ram\data_width=32\address_width=9.
Deleting now unused module $paramod\lm32_ram\data_width=22\address_width=7.
Deleting now unused module lm32_interrupt.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module $paramod$7c70905518e59e078352e4b78b72b31e4446d25e\lm32_icache.
Deleting now unused module $paramod$1e39f09ae70804aefd7c4562da820770d2312e21\lm32_instruction_unit.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_addsub.
Deleting now unused module lm32_adder.
Deleting now unused module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Deleting now unused module lm32_decoder.

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 355 unused cells and 2237 unused wires.

21.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 148 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$3036: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$2632: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$2630: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$2628: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$2636: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2634: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2872: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2868: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2865: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2875: \uart_phy_rx_busy -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3862: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3860: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3857: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$4044: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$4038: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2660.
    dead port 2/2 on $mux $techmap\lm32_cpu.$procmux$3364.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3387.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3417.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3420.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3423.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3429.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3432.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3438.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3461.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3464.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3470.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3479.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3482.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3488.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4131.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4134.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4137.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4140.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4143.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4149.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4152.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4155.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4158.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4164.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4167.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4170.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4173.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4194.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4197.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4200.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4206.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4209.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4212.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4230.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4233.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4236.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4242.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4245.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4251.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4254.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4269.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4272.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4278.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4284.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4296.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$4317.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3909.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3912.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3918.
    dead port 2/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3924.
Removed 51 multiplexer ports.

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\lm32_cpu.interrupt_unit.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:157$778: { \lm32_cpu.interrupt_unit.interrupt_n_exception [0] \lm32_cpu.interrupt_unit.interrupt_n_exception [1] \lm32_cpu.interrupt_unit.interrupt_n_exception [2] \lm32_cpu.interrupt_unit.interrupt_n_exception [3] \lm32_cpu.interrupt_unit.interrupt_n_exception [4] \lm32_cpu.interrupt_unit.interrupt_n_exception [5] \lm32_cpu.interrupt_unit.interrupt_n_exception [6] \lm32_cpu.interrupt_unit.interrupt_n_exception [7] \lm32_cpu.interrupt_unit.interrupt_n_exception [8] \lm32_cpu.interrupt_unit.interrupt_n_exception [9] \lm32_cpu.interrupt_unit.interrupt_n_exception [10] \lm32_cpu.interrupt_unit.interrupt_n_exception [11] \lm32_cpu.interrupt_unit.interrupt_n_exception [12] \lm32_cpu.interrupt_unit.interrupt_n_exception [13] \lm32_cpu.interrupt_unit.interrupt_n_exception [14] \lm32_cpu.interrupt_unit.interrupt_n_exception [15] \lm32_cpu.interrupt_unit.interrupt_n_exception [16] \lm32_cpu.interrupt_unit.interrupt_n_exception [17] \lm32_cpu.interrupt_unit.interrupt_n_exception [18] \lm32_cpu.interrupt_unit.interrupt_n_exception [19] \lm32_cpu.interrupt_unit.interrupt_n_exception [20] \lm32_cpu.interrupt_unit.interrupt_n_exception [21] \lm32_cpu.interrupt_unit.interrupt_n_exception [22] \lm32_cpu.interrupt_unit.interrupt_n_exception [23] \lm32_cpu.interrupt_unit.interrupt_n_exception [24] \lm32_cpu.interrupt_unit.interrupt_n_exception [25] \lm32_cpu.interrupt_unit.interrupt_n_exception [26] \lm32_cpu.interrupt_unit.interrupt_n_exception [27] \lm32_cpu.interrupt_unit.interrupt_n_exception [28] \lm32_cpu.interrupt_unit.interrupt_n_exception [29] \lm32_cpu.interrupt_unit.interrupt_n_exception [30] \lm32_cpu.interrupt_unit.interrupt_n_exception [31] }
    New input vector for $reduce_or cell $techmap\lm32_cpu.instruction_unit.icache.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:361$2269: { \lm32_cpu.instruction_unit.icache.state [0] \lm32_cpu.instruction_unit.icache.state [1] }
    New input vector for $reduce_or cell $techmap\lm32_cpu.$procmux$3412_ANY: { $techmap\lm32_cpu.$procmux$3412_CMP [0] $techmap\lm32_cpu.$procmux$3412_CMP [1] $techmap\lm32_cpu.$procmux$3412_CMP [2] }
    New input vector for $reduce_and cell $techmap\lm32_cpu.instruction_unit.$reduce_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:633$2260: { \lm32_cpu.instruction_unit.i_adr_o [2] \lm32_cpu.instruction_unit.i_adr_o [3] }
    Consolidated identical input bits for $mux cell $procmux$2329:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0]
      New connections: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [9:1] = { $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_EN[9:0]$1432 [0] }
    Consolidated identical input bits for $mux cell $procmux$2337:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0]
      New connections: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [9:1] = { $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_EN[9:0]$1425 [0] }
    Consolidated identical input bits for $mux cell $procmux$2343:
      Old ports: A=0, B=255, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0]
      New connections: $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411 [0] }
    Consolidated identical input bits for $mux cell $procmux$2349:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8]
      New connections: { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [31:9] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [7:0] } = { 16'0000000000000000 $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN[31:0]$1414 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2355:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16]
      New connections: { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [31:17] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [15:0] } = { 8'00000000 $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2361:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24]
      New connections: { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [31:25] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [23:0] } = { $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] $0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$870_EN[31:0]$1420 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $procmux$2537: { $procmux$2545_CMP $procmux$2544_CMP $procmux$2543_CMP $procmux$2542_CMP $procmux$2541_CMP $procmux$2540_CMP $procmux$2539_CMP $procmux$2538_CMP }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3066:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0]
      New connections: $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [31:1] = { $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1857_EN[31:0]$2216 [0] }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.$procmux$3443: { $auto$opt_reduce.cc:132:opt_mux$4564 $techmap\lm32_cpu.$procmux$3449_CMP $techmap\lm32_cpu.$procmux$3448_CMP $techmap\lm32_cpu.$procmux$3447_CMP $techmap\lm32_cpu.$procmux$3446_CMP $techmap\lm32_cpu.$procmux$3445_CMP $techmap\lm32_cpu.$procmux$3444_CMP }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.instruction_unit.icache.$procmux$3716: $auto$opt_reduce.cc:132:opt_mux$4566
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procmux$3498:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0]
      New connections: $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [31:1] = { $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2316_EN[31:0]$2321 [0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procmux$3506:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0]
      New connections: $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [21:1] = { $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2305_EN[21:0]$2310 [0] }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3575: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP $auto$opt_reduce.cc:132:opt_mux$4568 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3637: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3571_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3568_CMP $auto$opt_reduce.cc:132:opt_mux$4570 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3676: { $auto$opt_reduce.cc:132:opt_mux$4574 $auto$opt_reduce.cc:132:opt_mux$4572 $techmap\lm32_cpu.mc_arithmetic.$procmux$3576_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4567: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3578_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3577_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3576_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3571_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3568_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4571: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3577_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3571_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4573: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3578_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3568_CMP }
  Optimizing cells in module \top.
Performed a total of 22 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 8 cells.

21.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \uart_phy_re = 1'0 to constant driver in module top.
Promoting init spec \uart_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \cas_leds_re = 1'0 to constant driver in module top.
Promoting init spec \cas_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \array_muxed6 = 3'000 to constant driver in module top.
Promoted 12 init specs to constant drivers.

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 214 unused wires.

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\lm32_cpu.instruction_unit.icache.$procmux$3726: { $auto$opt_reduce.cc:132:opt_mux$4576 $techmap\lm32_cpu.instruction_unit.icache.$procmux$3710_CMP $techmap\lm32_cpu.instruction_unit.icache.$procmux$3704_CMP }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3567: $auto$opt_reduce.cc:132:opt_mux$4578
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3593: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP $auto$opt_reduce.cc:132:opt_mux$4580 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3637: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP $auto$opt_reduce.cc:132:opt_mux$4582 $auto$opt_reduce.cc:132:opt_mux$4570 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3660: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP $auto$opt_reduce.cc:132:opt_mux$4584 $techmap\lm32_cpu.mc_arithmetic.$procmux$3578_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$4579: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3578_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3577_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3576_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3571_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3568_CMP }
  Optimizing cells in module \top.
Performed a total of 6 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

21.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

21.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.23. Rerunning OPT passes. (Maybe there is more to do..)

21.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.30. Finished OPT passes. (There is nothing left to do.)

21.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$meminit$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1897$1439 (mem_1).
Removed top 3 bits (of 4) from port B of cell top.$procmux$2545_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2544_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2543_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2542_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2541_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2540_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2539_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2525 ($pmux).
Removed top 4 bits (of 5) from port B of cell top.$procmux$2515_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2514_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2513_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2512_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2511_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2510_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2509_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2508_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2507_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2506_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2505_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2504_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2503_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2502_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2501_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$2483_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2482_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2481_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2470_CMP0 ($eq).
Removed cell top.$procmux$2365 ($mux).
Removed cell top.$procmux$2363 ($mux).
Removed cell top.$procmux$2359 ($mux).
Removed cell top.$procmux$2357 ($mux).
Removed cell top.$procmux$2353 ($mux).
Removed cell top.$procmux$2351 ($mux).
Removed cell top.$procmux$2347 ($mux).
Removed cell top.$procmux$2345 ($mux).
Removed cell top.$procmux$2341 ($mux).
Removed cell top.$procmux$2339 ($mux).
Removed cell top.$procmux$2333 ($mux).
Removed cell top.$procmux$2331 ($mux).
Removed top 1 bits (of 30) from mux cell top.$procmux$3004 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:889$979 ($and).
Removed top 2 bits (of 10) from FF cell top.$procdff$4329 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$4330 ($dff).
Removed top 2 bits (of 10) from FF cell top.$procdff$4334 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$4335 ($dff).
Removed top 24 bits (of 32) from FF cell top.$procdff$4338 ($dff).
Removed top 24 bits (of 32) from FF cell top.$procdff$4339 ($dff).
Removed top 16 bits (of 32) from FF cell top.$procdff$4341 ($dff).
Removed top 16 bits (of 32) from FF cell top.$procdff$4342 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$4344 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$4345 ($dff).
Removed top 7 bits (of 32) from FF cell top.$procdff$4348 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\lm32_cpu.$procdff$4441 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$techmap\lm32_cpu.$procmux$3455_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3449_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3447_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3445_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell top.$techmap\lm32_cpu.$procmux$3414 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3412_CMP2 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$3412_CMP1 ($eq).
Removed cell top.$techmap\lm32_cpu.$procmux$3070 ($mux).
Removed cell top.$techmap\lm32_cpu.$procmux$3068 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2262$2128 ($eq).
Removed top 30 bits (of 32) from port A of cell top.$techmap\lm32_cpu.interrupt_unit.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:154$777 ($and).
Removed top 2 bits (of 32) from mux cell top.$techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$532 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395$450 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394$449 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391$446 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388$443 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386$442 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384$441 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379$438 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376$435 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375$434 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374$433 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372$432 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367$430 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366$429 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365$428 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364$427 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363$426 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351$416 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350$415 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349$414 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348$413 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347$412 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346$411 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343$408 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342$407 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341$406 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3641 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3578_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3571_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3568_CMP0 ($eq).
Removed top 1 bits (of 33) from port A of cell top.$techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$4103_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$4102_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$4101_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$4094_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$4093_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$4092_CMP0 ($eq).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3752 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3718_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3717_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\lm32_cpu.instruction_unit.icache.$procmux$3710_CMP0 ($eq).
Removed top 32 bits (of 33) from port B of cell top.$techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585 ($sub).
Removed top 21 bits (of 22) from FF cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procdff$4510 ($dff).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procmux$3510 ($mux).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$procmux$3508 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procdff$4506 ($dff).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procmux$3502 ($mux).
Removed cell top.$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$procmux$3500 ($mux).
Removed top 7 bits (of 8) from FF cell top.$procdff$4339 ($dff).
Removed top 7 bits (of 16) from FF cell top.$procdff$4342 ($dff).
Removed top 7 bits (of 24) from FF cell top.$procdff$4345 ($dff).
Removed top 24 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_EN[31:0]$1411.
Removed top 16 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_DATA[31:0]$1413.
Removed top 8 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_DATA[31:0]$1416.
Removed top 8 bits (of 32) from wire top.$0$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN[31:0]$1417.
Removed top 24 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$867_DATA.
Removed top 16 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_DATA.
Removed top 16 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$868_EN.
Removed top 8 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_DATA.
Removed top 8 bits (of 32) from wire top.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$869_EN.
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$871_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$872_DATA.
Removed top 4 bits (of 8) from wire top.$procmux$2525_Y.
Removed top 3 bits (of 4) from wire top.$techmap\lm32_cpu.$4\eid_x[3:0].
Removed top 32 bits (of 33) from wire top.$techmap\lm32_cpu.adder.addsub.$logic_not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$584_Y.
Removed top 1 bits (of 30) from wire top.bus_adr.
Removed top 1 bits (of 30) from wire top.bus_wishbone_adr.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.ip.
Removed top 1 bits (of 30) from wire top.shared_adr.

21.12. Executing PEEPOPT pass (run peephole optimizers).

21.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 40 unused wires.

21.14. Executing SHARE pass (SAT-based resource sharing).
Found 8 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2306 ($memrd):
    Found 3 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f $techmap\lm32_cpu.instruction_unit.icache.$procmux$3710_CMP \lm32_cpu.iflush }.
    No candidates found.
  Analyzing resource sharing options for $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2317 ($memrd):
    Found 1 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.instruction_unit.icache.way_match }.
    No candidates found.
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1859 ($memrd):
    Found 3 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3455_CMP }.
    Found 1 candidates: $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858
    Analyzing resource sharing with $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858 ($memrd):
      Found 5 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1859: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3455_CMP } = 7'0010001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1859: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3455_CMP } = 6'000001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1859: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 5'00000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'001000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.stall_x \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 9'001010000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 8'00110000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 7'0010000
      Size of SAT problem: 156 cells, 1687 variables, 4258 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3455_CMP } = 15'010001000000000
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.instruction_unit.icache.stall_f \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3587_CMP \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1882$1435 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1865$1428 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1894$1437 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.d_cyc_o \lm32_cpu.instruction_unit.i_cyc_o \csrbankarray_sel_r \done \cpu_dbus_ack \cpu_ibus_ack }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1848$1421 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset \lm32_cpu.load_store_unit.d_cyc_o \lm32_cpu.instruction_unit.i_cyc_o \done \cpu_dbus_ack \cpu_ibus_ack }.
    No candidates found.

21.15. Executing TECHMAP pass (map to technology primitives).

21.15.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.15.2. Continuing TECHMAP pass.
No more expansions possible.

21.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1227$1328 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1243$1331 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1256$1335 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1275$1338 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1301$1346 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1304$1347 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1308$1352 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1323$1357 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1326$1358 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1330$1363 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1436$1387 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1460$1400 ($add).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1202$1316 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1312$1353 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1334$1364 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1355$1366 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1401$1378 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1408$1380 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1415$1382 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1422$1384 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1486$1407 ($sub).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1909 ($add).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$581 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$583 ($sub).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585 ($sub).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2232 ($add).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:791$2249 ($add).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.icache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:507$2304 ($add).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286 ($sub).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$764 ($add).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740 ($sub).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$756 ($sub).
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$583 into $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585.
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$581 into $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$764.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.icache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:507$2304.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:791$2249.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2232.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740.
  creating $alu model for $macc $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$756.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1909.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1486$1407.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1422$1384.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1415$1382.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1408$1380.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1401$1378.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1355$1366.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1334$1364.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1312$1353.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1202$1316.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1460$1400.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1436$1387.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1330$1363.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1326$1358.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1323$1357.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1308$1352.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1304$1347.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1301$1346.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1275$1338.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1256$1335.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1243$1331.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1227$1328.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319.
  creating $macc cell for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$585: $auto$alumacc.cc:365:replace_macc$4605
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319: $auto$alumacc.cc:485:replace_alu$4606
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1227$1328: $auto$alumacc.cc:485:replace_alu$4609
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1243$1331: $auto$alumacc.cc:485:replace_alu$4612
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1256$1335: $auto$alumacc.cc:485:replace_alu$4615
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1275$1338: $auto$alumacc.cc:485:replace_alu$4618
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1301$1346: $auto$alumacc.cc:485:replace_alu$4621
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1304$1347: $auto$alumacc.cc:485:replace_alu$4624
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1308$1352: $auto$alumacc.cc:485:replace_alu$4627
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1323$1357: $auto$alumacc.cc:485:replace_alu$4630
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1326$1358: $auto$alumacc.cc:485:replace_alu$4633
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1330$1363: $auto$alumacc.cc:485:replace_alu$4636
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1436$1387: $auto$alumacc.cc:485:replace_alu$4639
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1460$1400: $auto$alumacc.cc:485:replace_alu$4642
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1202$1316: $auto$alumacc.cc:485:replace_alu$4645
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1312$1353: $auto$alumacc.cc:485:replace_alu$4648
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1334$1364: $auto$alumacc.cc:485:replace_alu$4651
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1355$1366: $auto$alumacc.cc:485:replace_alu$4654
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1401$1378: $auto$alumacc.cc:485:replace_alu$4657
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1408$1380: $auto$alumacc.cc:485:replace_alu$4660
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1415$1382: $auto$alumacc.cc:485:replace_alu$4663
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1422$1384: $auto$alumacc.cc:485:replace_alu$4666
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1486$1407: $auto$alumacc.cc:485:replace_alu$4669
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1909: $auto$alumacc.cc:485:replace_alu$4672
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146: $auto$alumacc.cc:485:replace_alu$4675
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$756: $auto$alumacc.cc:485:replace_alu$4678
  creating $alu cell for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$582: $auto$alumacc.cc:485:replace_alu$4681
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$740: $auto$alumacc.cc:485:replace_alu$4684
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$2232: $auto$alumacc.cc:485:replace_alu$4687
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:791$2249: $auto$alumacc.cc:485:replace_alu$4690
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.icache.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:507$2304: $auto$alumacc.cc:485:replace_alu$4693
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286: $auto$alumacc.cc:485:replace_alu$4696
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$764: $auto$alumacc.cc:485:replace_alu$4699
  created 32 $alu and 1 $macc cells.

21.19. Executing OPT pass (performing simple optimizations).

21.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 22 cells.

21.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 24 unused wires.

21.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.9. Rerunning OPT passes. (Maybe there is more to do..)

21.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.16. Finished OPT passes. (There is nothing left to do.)

21.20. Executing FSM pass (extract and optimize FSM).

21.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.lm32_cpu.instruction_unit.icache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

21.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

21.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

21.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

21.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

21.21. Executing OPT pass (performing simple optimizations).

21.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.21.5. Finished fast OPT passes.

21.22. Executing MEMORY pass.

21.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

21.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$1440' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$1441' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$1442' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$1443' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$1444' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$1445' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$2218' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2326' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2315' in module `\top': merged $dff to cell.
Checking cell `$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1848$1421' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1894$1437' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1865$1428' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1882$1435' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1859' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2317' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2306' in module `\top': merged address $dff to cell.

21.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 40 unused cells and 42 unused wires.

21.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.mem by address:
  New clock domain: posedge \clk12
    Port 0 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1838$1440) has addr \bus_adr [11:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1840$1441) has addr \bus_adr [11:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1842$1442) has addr \bus_adr [11:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$1443) has addr \bus_adr [11:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

21.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem' in module `\top':
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2326 ($memwr)
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2317 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem' in module `\top':
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:121$2315 ($memwr)
  $techmap\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:113$2306 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.registers' in module `\top':
  $techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$2218 ($memwr)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1859 ($memrd)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1858 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\top':
  $memwr$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1844$1443 ($memwr)
  $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1848$1421 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_1' in module `\top':
  $meminit$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1897$1439 ($meminit)
  $memrd$\mem_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1894$1437 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1859$1444 ($memwr)
  $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1865$1428 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1876$1445 ($memwr)
  $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1882$1435 ($memrd)

21.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=32 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.3.0.0
        Adding extra logic for transparent port A1.1.
Processing top.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=10 bwaste=3328 waste=3328 efficiency=34
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3328 efficiency=34
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=2 bwaste=3328 waste=3328 efficiency=22
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3328 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=2 bwaste=3840 waste=3840 efficiency=11
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=11
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=6, cells=11, acells=1
    Efficiency for rule 2.2: efficiency=11, cells=6, acells=1
    Efficiency for rule 2.1: efficiency=22, cells=3, acells=1
    Efficiency for rule 1.1: efficiency=34, cells=2, acells=1
    Selected rule 1.1 with efficiency 34.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.1.0.0
        Adding extra logic for transparent port A1.1.
Processing top.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
        Adding extra logic for transparent port A1.2.
Processing top.mem:
  Properties: ports=2 bits=81920 rports=1 wports=1 dbits=32 abits=12 words=2560
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=83
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=62
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=62, cells=32, acells=2
    Efficiency for rule 2.2: efficiency=83, cells=24, acells=3
    Efficiency for rule 2.1: efficiency=100, cells=20, acells=5
    Efficiency for rule 1.1: efficiency=100, cells=20, acells=10
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: mem.0.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: mem.0.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 3 0>: mem.0.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 4 0>: mem.0.4.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 1 0>: mem.1.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 2 0>: mem.1.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 3 0>: mem.1.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 4 0>: mem.1.4.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 1 0>: mem.2.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 2 0>: mem.2.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 3 0>: mem.2.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 4 0>: mem.2.4.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: mem.3.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 1 0>: mem.3.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 2 0>: mem.3.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 3 0>: mem.3.3.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 4 0>: mem.3.4.0
        Adding extra logic for transparent port A1.1.
Processing top.mem_1:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage_1.0.0.0

21.25. Executing TECHMAP pass (map to technology primitives).

21.25.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

21.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

21.26. Executing ICE40_BRAMINIT pass.

21.27. Executing OPT pass (performing simple optimizations).

21.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 89 cells.

21.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 1062 unused wires.

21.27.5. Finished fast OPT passes.

21.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem_1 in module \top:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

21.29. Executing OPT pass (performing simple optimizations).

21.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4799:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable }, Y=$auto$rtlil.cc:1958:Mux$4800
      New ports: A=1'0, B=\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable, Y=$auto$rtlil.cc:1958:Mux$4800 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4800 [15:1] = { $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] $auto$rtlil.cc:1958:Mux$4800 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4843:
      Old ports: A=16'0000000000000000, B={ 10'0000000000 \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable }, Y=$auto$rtlil.cc:1958:Mux$4844
      New ports: A=1'0, B=\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable, Y=$auto$rtlil.cc:1958:Mux$4844 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4844 [15:1] = { 10'0000000000 $auto$rtlil.cc:1958:Mux$4844 [0] $auto$rtlil.cc:1958:Mux$4844 [0] $auto$rtlil.cc:1958:Mux$4844 [0] $auto$rtlil.cc:1958:Mux$4844 [0] $auto$rtlil.cc:1958:Mux$4844 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4970:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4888
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4888 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4888 [15:1] = { $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] $auto$rtlil.cc:1958:Mux$4888 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$5009:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4927
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4927 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4927 [15:1] = { $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] $auto$rtlil.cc:1958:Mux$4927 [0] }
    Consolidated identical input bits for $mux cell $procmux$2529:
      Old ports: A=8'00000000, B={ 4'0000 $auto$wreduce.cc:460:run$4596 [3:0] }, Y=$procmux$2529_Y
      New ports: A=4'0000, B=$auto$wreduce.cc:460:run$4596 [3:0], Y=$procmux$2529_Y [3:0]
      New connections: $procmux$2529_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3426:
      Old ports: A={ 3'011 $auto$wreduce.cc:460:run$4597 [0] }, B=4'0101, Y=$techmap\lm32_cpu.$3\eid_x[3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:460:run$4597 [0] }, B=2'01, Y=$techmap\lm32_cpu.$3\eid_x[3:0] [1:0]
      New connections: $techmap\lm32_cpu.$3\eid_x[3:0] [3:2] = 2'01
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1602$1914:
      Old ports: A={ \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15:0] }, B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.operand_0_x [15:8], B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.operand_0_x [7:0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2204:
      Old ports: A={ \lm32_cpu.instruction_unit.pc_m 2'00 }, B={ \lm32_cpu.memop_pc_w 2'00 }, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2204_Y
      New ports: A=\lm32_cpu.instruction_unit.pc_m, B=\lm32_cpu.memop_pc_w, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2204_Y [31:2]
      New connections: $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2204_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$532:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $pmux cell $techmap\lm32_cpu.load_store_unit.$procmux$4105:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2531:
      Old ports: A=$procmux$2529_Y, B=8'00000000, Y=$0\csrbankarray_interface2_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2529_Y [3:0], B=4'0000, Y=$0\csrbankarray_interface2_bank_bus_dat_r[7:0] [3:0]
      New connections: $0\csrbankarray_interface2_bank_bus_dat_r[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3435:
      Old ports: A=$techmap\lm32_cpu.$3\eid_x[3:0], B=4'0010, Y=$techmap\lm32_cpu.$2\eid_x[3:0]
      New ports: A={ 1'1 $techmap\lm32_cpu.$3\eid_x[3:0] [1:0] }, B=3'010, Y=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0]
      New connections: $techmap\lm32_cpu.$2\eid_x[3:0] [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$3441:
      Old ports: A=$techmap\lm32_cpu.$2\eid_x[3:0], B=4'0100, Y=\lm32_cpu.eid_x
      New ports: A=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0], B=3'100, Y=\lm32_cpu.eid_x [2:0]
      New connections: \lm32_cpu.eid_x [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 13 changes.

21.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem_1[3]$5616 ($dff) from module top.
Removing $memory\mem_1[4]$5618 ($dff) from module top.
Removing $memory\mem_1[0]$5610 ($dff) from module top.
Removing $memory\mem_1[1]$5612 ($dff) from module top.
Removing $memory\mem_1[2]$5614 ($dff) from module top.
Removing $memory\mem_1[5]$5620 ($dff) from module top.
Removing $memory\mem_1[6]$5622 ($dff) from module top.
Removing $memory\mem_1[7]$5624 ($dff) from module top.
Replaced 8 DFF cells.

21.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 38 unused wires.

21.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.9. Rerunning OPT passes. (Maybe there is more to do..)

21.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][0]$5637:
      Old ports: A=8'01000010, B=8'01100001, Y=$memory\mem_1$rdmux[0][1][0]$a$5632
      New ports: A=2'10, B=2'01, Y=$memory\mem_1$rdmux[0][1][0]$a$5632 [1:0]
      New connections: $memory\mem_1$rdmux[0][1][0]$a$5632 [7:2] = { 2'01 $memory\mem_1$rdmux[0][1][0]$a$5632 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][1]$5640:
      Old ports: A=8'01110011, B=8'01100101, Y=$memory\mem_1$rdmux[0][1][0]$b$5633
      New ports: A=2'01, B=2'10, Y=$memory\mem_1$rdmux[0][1][0]$b$5633 [2:1]
      New connections: { $memory\mem_1$rdmux[0][1][0]$b$5633 [7:3] $memory\mem_1$rdmux[0][1][0]$b$5633 [0] } = { 3'011 $memory\mem_1$rdmux[0][1][0]$b$5633 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][2]$5643:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem_1$rdmux[0][1][1]$a$5635
      New ports: A=2'10, B=2'01, Y={ $memory\mem_1$rdmux[0][1][1]$a$5635 [4] $memory\mem_1$rdmux[0][1][1]$a$5635 [2] }
      New connections: { $memory\mem_1$rdmux[0][1][1]$a$5635 [7:5] $memory\mem_1$rdmux[0][1][1]$a$5635 [3] $memory\mem_1$rdmux[0][1][1]$a$5635 [1:0] } = { 2'01 $memory\mem_1$rdmux[0][1][1]$a$5635 [2] $memory\mem_1$rdmux[0][1][1]$a$5635 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][2][3]$5646:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\mem_1$rdmux[0][1][1]$b$5636
      New ports: A=1'1, B=1'0, Y=$memory\mem_1$rdmux[0][1][1]$b$5636 [0]
      New connections: $memory\mem_1$rdmux[0][1][1]$b$5636 [7:1] = { 1'0 $memory\mem_1$rdmux[0][1][1]$b$5636 [0] 4'0000 $memory\mem_1$rdmux[0][1][1]$b$5636 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][1][0]$5631:
      Old ports: A=$memory\mem_1$rdmux[0][1][0]$a$5632, B=$memory\mem_1$rdmux[0][1][0]$b$5633, Y=$memory\mem_1$rdmux[0][0][0]$a$5629
      New ports: A={ 2'00 $memory\mem_1$rdmux[0][1][0]$a$5632 [1:0] }, B={ $memory\mem_1$rdmux[0][1][0]$b$5633 [1] $memory\mem_1$rdmux[0][1][0]$b$5633 [2:1] 1'1 }, Y={ $memory\mem_1$rdmux[0][0][0]$a$5629 [4] $memory\mem_1$rdmux[0][0][0]$a$5629 [2:0] }
      New connections: { $memory\mem_1$rdmux[0][0][0]$a$5629 [7:5] $memory\mem_1$rdmux[0][0][0]$a$5629 [3] } = { 2'01 $memory\mem_1$rdmux[0][0][0]$a$5629 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][1][1]$5634:
      Old ports: A=$memory\mem_1$rdmux[0][1][1]$a$5635, B=$memory\mem_1$rdmux[0][1][1]$b$5636, Y=$memory\mem_1$rdmux[0][0][0]$b$5630
      New ports: A={ $memory\mem_1$rdmux[0][1][1]$a$5635 [4] $memory\mem_1$rdmux[0][1][1]$a$5635 [2] 1'1 }, B={ 2'00 $memory\mem_1$rdmux[0][1][1]$b$5636 [0] }, Y={ $memory\mem_1$rdmux[0][0][0]$b$5630 [4] $memory\mem_1$rdmux[0][0][0]$b$5630 [2] $memory\mem_1$rdmux[0][0][0]$b$5630 [0] }
      New connections: { $memory\mem_1$rdmux[0][0][0]$b$5630 [7:5] $memory\mem_1$rdmux[0][0][0]$b$5630 [3] $memory\mem_1$rdmux[0][0][0]$b$5630 [1] } = { 1'0 $memory\mem_1$rdmux[0][0][0]$b$5630 [0] $memory\mem_1$rdmux[0][0][0]$b$5630 [2] $memory\mem_1$rdmux[0][0][0]$b$5630 [2] $memory\mem_1$rdmux[0][0][0]$b$5630 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_1$rdmux[0][0][0]$5628:
      Old ports: A=$memory\mem_1$rdmux[0][0][0]$a$5629, B=$memory\mem_1$rdmux[0][0][0]$b$5630, Y=\csrbankarray_dat_r
      New ports: A={ 1'1 $memory\mem_1$rdmux[0][0][0]$a$5629 [0] $memory\mem_1$rdmux[0][0][0]$a$5629 [4] 1'0 $memory\mem_1$rdmux[0][0][0]$a$5629 [2:0] }, B={ $memory\mem_1$rdmux[0][0][0]$b$5630 [0] $memory\mem_1$rdmux[0][0][0]$b$5630 [2] $memory\mem_1$rdmux[0][0][0]$b$5630 [4] $memory\mem_1$rdmux[0][0][0]$b$5630 [2] $memory\mem_1$rdmux[0][0][0]$b$5630 [2] $memory\mem_1$rdmux[0][0][0]$b$5630 [0] $memory\mem_1$rdmux[0][0][0]$b$5630 [0] }, Y=\csrbankarray_dat_r [6:0]
      New connections: \csrbankarray_dat_r [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$3006:
      Old ports: A=8'00000000, B=\csrbankarray_dat_r, Y=\csrbankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csrbankarray_dat_r [6:0], Y=\csrbankarray_sram_bus_dat_r [6:0]
      New connections: \csrbankarray_sram_bus_dat_r [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

21.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

21.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.16. Rerunning OPT passes. (Maybe there is more to do..)

21.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.23. Finished OPT passes. (There is nothing left to do.)

21.30. Executing ICE40_WRAPCARRY pass (wrap carries).

21.31. Executing TECHMAP pass (map to technology primitives).

21.31.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

21.31.2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

21.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper maccmap for cells of type $macc.
  add \lm32_cpu.operand_0_x (32 bits, unsigned)
  sub $auto$wreduce.cc:460:run$4598 [0] (1 bits, unsigned)
  sub \lm32_cpu.operand_1_x (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=1\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$ea5aff2679b095cc47fcc46485d6169777684ec6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=33 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.

21.32. Executing ICE40_OPT pass (performing simple optimizations).

21.32.1. Running ICE40 specific optimizations.

21.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 850 cells.

21.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$9777 ($_DFF_P_) from module top.
Removing $auto$simplemap.cc:420:simplemap_dff$8392 ($_DFF_P_) from module top.
Replaced 2 DFF cells.

21.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 752 unused cells and 2346 unused wires.

21.32.6. Rerunning OPT passes. (Removed registers in this run.)

21.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4606.slice[0].carry: CO=\ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4609.slice[0].carry: CO=\uart_phy_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4612.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4615.slice[0].carry: CO=\uart_phy_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4618.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4621.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4624.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4627.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4630.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4633.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4636.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4642.slice[0].carry: CO=\counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4645.slice[0].carry: CO=\crg_reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4648.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4651.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4654.slice[0].carry: CO=\timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4657.slice[0].carry: CO=\cas_waittimer0_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4660.slice[0].carry: CO=\cas_waittimer1_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4663.slice[0].carry: CO=\cas_waittimer2_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4666.slice[0].carry: CO=\cas_waittimer3_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4669.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4675.slice[0].carry: CO=\lm32_cpu.cc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4678.slice[0].carry: CO=\lm32_cpu.mc_arithmetic.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4681.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4684.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4684.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4687.slice[0].carry: CO=\lm32_cpu.instruction_unit.pc_f [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4696.slice[0].carry: CO=\lm32_cpu.instruction_unit.icache.flush_set [0]

21.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.

21.32.12. Rerunning OPT passes. (Removed registers in this run.)

21.32.13. Running ICE40 specific optimizations.

21.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.32.18. Finished OPT passes. (There is nothing left to do.)

21.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

21.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10000 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [23] -> \lm32_cpu.store_operand_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10001 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [24] -> \lm32_cpu.store_operand_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10002 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [25] -> \lm32_cpu.store_operand_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10003 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [26] -> \lm32_cpu.store_operand_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10004 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [27] -> \lm32_cpu.store_operand_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10005 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [28] -> \lm32_cpu.store_operand_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10006 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [29] -> \lm32_cpu.store_operand_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10007 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [30] -> \lm32_cpu.store_operand_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10008 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [31] -> \lm32_cpu.store_operand_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10009 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [0] -> \lm32_cpu.operand_1_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10010 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [1] -> \lm32_cpu.operand_1_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10011 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [2] -> \lm32_cpu.operand_1_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10012 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [3] -> \lm32_cpu.operand_1_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10013 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [4] -> \lm32_cpu.operand_1_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10014 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [5] -> \lm32_cpu.operand_1_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10015 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [6] -> \lm32_cpu.operand_1_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10016 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [7] -> \lm32_cpu.operand_1_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10017 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [8] -> \lm32_cpu.operand_1_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10018 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [9] -> \lm32_cpu.operand_1_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10019 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [10] -> \lm32_cpu.operand_1_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10020 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [11] -> \lm32_cpu.operand_1_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10021 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [12] -> \lm32_cpu.operand_1_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10022 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [13] -> \lm32_cpu.operand_1_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10023 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [14] -> \lm32_cpu.operand_1_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10024 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [15] -> \lm32_cpu.operand_1_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10025 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [16] -> \lm32_cpu.operand_1_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10026 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [17] -> \lm32_cpu.operand_1_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10027 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [18] -> \lm32_cpu.operand_1_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10028 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [19] -> \lm32_cpu.operand_1_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10029 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [20] -> \lm32_cpu.operand_1_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10030 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [21] -> \lm32_cpu.operand_1_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10031 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [22] -> \lm32_cpu.operand_1_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10032 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [23] -> \lm32_cpu.operand_1_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10033 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [24] -> \lm32_cpu.operand_1_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10034 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [25] -> \lm32_cpu.operand_1_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10035 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [26] -> \lm32_cpu.operand_1_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10036 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [27] -> \lm32_cpu.operand_1_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10037 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [28] -> \lm32_cpu.operand_1_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10038 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [29] -> \lm32_cpu.operand_1_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10039 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [30] -> \lm32_cpu.operand_1_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10040 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [31] -> \lm32_cpu.operand_1_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10041 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [0] -> \lm32_cpu.operand_0_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10042 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [1] -> \lm32_cpu.operand_0_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10043 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [2] -> \lm32_cpu.operand_0_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10044 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [3] -> \lm32_cpu.operand_0_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10045 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [4] -> \lm32_cpu.operand_0_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10046 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [5] -> \lm32_cpu.operand_0_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10047 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [6] -> \lm32_cpu.operand_0_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10048 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [7] -> \lm32_cpu.operand_0_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10049 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [8] -> \lm32_cpu.operand_0_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10050 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [9] -> \lm32_cpu.operand_0_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10051 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [10] -> \lm32_cpu.operand_0_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10052 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [11] -> \lm32_cpu.operand_0_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10053 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [12] -> \lm32_cpu.operand_0_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10054 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [13] -> \lm32_cpu.operand_0_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10055 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [14] -> \lm32_cpu.operand_0_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10056 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [15] -> \lm32_cpu.operand_0_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10057 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [16] -> \lm32_cpu.operand_0_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10058 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [17] -> \lm32_cpu.operand_0_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10059 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [18] -> \lm32_cpu.operand_0_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10060 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [19] -> \lm32_cpu.operand_0_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10061 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [20] -> \lm32_cpu.operand_0_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10062 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [21] -> \lm32_cpu.operand_0_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10063 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [22] -> \lm32_cpu.operand_0_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10064 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [23] -> \lm32_cpu.operand_0_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10065 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [24] -> \lm32_cpu.operand_0_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10066 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [25] -> \lm32_cpu.operand_0_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10067 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [26] -> \lm32_cpu.operand_0_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10068 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [27] -> \lm32_cpu.operand_0_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10069 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [28] -> \lm32_cpu.operand_0_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10070 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [29] -> \lm32_cpu.operand_0_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10071 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [30] -> \lm32_cpu.operand_0_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10072 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [31] -> \lm32_cpu.operand_0_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10073 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [0] -> \lm32_cpu.memop_pc_w [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10074 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [1] -> \lm32_cpu.memop_pc_w [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10075 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [2] -> \lm32_cpu.memop_pc_w [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10076 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [3] -> \lm32_cpu.memop_pc_w [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10077 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [4] -> \lm32_cpu.memop_pc_w [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10078 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [5] -> \lm32_cpu.memop_pc_w [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10079 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [6] -> \lm32_cpu.memop_pc_w [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10080 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [7] -> \lm32_cpu.memop_pc_w [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10081 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [8] -> \lm32_cpu.memop_pc_w [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10082 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [9] -> \lm32_cpu.memop_pc_w [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10083 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [10] -> \lm32_cpu.memop_pc_w [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10084 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [11] -> \lm32_cpu.memop_pc_w [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10085 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [12] -> \lm32_cpu.memop_pc_w [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10086 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [13] -> \lm32_cpu.memop_pc_w [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10087 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [14] -> \lm32_cpu.memop_pc_w [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10088 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [15] -> \lm32_cpu.memop_pc_w [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10089 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [16] -> \lm32_cpu.memop_pc_w [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10090 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [17] -> \lm32_cpu.memop_pc_w [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10091 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [18] -> \lm32_cpu.memop_pc_w [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10092 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [19] -> \lm32_cpu.memop_pc_w [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10093 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [20] -> \lm32_cpu.memop_pc_w [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10094 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [21] -> \lm32_cpu.memop_pc_w [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10095 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [22] -> \lm32_cpu.memop_pc_w [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10096 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [23] -> \lm32_cpu.memop_pc_w [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10097 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [24] -> \lm32_cpu.memop_pc_w [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10098 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [25] -> \lm32_cpu.memop_pc_w [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10099 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [26] -> \lm32_cpu.memop_pc_w [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10100 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [27] -> \lm32_cpu.memop_pc_w [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10101 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [28] -> \lm32_cpu.memop_pc_w [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10102 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [29] -> \lm32_cpu.memop_pc_w [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10103 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_exception_m[0:0] -> \lm32_cpu.data_bus_error_exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10104 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\bus_error_x[0:0] -> \lm32_cpu.bus_error_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10105 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_write_enable_x[0:0] -> \lm32_cpu.csr_write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10106 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eret_x[0:0] -> \lm32_cpu.eret_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10107 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\scall_x[0:0] -> \lm32_cpu.scall_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10108 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [0] -> \lm32_cpu.condition_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10109 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [1] -> \lm32_cpu.condition_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10110 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [2] -> \lm32_cpu.condition_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10111 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [0] -> \lm32_cpu.csr_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10112 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [1] -> \lm32_cpu.csr_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10113 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [2] -> \lm32_cpu.csr_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10119 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [0] -> \lm32_cpu.write_idx_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10120 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [1] -> \lm32_cpu.write_idx_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10121 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [2] -> \lm32_cpu.write_idx_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10122 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [3] -> \lm32_cpu.write_idx_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10123 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [4] -> \lm32_cpu.write_idx_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10124 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [0] -> \lm32_cpu.write_idx_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10125 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [1] -> \lm32_cpu.write_idx_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10126 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [2] -> \lm32_cpu.write_idx_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10127 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [3] -> \lm32_cpu.write_idx_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10128 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [4] -> \lm32_cpu.write_idx_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10130 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_m[0:0] -> \lm32_cpu.write_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10131 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_x[0:0] -> \lm32_cpu.write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10132 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\sign_extend_x[0:0] -> \lm32_cpu.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10133 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_m[0:0] -> \lm32_cpu.m_bypass_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10134 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_x[0:0] -> \lm32_cpu.m_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10135 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_bypass_enable_x[0:0] -> \lm32_cpu.x_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10137 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_m[0:0] -> \lm32_cpu.w_result_sel_load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10138 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_x[0:0] -> \lm32_cpu.w_result_sel_load_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10139 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_m[0:0] -> \lm32_cpu.m_result_sel_compare_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10140 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_x[0:0] -> \lm32_cpu.m_result_sel_compare_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10141 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_add_x[0:0] -> \lm32_cpu.x_result_sel_add_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10142 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_sext_x[0:0] -> \lm32_cpu.x_result_sel_sext_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10143 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_mc_arith_x[0:0] -> \lm32_cpu.x_result_sel_mc_arith_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10144 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_csr_x[0:0] -> \lm32_cpu.x_result_sel_csr_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10145 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [0] -> \lm32_cpu.branch_target_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10146 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [1] -> \lm32_cpu.branch_target_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10147 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [2] -> \lm32_cpu.branch_target_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10148 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [3] -> \lm32_cpu.branch_target_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10149 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [4] -> \lm32_cpu.branch_target_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10150 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [5] -> \lm32_cpu.branch_target_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10151 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [6] -> \lm32_cpu.branch_target_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10152 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [7] -> \lm32_cpu.branch_target_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10153 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [8] -> \lm32_cpu.branch_target_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10154 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [9] -> \lm32_cpu.branch_target_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10155 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [10] -> \lm32_cpu.branch_target_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10156 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [11] -> \lm32_cpu.branch_target_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10157 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [12] -> \lm32_cpu.branch_target_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10158 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [13] -> \lm32_cpu.branch_target_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10159 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [14] -> \lm32_cpu.branch_target_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10160 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [15] -> \lm32_cpu.branch_target_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10161 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [16] -> \lm32_cpu.branch_target_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10162 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [17] -> \lm32_cpu.branch_target_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10163 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [18] -> \lm32_cpu.branch_target_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10164 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [19] -> \lm32_cpu.branch_target_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10165 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [20] -> \lm32_cpu.branch_target_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10166 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [21] -> \lm32_cpu.branch_target_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10167 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [22] -> \lm32_cpu.branch_target_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10168 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [23] -> \lm32_cpu.branch_target_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10169 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [24] -> \lm32_cpu.branch_target_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10170 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [25] -> \lm32_cpu.branch_target_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10171 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [26] -> \lm32_cpu.branch_target_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10172 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [27] -> \lm32_cpu.branch_target_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10173 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [28] -> \lm32_cpu.branch_target_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10174 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [29] -> \lm32_cpu.branch_target_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10175 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [0] -> \lm32_cpu.branch_target_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10176 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [1] -> \lm32_cpu.branch_target_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10177 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [2] -> \lm32_cpu.branch_target_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10178 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [3] -> \lm32_cpu.branch_target_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10179 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [4] -> \lm32_cpu.branch_target_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10180 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [5] -> \lm32_cpu.branch_target_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10181 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [6] -> \lm32_cpu.branch_target_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10182 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [7] -> \lm32_cpu.branch_target_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10183 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [8] -> \lm32_cpu.branch_target_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10184 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [9] -> \lm32_cpu.branch_target_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10185 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [10] -> \lm32_cpu.branch_target_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10186 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [11] -> \lm32_cpu.branch_target_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10187 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [12] -> \lm32_cpu.branch_target_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10188 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [13] -> \lm32_cpu.branch_target_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10189 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [14] -> \lm32_cpu.branch_target_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10190 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [15] -> \lm32_cpu.branch_target_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10191 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [16] -> \lm32_cpu.branch_target_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10192 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [17] -> \lm32_cpu.branch_target_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10193 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [18] -> \lm32_cpu.branch_target_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10194 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [19] -> \lm32_cpu.branch_target_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10195 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [20] -> \lm32_cpu.branch_target_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10196 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [21] -> \lm32_cpu.branch_target_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10197 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [22] -> \lm32_cpu.branch_target_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10198 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [23] -> \lm32_cpu.branch_target_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10199 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [24] -> \lm32_cpu.branch_target_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10200 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [25] -> \lm32_cpu.branch_target_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10201 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [26] -> \lm32_cpu.branch_target_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10202 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [27] -> \lm32_cpu.branch_target_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10203 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [28] -> \lm32_cpu.branch_target_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10204 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [29] -> \lm32_cpu.branch_target_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10205 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_m[0:0] -> \lm32_cpu.branch_predict_taken_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10206 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_m[0:0] -> \lm32_cpu.branch_predict_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10207 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_m[0:0] -> \lm32_cpu.branch_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10208 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_x[0:0] -> \lm32_cpu.branch_predict_taken_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10209 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_x[0:0] -> \lm32_cpu.branch_predict_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10210 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_x[0:0] -> \lm32_cpu.branch_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10211 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [0] -> \lm32_cpu.size_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10212 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [1] -> \lm32_cpu.size_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10213 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_m[0:0] -> \lm32_cpu.store_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10214 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_x[0:0] -> \lm32_cpu.store_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10215 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_m[0:0] -> \lm32_cpu.load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10216 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_x[0:0] -> \lm32_cpu.load_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12104 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [0] -> \lm32_cpu.interrupt_unit.im [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12105 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [1] -> \lm32_cpu.interrupt_unit.im [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12106 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [2] -> \lm32_cpu.interrupt_unit.im [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12107 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [3] -> \lm32_cpu.interrupt_unit.im [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12108 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [4] -> \lm32_cpu.interrupt_unit.im [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12109 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [5] -> \lm32_cpu.interrupt_unit.im [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12110 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [6] -> \lm32_cpu.interrupt_unit.im [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12111 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [7] -> \lm32_cpu.interrupt_unit.im [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12112 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [8] -> \lm32_cpu.interrupt_unit.im [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12113 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [9] -> \lm32_cpu.interrupt_unit.im [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12114 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [10] -> \lm32_cpu.interrupt_unit.im [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12115 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [11] -> \lm32_cpu.interrupt_unit.im [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12116 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [12] -> \lm32_cpu.interrupt_unit.im [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12117 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [13] -> \lm32_cpu.interrupt_unit.im [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12118 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [14] -> \lm32_cpu.interrupt_unit.im [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12119 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [15] -> \lm32_cpu.interrupt_unit.im [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12120 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [16] -> \lm32_cpu.interrupt_unit.im [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12121 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [17] -> \lm32_cpu.interrupt_unit.im [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12122 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [18] -> \lm32_cpu.interrupt_unit.im [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12123 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [19] -> \lm32_cpu.interrupt_unit.im [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12124 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [20] -> \lm32_cpu.interrupt_unit.im [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12125 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [21] -> \lm32_cpu.interrupt_unit.im [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12126 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [22] -> \lm32_cpu.interrupt_unit.im [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12127 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [23] -> \lm32_cpu.interrupt_unit.im [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12128 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [24] -> \lm32_cpu.interrupt_unit.im [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12129 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [25] -> \lm32_cpu.interrupt_unit.im [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12130 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [26] -> \lm32_cpu.interrupt_unit.im [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12131 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [27] -> \lm32_cpu.interrupt_unit.im [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12132 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [28] -> \lm32_cpu.interrupt_unit.im [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12133 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [29] -> \lm32_cpu.interrupt_unit.im [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12134 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [30] -> \lm32_cpu.interrupt_unit.im [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12135 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [31] -> \lm32_cpu.interrupt_unit.im [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12136 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\eie[0:0] -> \lm32_cpu.interrupt_unit.eie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12137 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\ie[0:0] -> \lm32_cpu.interrupt_unit.ie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12351 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [0] -> \lm32_cpu.instruction_unit.pc_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12352 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [1] -> \lm32_cpu.instruction_unit.pc_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12353 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [2] -> \lm32_cpu.instruction_unit.pc_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12354 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [3] -> \lm32_cpu.instruction_unit.pc_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12355 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [4] -> \lm32_cpu.instruction_unit.pc_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12356 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [5] -> \lm32_cpu.instruction_unit.pc_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12357 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [6] -> \lm32_cpu.instruction_unit.pc_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12358 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [7] -> \lm32_cpu.instruction_unit.pc_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12359 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [8] -> \lm32_cpu.instruction_unit.pc_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12360 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [9] -> \lm32_cpu.instruction_unit.pc_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12361 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [10] -> \lm32_cpu.instruction_unit.pc_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12362 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [11] -> \lm32_cpu.instruction_unit.pc_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12363 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [12] -> \lm32_cpu.instruction_unit.pc_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12364 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [13] -> \lm32_cpu.instruction_unit.pc_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12365 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [14] -> \lm32_cpu.instruction_unit.pc_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12366 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [15] -> \lm32_cpu.instruction_unit.pc_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12367 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [16] -> \lm32_cpu.instruction_unit.pc_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12368 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [17] -> \lm32_cpu.instruction_unit.pc_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12369 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [18] -> \lm32_cpu.instruction_unit.pc_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12370 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [19] -> \lm32_cpu.instruction_unit.pc_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12371 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [20] -> \lm32_cpu.instruction_unit.pc_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12372 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [21] -> \lm32_cpu.instruction_unit.pc_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12373 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [22] -> \lm32_cpu.instruction_unit.pc_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12374 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [23] -> \lm32_cpu.instruction_unit.pc_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12375 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [24] -> \lm32_cpu.instruction_unit.pc_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12376 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [25] -> \lm32_cpu.instruction_unit.pc_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12377 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [26] -> \lm32_cpu.instruction_unit.pc_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12378 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [27] -> \lm32_cpu.instruction_unit.pc_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12379 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [28] -> \lm32_cpu.instruction_unit.pc_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12380 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [29] -> \lm32_cpu.instruction_unit.pc_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12381 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [0] -> \lm32_cpu.instruction_unit.pc_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12382 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [1] -> \lm32_cpu.instruction_unit.pc_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12383 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [2] -> \lm32_cpu.instruction_unit.pc_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12384 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [3] -> \lm32_cpu.instruction_unit.pc_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12385 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [4] -> \lm32_cpu.instruction_unit.pc_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12386 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [5] -> \lm32_cpu.instruction_unit.pc_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12387 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [6] -> \lm32_cpu.instruction_unit.pc_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12388 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [7] -> \lm32_cpu.instruction_unit.pc_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12389 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [8] -> \lm32_cpu.instruction_unit.pc_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12390 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [9] -> \lm32_cpu.instruction_unit.pc_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12391 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [10] -> \lm32_cpu.instruction_unit.pc_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12392 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [11] -> \lm32_cpu.instruction_unit.pc_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12393 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [12] -> \lm32_cpu.instruction_unit.pc_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12394 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [13] -> \lm32_cpu.instruction_unit.pc_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12395 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [14] -> \lm32_cpu.instruction_unit.pc_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12396 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [15] -> \lm32_cpu.instruction_unit.pc_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12397 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [16] -> \lm32_cpu.instruction_unit.pc_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12398 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [17] -> \lm32_cpu.instruction_unit.pc_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12399 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [18] -> \lm32_cpu.instruction_unit.pc_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12400 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [19] -> \lm32_cpu.instruction_unit.pc_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12401 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [20] -> \lm32_cpu.instruction_unit.pc_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12402 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [21] -> \lm32_cpu.instruction_unit.pc_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12403 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [22] -> \lm32_cpu.instruction_unit.pc_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12404 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [23] -> \lm32_cpu.instruction_unit.pc_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12405 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [24] -> \lm32_cpu.instruction_unit.pc_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12406 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [25] -> \lm32_cpu.instruction_unit.pc_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12407 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [26] -> \lm32_cpu.instruction_unit.pc_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12408 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [27] -> \lm32_cpu.instruction_unit.pc_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12409 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [28] -> \lm32_cpu.instruction_unit.pc_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12410 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [29] -> \lm32_cpu.instruction_unit.pc_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12411 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [0] -> \lm32_cpu.instruction_unit.pc_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12412 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [1] -> \lm32_cpu.instruction_unit.pc_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12413 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [2] -> \lm32_cpu.instruction_unit.pc_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12414 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [3] -> \lm32_cpu.instruction_unit.pc_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12415 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [4] -> \lm32_cpu.instruction_unit.pc_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12416 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [5] -> \lm32_cpu.instruction_unit.pc_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12417 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [6] -> \lm32_cpu.instruction_unit.pc_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12418 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [7] -> \lm32_cpu.instruction_unit.pc_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12419 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [8] -> \lm32_cpu.instruction_unit.pc_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12420 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [9] -> \lm32_cpu.instruction_unit.pc_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12421 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [10] -> \lm32_cpu.instruction_unit.pc_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12422 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [11] -> \lm32_cpu.instruction_unit.pc_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12423 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [12] -> \lm32_cpu.instruction_unit.pc_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12424 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [13] -> \lm32_cpu.instruction_unit.pc_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12425 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [14] -> \lm32_cpu.instruction_unit.pc_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12426 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [15] -> \lm32_cpu.instruction_unit.pc_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12427 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [16] -> \lm32_cpu.instruction_unit.pc_d [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12428 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [17] -> \lm32_cpu.instruction_unit.pc_d [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12429 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [18] -> \lm32_cpu.instruction_unit.pc_d [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12430 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [19] -> \lm32_cpu.instruction_unit.pc_d [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12431 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [20] -> \lm32_cpu.instruction_unit.pc_d [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12432 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [21] -> \lm32_cpu.instruction_unit.pc_d [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12433 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [22] -> \lm32_cpu.instruction_unit.pc_d [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12434 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [23] -> \lm32_cpu.instruction_unit.pc_d [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12435 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [24] -> \lm32_cpu.instruction_unit.pc_d [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12436 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [25] -> \lm32_cpu.instruction_unit.pc_d [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12437 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [26] -> \lm32_cpu.instruction_unit.pc_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12438 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [27] -> \lm32_cpu.instruction_unit.pc_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12439 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [28] -> \lm32_cpu.instruction_unit.pc_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12440 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [29] -> \lm32_cpu.instruction_unit.pc_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12441 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [0] -> \lm32_cpu.instruction_unit.pc_f [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12442 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [1] -> \lm32_cpu.instruction_unit.pc_f [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12443 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [2] -> \lm32_cpu.instruction_unit.pc_f [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12444 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [3] -> \lm32_cpu.instruction_unit.pc_f [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12445 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [4] -> \lm32_cpu.instruction_unit.pc_f [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12446 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [5] -> \lm32_cpu.instruction_unit.pc_f [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12447 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [6] -> \lm32_cpu.instruction_unit.pc_f [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12448 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [7] -> \lm32_cpu.instruction_unit.pc_f [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12449 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [8] -> \lm32_cpu.instruction_unit.pc_f [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12450 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [9] -> \lm32_cpu.instruction_unit.pc_f [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12451 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [10] -> \lm32_cpu.instruction_unit.pc_f [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12452 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [11] -> \lm32_cpu.instruction_unit.pc_f [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12453 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [12] -> \lm32_cpu.instruction_unit.pc_f [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12454 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [13] -> \lm32_cpu.instruction_unit.pc_f [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12455 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [14] -> \lm32_cpu.instruction_unit.pc_f [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12456 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [15] -> \lm32_cpu.instruction_unit.pc_f [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12457 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [16] -> \lm32_cpu.instruction_unit.pc_f [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12458 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [17] -> \lm32_cpu.instruction_unit.pc_f [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12459 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [18] -> \lm32_cpu.instruction_unit.pc_f [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12460 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [19] -> \lm32_cpu.instruction_unit.pc_f [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12461 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [20] -> \lm32_cpu.instruction_unit.pc_f [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12462 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [21] -> \lm32_cpu.instruction_unit.pc_f [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12463 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [22] -> \lm32_cpu.instruction_unit.pc_f [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12464 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [23] -> \lm32_cpu.instruction_unit.pc_f [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12465 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [24] -> \lm32_cpu.instruction_unit.pc_f [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12466 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [25] -> \lm32_cpu.instruction_unit.pc_f [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12467 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [26] -> \lm32_cpu.instruction_unit.pc_f [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12468 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [27] -> \lm32_cpu.instruction_unit.pc_f [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12469 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [28] -> \lm32_cpu.instruction_unit.pc_f [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12470 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [29] -> \lm32_cpu.instruction_unit.pc_f [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12471 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [0] -> \lm32_cpu.instruction_unit.restart_address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12472 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [1] -> \lm32_cpu.instruction_unit.restart_address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12473 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [2] -> \lm32_cpu.instruction_unit.restart_address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12474 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [3] -> \lm32_cpu.instruction_unit.restart_address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12475 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [4] -> \lm32_cpu.instruction_unit.restart_address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12476 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [5] -> \lm32_cpu.instruction_unit.restart_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12477 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [6] -> \lm32_cpu.instruction_unit.restart_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12478 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [7] -> \lm32_cpu.instruction_unit.restart_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12479 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [8] -> \lm32_cpu.instruction_unit.restart_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12480 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [9] -> \lm32_cpu.instruction_unit.restart_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12481 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [10] -> \lm32_cpu.instruction_unit.restart_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12482 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [11] -> \lm32_cpu.instruction_unit.restart_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12483 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [12] -> \lm32_cpu.instruction_unit.restart_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12484 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [13] -> \lm32_cpu.instruction_unit.restart_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12485 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [14] -> \lm32_cpu.instruction_unit.restart_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12486 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [15] -> \lm32_cpu.instruction_unit.restart_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12487 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [16] -> \lm32_cpu.instruction_unit.restart_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12488 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [17] -> \lm32_cpu.instruction_unit.restart_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12489 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [18] -> \lm32_cpu.instruction_unit.restart_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12490 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [19] -> \lm32_cpu.instruction_unit.restart_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12491 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [20] -> \lm32_cpu.instruction_unit.restart_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12492 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [21] -> \lm32_cpu.instruction_unit.restart_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12493 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [22] -> \lm32_cpu.instruction_unit.restart_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12494 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [23] -> \lm32_cpu.instruction_unit.restart_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12495 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [24] -> \lm32_cpu.instruction_unit.restart_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12496 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [25] -> \lm32_cpu.instruction_unit.restart_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12497 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [26] -> \lm32_cpu.instruction_unit.restart_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12498 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [27] -> \lm32_cpu.instruction_unit.restart_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12499 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [28] -> \lm32_cpu.instruction_unit.restart_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12500 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\restart_address[29:0] [29] -> \lm32_cpu.instruction_unit.restart_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12501 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_f[0:0] -> \lm32_cpu.instruction_unit.bus_error_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12502 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [0] -> \lm32_cpu.instruction_unit.icache_refill_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12503 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [1] -> \lm32_cpu.instruction_unit.icache_refill_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12504 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [2] -> \lm32_cpu.instruction_unit.icache_refill_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12505 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [3] -> \lm32_cpu.instruction_unit.icache_refill_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12506 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [4] -> \lm32_cpu.instruction_unit.icache_refill_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12507 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [5] -> \lm32_cpu.instruction_unit.icache_refill_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12508 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [6] -> \lm32_cpu.instruction_unit.icache_refill_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12509 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [7] -> \lm32_cpu.instruction_unit.icache_refill_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12510 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [8] -> \lm32_cpu.instruction_unit.icache_refill_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12511 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [9] -> \lm32_cpu.instruction_unit.icache_refill_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12512 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [10] -> \lm32_cpu.instruction_unit.icache_refill_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12513 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [11] -> \lm32_cpu.instruction_unit.icache_refill_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12514 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [12] -> \lm32_cpu.instruction_unit.icache_refill_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12515 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [13] -> \lm32_cpu.instruction_unit.icache_refill_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12516 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [14] -> \lm32_cpu.instruction_unit.icache_refill_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12517 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [15] -> \lm32_cpu.instruction_unit.icache_refill_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12518 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [16] -> \lm32_cpu.instruction_unit.icache_refill_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12519 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [17] -> \lm32_cpu.instruction_unit.icache_refill_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12520 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [18] -> \lm32_cpu.instruction_unit.icache_refill_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12521 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [19] -> \lm32_cpu.instruction_unit.icache_refill_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12522 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [20] -> \lm32_cpu.instruction_unit.icache_refill_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12523 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [21] -> \lm32_cpu.instruction_unit.icache_refill_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12524 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [22] -> \lm32_cpu.instruction_unit.icache_refill_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12525 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [23] -> \lm32_cpu.instruction_unit.icache_refill_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12526 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [24] -> \lm32_cpu.instruction_unit.icache_refill_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12527 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [25] -> \lm32_cpu.instruction_unit.icache_refill_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12528 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [26] -> \lm32_cpu.instruction_unit.icache_refill_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12529 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [27] -> \lm32_cpu.instruction_unit.icache_refill_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12530 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [28] -> \lm32_cpu.instruction_unit.icache_refill_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12531 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [29] -> \lm32_cpu.instruction_unit.icache_refill_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12532 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [30] -> \lm32_cpu.instruction_unit.icache_refill_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12533 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\icache_refill_data[31:0] [31] -> \lm32_cpu.instruction_unit.icache_refill_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12535 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_stb_o[0:0] -> \lm32_cpu.instruction_unit.i_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12539 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [2] -> \lm32_cpu.instruction_unit.i_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12540 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [3] -> \lm32_cpu.instruction_unit.i_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12541 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [4] -> \lm32_cpu.instruction_unit.i_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12542 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [5] -> \lm32_cpu.instruction_unit.i_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12543 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [6] -> \lm32_cpu.instruction_unit.i_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12544 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [7] -> \lm32_cpu.instruction_unit.i_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12545 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [8] -> \lm32_cpu.instruction_unit.i_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12546 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [9] -> \lm32_cpu.instruction_unit.i_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12547 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [10] -> \lm32_cpu.instruction_unit.i_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12548 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [11] -> \lm32_cpu.instruction_unit.i_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12549 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [12] -> \lm32_cpu.instruction_unit.i_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12550 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [13] -> \lm32_cpu.instruction_unit.i_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12551 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [14] -> \lm32_cpu.instruction_unit.i_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12552 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [15] -> \lm32_cpu.instruction_unit.i_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12553 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [16] -> \lm32_cpu.instruction_unit.i_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12554 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [17] -> \lm32_cpu.instruction_unit.i_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12555 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [18] -> \lm32_cpu.instruction_unit.i_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12556 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [19] -> \lm32_cpu.instruction_unit.i_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12557 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [20] -> \lm32_cpu.instruction_unit.i_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12558 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [21] -> \lm32_cpu.instruction_unit.i_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12559 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [22] -> \lm32_cpu.instruction_unit.i_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12560 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [23] -> \lm32_cpu.instruction_unit.i_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12561 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [24] -> \lm32_cpu.instruction_unit.i_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12562 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [25] -> \lm32_cpu.instruction_unit.i_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12563 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [26] -> \lm32_cpu.instruction_unit.i_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12564 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [27] -> \lm32_cpu.instruction_unit.i_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12565 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [28] -> \lm32_cpu.instruction_unit.i_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12566 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [29] -> \lm32_cpu.instruction_unit.i_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12567 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [30] -> \lm32_cpu.instruction_unit.i_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12569 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [0] -> \lm32_cpu.instruction_unit.instruction_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12570 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [1] -> \lm32_cpu.instruction_unit.instruction_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12571 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [2] -> \lm32_cpu.instruction_unit.instruction_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12572 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [3] -> \lm32_cpu.instruction_unit.instruction_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12573 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [4] -> \lm32_cpu.instruction_unit.instruction_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12574 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [5] -> \lm32_cpu.instruction_unit.instruction_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12575 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [6] -> \lm32_cpu.instruction_unit.instruction_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12576 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [7] -> \lm32_cpu.instruction_unit.instruction_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12577 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [8] -> \lm32_cpu.instruction_unit.instruction_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12578 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [9] -> \lm32_cpu.instruction_unit.instruction_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12579 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [10] -> \lm32_cpu.instruction_unit.instruction_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12580 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [11] -> \lm32_cpu.instruction_unit.instruction_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12581 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [12] -> \lm32_cpu.instruction_unit.instruction_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12582 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [13] -> \lm32_cpu.instruction_unit.instruction_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12583 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [14] -> \lm32_cpu.instruction_unit.instruction_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12584 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [15] -> \lm32_cpu.instruction_unit.instruction_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12595 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [26] -> \lm32_cpu.instruction_unit.instruction_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12596 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [27] -> \lm32_cpu.instruction_unit.instruction_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12597 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [28] -> \lm32_cpu.instruction_unit.instruction_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12598 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [29] -> \lm32_cpu.instruction_unit.instruction_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12599 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [30] -> \lm32_cpu.instruction_unit.instruction_d [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12600 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [31] -> \lm32_cpu.instruction_unit.instruction_d [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12601 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_d[0:0] -> \lm32_cpu.instruction_unit.bus_error_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14490 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [0] -> \lm32_cpu.mc_arithmetic.cycles [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14491 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [1] -> \lm32_cpu.mc_arithmetic.cycles [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14492 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [2] -> \lm32_cpu.mc_arithmetic.cycles [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14493 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [3] -> \lm32_cpu.mc_arithmetic.cycles [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14494 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [4] -> \lm32_cpu.mc_arithmetic.cycles [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14495 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [5] -> \lm32_cpu.mc_arithmetic.cycles [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14496 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [0] -> \lm32_cpu.mc_arithmetic.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14497 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [1] -> \lm32_cpu.mc_arithmetic.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14498 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [2] -> \lm32_cpu.mc_arithmetic.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14499 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [0] -> \lm32_cpu.mc_arithmetic.b [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14500 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [1] -> \lm32_cpu.mc_arithmetic.b [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14501 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [2] -> \lm32_cpu.mc_arithmetic.b [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14502 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [3] -> \lm32_cpu.mc_arithmetic.b [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14503 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [4] -> \lm32_cpu.mc_arithmetic.b [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14504 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [5] -> \lm32_cpu.mc_arithmetic.b [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14505 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [6] -> \lm32_cpu.mc_arithmetic.b [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14506 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [7] -> \lm32_cpu.mc_arithmetic.b [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14507 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [8] -> \lm32_cpu.mc_arithmetic.b [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14508 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [9] -> \lm32_cpu.mc_arithmetic.b [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14509 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [10] -> \lm32_cpu.mc_arithmetic.b [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14510 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [11] -> \lm32_cpu.mc_arithmetic.b [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14511 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [12] -> \lm32_cpu.mc_arithmetic.b [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14512 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [13] -> \lm32_cpu.mc_arithmetic.b [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14513 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [14] -> \lm32_cpu.mc_arithmetic.b [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14514 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [15] -> \lm32_cpu.mc_arithmetic.b [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14515 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [16] -> \lm32_cpu.mc_arithmetic.b [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14516 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [17] -> \lm32_cpu.mc_arithmetic.b [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14517 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [18] -> \lm32_cpu.mc_arithmetic.b [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14518 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [19] -> \lm32_cpu.mc_arithmetic.b [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14519 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [20] -> \lm32_cpu.mc_arithmetic.b [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14520 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [21] -> \lm32_cpu.mc_arithmetic.b [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14521 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [22] -> \lm32_cpu.mc_arithmetic.b [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14522 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [23] -> \lm32_cpu.mc_arithmetic.b [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14523 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [24] -> \lm32_cpu.mc_arithmetic.b [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14524 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [25] -> \lm32_cpu.mc_arithmetic.b [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14525 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [26] -> \lm32_cpu.mc_arithmetic.b [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14526 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [27] -> \lm32_cpu.mc_arithmetic.b [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14527 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [28] -> \lm32_cpu.mc_arithmetic.b [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14528 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [29] -> \lm32_cpu.mc_arithmetic.b [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14529 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [30] -> \lm32_cpu.mc_arithmetic.b [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14530 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [31] -> \lm32_cpu.mc_arithmetic.b [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14531 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [0] -> \lm32_cpu.mc_arithmetic.a [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14532 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [1] -> \lm32_cpu.mc_arithmetic.a [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14533 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [2] -> \lm32_cpu.mc_arithmetic.a [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14534 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [3] -> \lm32_cpu.mc_arithmetic.a [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14535 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [4] -> \lm32_cpu.mc_arithmetic.a [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14536 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [5] -> \lm32_cpu.mc_arithmetic.a [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14537 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [6] -> \lm32_cpu.mc_arithmetic.a [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14538 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [7] -> \lm32_cpu.mc_arithmetic.a [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14539 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [8] -> \lm32_cpu.mc_arithmetic.a [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14540 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [9] -> \lm32_cpu.mc_arithmetic.a [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14541 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [10] -> \lm32_cpu.mc_arithmetic.a [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14542 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [11] -> \lm32_cpu.mc_arithmetic.a [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14543 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [12] -> \lm32_cpu.mc_arithmetic.a [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14544 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [13] -> \lm32_cpu.mc_arithmetic.a [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14545 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [14] -> \lm32_cpu.mc_arithmetic.a [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14546 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [15] -> \lm32_cpu.mc_arithmetic.a [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14547 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [16] -> \lm32_cpu.mc_arithmetic.a [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14548 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [17] -> \lm32_cpu.mc_arithmetic.a [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14549 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [18] -> \lm32_cpu.mc_arithmetic.a [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14550 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [19] -> \lm32_cpu.mc_arithmetic.a [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14551 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [20] -> \lm32_cpu.mc_arithmetic.a [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14552 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [21] -> \lm32_cpu.mc_arithmetic.a [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14553 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [22] -> \lm32_cpu.mc_arithmetic.a [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14554 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [23] -> \lm32_cpu.mc_arithmetic.a [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14555 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [24] -> \lm32_cpu.mc_arithmetic.a [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14556 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [25] -> \lm32_cpu.mc_arithmetic.a [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14557 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [26] -> \lm32_cpu.mc_arithmetic.a [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14558 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [27] -> \lm32_cpu.mc_arithmetic.a [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14559 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [28] -> \lm32_cpu.mc_arithmetic.a [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14560 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [29] -> \lm32_cpu.mc_arithmetic.a [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14561 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [30] -> \lm32_cpu.mc_arithmetic.a [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14562 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [31] -> \lm32_cpu.mc_arithmetic.a [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14563 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [0] -> \lm32_cpu.mc_arithmetic.p [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14564 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [1] -> \lm32_cpu.mc_arithmetic.p [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14565 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [2] -> \lm32_cpu.mc_arithmetic.p [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14566 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [3] -> \lm32_cpu.mc_arithmetic.p [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14567 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [4] -> \lm32_cpu.mc_arithmetic.p [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14568 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [5] -> \lm32_cpu.mc_arithmetic.p [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14569 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [6] -> \lm32_cpu.mc_arithmetic.p [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14570 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [7] -> \lm32_cpu.mc_arithmetic.p [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14571 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [8] -> \lm32_cpu.mc_arithmetic.p [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14572 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [9] -> \lm32_cpu.mc_arithmetic.p [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14573 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [10] -> \lm32_cpu.mc_arithmetic.p [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14574 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [11] -> \lm32_cpu.mc_arithmetic.p [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14575 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [12] -> \lm32_cpu.mc_arithmetic.p [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14576 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [13] -> \lm32_cpu.mc_arithmetic.p [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14577 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [14] -> \lm32_cpu.mc_arithmetic.p [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14578 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [15] -> \lm32_cpu.mc_arithmetic.p [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14579 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [16] -> \lm32_cpu.mc_arithmetic.p [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14580 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [17] -> \lm32_cpu.mc_arithmetic.p [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14581 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [18] -> \lm32_cpu.mc_arithmetic.p [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14582 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [19] -> \lm32_cpu.mc_arithmetic.p [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14583 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [20] -> \lm32_cpu.mc_arithmetic.p [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14584 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [21] -> \lm32_cpu.mc_arithmetic.p [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14585 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [22] -> \lm32_cpu.mc_arithmetic.p [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14586 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [23] -> \lm32_cpu.mc_arithmetic.p [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14587 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [24] -> \lm32_cpu.mc_arithmetic.p [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14588 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [25] -> \lm32_cpu.mc_arithmetic.p [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14589 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [26] -> \lm32_cpu.mc_arithmetic.p [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14590 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [27] -> \lm32_cpu.mc_arithmetic.p [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14591 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [28] -> \lm32_cpu.mc_arithmetic.p [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14592 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [29] -> \lm32_cpu.mc_arithmetic.p [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14593 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [30] -> \lm32_cpu.mc_arithmetic.p [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14594 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [31] -> \lm32_cpu.mc_arithmetic.p [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14595 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [0] -> \lm32_cpu.mc_arithmetic.result_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14596 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [1] -> \lm32_cpu.mc_arithmetic.result_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14597 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [2] -> \lm32_cpu.mc_arithmetic.result_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14598 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [3] -> \lm32_cpu.mc_arithmetic.result_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14599 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [4] -> \lm32_cpu.mc_arithmetic.result_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14600 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [5] -> \lm32_cpu.mc_arithmetic.result_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14601 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [6] -> \lm32_cpu.mc_arithmetic.result_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14602 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [7] -> \lm32_cpu.mc_arithmetic.result_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14603 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [8] -> \lm32_cpu.mc_arithmetic.result_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14604 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [9] -> \lm32_cpu.mc_arithmetic.result_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14605 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [10] -> \lm32_cpu.mc_arithmetic.result_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14606 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [11] -> \lm32_cpu.mc_arithmetic.result_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14607 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [12] -> \lm32_cpu.mc_arithmetic.result_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14608 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [13] -> \lm32_cpu.mc_arithmetic.result_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14609 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [14] -> \lm32_cpu.mc_arithmetic.result_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14610 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [15] -> \lm32_cpu.mc_arithmetic.result_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14611 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [16] -> \lm32_cpu.mc_arithmetic.result_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14612 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [17] -> \lm32_cpu.mc_arithmetic.result_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14613 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [18] -> \lm32_cpu.mc_arithmetic.result_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14614 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [19] -> \lm32_cpu.mc_arithmetic.result_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14615 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [20] -> \lm32_cpu.mc_arithmetic.result_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14616 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [21] -> \lm32_cpu.mc_arithmetic.result_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14617 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [22] -> \lm32_cpu.mc_arithmetic.result_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14618 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [23] -> \lm32_cpu.mc_arithmetic.result_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14619 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [24] -> \lm32_cpu.mc_arithmetic.result_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14620 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [25] -> \lm32_cpu.mc_arithmetic.result_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14621 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [26] -> \lm32_cpu.mc_arithmetic.result_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14622 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [27] -> \lm32_cpu.mc_arithmetic.result_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14623 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [28] -> \lm32_cpu.mc_arithmetic.result_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14624 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [29] -> \lm32_cpu.mc_arithmetic.result_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14625 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [30] -> \lm32_cpu.mc_arithmetic.result_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14626 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [31] -> \lm32_cpu.mc_arithmetic.result_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14628 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\sign_extend_x[0:0] -> \lm32_cpu.mc_arithmetic.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15398 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_load_complete[0:0] -> \lm32_cpu.load_store_unit.wb_load_complete.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15399 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.wb_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15400 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.wb_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15401 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.wb_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15402 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.wb_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15403 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.wb_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15404 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.wb_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15405 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.wb_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15406 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.wb_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15407 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.wb_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15408 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.wb_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15409 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.wb_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15410 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.wb_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15411 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.wb_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15412 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.wb_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15413 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.wb_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15414 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.wb_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15415 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.wb_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15416 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.wb_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15417 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.wb_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15418 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.wb_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15419 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.wb_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15420 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.wb_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15421 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.wb_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15422 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.wb_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15423 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.wb_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15424 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.wb_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15425 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.wb_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15426 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.wb_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15427 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.wb_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15428 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.wb_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15429 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.wb_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15430 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.wb_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15431 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_we_o[0:0] -> \lm32_cpu.load_store_unit.d_we_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15432 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_stb_o[0:0] -> \lm32_cpu.load_store_unit.d_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15433 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [0] -> \lm32_cpu.load_store_unit.d_sel_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15434 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [1] -> \lm32_cpu.load_store_unit.d_sel_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15435 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [2] -> \lm32_cpu.load_store_unit.d_sel_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15436 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [3] -> \lm32_cpu.load_store_unit.d_sel_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15440 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15441 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15442 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15443 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15444 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15445 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15446 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15447 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15448 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15449 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15450 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15451 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15452 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15453 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15454 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15455 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15456 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15457 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15458 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15459 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15460 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15461 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15462 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15463 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15464 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15465 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15466 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15467 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15468 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15470 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [0] -> \lm32_cpu.load_store_unit.d_dat_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15471 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [1] -> \lm32_cpu.load_store_unit.d_dat_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15472 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_dat_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15473 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_dat_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15474 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_dat_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15475 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_dat_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15476 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_dat_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15477 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_dat_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15478 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_dat_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15479 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_dat_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15480 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_dat_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15481 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_dat_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15482 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_dat_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15483 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_dat_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15484 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_dat_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15485 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_dat_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15486 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_dat_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15487 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_dat_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15488 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_dat_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15489 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_dat_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15490 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_dat_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15491 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_dat_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15492 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_dat_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15493 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_dat_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15494 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_dat_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15495 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_dat_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15496 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_dat_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15497 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_dat_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15498 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_dat_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15499 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_dat_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15500 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_dat_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15501 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [31] -> \lm32_cpu.load_store_unit.d_dat_o [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15502 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\stall_wb_load[0:0] -> \lm32_cpu.load_store_unit.stall_wb_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15503 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_select_m[0:0] -> \lm32_cpu.load_store_unit.wb_select_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15504 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [0] -> \lm32_cpu.load_store_unit.byte_enable_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15505 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [1] -> \lm32_cpu.load_store_unit.byte_enable_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15506 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [2] -> \lm32_cpu.load_store_unit.byte_enable_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15507 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [3] -> \lm32_cpu.load_store_unit.byte_enable_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15508 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.store_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15509 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.store_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15510 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.store_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15511 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.store_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15512 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.store_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15513 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.store_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15514 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.store_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15515 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.store_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15516 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.store_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15517 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.store_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15518 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.store_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15519 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.store_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15520 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.store_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15521 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.store_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15522 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.store_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15523 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.store_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15524 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.store_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15525 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.store_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15526 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.store_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15527 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.store_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15528 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.store_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15529 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.store_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15530 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.store_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15531 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.store_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15532 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.store_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15533 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.store_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15534 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.store_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15535 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.store_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15536 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.store_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15537 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.store_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15538 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.store_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15539 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.store_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15540 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\sign_extend_m[0:0] -> \lm32_cpu.load_store_unit.sign_extend_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15541 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [0] -> \lm32_cpu.load_store_unit.size_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15542 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [1] -> \lm32_cpu.load_store_unit.size_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16320 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [0] -> \lm32_cpu.instruction_unit.icache.flush_set [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16321 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [1] -> \lm32_cpu.instruction_unit.icache.flush_set [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16322 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [2] -> \lm32_cpu.instruction_unit.icache.flush_set [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16323 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [3] -> \lm32_cpu.instruction_unit.icache.flush_set [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16324 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [4] -> \lm32_cpu.instruction_unit.icache.flush_set [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16325 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [5] -> \lm32_cpu.instruction_unit.icache.flush_set [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16326 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\flush_set[6:0] [6] -> \lm32_cpu.instruction_unit.icache.flush_set [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16327 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [0] -> \lm32_cpu.instruction_unit.icache.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16328 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [1] -> \lm32_cpu.instruction_unit.icache.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16329 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [2] -> \lm32_cpu.instruction_unit.icache.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16330 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\state[3:0] [3] -> \lm32_cpu.instruction_unit.icache.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16331 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [0] -> \lm32_cpu.instruction_unit.icache.refill_address [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16332 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [1] -> \lm32_cpu.instruction_unit.icache.refill_address [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16333 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [2] -> \lm32_cpu.instruction_unit.icache.refill_address [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16334 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [3] -> \lm32_cpu.instruction_unit.icache.refill_address [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16335 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [4] -> \lm32_cpu.instruction_unit.icache.refill_address [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16336 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [5] -> \lm32_cpu.instruction_unit.icache.refill_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16337 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [6] -> \lm32_cpu.instruction_unit.icache.refill_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16338 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [7] -> \lm32_cpu.instruction_unit.icache.refill_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16339 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [8] -> \lm32_cpu.instruction_unit.icache.refill_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16340 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [9] -> \lm32_cpu.instruction_unit.icache.refill_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16341 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [10] -> \lm32_cpu.instruction_unit.icache.refill_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16342 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [11] -> \lm32_cpu.instruction_unit.icache.refill_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16343 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [12] -> \lm32_cpu.instruction_unit.icache.refill_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16344 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [13] -> \lm32_cpu.instruction_unit.icache.refill_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16345 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [14] -> \lm32_cpu.instruction_unit.icache.refill_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16346 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [15] -> \lm32_cpu.instruction_unit.icache.refill_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16347 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [16] -> \lm32_cpu.instruction_unit.icache.refill_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16348 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [17] -> \lm32_cpu.instruction_unit.icache.refill_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16349 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [18] -> \lm32_cpu.instruction_unit.icache.refill_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16350 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [19] -> \lm32_cpu.instruction_unit.icache.refill_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16351 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [20] -> \lm32_cpu.instruction_unit.icache.refill_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16352 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [21] -> \lm32_cpu.instruction_unit.icache.refill_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16353 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [22] -> \lm32_cpu.instruction_unit.icache.refill_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16354 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [23] -> \lm32_cpu.instruction_unit.icache.refill_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16355 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [24] -> \lm32_cpu.instruction_unit.icache.refill_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16356 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [25] -> \lm32_cpu.instruction_unit.icache.refill_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16357 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [26] -> \lm32_cpu.instruction_unit.icache.refill_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16358 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [27] -> \lm32_cpu.instruction_unit.icache.refill_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16359 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [28] -> \lm32_cpu.instruction_unit.icache.refill_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16360 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_address[29:0] [29] -> \lm32_cpu.instruction_unit.icache.refill_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16361 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\restart_request[0:0] -> \lm32_cpu.instruction_unit.icache.restart_request.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16362 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_offset[1:0] [0] -> \lm32_cpu.instruction_unit.icache.refill_offset [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16363 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.icache.$0\refill_offset[1:0] [1] -> \lm32_cpu.instruction_unit.icache.refill_offset [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9219 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9220 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [0] -> \ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9221 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [1] -> \ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9222 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [2] -> \ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9223 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [3] -> \ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9224 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [4] -> \ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9225 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [5] -> \ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9226 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [6] -> \ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9227 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [7] -> \ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9228 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [8] -> \ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9229 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [9] -> \ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9230 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [10] -> \ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9231 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [11] -> \ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9232 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [12] -> \ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9233 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [13] -> \ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9234 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [14] -> \ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9235 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [15] -> \ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9236 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [16] -> \ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9237 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [17] -> \ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9238 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [18] -> \ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9239 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [19] -> \ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9240 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [20] -> \ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9241 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [21] -> \ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9242 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [22] -> \ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9243 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [23] -> \ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9244 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [24] -> \ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9245 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [25] -> \ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9246 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [26] -> \ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9247 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [27] -> \ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9248 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [28] -> \ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9249 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [29] -> \ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9250 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [30] -> \ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9251 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [31] -> \ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9252 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [0] -> \ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9253 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [1] -> \ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9254 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [2] -> \ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9255 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [3] -> \ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9256 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [4] -> \ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9257 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [5] -> \ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9258 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [6] -> \ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9259 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [7] -> \ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9260 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [8] -> \ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9261 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [9] -> \ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9262 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [10] -> \ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9263 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [11] -> \ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9264 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [12] -> \ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9265 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [13] -> \ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9266 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [14] -> \ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9267 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [15] -> \ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9268 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [16] -> \ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9269 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [17] -> \ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9270 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [18] -> \ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9271 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [19] -> \ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9272 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [20] -> \ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9273 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [21] -> \ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9274 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [22] -> \ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9275 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [23] -> \ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9276 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [24] -> \ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9277 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [25] -> \ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9278 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [26] -> \ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9279 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [27] -> \ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9280 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [28] -> \ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9281 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [29] -> \ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9282 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [30] -> \ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9283 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [31] -> \ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9285 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [0] -> \uart_phy_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9286 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [1] -> \uart_phy_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9287 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [2] -> \uart_phy_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9288 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [3] -> \uart_phy_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9289 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [4] -> \uart_phy_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9290 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [5] -> \uart_phy_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9291 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [6] -> \uart_phy_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9292 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [7] -> \uart_phy_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9293 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [8] -> \uart_phy_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9294 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [9] -> \uart_phy_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9295 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [10] -> \uart_phy_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9296 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [11] -> \uart_phy_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9297 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [12] -> \uart_phy_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9298 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [13] -> \uart_phy_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9299 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [14] -> \uart_phy_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9300 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [15] -> \uart_phy_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9301 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [16] -> \uart_phy_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9302 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [17] -> \uart_phy_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9303 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [18] -> \uart_phy_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9304 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [19] -> \uart_phy_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9305 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [20] -> \uart_phy_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9306 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [21] -> \uart_phy_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9307 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [22] -> \uart_phy_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9308 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [23] -> \uart_phy_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9309 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [24] -> \uart_phy_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9310 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [25] -> \uart_phy_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9311 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [26] -> \uart_phy_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9312 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [27] -> \uart_phy_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9313 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [28] -> \uart_phy_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9314 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [29] -> \uart_phy_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9315 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [30] -> \uart_phy_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9316 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [31] -> \uart_phy_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9351 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [0] -> \uart_phy_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9352 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [1] -> \uart_phy_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9353 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [2] -> \uart_phy_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9354 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [3] -> \uart_phy_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9355 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [4] -> \uart_phy_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9356 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [5] -> \uart_phy_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9357 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [6] -> \uart_phy_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9358 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [7] -> \uart_phy_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9359 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [0] -> \uart_phy_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9360 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [1] -> \uart_phy_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9361 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [2] -> \uart_phy_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9362 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [3] -> \uart_phy_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9363 to $_DFFE_PP_ for $0\uart_phy_tx_busy[0:0] -> \uart_phy_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9365 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [0] -> \uart_phy_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9366 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [1] -> \uart_phy_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9367 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [2] -> \uart_phy_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9368 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [3] -> \uart_phy_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9369 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [4] -> \uart_phy_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9370 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [5] -> \uart_phy_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9371 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [6] -> \uart_phy_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9372 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [7] -> \uart_phy_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9407 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [0] -> \uart_phy_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9408 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [1] -> \uart_phy_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9409 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [2] -> \uart_phy_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9410 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [3] -> \uart_phy_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9411 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [4] -> \uart_phy_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9412 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [5] -> \uart_phy_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9413 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [6] -> \uart_phy_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9414 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [7] -> \uart_phy_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9415 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [0] -> \uart_phy_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9416 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [1] -> \uart_phy_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9417 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [2] -> \uart_phy_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9418 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [3] -> \uart_phy_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9420 to $_DFFE_PP_ for $0\uart_tx_pending[0:0] -> \uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9422 to $_DFFE_PP_ for $0\uart_rx_pending[0:0] -> \uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9424 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [0] -> \uart_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9425 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [1] -> \uart_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9426 to $_DFFE_PP_ for $0\uart_tx_fifo_readable[0:0] -> \uart_tx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9427 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [0] -> \uart_tx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9428 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [1] -> \uart_tx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9429 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [2] -> \uart_tx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9430 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [3] -> \uart_tx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9431 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [4] -> \uart_tx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9432 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [0] -> \uart_tx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9433 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [1] -> \uart_tx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9434 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [2] -> \uart_tx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9435 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [3] -> \uart_tx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9436 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [0] -> \uart_tx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9437 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [1] -> \uart_tx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9438 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [2] -> \uart_tx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9439 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [3] -> \uart_tx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9440 to $_DFFE_PP_ for $0\uart_rx_fifo_readable[0:0] -> \uart_rx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9441 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [0] -> \uart_rx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9442 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [1] -> \uart_rx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9443 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [2] -> \uart_rx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9444 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [3] -> \uart_rx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9445 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [4] -> \uart_rx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9446 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [0] -> \uart_rx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9447 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [1] -> \uart_rx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9448 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [2] -> \uart_rx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9449 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [3] -> \uart_rx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9450 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [0] -> \uart_rx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9451 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [1] -> \uart_rx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9452 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [2] -> \uart_rx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9453 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [3] -> \uart_rx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9454 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [0] -> \timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9455 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [1] -> \timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9456 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [2] -> \timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9457 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [3] -> \timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9458 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [4] -> \timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9459 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [5] -> \timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9460 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [6] -> \timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9461 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [7] -> \timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9462 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [8] -> \timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9463 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [9] -> \timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9464 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [10] -> \timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9465 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [11] -> \timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9466 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [12] -> \timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9467 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [13] -> \timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9468 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [14] -> \timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9469 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [15] -> \timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9470 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [16] -> \timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9471 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [17] -> \timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9472 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [18] -> \timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9473 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [19] -> \timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9474 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [20] -> \timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9475 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [21] -> \timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9476 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [22] -> \timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9477 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [23] -> \timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9478 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [24] -> \timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9479 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [25] -> \timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9480 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [26] -> \timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9481 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [27] -> \timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9482 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [28] -> \timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9483 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [29] -> \timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9484 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [30] -> \timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9485 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [31] -> \timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9486 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [0] -> \timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9487 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [1] -> \timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9488 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [2] -> \timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9489 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [3] -> \timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9490 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [4] -> \timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9491 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [5] -> \timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9492 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [6] -> \timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9493 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [7] -> \timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9494 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [8] -> \timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9495 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [9] -> \timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9496 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [10] -> \timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9497 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [11] -> \timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9498 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [12] -> \timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9499 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [13] -> \timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9500 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [14] -> \timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9501 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [15] -> \timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9502 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [16] -> \timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9503 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [17] -> \timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9504 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [18] -> \timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9505 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [19] -> \timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9506 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [20] -> \timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9507 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [21] -> \timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9508 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [22] -> \timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9509 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [23] -> \timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9510 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [24] -> \timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9511 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [25] -> \timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9512 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [26] -> \timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9513 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [27] -> \timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9514 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [28] -> \timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9515 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [29] -> \timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9516 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [30] -> \timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9517 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [31] -> \timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9518 to $_DFFE_PP_ for $0\timer0_en_storage[0:0] -> \timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9519 to $_DFFE_PP_ for $0\timer0_update_value_storage[0:0] -> \timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9521 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [0] -> \timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9522 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [1] -> \timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9523 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [2] -> \timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9524 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [3] -> \timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9525 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [4] -> \timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9526 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [5] -> \timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9527 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [6] -> \timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9528 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [7] -> \timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9529 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [8] -> \timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9530 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [9] -> \timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9531 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [10] -> \timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9532 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [11] -> \timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9533 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [12] -> \timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9534 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [13] -> \timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9535 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [14] -> \timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9536 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [15] -> \timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9537 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [16] -> \timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9538 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [17] -> \timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9539 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [18] -> \timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9540 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [19] -> \timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9541 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [20] -> \timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9542 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [21] -> \timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9543 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [22] -> \timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9544 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [23] -> \timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9545 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [24] -> \timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9546 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [25] -> \timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9547 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [26] -> \timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9548 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [27] -> \timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9549 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [28] -> \timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9550 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [29] -> \timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9551 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [30] -> \timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9552 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [31] -> \timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9553 to $_DFFE_PP_ for $0\timer0_zero_pending[0:0] -> \timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9555 to $_DFFE_PP_ for $0\timer0_eventmanager_storage[0:0] -> \timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9588 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [0] -> \cas_leds_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9589 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [1] -> \cas_leds_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9590 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [2] -> \cas_leds_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9591 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [3] -> \cas_leds_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9592 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [4] -> \cas_leds_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9593 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [5] -> \cas_leds_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9594 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [6] -> \cas_leds_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9595 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [7] -> \cas_leds_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9596 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [8] -> \cas_leds_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9597 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [9] -> \cas_leds_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9598 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [10] -> \cas_leds_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9599 to $_DFFE_PP_ for $0\cas_leds_storage[11:0] [11] -> \cas_leds_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9600 to $_DFFE_PP_ for $0\cas_eventsourceprocess0_pending[0:0] -> \cas_eventsourceprocess0_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9602 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [0] -> \cas_waittimer0_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9603 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [1] -> \cas_waittimer0_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9604 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [2] -> \cas_waittimer0_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9605 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [3] -> \cas_waittimer0_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9606 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [4] -> \cas_waittimer0_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9607 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [5] -> \cas_waittimer0_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9608 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [6] -> \cas_waittimer0_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9609 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [7] -> \cas_waittimer0_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9610 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [8] -> \cas_waittimer0_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9611 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [9] -> \cas_waittimer0_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9612 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [10] -> \cas_waittimer0_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9613 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [11] -> \cas_waittimer0_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9614 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [12] -> \cas_waittimer0_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9615 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [13] -> \cas_waittimer0_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9616 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [14] -> \cas_waittimer0_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9617 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [15] -> \cas_waittimer0_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9618 to $_DFFE_PP_ for $0\cas_waittimer0_count[16:0] [16] -> \cas_waittimer0_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9619 to $_DFFE_PP_ for $0\cas_eventsourceprocess1_pending[0:0] -> \cas_eventsourceprocess1_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9621 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [0] -> \cas_waittimer1_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9622 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [1] -> \cas_waittimer1_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9623 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [2] -> \cas_waittimer1_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9624 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [3] -> \cas_waittimer1_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9625 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [4] -> \cas_waittimer1_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9626 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [5] -> \cas_waittimer1_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9627 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [6] -> \cas_waittimer1_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9628 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [7] -> \cas_waittimer1_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9629 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [8] -> \cas_waittimer1_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9630 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [9] -> \cas_waittimer1_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9631 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [10] -> \cas_waittimer1_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9632 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [11] -> \cas_waittimer1_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9633 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [12] -> \cas_waittimer1_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9634 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [13] -> \cas_waittimer1_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9635 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [14] -> \cas_waittimer1_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9636 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [15] -> \cas_waittimer1_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9637 to $_DFFE_PP_ for $0\cas_waittimer1_count[16:0] [16] -> \cas_waittimer1_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9638 to $_DFFE_PP_ for $0\cas_eventsourceprocess2_pending[0:0] -> \cas_eventsourceprocess2_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9640 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [0] -> \cas_waittimer2_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9641 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [1] -> \cas_waittimer2_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9642 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [2] -> \cas_waittimer2_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9643 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [3] -> \cas_waittimer2_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9644 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [4] -> \cas_waittimer2_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9645 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [5] -> \cas_waittimer2_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9646 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [6] -> \cas_waittimer2_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9647 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [7] -> \cas_waittimer2_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9648 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [8] -> \cas_waittimer2_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9649 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [9] -> \cas_waittimer2_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9650 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [10] -> \cas_waittimer2_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9651 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [11] -> \cas_waittimer2_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9652 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [12] -> \cas_waittimer2_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9653 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [13] -> \cas_waittimer2_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9654 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [14] -> \cas_waittimer2_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9655 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [15] -> \cas_waittimer2_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9656 to $_DFFE_PP_ for $0\cas_waittimer2_count[16:0] [16] -> \cas_waittimer2_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9657 to $_DFFE_PP_ for $0\cas_eventsourceprocess3_pending[0:0] -> \cas_eventsourceprocess3_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9659 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [0] -> \cas_waittimer3_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9660 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [1] -> \cas_waittimer3_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9661 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [2] -> \cas_waittimer3_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9662 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [3] -> \cas_waittimer3_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9663 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [4] -> \cas_waittimer3_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9664 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [5] -> \cas_waittimer3_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9665 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [6] -> \cas_waittimer3_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9666 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [7] -> \cas_waittimer3_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9667 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [8] -> \cas_waittimer3_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9668 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [9] -> \cas_waittimer3_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9669 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [10] -> \cas_waittimer3_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9670 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [11] -> \cas_waittimer3_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9671 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [12] -> \cas_waittimer3_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9672 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [13] -> \cas_waittimer3_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9673 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [14] -> \cas_waittimer3_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9674 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [15] -> \cas_waittimer3_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9675 to $_DFFE_PP_ for $0\cas_waittimer3_count[16:0] [16] -> \cas_waittimer3_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9676 to $_DFFE_PP_ for $0\cas_eventmanager_storage[3:0] [0] -> \cas_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9677 to $_DFFE_PP_ for $0\cas_eventmanager_storage[3:0] [1] -> \cas_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9678 to $_DFFE_PP_ for $0\cas_eventmanager_storage[3:0] [2] -> \cas_eventmanager_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9679 to $_DFFE_PP_ for $0\cas_eventmanager_storage[3:0] [3] -> \cas_eventmanager_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9680 to $_DFFE_PP_ for $0\bus_ack[0:0] -> \bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9681 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [0] -> \bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9682 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [1] -> \bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9683 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [2] -> \bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9684 to $_DFFE_PP_ for $0\bitbang_storage[3:0] [3] -> \bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9685 to $_DFFE_PP_ for $0\bitbang_en_storage[0:0] -> \bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9686 to $_DFFE_PP_ for $0\cs_n[0:0] -> \cs_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9688 to $_DFFE_PP_ for $0\sr[31:0] [0] -> \sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9689 to $_DFFE_PP_ for $0\sr[31:0] [1] -> \sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9690 to $_DFFE_PP_ for $0\sr[31:0] [2] -> \sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9691 to $_DFFE_PP_ for $0\sr[31:0] [3] -> \sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9692 to $_DFFE_PP_ for $0\sr[31:0] [4] -> \sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9693 to $_DFFE_PP_ for $0\sr[31:0] [5] -> \sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9694 to $_DFFE_PP_ for $0\sr[31:0] [6] -> \sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9695 to $_DFFE_PP_ for $0\sr[31:0] [7] -> \sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9696 to $_DFFE_PP_ for $0\sr[31:0] [8] -> \sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9697 to $_DFFE_PP_ for $0\sr[31:0] [9] -> \sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9698 to $_DFFE_PP_ for $0\sr[31:0] [10] -> \sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9699 to $_DFFE_PP_ for $0\sr[31:0] [11] -> \sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9700 to $_DFFE_PP_ for $0\sr[31:0] [12] -> \sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9701 to $_DFFE_PP_ for $0\sr[31:0] [13] -> \sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9702 to $_DFFE_PP_ for $0\sr[31:0] [14] -> \sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9703 to $_DFFE_PP_ for $0\sr[31:0] [15] -> \sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9704 to $_DFFE_PP_ for $0\sr[31:0] [16] -> \sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9705 to $_DFFE_PP_ for $0\sr[31:0] [17] -> \sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9706 to $_DFFE_PP_ for $0\sr[31:0] [18] -> \sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9707 to $_DFFE_PP_ for $0\sr[31:0] [19] -> \sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9708 to $_DFFE_PP_ for $0\sr[31:0] [20] -> \sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9709 to $_DFFE_PP_ for $0\sr[31:0] [21] -> \sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9710 to $_DFFE_PP_ for $0\sr[31:0] [22] -> \sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9711 to $_DFFE_PP_ for $0\sr[31:0] [23] -> \sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9712 to $_DFFE_PP_ for $0\sr[31:0] [24] -> \sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9713 to $_DFFE_PP_ for $0\sr[31:0] [25] -> \sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9714 to $_DFFE_PP_ for $0\sr[31:0] [26] -> \sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9715 to $_DFFE_PP_ for $0\sr[31:0] [27] -> \sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9716 to $_DFFE_PP_ for $0\sr[31:0] [28] -> \sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9717 to $_DFFE_PP_ for $0\sr[31:0] [29] -> \sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9718 to $_DFFE_PP_ for $0\sr[31:0] [30] -> \sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9719 to $_DFFE_PP_ for $0\sr[31:0] [31] -> \sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9721 to $_DFFE_PP_ for $0\miso[0:0] -> \miso.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9722 to $_DFFE_PP_ for $0\counter[7:0] [0] -> \counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9723 to $_DFFE_PP_ for $0\counter[7:0] [1] -> \counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9724 to $_DFFE_PP_ for $0\counter[7:0] [2] -> \counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9725 to $_DFFE_PP_ for $0\counter[7:0] [3] -> \counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9726 to $_DFFE_PP_ for $0\counter[7:0] [4] -> \counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9727 to $_DFFE_PP_ for $0\counter[7:0] [5] -> \counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9728 to $_DFFE_PP_ for $0\counter[7:0] [6] -> \counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9729 to $_DFFE_PP_ for $0\counter[7:0] [7] -> \counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9734 to $_DFFE_PP_ for $0\count[19:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9735 to $_DFFE_PP_ for $0\count[19:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9736 to $_DFFE_PP_ for $0\count[19:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9737 to $_DFFE_PP_ for $0\count[19:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9738 to $_DFFE_PP_ for $0\count[19:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9739 to $_DFFE_PP_ for $0\count[19:0] [5] -> \count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9740 to $_DFFE_PP_ for $0\count[19:0] [6] -> \count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9741 to $_DFFE_PP_ for $0\count[19:0] [7] -> \count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9742 to $_DFFE_PP_ for $0\count[19:0] [8] -> \count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9743 to $_DFFE_PP_ for $0\count[19:0] [9] -> \count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9744 to $_DFFE_PP_ for $0\count[19:0] [10] -> \count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9745 to $_DFFE_PP_ for $0\count[19:0] [11] -> \count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9746 to $_DFFE_PP_ for $0\count[19:0] [12] -> \count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9747 to $_DFFE_PP_ for $0\count[19:0] [13] -> \count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9748 to $_DFFE_PP_ for $0\count[19:0] [14] -> \count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9749 to $_DFFE_PP_ for $0\count[19:0] [15] -> \count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9750 to $_DFFE_PP_ for $0\count[19:0] [16] -> \count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9751 to $_DFFE_PP_ for $0\count[19:0] [17] -> \count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9752 to $_DFFE_PP_ for $0\count[19:0] [18] -> \count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9753 to $_DFFE_PP_ for $0\count[19:0] [19] -> \count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9805 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [0] -> \crg_reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9806 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [1] -> \crg_reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9807 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [2] -> \crg_reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9808 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [3] -> \crg_reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9809 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [4] -> \crg_reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9810 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [5] -> \crg_reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9811 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [6] -> \crg_reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9812 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [7] -> \crg_reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9813 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [8] -> \crg_reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9814 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [9] -> \crg_reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9815 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [10] -> \crg_reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9816 to $_DFFE_PP_ for $0\crg_reset_delay[11:0] [11] -> \crg_reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9843 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [0] -> \lm32_cpu.eba [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9844 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [1] -> \lm32_cpu.eba [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9845 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [2] -> \lm32_cpu.eba [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9846 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [3] -> \lm32_cpu.eba [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9847 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [4] -> \lm32_cpu.eba [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9848 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [5] -> \lm32_cpu.eba [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9849 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [6] -> \lm32_cpu.eba [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9850 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [7] -> \lm32_cpu.eba [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9851 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [8] -> \lm32_cpu.eba [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9852 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [9] -> \lm32_cpu.eba [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9853 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [10] -> \lm32_cpu.eba [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9854 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [11] -> \lm32_cpu.eba [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9855 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [12] -> \lm32_cpu.eba [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9856 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [13] -> \lm32_cpu.eba [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9857 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [14] -> \lm32_cpu.eba [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9858 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [15] -> \lm32_cpu.eba [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9859 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [16] -> \lm32_cpu.eba [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9860 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [17] -> \lm32_cpu.eba [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9861 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [18] -> \lm32_cpu.eba [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9862 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [19] -> \lm32_cpu.eba [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9863 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [20] -> \lm32_cpu.eba [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9864 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [21] -> \lm32_cpu.eba [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9865 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [22] -> \lm32_cpu.eba [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9898 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_seen[0:0] -> \lm32_cpu.data_bus_error_seen.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9900 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_m[0:0] -> \lm32_cpu.valid_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9901 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_x[0:0] -> \lm32_cpu.valid_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9902 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_d[0:0] -> \lm32_cpu.valid_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9903 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_f[0:0] -> \lm32_cpu.valid_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9905 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\exception_m[0:0] -> \lm32_cpu.exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9906 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_met_m[0:0] -> \lm32_cpu.condition_met_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9907 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [0] -> \lm32_cpu.logic_op_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9908 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [1] -> \lm32_cpu.logic_op_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9909 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [2] -> \lm32_cpu.logic_op_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9910 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [3] -> \lm32_cpu.logic_op_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9911 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x_n[0:0] -> \lm32_cpu.adder_op_x_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9912 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x[0:0] -> \lm32_cpu.adder_op_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9945 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [0] -> \lm32_cpu.operand_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9946 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [1] -> \lm32_cpu.operand_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9947 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [2] -> \lm32_cpu.operand_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9948 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [3] -> \lm32_cpu.operand_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9949 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [4] -> \lm32_cpu.operand_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9950 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [5] -> \lm32_cpu.operand_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9951 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [6] -> \lm32_cpu.operand_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9952 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [7] -> \lm32_cpu.operand_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9953 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [8] -> \lm32_cpu.operand_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9954 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [9] -> \lm32_cpu.operand_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9955 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [10] -> \lm32_cpu.operand_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9956 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [11] -> \lm32_cpu.operand_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9957 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [12] -> \lm32_cpu.operand_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9958 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [13] -> \lm32_cpu.operand_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9959 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [14] -> \lm32_cpu.operand_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9960 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [15] -> \lm32_cpu.operand_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9961 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [16] -> \lm32_cpu.operand_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9962 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [17] -> \lm32_cpu.operand_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9963 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [18] -> \lm32_cpu.operand_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9964 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [19] -> \lm32_cpu.operand_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9965 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [20] -> \lm32_cpu.operand_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9966 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [21] -> \lm32_cpu.operand_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9967 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [22] -> \lm32_cpu.operand_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9968 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [23] -> \lm32_cpu.operand_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9969 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [24] -> \lm32_cpu.operand_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9970 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [25] -> \lm32_cpu.operand_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9971 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [26] -> \lm32_cpu.operand_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9972 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [27] -> \lm32_cpu.operand_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9973 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [28] -> \lm32_cpu.operand_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9974 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [29] -> \lm32_cpu.operand_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9975 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [30] -> \lm32_cpu.operand_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9976 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [31] -> \lm32_cpu.operand_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9977 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [0] -> \lm32_cpu.store_operand_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9978 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [1] -> \lm32_cpu.store_operand_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9979 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [2] -> \lm32_cpu.store_operand_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9980 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [3] -> \lm32_cpu.store_operand_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9981 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [4] -> \lm32_cpu.store_operand_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9982 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [5] -> \lm32_cpu.store_operand_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9983 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [6] -> \lm32_cpu.store_operand_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9984 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [7] -> \lm32_cpu.store_operand_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9985 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [8] -> \lm32_cpu.store_operand_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9986 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [9] -> \lm32_cpu.store_operand_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9987 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [10] -> \lm32_cpu.store_operand_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9988 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [11] -> \lm32_cpu.store_operand_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9989 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [12] -> \lm32_cpu.store_operand_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9990 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [13] -> \lm32_cpu.store_operand_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9991 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [14] -> \lm32_cpu.store_operand_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9992 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [15] -> \lm32_cpu.store_operand_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9993 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [16] -> \lm32_cpu.store_operand_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9994 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [17] -> \lm32_cpu.store_operand_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9995 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [18] -> \lm32_cpu.store_operand_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9996 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [19] -> \lm32_cpu.store_operand_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9997 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [20] -> \lm32_cpu.store_operand_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9998 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [21] -> \lm32_cpu.store_operand_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9999 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [22] -> \lm32_cpu.store_operand_x [22].

21.35. Executing TECHMAP pass (map to technology primitives).

21.35.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.

21.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$4606.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4609.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4612.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4615.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4618.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4621.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4624.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4627.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4630.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4633.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4636.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4642.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4645.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4648.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4651.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4654.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4657.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4660.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4663.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4666.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4669.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4675.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4678.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4681.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4684.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4687.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4696.slice[0].carry ($lut).

21.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9792 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9794 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9796 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9797 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9799 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9801 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9806 (SB_DFFE): \crg_reset_delay [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9808 (SB_DFFE): \crg_reset_delay [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9809 (SB_DFFE): \crg_reset_delay [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9810 (SB_DFFE): \crg_reset_delay [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9811 (SB_DFFE): \crg_reset_delay [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9812 (SB_DFFE): \crg_reset_delay [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9813 (SB_DFFE): \crg_reset_delay [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9814 (SB_DFFE): \crg_reset_delay [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9816 (SB_DFFE): \crg_reset_delay [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9394 (SB_DFF): \uart_phy_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9287 (SB_DFFE): \uart_phy_storage [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9547 (SB_DFFE): \timer0_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9437 (SB_DFFE): \uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9438 (SB_DFFE): \uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9439 (SB_DFFE): \uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9442 (SB_DFFE): \uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9443 (SB_DFFE): \uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9444 (SB_DFFE): \uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9445 (SB_DFFE): \uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9447 (SB_DFFE): \uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9396 (SB_DFF): \uart_phy_phase_accumulator_rx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9617 (SB_DFFE): \cas_waittimer0_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9289 (SB_DFFE): \uart_phy_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9431 (SB_DFFE): \uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9612 (SB_DFFE): \cas_waittimer0_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9414 (SB_DFFE): \uart_phy_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9218 (SB_DFF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9458 (SB_DFFE): \timer0_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9223 (SB_DFFE): \ctrl_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9465 (SB_DFFE): \timer0_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9225 (SB_DFFE): \ctrl_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9466 (SB_DFFE): \timer0_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9227 (SB_DFFE): \ctrl_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9467 (SB_DFFE): \timer0_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9229 (SB_DFFE): \ctrl_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9468 (SB_DFFE): \timer0_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9231 (SB_DFFE): \ctrl_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9469 (SB_DFFE): \timer0_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9233 (SB_DFFE): \ctrl_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9470 (SB_DFFE): \timer0_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9235 (SB_DFFE): \ctrl_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9471 (SB_DFFE): \timer0_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9237 (SB_DFFE): \ctrl_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9472 (SB_DFFE): \timer0_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9239 (SB_DFFE): \ctrl_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9473 (SB_DFFE): \timer0_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9241 (SB_DFFE): \ctrl_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9474 (SB_DFFE): \timer0_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9243 (SB_DFFE): \ctrl_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9475 (SB_DFFE): \timer0_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9245 (SB_DFFE): \ctrl_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9476 (SB_DFFE): \timer0_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9247 (SB_DFFE): \ctrl_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9477 (SB_DFFE): \timer0_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9249 (SB_DFFE): \ctrl_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9478 (SB_DFFE): \timer0_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9251 (SB_DFFE): \ctrl_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9479 (SB_DFFE): \timer0_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9220 (SB_DFFE): \ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9254 (SB_DFFE): \ctrl_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9480 (SB_DFFE): \timer0_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9256 (SB_DFFE): \ctrl_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9481 (SB_DFFE): \timer0_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9258 (SB_DFFE): \ctrl_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9482 (SB_DFFE): \timer0_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9260 (SB_DFFE): \ctrl_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9483 (SB_DFFE): \timer0_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9262 (SB_DFFE): \ctrl_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9484 (SB_DFFE): \timer0_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9264 (SB_DFFE): \ctrl_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9485 (SB_DFFE): \timer0_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9266 (SB_DFFE): \ctrl_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9487 (SB_DFFE): \timer0_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9268 (SB_DFFE): \ctrl_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9488 (SB_DFFE): \timer0_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9270 (SB_DFFE): \ctrl_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9489 (SB_DFFE): \timer0_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9272 (SB_DFFE): \ctrl_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9490 (SB_DFFE): \timer0_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9274 (SB_DFFE): \ctrl_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9491 (SB_DFFE): \timer0_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9276 (SB_DFFE): \ctrl_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9492 (SB_DFFE): \timer0_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9278 (SB_DFFE): \ctrl_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9696 (SB_DFFE): \sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9493 (SB_DFFE): \timer0_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9494 (SB_DFFE): \timer0_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9495 (SB_DFFE): \timer0_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9496 (SB_DFFE): \timer0_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9497 (SB_DFFE): \timer0_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9252 (SB_DFFE): \ctrl_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9284 (SB_DFF): \sram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9498 (SB_DFFE): \timer0_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9288 (SB_DFFE): \uart_phy_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9301 (SB_DFFE): \uart_phy_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9499 (SB_DFFE): \timer0_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9500 (SB_DFFE): \timer0_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9501 (SB_DFFE): \timer0_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9502 (SB_DFFE): \timer0_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9503 (SB_DFFE): \timer0_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9504 (SB_DFFE): \timer0_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9505 (SB_DFFE): \timer0_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9506 (SB_DFFE): \timer0_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9507 (SB_DFFE): \timer0_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9508 (SB_DFFE): \timer0_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9509 (SB_DFFE): \timer0_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9510 (SB_DFFE): \timer0_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9302 (SB_DFFE): \uart_phy_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9303 (SB_DFFE): \uart_phy_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9304 (SB_DFFE): \uart_phy_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9305 (SB_DFFE): \uart_phy_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9306 (SB_DFFE): \uart_phy_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9307 (SB_DFFE): \uart_phy_storage [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9308 (SB_DFFE): \uart_phy_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9311 (SB_DFFE): \uart_phy_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9511 (SB_DFFE): \timer0_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9512 (SB_DFFE): \timer0_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9320 (SB_DFF): \uart_phy_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9513 (SB_DFFE): \timer0_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9514 (SB_DFFE): \timer0_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9515 (SB_DFFE): \timer0_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9516 (SB_DFFE): \timer0_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9517 (SB_DFFE): \timer0_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9285 (SB_DFFE): \uart_phy_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9317 (SB_DFF): \uart_phy_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9318 (SB_DFF): \uart_phy_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9321 (SB_DFF): \uart_phy_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9322 (SB_DFF): \uart_phy_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9323 (SB_DFF): \uart_phy_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9324 (SB_DFF): \uart_phy_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9326 (SB_DFF): \uart_phy_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9522 (SB_DFFE): \timer0_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9328 (SB_DFF): \uart_phy_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9523 (SB_DFFE): \timer0_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9332 (SB_DFF): \uart_phy_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9524 (SB_DFFE): \timer0_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9525 (SB_DFFE): \timer0_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9526 (SB_DFFE): \timer0_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9336 (SB_DFF): \uart_phy_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9527 (SB_DFFE): \timer0_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9528 (SB_DFFE): \timer0_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9529 (SB_DFFE): \timer0_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9338 (SB_DFF): \uart_phy_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9530 (SB_DFFE): \timer0_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9536 (SB_DFFE): \timer0_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9531 (SB_DFFE): \timer0_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9532 (SB_DFFE): \timer0_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9533 (SB_DFFE): \timer0_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9343 (SB_DFF): \uart_phy_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9344 (SB_DFF): \uart_phy_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9345 (SB_DFF): \uart_phy_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9346 (SB_DFF): \uart_phy_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9347 (SB_DFF): \uart_phy_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9348 (SB_DFF): \uart_phy_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9349 (SB_DFF): \uart_phy_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9350 (SB_DFF): \uart_phy_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9352 (SB_DFFE): \uart_phy_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9319 (SB_DFF): \uart_phy_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9353 (SB_DFFE): \uart_phy_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9354 (SB_DFFE): \uart_phy_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9355 (SB_DFFE): \uart_phy_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9377 (SB_DFF): \uart_phy_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9360 (SB_DFFE): \uart_phy_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9351 (SB_DFFE): \uart_phy_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9361 (SB_DFFE): \uart_phy_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9362 (SB_DFFE): \uart_phy_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9366 (SB_DFFE): \uart_phy_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9359 (SB_DFFE): \uart_phy_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9363 (SB_DFFE): \uart_phy_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9364 (SB_DFF): \uart_phy_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9367 (SB_DFFE): \uart_phy_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9368 (SB_DFFE): \uart_phy_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9369 (SB_DFFE): \uart_phy_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9370 (SB_DFFE): \uart_phy_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9382 (SB_DFF): \uart_phy_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9372 (SB_DFFE): \uart_phy_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9375 (SB_DFF): \uart_phy_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9365 (SB_DFFE): \uart_phy_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9373 (SB_DFF): \uart_phy_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9376 (SB_DFF): \uart_phy_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9385 (SB_DFF): \uart_phy_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9378 (SB_DFF): \uart_phy_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9379 (SB_DFF): \uart_phy_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9380 (SB_DFF): \uart_phy_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9381 (SB_DFF): \uart_phy_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9383 (SB_DFF): \uart_phy_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9384 (SB_DFF): \uart_phy_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9535 (SB_DFFE): \timer0_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9356 (SB_DFFE): \uart_phy_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9387 (SB_DFF): \uart_phy_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9389 (SB_DFF): \uart_phy_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9371 (SB_DFFE): \uart_phy_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9390 (SB_DFF): \uart_phy_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9392 (SB_DFF): \uart_phy_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9388 (SB_DFF): \uart_phy_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9393 (SB_DFF): \uart_phy_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9395 (SB_DFF): \uart_phy_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9357 (SB_DFFE): \uart_phy_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9397 (SB_DFF): \uart_phy_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9398 (SB_DFF): \uart_phy_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9399 (SB_DFF): \uart_phy_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9400 (SB_DFF): \uart_phy_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9401 (SB_DFF): \uart_phy_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9402 (SB_DFF): \uart_phy_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9403 (SB_DFF): \uart_phy_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9404 (SB_DFF): \uart_phy_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9405 (SB_DFF): \uart_phy_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9408 (SB_DFFE): \uart_phy_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9374 (SB_DFF): \uart_phy_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9406 (SB_DFF): \uart_phy_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9409 (SB_DFFE): \uart_phy_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9410 (SB_DFFE): \uart_phy_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9411 (SB_DFFE): \uart_phy_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9412 (SB_DFFE): \uart_phy_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9413 (SB_DFFE): \uart_phy_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9690 (SB_DFFE): \sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9416 (SB_DFFE): \uart_phy_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9407 (SB_DFFE): \uart_phy_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9417 (SB_DFFE): \uart_phy_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9418 (SB_DFFE): \uart_phy_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9425 (SB_DFFE): \uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9415 (SB_DFFE): \uart_phy_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9419 (SB_DFF): \uart_phy_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9420 (SB_DFFE): \uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9421 (SB_DFF): \uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9422 (SB_DFFE): \uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9423 (SB_DFF): \uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9428 (SB_DFFE): \uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9424 (SB_DFFE): \uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9426 (SB_DFFE): \uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9429 (SB_DFFE): \uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9430 (SB_DFFE): \uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9433 (SB_DFFE): \uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9427 (SB_DFFE): \uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9434 (SB_DFFE): \uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9435 (SB_DFFE): \uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9432 (SB_DFFE): \uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9436 (SB_DFFE): \uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9440 (SB_DFFE): \uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9441 (SB_DFFE): \uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9448 (SB_DFFE): \uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9449 (SB_DFFE): \uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9451 (SB_DFFE): \uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9446 (SB_DFFE): \uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9452 (SB_DFFE): \uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9453 (SB_DFFE): \uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9455 (SB_DFFE): \timer0_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9450 (SB_DFFE): \uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9456 (SB_DFFE): \timer0_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9457 (SB_DFFE): \timer0_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9221 (SB_DFFE): \ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9459 (SB_DFFE): \timer0_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9460 (SB_DFFE): \timer0_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9461 (SB_DFFE): \timer0_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9462 (SB_DFFE): \timer0_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9463 (SB_DFFE): \timer0_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9464 (SB_DFFE): \timer0_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9222 (SB_DFFE): \ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9224 (SB_DFFE): \ctrl_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9226 (SB_DFFE): \ctrl_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9228 (SB_DFFE): \ctrl_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9230 (SB_DFFE): \ctrl_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9232 (SB_DFFE): \ctrl_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9234 (SB_DFFE): \ctrl_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9236 (SB_DFFE): \ctrl_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9238 (SB_DFFE): \ctrl_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9240 (SB_DFFE): \ctrl_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9242 (SB_DFFE): \ctrl_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9244 (SB_DFFE): \ctrl_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9246 (SB_DFFE): \ctrl_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9248 (SB_DFFE): \ctrl_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9250 (SB_DFFE): \ctrl_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9253 (SB_DFFE): \ctrl_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9255 (SB_DFFE): \ctrl_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9257 (SB_DFFE): \ctrl_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9259 (SB_DFFE): \ctrl_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9261 (SB_DFFE): \ctrl_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9263 (SB_DFFE): \ctrl_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9265 (SB_DFFE): \ctrl_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9454 (SB_DFFE): \timer0_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9267 (SB_DFFE): \ctrl_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9269 (SB_DFFE): \ctrl_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9271 (SB_DFFE): \ctrl_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9273 (SB_DFFE): \ctrl_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9275 (SB_DFFE): \ctrl_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9277 (SB_DFFE): \ctrl_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9280 (SB_DFFE): \ctrl_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9281 (SB_DFFE): \ctrl_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9282 (SB_DFFE): \ctrl_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9283 (SB_DFFE): \ctrl_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9286 (SB_DFFE): \uart_phy_storage [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9290 (SB_DFFE): \uart_phy_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9291 (SB_DFFE): \uart_phy_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9292 (SB_DFFE): \uart_phy_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9293 (SB_DFFE): \uart_phy_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9294 (SB_DFFE): \uart_phy_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9295 (SB_DFFE): \uart_phy_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9296 (SB_DFFE): \uart_phy_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9297 (SB_DFFE): \uart_phy_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9298 (SB_DFFE): \uart_phy_storage [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9299 (SB_DFFE): \uart_phy_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9300 (SB_DFFE): \uart_phy_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9309 (SB_DFFE): \uart_phy_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9310 (SB_DFFE): \uart_phy_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9312 (SB_DFFE): \uart_phy_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9313 (SB_DFFE): \uart_phy_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9314 (SB_DFFE): \uart_phy_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9315 (SB_DFFE): \uart_phy_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9316 (SB_DFFE): \uart_phy_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9325 (SB_DFF): \uart_phy_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9486 (SB_DFFE): \timer0_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9518 (SB_DFFE): \timer0_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9519 (SB_DFFE): \timer0_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9520 (SB_DFF): \timer0_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9327 (SB_DFF): \uart_phy_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9329 (SB_DFF): \uart_phy_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9330 (SB_DFF): \uart_phy_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9331 (SB_DFF): \uart_phy_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9333 (SB_DFF): \uart_phy_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9334 (SB_DFF): \uart_phy_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9335 (SB_DFF): \uart_phy_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9337 (SB_DFF): \uart_phy_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9339 (SB_DFF): \uart_phy_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9340 (SB_DFF): \uart_phy_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9341 (SB_DFF): \uart_phy_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9342 (SB_DFF): \uart_phy_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9537 (SB_DFFE): \timer0_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9538 (SB_DFFE): \timer0_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9539 (SB_DFFE): \timer0_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9540 (SB_DFFE): \timer0_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9541 (SB_DFFE): \timer0_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9542 (SB_DFFE): \timer0_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9543 (SB_DFFE): \timer0_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9544 (SB_DFFE): \timer0_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9545 (SB_DFFE): \timer0_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9546 (SB_DFFE): \timer0_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9534 (SB_DFFE): \timer0_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9549 (SB_DFFE): \timer0_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9697 (SB_DFFE): \sr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9551 (SB_DFFE): \timer0_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9698 (SB_DFFE): \sr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9699 (SB_DFFE): \sr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9521 (SB_DFFE): \timer0_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9553 (SB_DFFE): \timer0_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9554 (SB_DFF): \timer0_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9555 (SB_DFFE): \timer0_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9558 (SB_DFF): \timer0_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9700 (SB_DFFE): \sr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9701 (SB_DFFE): \sr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9702 (SB_DFFE): \sr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9562 (SB_DFF): \timer0_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9703 (SB_DFFE): \sr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9564 (SB_DFF): \timer0_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9704 (SB_DFFE): \sr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9566 (SB_DFF): \timer0_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9705 (SB_DFFE): \sr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9706 (SB_DFFE): \sr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9707 (SB_DFFE): \sr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9570 (SB_DFF): \timer0_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9708 (SB_DFFE): \sr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9572 (SB_DFF): \timer0_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9709 (SB_DFFE): \sr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9574 (SB_DFF): \timer0_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9710 (SB_DFFE): \sr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9711 (SB_DFFE): \sr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9577 (SB_DFF): \timer0_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9712 (SB_DFFE): \sr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9713 (SB_DFFE): \sr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9580 (SB_DFF): \timer0_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9714 (SB_DFFE): \sr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9715 (SB_DFFE): \sr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9583 (SB_DFF): \timer0_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9716 (SB_DFFE): \sr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9585 (SB_DFF): \timer0_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9717 (SB_DFFE): \sr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9718 (SB_DFFE): \sr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9719 (SB_DFFE): \sr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9556 (SB_DFF): \timer0_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9590 (SB_DFFE): \cas_leds_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9723 (SB_DFFE): \counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9592 (SB_DFFE): \cas_leds_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9724 (SB_DFFE): \counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9594 (SB_DFFE): \cas_leds_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9725 (SB_DFFE): \counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9726 (SB_DFFE): \counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9727 (SB_DFFE): \counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9728 (SB_DFFE): \counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9599 (SB_DFFE): \cas_leds_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9729 (SB_DFFE): \counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9588 (SB_DFFE): \cas_leds_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9600 (SB_DFFE): \cas_eventsourceprocess0_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9601 (SB_DFF): \cas_eventsourceprocess0_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9732 (SB_DFF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9605 (SB_DFFE): \cas_waittimer0_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9733 (SB_DFF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9607 (SB_DFFE): \cas_waittimer0_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9735 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9736 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9737 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9611 (SB_DFFE): \cas_waittimer0_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9738 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9739 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9740 (SB_DFFE): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9741 (SB_DFFE): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9742 (SB_DFFE): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9748 (SB_DFFE): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9743 (SB_DFFE): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9602 (SB_DFFE): \cas_waittimer0_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9619 (SB_DFFE): \cas_eventsourceprocess1_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9620 (SB_DFF): \cas_eventsourceprocess1_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9744 (SB_DFFE): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9745 (SB_DFFE): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9746 (SB_DFFE): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9747 (SB_DFFE): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9750 (SB_DFFE): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9751 (SB_DFFE): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9752 (SB_DFFE): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9753 (SB_DFFE): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9755 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9756 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9757 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9758 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9759 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9760 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9643 (SB_DFFE): \cas_waittimer2_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9641 (SB_DFFE): \cas_waittimer2_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9621 (SB_DFFE): \cas_waittimer1_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9638 (SB_DFFE): \cas_eventsourceprocess2_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9639 (SB_DFF): \cas_eventsourceprocess2_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9642 (SB_DFFE): \cas_waittimer2_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9644 (SB_DFFE): \cas_waittimer2_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9761 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9664 (SB_DFFE): \cas_waittimer3_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9763 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9764 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9765 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9766 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9767 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9768 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9769 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9772 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9773 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9774 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9656 (SB_DFFE): \cas_waittimer2_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9660 (SB_DFFE): \cas_waittimer3_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9640 (SB_DFFE): \cas_waittimer2_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9657 (SB_DFFE): \cas_eventsourceprocess3_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9658 (SB_DFF): \cas_eventsourceprocess3_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9661 (SB_DFFE): \cas_waittimer3_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9662 (SB_DFFE): \cas_waittimer3_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9780 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9781 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9665 (SB_DFFE): \cas_waittimer3_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9666 (SB_DFFE): \cas_waittimer3_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9667 (SB_DFFE): \cas_waittimer3_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9668 (SB_DFFE): \cas_waittimer3_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9669 (SB_DFFE): \cas_waittimer3_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9670 (SB_DFFE): \cas_waittimer3_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9671 (SB_DFFE): \cas_waittimer3_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9672 (SB_DFFE): \cas_waittimer3_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9673 (SB_DFFE): \cas_waittimer3_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9674 (SB_DFFE): \cas_waittimer3_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9675 (SB_DFFE): \cas_waittimer3_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9677 (SB_DFFE): \cas_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9659 (SB_DFFE): \cas_waittimer3_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9678 (SB_DFFE): \cas_eventmanager_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9679 (SB_DFFE): \cas_eventmanager_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9682 (SB_DFFE): \bitbang_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9676 (SB_DFFE): \cas_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9680 (SB_DFFE): \bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9683 (SB_DFFE): \bitbang_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9684 (SB_DFFE): \bitbang_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9689 (SB_DFFE): \sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9681 (SB_DFFE): \bitbang_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9685 (SB_DFFE): \bitbang_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9686 (SB_DFFE): \cs_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9687 (SB_DFF): \clk = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9782 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9691 (SB_DFFE): \sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9692 (SB_DFFE): \sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9693 (SB_DFFE): \sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9694 (SB_DFFE): \sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9695 (SB_DFFE): \sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9548 (SB_DFFE): \timer0_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9550 (SB_DFFE): \timer0_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9552 (SB_DFFE): \timer0_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9557 (SB_DFF): \timer0_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9559 (SB_DFF): \timer0_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9560 (SB_DFF): \timer0_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9561 (SB_DFF): \timer0_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9563 (SB_DFF): \timer0_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9565 (SB_DFF): \timer0_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9567 (SB_DFF): \timer0_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9568 (SB_DFF): \timer0_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9569 (SB_DFF): \timer0_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9571 (SB_DFF): \timer0_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9573 (SB_DFF): \timer0_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9575 (SB_DFF): \timer0_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9576 (SB_DFF): \timer0_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9578 (SB_DFF): \timer0_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9579 (SB_DFF): \timer0_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9581 (SB_DFF): \timer0_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9582 (SB_DFF): \timer0_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9584 (SB_DFF): \timer0_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9586 (SB_DFF): \timer0_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9587 (SB_DFF): \timer0_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9589 (SB_DFFE): \cas_leds_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9688 (SB_DFFE): \sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9720 (SB_DFF): \i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9721 (SB_DFFE): \miso = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9591 (SB_DFFE): \cas_leds_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9593 (SB_DFFE): \cas_leds_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9595 (SB_DFFE): \cas_leds_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9596 (SB_DFFE): \cas_leds_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9597 (SB_DFFE): \cas_leds_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9598 (SB_DFFE): \cas_leds_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9603 (SB_DFFE): \cas_waittimer0_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9722 (SB_DFFE): \counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9730 (SB_DFF): \grant = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9604 (SB_DFFE): \cas_waittimer0_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9606 (SB_DFFE): \cas_waittimer0_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9731 (SB_DFF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9608 (SB_DFFE): \cas_waittimer0_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9609 (SB_DFFE): \cas_waittimer0_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9610 (SB_DFFE): \cas_waittimer0_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9613 (SB_DFFE): \cas_waittimer0_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9614 (SB_DFFE): \cas_waittimer0_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9615 (SB_DFFE): \cas_waittimer0_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9616 (SB_DFFE): \cas_waittimer0_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9618 (SB_DFFE): \cas_waittimer0_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9622 (SB_DFFE): \cas_waittimer1_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9623 (SB_DFFE): \cas_waittimer1_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9624 (SB_DFFE): \cas_waittimer1_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9625 (SB_DFFE): \cas_waittimer1_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9626 (SB_DFFE): \cas_waittimer1_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9749 (SB_DFFE): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9637 (SB_DFFE): \cas_waittimer1_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9627 (SB_DFFE): \cas_waittimer1_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9628 (SB_DFFE): \cas_waittimer1_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9629 (SB_DFFE): \cas_waittimer1_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9630 (SB_DFFE): \cas_waittimer1_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9734 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9631 (SB_DFFE): \cas_waittimer1_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9632 (SB_DFFE): \cas_waittimer1_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9633 (SB_DFFE): \cas_waittimer1_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9634 (SB_DFFE): \cas_waittimer1_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9635 (SB_DFFE): \cas_waittimer1_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9636 (SB_DFFE): \cas_waittimer1_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9645 (SB_DFFE): \cas_waittimer2_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9754 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9646 (SB_DFFE): \cas_waittimer2_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9647 (SB_DFFE): \cas_waittimer2_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9648 (SB_DFFE): \cas_waittimer2_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9649 (SB_DFFE): \cas_waittimer2_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9650 (SB_DFFE): \cas_waittimer2_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9651 (SB_DFFE): \cas_waittimer2_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9652 (SB_DFFE): \cas_waittimer2_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9762 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9770 (SB_DFF): \csrbankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9653 (SB_DFFE): \cas_waittimer2_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9654 (SB_DFFE): \cas_waittimer2_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9655 (SB_DFFE): \cas_waittimer2_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9771 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9663 (SB_DFFE): \cas_waittimer3_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9279 (SB_DFFE): \ctrl_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9783 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9785 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9788 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9784 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9789 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9779 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9786 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9790 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9791 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9793 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9787 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9798 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9800 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9802 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9795 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9803 (SB_DFF): \regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9804 (SB_DFF): \regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9807 (SB_DFFE): \crg_reset_delay [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9815 (SB_DFFE): \crg_reset_delay [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9805 (SB_DFFE): \crg_reset_delay [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9358 (SB_DFFE): \uart_phy_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9386 (SB_DFF): \uart_phy_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9391 (SB_DFF): \uart_phy_phase_accumulator_rx [17] = 0

21.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$11201 (A=\lm32_cpu.bypass_data_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6254 (A=$procmux$2485_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9792 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6256 (A=$procmux$2485_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9794 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6370 (A=$procmux$2472_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9796 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6371 (A=$procmux$2472_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9797 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6373 (A=$procmux$2472_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9799 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6375 (A=$procmux$2472_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9801 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11177 (A=\lm32_cpu.bypass_data_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11133 (A=\lm32_cpu.d_result_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11134 (A=\lm32_cpu.d_result_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11135 (A=\lm32_cpu.d_result_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11136 (A=\lm32_cpu.d_result_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10673 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10674 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10675 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10676 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10677 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10679 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10680 (A=\lm32_cpu.operand_1_x [17], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10682 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10684 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11113 (A=\lm32_cpu.d_result_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10686 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10687 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10688 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10689 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10691 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10692 (A=\lm32_cpu.operand_1_x [29], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10694 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10720 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9868 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10722 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9870 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10724 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9872 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10726 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9874 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10728 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9876 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10729 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9877 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10731 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10732 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9880 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10734 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9882 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10735 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9883 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10737 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10738 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10740 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10741 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10742 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10744 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10746 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9894 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10747 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9895 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10749 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9897 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11311 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11322 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11323 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11324 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11325 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9917 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11049 (A=\lm32_cpu.d_result_0 [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11326 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11327 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11328 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11330 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9922 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11331 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9923 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11333 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9925 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11334 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9926 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11335 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9927 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11338 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9930 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11339 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9931 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11340 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9932 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11341 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9933 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11342 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9934 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11343 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9935 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11344 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9936 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11345 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9937 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11346 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9938 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11347 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9939 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11348 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11349 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9941 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11350 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9942 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11351 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9943 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11352 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9944 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11242 (A=\lm32_cpu.x_result [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11243 (A=\lm32_cpu.x_result [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11244 (A=\lm32_cpu.x_result [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11245 (A=\lm32_cpu.x_result [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11246 (A=\lm32_cpu.x_result [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11247 (A=\lm32_cpu.x_result [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10989 (A=\lm32_cpu.instruction_unit.pc_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10987 (A=\lm32_cpu.data_bus_error_seen, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10103 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10985 (A=\lm32_cpu.instruction_unit.bus_error_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10983 (A=\lm32_cpu.csr_write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10105 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10981 (A=\lm32_cpu.eret_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10979 (A=\lm32_cpu.scall_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11248 (A=\lm32_cpu.x_result [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11249 (A=\lm32_cpu.x_result [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10973 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10108 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11250 (A=\lm32_cpu.x_result [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11251 (A=\lm32_cpu.x_result [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10967 (A=\lm32_cpu.instruction_unit.instruction_d [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11252 (A=\lm32_cpu.x_result [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11253 (A=\lm32_cpu.x_result [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11254 (A=\lm32_cpu.x_result [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11255 (A=\lm32_cpu.x_result [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11354 (A=\lm32_cpu.write_idx_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10114 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11256 (A=\lm32_cpu.x_result [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11257 (A=\lm32_cpu.x_result [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11258 (A=\lm32_cpu.x_result [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11259 (A=\lm32_cpu.x_result [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10952 (A=$techmap\lm32_cpu.$procmux$3181_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11268 (A=\lm32_cpu.x_result [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11269 (A=\lm32_cpu.x_result [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11270 (A=\lm32_cpu.x_result [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11272 (A=\lm32_cpu.x_result [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10942 (A=\lm32_cpu.write_idx_d [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11359 (A=\lm32_cpu.write_enable_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10129 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10940 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2936$2195_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10938 (A=\lm32_cpu.write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10936 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10934 (A=\lm32_cpu.m_bypass_enable_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10932 (A=\lm32_cpu.m_bypass_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10930 (A=\lm32_cpu.decoder.x_bypass_enable, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11353 (A=\lm32_cpu.w_result_sel_load_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10136 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10927 (A=$techmap\lm32_cpu.$procmux$3224_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10925 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10923 (A=\lm32_cpu.m_result_sel_compare_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10921 (A=\lm32_cpu.decoder.cmp, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10919 (A=\lm32_cpu.x_result_sel_add_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10917 (A=\lm32_cpu.x_result_sel_sext_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10915 (A=\lm32_cpu.x_result_sel_mc_arith_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10913 (A=\lm32_cpu.decoder.op_rcsr, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10855 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10856 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10857 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10858 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10859 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10860 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10861 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10862 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10863 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10864 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10865 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10866 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10867 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10868 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10869 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10870 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10871 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10872 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10873 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10874 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10875 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10876 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10877 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10878 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10879 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10880 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10881 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10882 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10794 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10853 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10795 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10796 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10797 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10798 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10799 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10800 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10801 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10802 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10803 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10804 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7610 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [1], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10387 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10806 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10807 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10808 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10809 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10810 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10811 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10812 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10813 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10814 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10815 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10816 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10817 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10818 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10819 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10820 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10821 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10822 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10778 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10793 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10791 (A=\lm32_cpu.branch_predict_taken_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10789 (A=\lm32_cpu.branch_predict_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10787 (A=\lm32_cpu.branch_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10785 (A=\lm32_cpu.branch_predict_taken_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10783 (A=\lm32_cpu.branch_predict_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10781 (A=\lm32_cpu.branch_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10777 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10775 (A=\lm32_cpu.store_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10773 (A=\lm32_cpu.decoder.store, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10771 (A=\lm32_cpu.load_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13059 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13060 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13061 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13062 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13063 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13064 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13065 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13066 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7611 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [2], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10388 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7612 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [3], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10389 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7613 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [4], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7614 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [5], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7615 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [6], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7616 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [7], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11609 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15315) into $auto$simplemap.cc:420:simplemap_dff$11610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12151 (A=\lm32_cpu.operand_1_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12105 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12152 (A=\lm32_cpu.operand_1_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12153 (A=\lm32_cpu.operand_1_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12154 (A=\lm32_cpu.operand_1_x [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12108 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12155 (A=\lm32_cpu.operand_1_x [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12156 (A=\lm32_cpu.operand_1_x [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12157 (A=\lm32_cpu.operand_1_x [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12158 (A=\lm32_cpu.operand_1_x [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12159 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12160 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12161 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12162 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12163 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12164 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12165 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12166 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12167 (A=\lm32_cpu.operand_1_x [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12168 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12169 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12170 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12171 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12172 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12173 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12174 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12175 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12176 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12177 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12178 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12179 (A=\lm32_cpu.operand_1_x [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12180 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12150 (A=\lm32_cpu.operand_1_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12144 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3537_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12138 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3552_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12181 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12905 (A=\lm32_cpu.instruction_unit.pc_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12906 (A=\lm32_cpu.instruction_unit.pc_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12907 (A=\lm32_cpu.instruction_unit.pc_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12908 (A=\lm32_cpu.instruction_unit.pc_x [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12909 (A=\lm32_cpu.instruction_unit.pc_x [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12910 (A=\lm32_cpu.instruction_unit.pc_x [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12911 (A=\lm32_cpu.instruction_unit.pc_x [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12912 (A=\lm32_cpu.instruction_unit.pc_x [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12913 (A=\lm32_cpu.instruction_unit.pc_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12914 (A=\lm32_cpu.instruction_unit.pc_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12915 (A=\lm32_cpu.instruction_unit.pc_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12916 (A=\lm32_cpu.instruction_unit.pc_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12917 (A=\lm32_cpu.instruction_unit.pc_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12918 (A=\lm32_cpu.instruction_unit.pc_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12919 (A=\lm32_cpu.instruction_unit.pc_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12920 (A=\lm32_cpu.instruction_unit.pc_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12921 (A=\lm32_cpu.instruction_unit.pc_x [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12922 (A=\lm32_cpu.instruction_unit.pc_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12923 (A=\lm32_cpu.instruction_unit.pc_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12924 (A=\lm32_cpu.instruction_unit.pc_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12925 (A=\lm32_cpu.instruction_unit.pc_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12926 (A=\lm32_cpu.instruction_unit.pc_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12927 (A=\lm32_cpu.instruction_unit.pc_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12928 (A=\lm32_cpu.instruction_unit.pc_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12929 (A=\lm32_cpu.instruction_unit.pc_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12930 (A=\lm32_cpu.instruction_unit.pc_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12931 (A=\lm32_cpu.instruction_unit.pc_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12932 (A=\lm32_cpu.instruction_unit.pc_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12904 (A=\lm32_cpu.instruction_unit.pc_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12933 (A=\lm32_cpu.instruction_unit.pc_x [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12845 (A=\lm32_cpu.instruction_unit.pc_d [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12846 (A=\lm32_cpu.instruction_unit.pc_d [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12847 (A=\lm32_cpu.instruction_unit.pc_d [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12848 (A=\lm32_cpu.instruction_unit.pc_d [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12849 (A=\lm32_cpu.instruction_unit.pc_d [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12850 (A=\lm32_cpu.instruction_unit.pc_d [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12851 (A=\lm32_cpu.instruction_unit.pc_d [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12852 (A=\lm32_cpu.instruction_unit.pc_d [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12853 (A=\lm32_cpu.instruction_unit.pc_d [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12854 (A=\lm32_cpu.instruction_unit.pc_d [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12855 (A=\lm32_cpu.instruction_unit.pc_d [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12856 (A=\lm32_cpu.instruction_unit.pc_d [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12857 (A=\lm32_cpu.instruction_unit.pc_d [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12858 (A=\lm32_cpu.instruction_unit.pc_d [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12859 (A=\lm32_cpu.instruction_unit.pc_d [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12860 (A=\lm32_cpu.instruction_unit.pc_d [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12861 (A=\lm32_cpu.instruction_unit.pc_d [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12862 (A=\lm32_cpu.instruction_unit.pc_d [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12863 (A=\lm32_cpu.instruction_unit.pc_d [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12864 (A=\lm32_cpu.instruction_unit.pc_d [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12865 (A=\lm32_cpu.instruction_unit.pc_d [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12866 (A=\lm32_cpu.instruction_unit.pc_d [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12867 (A=\lm32_cpu.instruction_unit.pc_d [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12868 (A=\lm32_cpu.instruction_unit.pc_d [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12869 (A=\lm32_cpu.instruction_unit.pc_d [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12870 (A=\lm32_cpu.instruction_unit.pc_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12871 (A=\lm32_cpu.instruction_unit.pc_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12872 (A=\lm32_cpu.instruction_unit.pc_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12844 (A=\lm32_cpu.instruction_unit.pc_d [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12873 (A=\lm32_cpu.instruction_unit.pc_d [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12785 (A=\lm32_cpu.instruction_unit.pc_f [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12786 (A=\lm32_cpu.instruction_unit.pc_f [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12787 (A=\lm32_cpu.instruction_unit.pc_f [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12788 (A=\lm32_cpu.instruction_unit.pc_f [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12789 (A=\lm32_cpu.instruction_unit.pc_f [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12790 (A=\lm32_cpu.instruction_unit.pc_f [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12791 (A=\lm32_cpu.instruction_unit.pc_f [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12792 (A=\lm32_cpu.instruction_unit.pc_f [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12793 (A=\lm32_cpu.instruction_unit.pc_f [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12794 (A=\lm32_cpu.instruction_unit.pc_f [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12795 (A=\lm32_cpu.instruction_unit.pc_f [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12796 (A=\lm32_cpu.instruction_unit.pc_f [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12797 (A=\lm32_cpu.instruction_unit.pc_f [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12798 (A=\lm32_cpu.instruction_unit.pc_f [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12799 (A=\lm32_cpu.instruction_unit.pc_f [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12800 (A=\lm32_cpu.instruction_unit.pc_f [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12801 (A=\lm32_cpu.instruction_unit.pc_f [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12802 (A=\lm32_cpu.instruction_unit.pc_f [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12803 (A=\lm32_cpu.instruction_unit.pc_f [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12804 (A=\lm32_cpu.instruction_unit.pc_f [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12805 (A=\lm32_cpu.instruction_unit.pc_f [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12806 (A=\lm32_cpu.instruction_unit.pc_f [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12807 (A=\lm32_cpu.instruction_unit.pc_f [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12808 (A=\lm32_cpu.instruction_unit.pc_f [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12809 (A=\lm32_cpu.instruction_unit.pc_f [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12810 (A=\lm32_cpu.instruction_unit.pc_f [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12811 (A=\lm32_cpu.instruction_unit.pc_f [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12812 (A=\lm32_cpu.instruction_unit.pc_f [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12784 (A=\lm32_cpu.instruction_unit.pc_f [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12813 (A=\lm32_cpu.instruction_unit.pc_f [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12725 (A=\lm32_cpu.instruction_unit.pc_a [1], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12726 (A=\lm32_cpu.instruction_unit.pc_a [2], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12727 (A=\lm32_cpu.instruction_unit.pc_a [3], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12728 (A=\lm32_cpu.instruction_unit.pc_a [4], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12729 (A=\lm32_cpu.instruction_unit.pc_a [5], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12730 (A=\lm32_cpu.instruction_unit.pc_a [6], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12731 (A=\lm32_cpu.instruction_unit.pc_a [7], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12732 (A=\lm32_cpu.instruction_unit.pc_a [8], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12733 (A=\lm32_cpu.instruction_unit.pc_a [9], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12734 (A=\lm32_cpu.instruction_unit.pc_a [10], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12735 (A=\lm32_cpu.instruction_unit.pc_a [11], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12736 (A=\lm32_cpu.instruction_unit.pc_a [12], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12737 (A=\lm32_cpu.instruction_unit.pc_a [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12738 (A=\lm32_cpu.instruction_unit.pc_a [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12739 (A=\lm32_cpu.instruction_unit.pc_a [15], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12740 (A=\lm32_cpu.instruction_unit.pc_a [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12741 (A=\lm32_cpu.instruction_unit.pc_a [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12742 (A=\lm32_cpu.instruction_unit.pc_a [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12743 (A=\lm32_cpu.instruction_unit.pc_a [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12744 (A=\lm32_cpu.instruction_unit.pc_a [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12745 (A=\lm32_cpu.instruction_unit.pc_a [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12746 (A=\lm32_cpu.instruction_unit.pc_a [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12747 (A=\lm32_cpu.instruction_unit.pc_a [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12748 (A=\lm32_cpu.instruction_unit.pc_a [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12749 (A=\lm32_cpu.instruction_unit.pc_a [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12750 (A=\lm32_cpu.instruction_unit.pc_a [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12751 (A=\lm32_cpu.instruction_unit.pc_a [27], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12752 (A=\lm32_cpu.instruction_unit.pc_a [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12724 (A=\lm32_cpu.instruction_unit.pc_a [0], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12753 (A=\lm32_cpu.instruction_unit.pc_a [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12965 (A=\lm32_cpu.instruction_unit.icache.refill_address [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12966 (A=\lm32_cpu.instruction_unit.icache.refill_address [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12967 (A=\lm32_cpu.instruction_unit.icache.refill_address [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12968 (A=\lm32_cpu.instruction_unit.icache.refill_address [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12969 (A=\lm32_cpu.instruction_unit.icache.refill_address [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12970 (A=\lm32_cpu.instruction_unit.icache.refill_address [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12971 (A=\lm32_cpu.instruction_unit.icache.refill_address [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12972 (A=\lm32_cpu.instruction_unit.icache.refill_address [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12973 (A=\lm32_cpu.instruction_unit.icache.refill_address [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12974 (A=\lm32_cpu.instruction_unit.icache.refill_address [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12975 (A=\lm32_cpu.instruction_unit.icache.refill_address [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12976 (A=\lm32_cpu.instruction_unit.icache.refill_address [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12977 (A=\lm32_cpu.instruction_unit.icache.refill_address [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12978 (A=\lm32_cpu.instruction_unit.icache.refill_address [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12979 (A=\lm32_cpu.instruction_unit.icache.refill_address [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12980 (A=\lm32_cpu.instruction_unit.icache.refill_address [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12981 (A=\lm32_cpu.instruction_unit.icache.refill_address [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12982 (A=\lm32_cpu.instruction_unit.icache.refill_address [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12983 (A=\lm32_cpu.instruction_unit.icache.refill_address [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12984 (A=\lm32_cpu.instruction_unit.icache.refill_address [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12985 (A=\lm32_cpu.instruction_unit.icache.refill_address [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12986 (A=\lm32_cpu.instruction_unit.icache.refill_address [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12987 (A=\lm32_cpu.instruction_unit.icache.refill_address [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12988 (A=\lm32_cpu.instruction_unit.icache.refill_address [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12989 (A=\lm32_cpu.instruction_unit.icache.refill_address [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12990 (A=\lm32_cpu.instruction_unit.icache.refill_address [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12991 (A=\lm32_cpu.instruction_unit.icache.refill_address [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12992 (A=\lm32_cpu.instruction_unit.icache.refill_address [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12964 (A=\lm32_cpu.instruction_unit.icache.refill_address [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7010 (A=$procmux$2377_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7698 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15224) into $auto$simplemap.cc:420:simplemap_dff$8569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11266 (A=\lm32_cpu.x_result [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12993 (A=\lm32_cpu.instruction_unit.icache.refill_address [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13052 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13053 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13054 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13055 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13056 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13057 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10769 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5899 (A=\timer0_value [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11193 (A=\lm32_cpu.bypass_data_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11182 (A=\lm32_cpu.bypass_data_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13024 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3872_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12534 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13030 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3852_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13058 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13135 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3800_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13136 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3800_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13149 (A=\lm32_cpu.instruction_unit.icache.refill_address [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13150 (A=\lm32_cpu.instruction_unit.icache.refill_address [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13151 (A=\lm32_cpu.instruction_unit.icache.refill_address [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13152 (A=\lm32_cpu.instruction_unit.icache.refill_address [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13153 (A=\lm32_cpu.instruction_unit.icache.refill_address [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13154 (A=\lm32_cpu.instruction_unit.icache.refill_address [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13155 (A=\lm32_cpu.instruction_unit.icache.refill_address [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13156 (A=\lm32_cpu.instruction_unit.icache.refill_address [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13157 (A=\lm32_cpu.instruction_unit.icache.refill_address [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13158 (A=\lm32_cpu.instruction_unit.icache.refill_address [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13159 (A=\lm32_cpu.instruction_unit.icache.refill_address [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13160 (A=\lm32_cpu.instruction_unit.icache.refill_address [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13161 (A=\lm32_cpu.instruction_unit.icache.refill_address [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13162 (A=\lm32_cpu.instruction_unit.icache.refill_address [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13163 (A=\lm32_cpu.instruction_unit.icache.refill_address [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13164 (A=\lm32_cpu.instruction_unit.icache.refill_address [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13165 (A=\lm32_cpu.instruction_unit.icache.refill_address [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13166 (A=\lm32_cpu.instruction_unit.icache.refill_address [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13167 (A=\lm32_cpu.instruction_unit.icache.refill_address [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13168 (A=\lm32_cpu.instruction_unit.icache.refill_address [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13169 (A=\lm32_cpu.instruction_unit.icache.refill_address [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13170 (A=\lm32_cpu.instruction_unit.icache.refill_address [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13171 (A=\lm32_cpu.instruction_unit.icache.refill_address [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13172 (A=\lm32_cpu.instruction_unit.icache.refill_address [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13173 (A=\lm32_cpu.instruction_unit.icache.refill_address [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13174 (A=\lm32_cpu.instruction_unit.icache.refill_address [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13026 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3864_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12536 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13175 (A=\lm32_cpu.instruction_unit.icache.refill_address [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13236 (A=\lm32_cpu.instruction_unit.instruction_f [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13237 (A=\lm32_cpu.instruction_unit.instruction_f [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13238 (A=\lm32_cpu.instruction_unit.instruction_f [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13239 (A=\lm32_cpu.instruction_unit.instruction_f [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13240 (A=\lm32_cpu.instruction_unit.instruction_f [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13241 (A=\lm32_cpu.instruction_unit.instruction_f [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13242 (A=\lm32_cpu.instruction_unit.instruction_f [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13243 (A=\lm32_cpu.instruction_unit.instruction_f [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13244 (A=\lm32_cpu.instruction_unit.instruction_f [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13245 (A=\lm32_cpu.instruction_unit.instruction_f [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13246 (A=\lm32_cpu.instruction_unit.instruction_f [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13247 (A=\lm32_cpu.instruction_unit.instruction_f [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13248 (A=\lm32_cpu.instruction_unit.instruction_f [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13249 (A=\lm32_cpu.instruction_unit.instruction_f [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13250 (A=\lm32_cpu.instruction_unit.instruction_f [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13251 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12585 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13252 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12586 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13253 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12587 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13254 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12588 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13255 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12589 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13256 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12590 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13257 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12591 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13258 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12592 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13259 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12593 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13260 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3769_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12594 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13261 (A=\lm32_cpu.instruction_unit.instruction_f [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13262 (A=\lm32_cpu.instruction_unit.instruction_f [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13263 (A=\lm32_cpu.instruction_unit.instruction_f [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13264 (A=\lm32_cpu.instruction_unit.instruction_f [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13265 (A=\lm32_cpu.instruction_unit.instruction_f [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13235 (A=\lm32_cpu.instruction_unit.instruction_f [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13233 (A=\lm32_cpu.instruction_unit.bus_error_f, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13345 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15301) into $auto$simplemap.cc:420:simplemap_dff$13355 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13266 (A=\lm32_cpu.instruction_unit.instruction_f [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14384 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15315) into $auto$simplemap.cc:420:simplemap_dff$14395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14436 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$14468) into $auto$simplemap.cc:420:simplemap_dff$14416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14400 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15339) into $auto$simplemap.cc:420:simplemap_dff$14479 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14480 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15224) into $auto$simplemap.cc:420:simplemap_dff$14489 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15047 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3575.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15115_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15048 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3575.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15116_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15049 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3575.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15117_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15050 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3575.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15118_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15046 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3575.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15114_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15051 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3575.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15119_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15014 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3593.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15041_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15013 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3593.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15040_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15015 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3593.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$15042_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14886 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10641_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14887 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10642_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14888 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10643_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14889 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10644_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14890 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10645_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14891 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10646_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14892 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10647_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14893 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10648_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14894 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10649_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14895 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10650_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14896 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10651_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14897 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10652_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14898 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10653_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14899 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10654_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14900 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10655_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14901 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10656_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14902 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10657_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14903 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10658_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14904 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10659_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14905 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10660_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14906 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10661_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14907 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10662_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14908 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10663_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14909 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10664_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14910 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10665_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14911 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10666_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14912 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10667_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14913 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10668_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14914 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10669_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14915 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10670_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14885 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10640_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14916 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3623.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10671_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14804 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10641_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14805 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10642_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14806 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10643_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14807 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10644_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14808 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10645_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14809 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10646_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14810 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10647_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14811 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10648_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14812 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10649_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14813 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10650_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14814 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10651_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14815 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10652_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14816 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10653_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14817 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10654_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14818 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10655_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14819 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10656_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14820 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10657_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14821 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10658_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14822 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10659_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14823 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10660_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14824 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10661_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14825 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10662_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14826 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10663_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14827 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10664_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14828 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10665_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14829 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10666_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14830 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10667_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14831 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10668_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14832 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10669_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14833 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10670_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14803 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10640_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14834 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3637.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10671_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14676 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10641_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14677 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10642_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14678 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10643_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14679 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10644_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14680 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10645_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14681 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10646_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14682 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10647_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14683 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10648_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14684 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10649_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14685 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10650_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14686 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10651_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14687 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10652_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14688 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10653_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14689 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10654_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14690 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10655_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14691 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10656_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14692 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10657_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14693 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10658_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14694 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10659_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14695 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10660_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14696 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10661_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14697 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10662_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14698 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10663_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14699 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10664_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14700 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10665_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14701 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10666_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14702 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10667_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14703 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10668_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14704 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10669_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14705 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10670_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14675 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10640_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14706 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3660.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10671_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14635 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10641_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14636 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10642_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14637 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10643_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14638 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10644_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14639 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10645_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14640 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10646_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14641 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10647_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14642 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10648_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14643 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10649_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14644 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10650_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14645 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10651_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14646 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10652_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14647 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10653_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14648 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10654_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14649 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10655_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14650 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10656_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14651 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10657_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14652 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10658_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14653 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10659_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14654 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10660_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14655 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10661_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14656 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10662_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14657 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10663_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14658 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10664_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14659 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10665_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14660 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10666_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14661 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10667_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14662 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10668_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14663 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10669_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14664 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10670_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14634 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10640_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15133 (A=$techmap\lm32_cpu.mc_arithmetic.$procmux$3567_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14629 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14665 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3676.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$10671_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$14626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14867 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$15235) into $auto$simplemap.cc:420:simplemap_dff$14666 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15163 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15224) into $auto$simplemap.cc:420:simplemap_dff$15075 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7636 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [27], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15281 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7686 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$14425) into $auto$simplemap.cc:420:simplemap_dff$14882 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7634 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [25], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15279 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15232 (A=\sram_we [3], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$15235) into $auto$simplemap.cc:420:simplemap_dff$15246 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7635 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [26], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15280 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7637 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [28], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15282 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7638 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [29], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15283 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7639 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [30], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15284 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7633 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [24], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15278 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15286 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15301) into $auto$simplemap.cc:420:simplemap_dff$15295 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15309 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15315) into $auto$simplemap.cc:420:simplemap_dff$15332 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15333 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15339) into $auto$simplemap.cc:420:simplemap_dff$15356 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15357 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15224) into $auto$simplemap.cc:420:simplemap_dff$15366 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15368 (A=\sram_we [2], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$15235) into $auto$simplemap.cc:420:simplemap_dff$15378 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7640 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [31], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15285 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7626 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [17], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7627 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [18], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7628 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [19], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7629 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [20], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7630 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [21], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7631 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [22], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15396 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7625 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [16], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16167 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3971_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7632 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [23], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$15397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16072 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16073 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16074 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16075 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16076 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16077 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16078 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16079 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16080 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16081 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16082 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16083 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16084 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16085 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16086 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16087 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16088 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16089 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16090 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16091 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16092 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16093 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16094 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16095 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16096 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16097 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16098 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16099 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16100 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16101 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16071 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16067 (A=$techmap\lm32_cpu.load_store_unit.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:767$1729_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16062 (A=$techmap\lm32_cpu.load_store_unit.$procmux$4022_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16102 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16047 (A=\lm32_cpu.load_store_unit.byte_enable_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16048 (A=\lm32_cpu.load_store_unit.byte_enable_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16046 (A=\lm32_cpu.load_store_unit.byte_enable_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16049 (A=\lm32_cpu.load_store_unit.byte_enable_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15916 (A=\lm32_cpu.operand_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15917 (A=\lm32_cpu.operand_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15918 (A=\lm32_cpu.operand_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15919 (A=\lm32_cpu.operand_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15920 (A=\lm32_cpu.operand_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15921 (A=\lm32_cpu.operand_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15922 (A=\lm32_cpu.operand_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15923 (A=\lm32_cpu.operand_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15924 (A=\lm32_cpu.operand_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15925 (A=\lm32_cpu.operand_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15926 (A=\lm32_cpu.operand_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15927 (A=\lm32_cpu.operand_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15928 (A=\lm32_cpu.operand_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15929 (A=\lm32_cpu.operand_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15930 (A=\lm32_cpu.operand_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15931 (A=\lm32_cpu.operand_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15932 (A=\lm32_cpu.operand_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15933 (A=\lm32_cpu.operand_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15934 (A=\lm32_cpu.operand_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15935 (A=\lm32_cpu.operand_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15936 (A=\lm32_cpu.operand_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15937 (A=\lm32_cpu.operand_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15938 (A=\lm32_cpu.operand_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15939 (A=\lm32_cpu.operand_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15940 (A=\lm32_cpu.operand_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15941 (A=\lm32_cpu.operand_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15942 (A=\lm32_cpu.operand_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15943 (A=\lm32_cpu.operand_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16042 (A=$techmap\lm32_cpu.load_store_unit.$procmux$4046_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15437 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15944 (A=\lm32_cpu.operand_m [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15819 (A=\lm32_cpu.load_store_unit.store_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15820 (A=\lm32_cpu.load_store_unit.store_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15821 (A=\lm32_cpu.load_store_unit.store_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15822 (A=\lm32_cpu.load_store_unit.store_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15823 (A=\lm32_cpu.load_store_unit.store_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15824 (A=\lm32_cpu.load_store_unit.store_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15825 (A=\lm32_cpu.load_store_unit.store_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15826 (A=\lm32_cpu.load_store_unit.store_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15827 (A=\lm32_cpu.load_store_unit.store_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15828 (A=\lm32_cpu.load_store_unit.store_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15829 (A=\lm32_cpu.load_store_unit.store_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15830 (A=\lm32_cpu.load_store_unit.store_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15831 (A=\lm32_cpu.load_store_unit.store_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15832 (A=\lm32_cpu.load_store_unit.store_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15833 (A=\lm32_cpu.load_store_unit.store_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15834 (A=\lm32_cpu.load_store_unit.store_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15835 (A=\lm32_cpu.load_store_unit.store_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15836 (A=\lm32_cpu.load_store_unit.store_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15837 (A=\lm32_cpu.load_store_unit.store_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15838 (A=\lm32_cpu.load_store_unit.store_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15839 (A=\lm32_cpu.load_store_unit.store_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15840 (A=\lm32_cpu.load_store_unit.store_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15841 (A=\lm32_cpu.load_store_unit.store_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15842 (A=\lm32_cpu.load_store_unit.store_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15843 (A=\lm32_cpu.load_store_unit.store_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15844 (A=\lm32_cpu.load_store_unit.store_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15845 (A=\lm32_cpu.load_store_unit.store_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15846 (A=\lm32_cpu.load_store_unit.store_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15847 (A=\lm32_cpu.load_store_unit.store_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15848 (A=\lm32_cpu.load_store_unit.store_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15818 (A=\lm32_cpu.load_store_unit.store_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15812 (A=$techmap\lm32_cpu.load_store_unit.$procmux$4081_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15849 (A=\lm32_cpu.load_store_unit.store_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16242 (A=\lm32_cpu.load_store_unit.byte_enable_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16243 (A=\lm32_cpu.load_store_unit.byte_enable_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16241 (A=\lm32_cpu.load_store_unit.byte_enable_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16244 (A=\lm32_cpu.load_store_unit.byte_enable_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16178 (A=\lm32_cpu.store_operand_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16179 (A=\lm32_cpu.store_operand_x [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16180 (A=\lm32_cpu.store_operand_x [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16181 (A=\lm32_cpu.store_operand_x [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16182 (A=\lm32_cpu.store_operand_x [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16183 (A=\lm32_cpu.store_operand_x [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16184 (A=\lm32_cpu.store_operand_x [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16185 (A=\lm32_cpu.load_store_unit.store_data_x [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16186 (A=\lm32_cpu.load_store_unit.store_data_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16187 (A=\lm32_cpu.load_store_unit.store_data_x [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16188 (A=\lm32_cpu.load_store_unit.store_data_x [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16189 (A=\lm32_cpu.load_store_unit.store_data_x [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16190 (A=\lm32_cpu.load_store_unit.store_data_x [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16191 (A=\lm32_cpu.load_store_unit.store_data_x [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16192 (A=\lm32_cpu.load_store_unit.store_data_x [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16193 (A=\lm32_cpu.load_store_unit.store_data_x [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16194 (A=\lm32_cpu.load_store_unit.store_data_x [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16195 (A=\lm32_cpu.load_store_unit.store_data_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16196 (A=\lm32_cpu.load_store_unit.store_data_x [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16197 (A=\lm32_cpu.load_store_unit.store_data_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16198 (A=\lm32_cpu.load_store_unit.store_data_x [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16199 (A=\lm32_cpu.load_store_unit.store_data_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16200 (A=\lm32_cpu.load_store_unit.store_data_x [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16201 (A=\lm32_cpu.load_store_unit.store_data_x [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16202 (A=\lm32_cpu.load_store_unit.store_data_x [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16203 (A=\lm32_cpu.load_store_unit.store_data_x [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16204 (A=\lm32_cpu.load_store_unit.store_data_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16205 (A=\lm32_cpu.load_store_unit.store_data_x [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16206 (A=\lm32_cpu.load_store_unit.store_data_x [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16207 (A=\lm32_cpu.load_store_unit.store_data_x [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16177 (A=\lm32_cpu.store_operand_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16175 (A=\lm32_cpu.sign_extend_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16208 (A=\lm32_cpu.load_store_unit.store_data_x [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16171 (A=\lm32_cpu.size_x [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16172 (A=\lm32_cpu.size_x [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16254 (A=\lm32_cpu.load_store_unit.wb_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15544 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16255 (A=\lm32_cpu.load_store_unit.wb_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15545 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16256 (A=\lm32_cpu.load_store_unit.wb_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15546 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16257 (A=\lm32_cpu.load_store_unit.wb_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15547 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16258 (A=\lm32_cpu.load_store_unit.wb_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15548 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16259 (A=\lm32_cpu.load_store_unit.wb_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15549 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16260 (A=\lm32_cpu.load_store_unit.wb_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15550 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16261 (A=\lm32_cpu.load_store_unit.wb_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15551 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16262 (A=\lm32_cpu.load_store_unit.wb_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15552 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16263 (A=\lm32_cpu.load_store_unit.wb_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15553 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16264 (A=\lm32_cpu.load_store_unit.wb_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15554 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16265 (A=\lm32_cpu.load_store_unit.wb_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15555 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16266 (A=\lm32_cpu.load_store_unit.wb_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15556 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16267 (A=\lm32_cpu.load_store_unit.wb_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15557 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16268 (A=\lm32_cpu.load_store_unit.wb_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15558 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16269 (A=\lm32_cpu.load_store_unit.wb_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15559 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16270 (A=\lm32_cpu.load_store_unit.wb_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15560 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16271 (A=\lm32_cpu.load_store_unit.wb_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15561 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16272 (A=\lm32_cpu.load_store_unit.wb_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15562 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16273 (A=\lm32_cpu.load_store_unit.wb_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15563 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16274 (A=\lm32_cpu.load_store_unit.wb_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15564 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16275 (A=\lm32_cpu.load_store_unit.wb_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15565 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16276 (A=\lm32_cpu.load_store_unit.wb_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15566 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16277 (A=\lm32_cpu.load_store_unit.wb_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16278 (A=\lm32_cpu.load_store_unit.wb_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16279 (A=\lm32_cpu.load_store_unit.wb_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16280 (A=\lm32_cpu.load_store_unit.wb_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15570 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16281 (A=\lm32_cpu.load_store_unit.wb_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15571 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16282 (A=\lm32_cpu.load_store_unit.wb_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15572 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16283 (A=\lm32_cpu.load_store_unit.wb_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15573 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16253 (A=\lm32_cpu.load_store_unit.wb_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15543 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16285 (A=\lm32_cpu.load_store_unit.sign_extend_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15575 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16284 (A=\lm32_cpu.load_store_unit.wb_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15574 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16251 (A=\lm32_cpu.load_store_unit.size_m [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15576 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16297 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15301) into $auto$simplemap.cc:420:simplemap_dff$16306 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16309 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15315) into $auto$simplemap.cc:420:simplemap_dff$16318 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16364 (A=\lm32_cpu.instruction_unit.icache.state [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16319 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16252 (A=\lm32_cpu.load_store_unit.size_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$15577 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16492 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286_Y [1], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16493 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286_Y [2], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16494 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286_Y [3], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16495 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286_Y [4], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16496 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286_Y [5], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16491 (A=$auto$simplemap.cc:309:simplemap_lut$45294, B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16497 (A=$techmap\lm32_cpu.instruction_unit.icache.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:421$2286_Y [6], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16468 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3726.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5864_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16469 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3726.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5865_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16467 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3726.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5863_Y, B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16470 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3726.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$5866_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7190 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1304$1347_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7191 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1304$1347_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7192 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1304$1347_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5869 (A=$procmux$2797_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5870 (A=$procmux$2797_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5871 (A=$procmux$2797_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5872 (A=$procmux$2797_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5709 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1323$1357_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7617 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [8], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7609 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [0], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$10386 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16365 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3758.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$6760_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16535 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3703.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$16560_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16680 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15339) into $auto$simplemap.cc:420:simplemap_dff$16679 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16746 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15339) into $auto$simplemap.cc:420:simplemap_dff$16755 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16536 (A=$techmap$techmap\lm32_cpu.instruction_unit.icache.$procmux$3703.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$16561_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$16363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13051 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7012 (A=$procmux$2377_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9396 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13043 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13044 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13045 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13046 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13047 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13048 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13049 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13050 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7622 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [13], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7618 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [9], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7619 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [10], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7620 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [11], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7621 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [12], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7710 (A=\sram_we [1], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$15235) into $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7623 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [14], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7624 (A=1'0, B=\lm32_cpu.load_store_unit.d_dat_o [15], S=\grant) into $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7699 (A=\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$8479) into $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13035 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13036 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13037 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13038 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13039 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13040 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13041 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13042 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$12509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6676 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7654 (A=$procmux$3049_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$9153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7205 (A=$procmux$2829_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7264 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9189 (A=\lm32_cpu.instruction_unit.icache_refill_ready, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$9201) into $auto$simplemap.cc:420:simplemap_dff$9186 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7103 (A=\next_state, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9218 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7524 (A=$procmux$2974_Y, B=1'1, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5833 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6739 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6740 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5787 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6741 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6742 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6657 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6743 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6659 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6704 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6661 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6705 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6637 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6706 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6639 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6707 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6708 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6643 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6709 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6710 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6910 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6711 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6912 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6835 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6914 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6836 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5780 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7402 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6837 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7404 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6838 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7406 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6839 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7408 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6840 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7410 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6841 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7412 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6842 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7414 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7505 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7416 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7506 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7418 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7507 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7420 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7508 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7422 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7509 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7424 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7510 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7426 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5969 (A=$procmux$2746_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7511 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6779 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6780 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6781 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6782 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7400 (A=$auto$simplemap.cc:309:simplemap_lut$44800, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6871 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1216$1322_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9284 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6783 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6675 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6784 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6785 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6786 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6761 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6762 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6763 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6764 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6765 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6766 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6767 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6768 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6619 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6873 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6875 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6879 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6466 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6620 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6621 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6925 (A=$procmux$2382_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9320 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6622 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6623 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6624 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6625 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6626 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6672 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6888 (A=$procmux$2613_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6482 (A=$procmux$2457_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9318 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6926 (A=$procmux$2382_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9321 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6927 (A=$procmux$2382_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9322 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6928 (A=$procmux$2382_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6929 (A=$procmux$2382_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9324 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6931 (A=$procmux$2382_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5874 (A=\timer0_value [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6933 (A=$procmux$2382_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9328 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5875 (A=\timer0_value [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6937 (A=$procmux$2382_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9332 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5876 (A=\timer0_value [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5877 (A=\timer0_value [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5878 (A=\timer0_value [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6941 (A=$procmux$2382_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9336 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5879 (A=\timer0_value [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5880 (A=\timer0_value [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5881 (A=\timer0_value [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6943 (A=$procmux$2382_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5882 (A=\timer0_value [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5888 (A=\timer0_value [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5883 (A=\timer0_value [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5884 (A=\timer0_value [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5885 (A=\timer0_value [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6948 (A=$procmux$2382_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6949 (A=$procmux$2382_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9344 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6950 (A=$procmux$2382_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9345 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6951 (A=$procmux$2382_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9346 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6952 (A=$procmux$2382_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9347 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6953 (A=$procmux$2382_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9348 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6954 (A=$procmux$2382_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9349 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6955 (A=$procmux$2382_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9350 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7347 (A=$procmux$2947_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6924 (A=$procmux$2382_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9319 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7348 (A=$procmux$2947_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7349 (A=$procmux$2947_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7350 (A=$procmux$2947_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6993 (A=$procmux$2377_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9377 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11187 (A=\lm32_cpu.bypass_data_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7335 (A=$procmux$2934_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7346 (A=$procmux$2947_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7336 (A=$procmux$2934_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7337 (A=$procmux$2934_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7208 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7334 (A=$procmux$2934_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7354 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1220$1326_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6956 (A=$procmux$2600_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9364 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7209 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7210 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7211 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7212 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6998 (A=$procmux$2377_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9382 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7214 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6991 (A=$procmux$2377_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9375 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7207 (A=\uart_phy_rx_reg [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6754 (A=$procmux$2411_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9373 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6992 (A=$procmux$2377_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9376 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7001 (A=$procmux$2377_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9385 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6994 (A=$procmux$2377_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9378 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6995 (A=$procmux$2377_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9379 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6996 (A=$procmux$2377_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9380 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6997 (A=$procmux$2377_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9381 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11183 (A=\lm32_cpu.bypass_data_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6999 (A=$procmux$2377_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9383 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7000 (A=$procmux$2377_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9384 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5887 (A=\timer0_value [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7351 (A=$procmux$2947_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7003 (A=$procmux$2377_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9387 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7005 (A=$procmux$2377_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9389 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7213 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7006 (A=$procmux$2377_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7008 (A=$procmux$2377_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7004 (A=$procmux$2377_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9388 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7009 (A=$procmux$2377_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7011 (A=$procmux$2377_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7352 (A=$procmux$2947_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7013 (A=$procmux$2377_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7014 (A=$procmux$2377_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9398 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7015 (A=$procmux$2377_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9399 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7016 (A=$procmux$2377_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9400 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7017 (A=$procmux$2377_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9401 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7018 (A=$procmux$2377_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9402 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7019 (A=$procmux$2377_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9403 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7020 (A=$procmux$2377_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9404 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7021 (A=$procmux$2377_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9405 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7258 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6990 (A=$procmux$2377_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9374 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7086 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9406 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7259 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7260 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7261 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7262 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7263 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6593 (A=\sr [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7310 (A=$procmux$2886_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7257 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7311 (A=$procmux$2886_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7312 (A=$procmux$2886_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7181 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7309 (A=$procmux$2886_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7247 (A=$procmux$2877_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7313 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1283$1340_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7095 (A=\csrbankarray_csrbank4_txfull_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9421 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7163 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1290$1342_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7101 (A=\csrbankarray_csrbank4_rxempty_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7202 (A=$procmux$2829_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7180 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7193 (A=\uart_tx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7203 (A=$procmux$2829_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7204 (A=$procmux$2829_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7653 (A=$procmux$3049_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$9152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7176 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1301$1346_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7201 (A=$procmux$2829_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7177 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1301$1346_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7178 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1301$1346_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7175 (A=$auto$simplemap.cc:309:simplemap_lut$44895, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7189 (A=$auto$simplemap.cc:309:simplemap_lut$44914, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7199 (A=\uart_rx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5868 (A=$procmux$2797_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5710 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1323$1357_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5711 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1323$1357_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5727 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1326$1358_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5708 (A=$auto$simplemap.cc:309:simplemap_lut$44952, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5728 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1326$1358_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5729 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1326$1358_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5830 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5726 (A=$auto$simplemap.cc:309:simplemap_lut$44971, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5831 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5832 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5781 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5834 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5835 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5836 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6736 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6737 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6738 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5782 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6654 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6636 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6642 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6907 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6909 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6913 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7401 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7403 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7405 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7407 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7409 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7411 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7413 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5829 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7415 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7417 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7419 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7421 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7423 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7425 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7428 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7429 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7430 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7431 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7652 (A=$procmux$3049_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$9151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6677 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6679 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6890 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6892 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6893 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6895 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6896 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6464 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6467 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6468 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6469 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6470 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6471 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6930 (A=$procmux$2382_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7504 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5850 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5856 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6214 (A=\csrbankarray_csrbank3_update_value0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9520 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6932 (A=$procmux$2382_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6934 (A=$procmux$2382_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9329 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6935 (A=$procmux$2382_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9330 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6936 (A=$procmux$2382_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9331 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6938 (A=$procmux$2382_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9333 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6939 (A=$procmux$2382_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9334 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6940 (A=$procmux$2382_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9335 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6942 (A=$procmux$2382_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9337 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6944 (A=$procmux$2382_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6945 (A=$procmux$2382_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9340 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6946 (A=$procmux$2382_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9341 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6947 (A=$procmux$2382_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9342 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5889 (A=\timer0_value [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5890 (A=\timer0_value [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5891 (A=\timer0_value [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5892 (A=\timer0_value [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5893 (A=\timer0_value [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5894 (A=\timer0_value [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5895 (A=\timer0_value [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5896 (A=\timer0_value [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5897 (A=\timer0_value [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5898 (A=\timer0_value [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5886 (A=\timer0_value [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11337 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9929 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5901 (A=\timer0_value [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5970 (A=$procmux$2746_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5903 (A=\timer0_value [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5971 (A=$procmux$2746_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5972 (A=$procmux$2746_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5873 (A=\timer0_value [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5937 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1367$1368_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7102 (A=\timer0_eventmanager_status_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9554 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5965 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6491 (A=$procmux$2452_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9558 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5973 (A=$procmux$2746_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5974 (A=$procmux$2746_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9701 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5975 (A=$procmux$2746_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9702 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6495 (A=$procmux$2452_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9562 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5976 (A=$procmux$2746_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6497 (A=$procmux$2452_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9564 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5977 (A=$procmux$2746_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6499 (A=$procmux$2452_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9566 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5978 (A=$procmux$2746_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9705 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5979 (A=$procmux$2746_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5980 (A=$procmux$2746_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6503 (A=$procmux$2452_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9570 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5981 (A=$procmux$2746_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6505 (A=$procmux$2452_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9572 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5982 (A=$procmux$2746_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6507 (A=$procmux$2452_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9574 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5983 (A=$procmux$2746_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5984 (A=$procmux$2746_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6510 (A=$procmux$2452_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9577 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7056 (A=$procmux$2372_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7057 (A=$procmux$2372_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6513 (A=$procmux$2452_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9580 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7058 (A=$procmux$2372_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7059 (A=$procmux$2372_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6516 (A=$procmux$2452_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9583 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7060 (A=$procmux$2372_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6518 (A=$procmux$2452_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9585 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7061 (A=$procmux$2372_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7062 (A=$procmux$2372_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9718 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7063 (A=$procmux$2372_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6489 (A=$procmux$2452_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9556 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7498 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6681 (A=$procmux$2647_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7500 (A=\sram_dat_w [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6682 (A=$procmux$2647_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7502 (A=\sram_dat_w [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6683 (A=$procmux$2647_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6684 (A=$procmux$2647_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6685 (A=$procmux$2647_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6686 (A=$procmux$2647_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6612 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6687 (A=$procmux$2647_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7496 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6021 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1375$1370_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7104 (A=\cas_eventsourceprocess0_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9601 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7109 (A=\slave_sel [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9732 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6081 (A=$procmux$2733_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7110 (A=\slave_sel [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9733 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6083 (A=$procmux$2733_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6788 (A=$procmux$2624_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6789 (A=$procmux$2624_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6790 (A=$procmux$2624_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6087 (A=$procmux$2733_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11202 (A=\lm32_cpu.bypass_data_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6791 (A=$procmux$2624_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6792 (A=$procmux$2624_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6794 (A=$procmux$2624_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6795 (A=$procmux$2624_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6078 (A=$procmux$2733_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6194 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1382$1372_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7105 (A=\cas_eventsourceprocess1_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9620 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6797 (A=$procmux$2624_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6798 (A=$procmux$2624_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6799 (A=$procmux$2624_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6800 (A=$procmux$2624_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7120 (A=$procmux$2561_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9755 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7121 (A=$procmux$2561_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9756 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7122 (A=$procmux$2561_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9757 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7123 (A=$procmux$2561_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9758 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7124 (A=$procmux$2561_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9759 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7125 (A=$procmux$2561_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9760 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6285 (A=$procmux$2707_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9643 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6283 (A=$procmux$2707_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9641 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6197 (A=$procmux$2720_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6257 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1389$1374_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9638 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7106 (A=\cas_eventsourceprocess2_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9639 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6284 (A=$procmux$2707_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9642 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6286 (A=$procmux$2707_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9644 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7126 (A=$procmux$2561_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9761 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6391 (A=$procmux$2694_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9664 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5700 (A=$procmux$2547_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9763 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5701 (A=$procmux$2547_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9764 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5702 (A=$procmux$2547_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9765 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5703 (A=$procmux$2547_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9766 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5704 (A=$procmux$2547_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9767 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5705 (A=$procmux$2547_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9768 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5706 (A=$procmux$2547_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9769 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5847 (A=$procmux$2529_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9772 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5848 (A=$procmux$2529_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9773 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5849 (A=$procmux$2529_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9774 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6387 (A=$procmux$2694_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9660 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6282 (A=$procmux$2707_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9640 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6367 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1396$1376_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9657 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7107 (A=\cas_eventsourceprocess3_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6388 (A=$procmux$2694_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9661 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6389 (A=$procmux$2694_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9662 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5939 (A=$procmux$2517_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9780 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5940 (A=$procmux$2517_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9781 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6394 (A=$procmux$2694_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6395 (A=$procmux$2694_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6397 (A=$procmux$2694_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6399 (A=$procmux$2694_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6457 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6386 (A=$procmux$2694_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9659 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6458 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6459 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6486 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6456 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6472 (A=$auto$simplemap.cc:256:simplemap_eqne$9076, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6487 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6488 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6592 (A=\sr [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6485 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6557 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6618 (A=$procmux$2663_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9687 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5941 (A=$procmux$2517_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9782 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6594 (A=\sr [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6595 (A=\sr [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6596 (A=\sr [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6597 (A=\sr [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6598 (A=\sr [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11194 (A=\lm32_cpu.bypass_data_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5900 (A=\timer0_value [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5902 (A=\timer0_value [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5904 (A=\timer0_value [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6490 (A=$procmux$2452_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9557 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6492 (A=$procmux$2452_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9559 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6493 (A=$procmux$2452_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9560 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6494 (A=$procmux$2452_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9561 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6496 (A=$procmux$2452_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9563 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6498 (A=$procmux$2452_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9565 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6500 (A=$procmux$2452_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6501 (A=$procmux$2452_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6502 (A=$procmux$2452_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6504 (A=$procmux$2452_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9571 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6506 (A=$procmux$2452_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9573 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6508 (A=$procmux$2452_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9575 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6509 (A=$procmux$2452_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9576 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6511 (A=$procmux$2452_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9578 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6512 (A=$procmux$2452_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9579 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6514 (A=$procmux$2452_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9581 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6515 (A=$procmux$2452_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9582 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6517 (A=$procmux$2452_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9584 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6519 (A=$procmux$2452_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9586 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6520 (A=$procmux$2452_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9587 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7497 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6591 (A=\miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6644 (A=$procmux$2656_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9720 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6662 (A=\spiflash_miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9721 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7499 (A=\sram_dat_w [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7501 (A=\sram_dat_w [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7503 (A=\sram_dat_w [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6609 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6610 (A=\sram_dat_w [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6611 (A=\sram_dat_w [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6079 (A=$procmux$2733_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6680 (A=$procmux$2647_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6744 (A=$procmux$2632.Y_B, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9730 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6080 (A=$procmux$2733_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6082 (A=$procmux$2733_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7108 (A=\slave_sel [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9731 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6086 (A=$procmux$2733_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6089 (A=$procmux$2733_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6091 (A=$procmux$2733_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6198 (A=$procmux$2720_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6199 (A=$procmux$2720_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6200 (A=$procmux$2720_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6201 (A=$procmux$2720_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6202 (A=$procmux$2720_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6802 (A=$procmux$2624_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6205 (A=$procmux$2720_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6206 (A=$procmux$2720_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6787 (A=$procmux$2624_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6208 (A=$procmux$2720_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6210 (A=$procmux$2720_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9634 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6287 (A=$procmux$2707_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9645 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7119 (A=$procmux$2561_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9754 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6290 (A=$procmux$2707_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6291 (A=$procmux$2707_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6293 (A=$procmux$2707_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5699 (A=$procmux$2547_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9762 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5837 (A=\csrbankarray_sel, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9770 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6295 (A=$procmux$2707_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5846 (A=$procmux$2529_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9771 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6390 (A=$procmux$2694_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9663 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7427 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icefun_base_lm32.lite/gateware/top.v:1212$1319_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5942 (A=$procmux$2517_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9783 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5944 (A=$procmux$2517_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9785 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6250 (A=$procmux$2485_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9788 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5943 (A=$procmux$2517_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9784 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6251 (A=$procmux$2485_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9789 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5938 (A=$procmux$2517_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9779 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5945 (A=$procmux$2517_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9786 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6252 (A=$procmux$2485_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9790 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6253 (A=$procmux$2485_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9791 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10805 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$2187_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6255 (A=$procmux$2485_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9793 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11203 (A=\lm32_cpu.bypass_data_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11204 (A=\lm32_cpu.bypass_data_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6249 (A=$procmux$2485_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9787 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11205 (A=\lm32_cpu.bypass_data_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6372 (A=$procmux$2472_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9798 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11206 (A=\lm32_cpu.bypass_data_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6374 (A=$procmux$2472_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9800 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11207 (A=\lm32_cpu.bypass_data_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6376 (A=$procmux$2472_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9802 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11208 (A=\lm32_cpu.bypass_data_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6369 (A=$procmux$2472_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9795 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11114 (A=\lm32_cpu.d_result_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11115 (A=\lm32_cpu.d_result_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11116 (A=\lm32_cpu.d_result_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11117 (A=\lm32_cpu.d_result_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11118 (A=\lm32_cpu.d_result_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11119 (A=\lm32_cpu.d_result_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11120 (A=\lm32_cpu.d_result_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11121 (A=\lm32_cpu.d_result_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11122 (A=\lm32_cpu.d_result_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11123 (A=\lm32_cpu.d_result_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11124 (A=\lm32_cpu.d_result_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11125 (A=\lm32_cpu.d_result_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11126 (A=\lm32_cpu.d_result_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11127 (A=\lm32_cpu.d_result_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11128 (A=\lm32_cpu.d_result_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11129 (A=\lm32_cpu.d_result_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11130 (A=\lm32_cpu.d_result_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11131 (A=\lm32_cpu.d_result_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11132 (A=\lm32_cpu.d_result_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7748 (A=\sram_we [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$15301) into $auto$simplemap.cc:420:simplemap_dff$5867 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11137 (A=\lm32_cpu.d_result_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11138 (A=\lm32_cpu.d_result_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11139 (A=\lm32_cpu.d_result_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11140 (A=\lm32_cpu.d_result_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10678 (A=\lm32_cpu.operand_1_x [15], B=1'1, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11141 (A=\lm32_cpu.d_result_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11142 (A=\lm32_cpu.d_result_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10681 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11143 (A=\lm32_cpu.d_result_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10683 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11144 (A=\lm32_cpu.d_result_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10685 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11050 (A=\lm32_cpu.d_result_0 [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11051 (A=\lm32_cpu.d_result_0 [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11052 (A=\lm32_cpu.d_result_0 [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11053 (A=\lm32_cpu.d_result_0 [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10690 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11054 (A=\lm32_cpu.d_result_0 [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11055 (A=\lm32_cpu.d_result_0 [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10693 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11056 (A=\lm32_cpu.d_result_0 [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10048 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10719 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9867 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10672 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11057 (A=\lm32_cpu.d_result_0 [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10049 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10721 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9869 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11058 (A=\lm32_cpu.d_result_0 [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10723 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9871 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11059 (A=\lm32_cpu.d_result_0 [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10725 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9873 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11060 (A=\lm32_cpu.d_result_0 [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10052 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10727 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9875 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11061 (A=\lm32_cpu.d_result_0 [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11062 (A=\lm32_cpu.d_result_0 [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10730 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9878 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11063 (A=\lm32_cpu.d_result_0 [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11064 (A=\lm32_cpu.d_result_0 [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10733 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9881 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11065 (A=\lm32_cpu.d_result_0 [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11066 (A=\lm32_cpu.d_result_0 [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10736 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11067 (A=\lm32_cpu.d_result_0 [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11068 (A=\lm32_cpu.d_result_0 [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10739 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11069 (A=\lm32_cpu.d_result_0 [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11070 (A=\lm32_cpu.d_result_0 [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11071 (A=\lm32_cpu.d_result_0 [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10743 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11072 (A=\lm32_cpu.d_result_0 [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10745 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9893 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11073 (A=\lm32_cpu.d_result_0 [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11074 (A=\lm32_cpu.d_result_0 [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10748 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$2146_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9896 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11075 (A=\lm32_cpu.d_result_0 [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11310 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10718 (A=$auto$simplemap.cc:309:simplemap_lut$45199, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9866 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10767 (A=$techmap\lm32_cpu.$procmux$3337_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10764 (A=$techmap\lm32_cpu.$procmux$3345_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10760 (A=$techmap\lm32_cpu.$procmux$3359_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10757 (A=$techmap\lm32_cpu.$procmux$3370_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10754 (A=$techmap\lm32_cpu.$procmux$3378_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11360 (A=\lm32_cpu.exception_m, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11319 (A=$techmap\lm32_cpu.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2946$2201_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9905 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11317 (A=\lm32_cpu.condition_met_x, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11076 (A=\lm32_cpu.d_result_0 [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11312 (A=\lm32_cpu.instruction_unit.instruction_d [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11077 (A=\lm32_cpu.d_result_0 [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11309 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11307 (A=$techmap\lm32_cpu.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2836$2188_Y, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11305 (A=\lm32_cpu.adder_op_d, B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11078 (A=\lm32_cpu.d_result_0 [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11079 (A=\lm32_cpu.d_result_0 [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11080 (A=\lm32_cpu.d_result_0 [31], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10990 (A=\lm32_cpu.instruction_unit.pc_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10991 (A=\lm32_cpu.instruction_unit.pc_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10992 (A=\lm32_cpu.instruction_unit.pc_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11329 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9921 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10993 (A=\lm32_cpu.instruction_unit.pc_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10994 (A=\lm32_cpu.instruction_unit.pc_m [5], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11332 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9924 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10995 (A=\lm32_cpu.instruction_unit.pc_m [6], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10996 (A=\lm32_cpu.instruction_unit.pc_m [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10997 (A=\lm32_cpu.instruction_unit.pc_m [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11336 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9928 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10854 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$2193_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10998 (A=\lm32_cpu.instruction_unit.pc_m [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10999 (A=\lm32_cpu.instruction_unit.pc_m [10], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11000 (A=\lm32_cpu.instruction_unit.pc_m [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11001 (A=\lm32_cpu.instruction_unit.pc_m [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11002 (A=\lm32_cpu.instruction_unit.pc_m [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11003 (A=\lm32_cpu.instruction_unit.pc_m [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11004 (A=\lm32_cpu.instruction_unit.pc_m [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11005 (A=\lm32_cpu.instruction_unit.pc_m [16], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11006 (A=\lm32_cpu.instruction_unit.pc_m [17], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11007 (A=\lm32_cpu.instruction_unit.pc_m [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11008 (A=\lm32_cpu.instruction_unit.pc_m [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11009 (A=\lm32_cpu.instruction_unit.pc_m [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11010 (A=\lm32_cpu.instruction_unit.pc_m [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11011 (A=\lm32_cpu.instruction_unit.pc_m [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11012 (A=\lm32_cpu.instruction_unit.pc_m [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11013 (A=\lm32_cpu.instruction_unit.pc_m [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11321 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$2205_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11014 (A=\lm32_cpu.instruction_unit.pc_m [25], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11015 (A=\lm32_cpu.instruction_unit.pc_m [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11016 (A=\lm32_cpu.instruction_unit.pc_m [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10100 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11017 (A=\lm32_cpu.instruction_unit.pc_m [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11018 (A=\lm32_cpu.instruction_unit.pc_m [29], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10102 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10974 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10975 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10968 (A=\lm32_cpu.instruction_unit.instruction_d [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10969 (A=\lm32_cpu.instruction_unit.instruction_d [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11355 (A=\lm32_cpu.write_idx_m [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10115 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11356 (A=\lm32_cpu.write_idx_m [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10116 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11357 (A=\lm32_cpu.write_idx_m [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10117 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11358 (A=\lm32_cpu.write_idx_m [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10118 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10953 (A=$techmap\lm32_cpu.$procmux$3181_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10954 (A=$techmap\lm32_cpu.$procmux$3181_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10955 (A=$techmap\lm32_cpu.$procmux$3181_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10956 (A=$techmap\lm32_cpu.$procmux$3181_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11260 (A=\lm32_cpu.x_result [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11261 (A=\lm32_cpu.x_result [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11262 (A=\lm32_cpu.x_result [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11263 (A=\lm32_cpu.x_result [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11264 (A=\lm32_cpu.x_result [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11265 (A=\lm32_cpu.x_result [24], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11267 (A=\lm32_cpu.x_result [26], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10943 (A=\lm32_cpu.write_idx_d [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10944 (A=\lm32_cpu.write_idx_d [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10945 (A=\lm32_cpu.write_idx_d [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10946 (A=\lm32_cpu.write_idx_d [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11178 (A=\lm32_cpu.bypass_data_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11241 (A=\lm32_cpu.x_result [0], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11179 (A=\lm32_cpu.bypass_data_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11180 (A=\lm32_cpu.bypass_data_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11181 (A=\lm32_cpu.bypass_data_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11271 (A=\lm32_cpu.x_result [30], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11184 (A=\lm32_cpu.bypass_data_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11191 (A=\lm32_cpu.bypass_data_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11185 (A=\lm32_cpu.bypass_data_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11186 (A=\lm32_cpu.bypass_data_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7353 (A=$procmux$2947_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7002 (A=$procmux$2377_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9386 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11189 (A=\lm32_cpu.bypass_data_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11188 (A=\lm32_cpu.bypass_data_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11192 (A=\lm32_cpu.bypass_data_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11190 (A=\lm32_cpu.bypass_data_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7007 (A=$procmux$2377_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$9391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11195 (A=\lm32_cpu.bypass_data_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11196 (A=\lm32_cpu.bypass_data_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11197 (A=\lm32_cpu.bypass_data_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11198 (A=\lm32_cpu.bypass_data_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11199 (A=\lm32_cpu.bypass_data_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$9999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11200 (A=\lm32_cpu.bypass_data_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.reset) into $auto$simplemap.cc:420:simplemap_dff$10000 (SB_DFFE).

21.40. Executing ICE40_OPT pass (performing simple optimizations).

21.40.1. Running ICE40 specific optimizations.

21.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 4525 cells.

21.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1286 unused cells and 13825 unused wires.

21.40.6. Rerunning OPT passes. (Removed registers in this run.)

21.40.7. Running ICE40 specific optimizations.

21.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.12. Rerunning OPT passes. (Removed registers in this run.)

21.40.13. Running ICE40 specific optimizations.

21.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.18. Finished OPT passes. (There is nothing left to do.)

21.41. Executing TECHMAP pass (map to technology primitives).

21.41.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

21.41.2. Continuing TECHMAP pass.
No more expansions possible.

21.42. Executing ABC pass (technology mapping using ABC).

21.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 6298 gates and 8533 wires to a netlist network with 2233 inputs and 1310 outputs.

21.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1897.
ABC: Participating nodes from both networks       =    4020.
ABC: Participating nodes from the first network   =    1910. (  62.58 % of nodes)
ABC: Participating nodes from the second network  =    2110. (  69.13 % of nodes)
ABC: Node pairs (any polarity)                    =    1910. (  62.58 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1588. (  52.03 % of names can be moved)
ABC: Total runtime =     0.35 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

21.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3049
ABC RESULTS:        internal signals:     4990
ABC RESULTS:           input signals:     2233
ABC RESULTS:          output signals:     1310
Removing temp directory.

21.43. Executing ICE40_WRAPCARRY pass (wrap carries).

21.44. Executing TECHMAP pass (map to technology primitives).

21.44.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 26 unused cells and 4288 unused wires.

21.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3534
  1-LUT              119
  2-LUT              560
  3-LUT             1447
  4-LUT             1408
  with \SB_CARRY     465

Eliminating LUTs.
Number of LUTs:     3534
  1-LUT              119
  2-LUT              560
  3-LUT             1447
  4-LUT             1408
  with \SB_CARRY     465

Combining LUTs.
Number of LUTs:     3379
  1-LUT              113
  2-LUT              405
  3-LUT             1312
  4-LUT             1549
  with \SB_CARRY     465

Eliminated 0 LUTs.
Combined 155 LUTs.

21.46. Executing TECHMAP pass (map to technology primitives).

21.46.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010101100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000110 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 6907 unused wires.

21.47. Executing AUTONAME pass.
Renamed 66223 objects in module top (57 iterations).

21.48. Executing HIERARCHY pass (managing design hierarchy).

21.48.1. Analyzing design hierarchy..
Top module:  \top

21.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

21.49. Printing statistics.

=== top ===

   Number of wires:               4072
   Number of wire bits:          10434
   Number of public wires:        4072
   Number of public wire bits:   10434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5655
     SB_CARRY                      465
     SB_DFF                        108
     SB_DFFE                       106
     SB_DFFESR                    1191
     SB_DFFESS                      27
     SB_DFFS                         2
     SB_DFFSR                      345
     SB_LUT4                      3379
     SB_RAM40_4K                    32

21.50. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.array_muxed0 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed1 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed2 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed3 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed4 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire top.cas_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.cas_eventsourceprocess0_clear has an unprocessed 'init' attribute.
Warning: Wire top.cas_eventsourceprocess1_clear has an unprocessed 'init' attribute.
Warning: Wire top.cas_eventsourceprocess2_clear has an unprocessed 'init' attribute.
Warning: Wire top.cas_eventsourceprocess3_clear has an unprocessed 'init' attribute.
Warning: Wire top.cpu_interrupt has an unprocessed 'init' attribute.
Warning: Wire top.csrbankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.interface_adr has an unprocessed 'init' attribute.
Warning: Wire top.interface_we has an unprocessed 'init' attribute.
Warning: Wire top.miso_status has an unprocessed 'init' attribute.
Warning: Wire top.next_state has an unprocessed 'init' attribute.
Warning: Wire top.shared_ack has an unprocessed 'init' attribute.
Warning: Wire top.shared_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.slave_sel has an unprocessed 'init' attribute.
Warning: Wire top.sram_we has an unprocessed 'init' attribute.
Warning: Wire top.timer0_zero_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_tx_clear has an unprocessed 'init' attribute.
found and reported 26 problems.

21.51. Executing JSON backend.

Warnings: 90 unique messages, 98 total
End of script. Logfile hash: 151e8a4029, CPU: user 16.36s system 0.13s, MEM: 143.22 MB peak
Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 27% 26x opt_expr (4 sec), 19% 22x opt_merge (3 sec), ...
