Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Mar 12 00:33:15 2022
| Host         : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_pipeline_analysis -file ./output/conv2_7/report/pipeline3.rpt -max_added_latency 3 -include_paths_to_pipeline
| Design       : top
| Device       : xcvu9p-flga2104-2L-e
--------------------------------------------------------------------------------------------------------------------------------------

Pipeline analysis report

1. Report Description and Glossary
----------------------------------

Description:
This report shows a "what-if" analysis of potential Fmax increase as a result of
hypothetically inserting pipeline stages in the design's feed-forward paths. The
entry for Added Latency of 0 reflects the current design performance with no
pipeline stages added.

The -report_loops option shows the slowest path within a sequential feedback loop.
Sequential loops cannot be pipelined. These are paths starting from and ending at
the same sequential cell, and may have zero, one, or more sequential cells in the
feedback path.

Glossary:
Clock : The timing clock of the paths being analyzed for performance increase through pipelining
Added Latency : Number of added pipeline stages
Ideal Fmax : The current Fmax
Ideal Delay : The current minimum clock period
Requirement : The required maximum delay based on the timing constraints
WNS : Requirement minus delay
Added Pipe Reg : Maximum number of pipeline registers to add to the design for the given Added Latency
Total Pipe Reg : Total number of pipeline registers to add to the clock group for the given Added Latency
Pipeline Insertion Startpoint : Cell startpoint of path with longest delay
Pipeline Insertion Endpoint : Cell endpoint of path with longest delay

2. Maximum improvements by stage insertion
------------------------------------------

Intra-Clock Summary
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+------------------------------------------+------------------------------------+
| Clock         | Added Latency | Ideal Fmax (MHz) | Ideal Delay (ns) | Requirement (ns) | WNS (ns)* | Added Pipe Reg | Total Pipe Reg | Pipeline Insertion Startpoint            | Pipeline Insertion Endpoint        |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+------------------------------------------+------------------------------------+
| virtual_clock |       0       |      706.74      |       1.415      |       4.000      |   2.585   |       n/a      |        0       | conv/add000112/out_carry__1/O[4]         | reg_out/reg_out_reg[22]/D          |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+------------------------------------------+------------------------------------+
| virtual_clock |       1       |      716.36      |       1.396      |       4.000      |   2.604   |       52       |       52       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | conv/add000112/out_carry__0_i_6/I0 |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+------------------------------------------+------------------------------------+
| virtual_clock |       2       |      1193.39     |       0.838      |       4.000      |   3.162   |       43       |       95       | demux/sel_reg[2]/Q                       | demux/genblk1[0].z[0][7]_i_1/I0    |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+------------------------------------------+------------------------------------+


* This is estimated WNS value. For the most accurate timing information please 
run report_timing.

Paths to pipeline
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| Clock/PathGroup             | Path Cut | Added Pipe Reg | Startpoint                               | Endpoint                            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     0    |        1       | conv/add000112/out_carry__0_i_9/O        | conv/add000112/out_carry__0/S[4]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     1    |        1       | conv/add000112/out_carry__0_i_2/O        | conv/add000112/out_carry__0/DI[6]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     2    |        1       | conv/add000112/out_carry__0_i_3/O        | conv/add000112/out_carry__0/DI[5]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     3    |        1       | conv/mul00/z__0_carry/O[6]               | conv/add000112/out_carry__0/DI[1]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     4    |        1       | conv/add000112/out_carry__0_i_10/O       | conv/add000112/out_carry__0/S[3]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     5    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_7/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     6    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_5/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     7    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_8/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     8    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[22]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |     9    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[16]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    10    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[14]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    11    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | conv/add000112/out_carry__1/DI[3]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    12    |        1       | conv/add000112/out_carry__0_i_6/O        | conv/add000112/out_carry__0/S[7]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    13    |        1       | conv/mul00/z__0_carry/O[6]               | conv/add000112/out_carry__0/S[1]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    14    |        1       | conv/add000112/out_carry__0_i_5/O        | conv/add000112/out_carry__0/DI[3]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    15    |        1       | conv/add000112/out_carry__0_i_8/O        | conv/add000112/out_carry__0/S[5]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    16    |        1       | conv/add000112/out_carry__0_i_7/O        | conv/add000112/out_carry__0/S[6]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    17    |        1       | conv/add000112/out_carry__0_i_4/O        | conv/add000112/out_carry__0/DI[4]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    18    |        1       | conv/mul00/z__0_carry/O[7]               | conv/add000112/out_carry__0/DI[2]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    19    |        1       | conv/mul00/z__0_carry/O[7]               | conv/add000112/out_carry__0/S[2]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    20    |        1       | conv/mul00/z__0_carry/O[5]               | conv/add000112/out_carry__0/DI[0]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    21    |        1       | conv/add000112/out_carry__0_i_1/O        | conv/add000112/out_carry__0/DI[7]   |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    22    |        1       | conv/mul00/z__0_carry/O[5]               | conv/add000112/out_carry__0/S[0]    |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    23    |        1       | conv/add000112/out_carry/CO[7]           | conv/add000112/out_carry__0/CI      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    24    |        1       | conv/add000112/out_carry/O[1]            | reg_out/reg_out_reg[3]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    25    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[3]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    26    |        1       | conv/add000112/out_carry/O[2]            | reg_out/reg_out_reg[4]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    27    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[4]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    28    |        1       | conv/add000112/out_carry/O[3]            | reg_out/reg_out_reg[5]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    29    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[5]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    30    |        1       | conv/add000112/out_carry/O[4]            | reg_out/reg_out_reg[6]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    31    |        1       | conv/add000112/out_carry/O[5]            | reg_out/reg_out_reg[7]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    32    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[6]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    33    |        1       | conv/add000112/out_carry/O[6]            | reg_out/reg_out_reg[8]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    34    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[8]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    35    |        1       | conv/add000112/out_carry/O[7]            | reg_out/reg_out_reg[9]/D            |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    36    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[7]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    37    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[9]/CE           |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    38    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[18]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    39    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[15]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    40    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[17]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    41    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[12]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    42    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[13]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    43    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[11]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    44    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[10]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    45    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[20]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    46    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_3/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    47    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[19]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    48    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_4/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    49    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | reg_out/reg_out_reg[21]/CE          |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    50    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_2/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    51    |        1       | genblk1[0].reg_in/out_carry__1_i_1/CO[0] | reg_out/out_carry__1_i_6/I0         |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    52    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[2]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    53    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[1]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    54    |        1       | demux/genblk1[0].z_reg[0][2]/Q           | genblk1[0].reg_in/reg_out_reg[2]/D  |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    55    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[3]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    56    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[4]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    57    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[0]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    58    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[6]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    59    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[5]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    60    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O           | genblk1[0].reg_in/reg_out_reg[7]/CE |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    61    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][0]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    62    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][1]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    63    |        1       | x_IBUF[3]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][3]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    64    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][3]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    65    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][4]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    66    |        1       | x_IBUF[5]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][5]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    67    |        1       | x_IBUF[4]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][4]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    68    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][5]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    69    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][6]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    70    |        1       | demux/genblk1[0].z[0][7]_i_1/O           | demux/genblk1[0].z_reg[0][7]/CE     |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    71    |        1       | x_IBUF[7]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][7]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    72    |        1       | x_IBUF[1]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][1]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    73    |        1       | x_IBUF[6]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][6]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+
| virtual_clock/virtual_clock |    74    |        1       | x_IBUF[0]_inst/IBUFCTRL_INST/O           | demux/genblk1[0].z_reg[0][0]/D      |
+-----------------------------+----------+----------------+------------------------------------------+-------------------------------------+


