Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 12 11:12:55 2024
| Host         : DESKTOP-RRHQSGG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_uart_control_sets_placed.rpt
| Design       : main_uart
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     11 |            1 |
|     13 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      |                                        |                1 |              2 |
|  clk_IBUF_BUFG | Inst_uart_tx/Inst_mod_m_counter/E[0] | Inst_mod_m_counter/AS[0]               |                2 |             11 |
|  clk_IBUF_BUFG |                                      | Inst_uart_tx/Inst_mod_m_counter/p_0_in |                4 |             13 |
|  clk_IBUF_BUFG |                                      | Inst_mod_m_counter/AS[0]               |                6 |             26 |
+----------------+--------------------------------------+----------------------------------------+------------------+----------------+


