// Seed: 579489534
module module_0 ();
  reg id_1, id_2;
  assign id_2 = 1'b0;
  final begin
    id_2 <= id_2;
    $display(1'b0, id_1 ? id_1 : 1, id_2);
  end
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri0 id_12,
    output wand id_13,
    input tri id_14,
    output tri0 id_15,
    input wire id_16,
    output supply0 id_17,
    input wand id_18,
    input wor id_19,
    input tri0 id_20,
    input wand id_21
    , id_41,
    output wire id_22,
    input uwire id_23,
    input uwire id_24 id_42,
    input supply0 id_25,
    input wire id_26,
    input tri0 id_27,
    output wand id_28,
    input wand id_29,
    input tri0 id_30,
    output tri0 id_31,
    input supply1 id_32,
    input tri0 id_33,
    output tri0 id_34,
    input tri1 id_35,
    output tri0 id_36,
    input uwire id_37,
    output tri1 id_38,
    input wire id_39
);
  wire id_43, id_44;
  assign id_38 = 1;
  always return 1;
  module_0();
endmodule
