
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=alert_handler_reg_top><h1 id="entity-alert_handler_reg_top">Entity: alert_handler_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="110" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="105" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1037" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1042" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_classa_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classa_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classb_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classb_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classc_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classc_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classd_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_classd_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classa_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classa_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classb_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classb_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classc_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classc_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classd_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_classd_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_classa_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_classb_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_classc_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_classd_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timer_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timer_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timer_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timeout_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timeout_cyc_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ping_timeout_cyc_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>ping_timer_en_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timer_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ping_timer_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_class_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_class_0_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_0_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_class_1_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_1_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_class_2_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_2_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_class_3_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_class_3_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>alert_cause_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_cause_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_0_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_0_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_1_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_1_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_2_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_2_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_3_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_3_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_4_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_class_4_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loc_alert_cause_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_lock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_lock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_en_e3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e0_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e0_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e1_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e1_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e2_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e2_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e3_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_ctrl_map_e3_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classa_clr_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_clr_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_clr_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_clr_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_clr_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_accum_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_accum_cnt_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classa_accum_thresh_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_accum_thresh_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classa_accum_thresh_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classa_timeout_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_timeout_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_timeout_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase0_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_phase0_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase0_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase1_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_phase1_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase1_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase2_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_phase2_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase2_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase3_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_phase3_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_phase3_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_esc_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_esc_cnt_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classa_state_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classa_state_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>classb_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_lock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_lock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_en_e3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e0_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e0_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e1_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e1_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e2_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e2_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e3_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_ctrl_map_e3_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classb_clr_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_clr_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_clr_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_clr_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_clr_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_accum_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_accum_cnt_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classb_accum_thresh_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_accum_thresh_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classb_accum_thresh_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classb_timeout_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_timeout_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_timeout_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase0_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_phase0_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase0_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase1_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_phase1_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase1_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase2_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_phase2_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase2_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase3_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_phase3_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_phase3_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_esc_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_esc_cnt_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classb_state_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classb_state_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>classc_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_lock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_lock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_en_e3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e0_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e0_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e1_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e1_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e2_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e2_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e3_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_ctrl_map_e3_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classc_clr_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_clr_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_clr_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_clr_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_clr_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_accum_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_accum_cnt_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classc_accum_thresh_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_accum_thresh_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classc_accum_thresh_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classc_timeout_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_timeout_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_timeout_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase0_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_phase0_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase0_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase1_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_phase1_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase1_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase2_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_phase2_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase2_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase3_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_phase3_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_phase3_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_esc_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_esc_cnt_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classc_state_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classc_state_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>classd_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_lock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_lock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_en_e3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e0_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e0_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e1_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e1_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e2_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e2_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e3_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_ctrl_map_e3_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>classd_clr_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_clr_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_clr_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_clr_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_clr_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_accum_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_accum_cnt_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classd_accum_thresh_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_accum_thresh_qs</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classd_accum_thresh_wd</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>classd_timeout_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_timeout_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_timeout_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase0_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_phase0_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase0_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase1_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_phase1_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase1_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase2_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_phase2_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase2_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase3_cyc_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_phase3_cyc_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_phase3_cyc_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_esc_cnt_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_esc_cnt_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>classd_state_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>classd_state_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [93:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( @(posedge clk_i or negedge rst_ni) )</em></p></li>
<li><p>unnamed: <em>(  )</em></p></li>
<li><p>unnamed: <em>(  )</em><br />
Check sub-word write is permitted</p></li>
</ul>
<p><strong>Description</strong><br />
Check sub-word write is permitted</p>
<ul>
<li>unnamed: <em>(  )</em><br />
Read data return</li>
</ul>
<p><strong>Description</strong><br />
Read data return</p><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p>u_chk: tlul_cmd_intg_chk</p></li>
<li><p>u_rsp_intg_gen: tlul_rsp_intg_gen</p></li>
<li><p>u_reg_if: tlul_adapter_reg</p></li>
<li><p>u_intr_state_classa: prim_subreg<br />
<strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)<br />
F[classa]: 0:0</p></li>
<li><p>u_intr_state_classb: prim_subreg<br />
<strong>Description</strong><br />
F[classb]: 1:1</p></li>
<li><p>u_intr_state_classc: prim_subreg<br />
<strong>Description</strong><br />
F[classc]: 2:2</p></li>
<li><p>u_intr_state_classd: prim_subreg<br />
<strong>Description</strong><br />
F[classd]: 3:3</p></li>
<li><p>u_intr_enable_classa: prim_subreg<br />
<strong>Description</strong><br />
R[intr_enable]: V(False)<br />
F[classa]: 0:0</p></li>
<li><p>u_intr_enable_classb: prim_subreg<br />
<strong>Description</strong><br />
F[classb]: 1:1</p></li>
<li><p>u_intr_enable_classc: prim_subreg<br />
<strong>Description</strong><br />
F[classc]: 2:2</p></li>
<li><p>u_intr_enable_classd: prim_subreg<br />
<strong>Description</strong><br />
F[classd]: 3:3</p></li>
<li><p>u_intr_test_classa: prim_subreg_ext<br />
<strong>Description</strong><br />
R[intr_test]: V(True)<br />
F[classa]: 0:0</p></li>
<li><p>u_intr_test_classb: prim_subreg_ext<br />
<strong>Description</strong><br />
F[classb]: 1:1</p></li>
<li><p>u_intr_test_classc: prim_subreg_ext<br />
<strong>Description</strong><br />
F[classc]: 2:2</p></li>
<li><p>u_intr_test_classd: prim_subreg_ext<br />
<strong>Description</strong><br />
F[classd]: 3:3</p></li>
<li><p>u_ping_timer_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[ping_timer_regwen]: V(False)</p></li>
<li><p>u_ping_timeout_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[ping_timeout_cyc]: V(False)</p></li>
<li><p>u_ping_timer_en: prim_subreg<br />
<strong>Description</strong><br />
R[ping_timer_en]: V(False)</p></li>
<li><p>u_loc_alert_regwen_0: prim_subreg<br />
<strong>Description</strong><br />
Subregister 0 of Multireg loc_alert_regwen<br />
R[loc_alert_regwen_0]: V(False)</p></li>
<li><p>u_loc_alert_regwen_1: prim_subreg<br />
<strong>Description</strong><br />
Subregister 1 of Multireg loc_alert_regwen<br />
R[loc_alert_regwen_1]: V(False)</p></li>
<li><p>u_loc_alert_regwen_2: prim_subreg<br />
<strong>Description</strong><br />
Subregister 2 of Multireg loc_alert_regwen<br />
R[loc_alert_regwen_2]: V(False)</p></li>
<li><p>u_loc_alert_regwen_3: prim_subreg<br />
<strong>Description</strong><br />
Subregister 3 of Multireg loc_alert_regwen<br />
R[loc_alert_regwen_3]: V(False)</p></li>
<li><p>u_loc_alert_regwen_4: prim_subreg<br />
<strong>Description</strong><br />
Subregister 4 of Multireg loc_alert_regwen<br />
R[loc_alert_regwen_4]: V(False)</p></li>
<li><p>u_classa_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classa_regwen]: V(False)</p></li>
<li><p>u_classa_ctrl_en: prim_subreg<br />
<strong>Description</strong><br />
R[classa_ctrl]: V(False)<br />
F[en]: 0:0</p></li>
<li><p>u_classa_ctrl_lock: prim_subreg<br />
<strong>Description</strong><br />
F[lock]: 1:1</p></li>
<li><p>u_classa_ctrl_en_e0: prim_subreg<br />
<strong>Description</strong><br />
F[en_e0]: 2:2</p></li>
<li><p>u_classa_ctrl_en_e1: prim_subreg<br />
<strong>Description</strong><br />
F[en_e1]: 3:3</p></li>
<li><p>u_classa_ctrl_en_e2: prim_subreg<br />
<strong>Description</strong><br />
F[en_e2]: 4:4</p></li>
<li><p>u_classa_ctrl_en_e3: prim_subreg<br />
<strong>Description</strong><br />
F[en_e3]: 5:5</p></li>
<li><p>u_classa_ctrl_map_e0: prim_subreg<br />
<strong>Description</strong><br />
F[map_e0]: 7:6</p></li>
<li><p>u_classa_ctrl_map_e1: prim_subreg<br />
<strong>Description</strong><br />
F[map_e1]: 9:8</p></li>
<li><p>u_classa_ctrl_map_e2: prim_subreg<br />
<strong>Description</strong><br />
F[map_e2]: 11:10</p></li>
<li><p>u_classa_ctrl_map_e3: prim_subreg<br />
<strong>Description</strong><br />
F[map_e3]: 13:12</p></li>
<li><p>u_classa_clr_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classa_clr_regwen]: V(False)</p></li>
<li><p>u_classa_clr: prim_subreg<br />
<strong>Description</strong><br />
R[classa_clr]: V(False)</p></li>
<li><p>u_classa_accum_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classa_accum_cnt]: V(True)</p></li>
<li><p>u_classa_accum_thresh: prim_subreg<br />
<strong>Description</strong><br />
R[classa_accum_thresh]: V(False)</p></li>
<li><p>u_classa_timeout_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classa_timeout_cyc]: V(False)</p></li>
<li><p>u_classa_phase0_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classa_phase0_cyc]: V(False)</p></li>
<li><p>u_classa_phase1_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classa_phase1_cyc]: V(False)</p></li>
<li><p>u_classa_phase2_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classa_phase2_cyc]: V(False)</p></li>
<li><p>u_classa_phase3_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classa_phase3_cyc]: V(False)</p></li>
<li><p>u_classa_esc_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classa_esc_cnt]: V(True)</p></li>
<li><p>u_classa_state: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classa_state]: V(True)</p></li>
<li><p>u_classb_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classb_regwen]: V(False)</p></li>
<li><p>u_classb_ctrl_en: prim_subreg<br />
<strong>Description</strong><br />
R[classb_ctrl]: V(False)<br />
F[en]: 0:0</p></li>
<li><p>u_classb_ctrl_lock: prim_subreg<br />
<strong>Description</strong><br />
F[lock]: 1:1</p></li>
<li><p>u_classb_ctrl_en_e0: prim_subreg<br />
<strong>Description</strong><br />
F[en_e0]: 2:2</p></li>
<li><p>u_classb_ctrl_en_e1: prim_subreg<br />
<strong>Description</strong><br />
F[en_e1]: 3:3</p></li>
<li><p>u_classb_ctrl_en_e2: prim_subreg<br />
<strong>Description</strong><br />
F[en_e2]: 4:4</p></li>
<li><p>u_classb_ctrl_en_e3: prim_subreg<br />
<strong>Description</strong><br />
F[en_e3]: 5:5</p></li>
<li><p>u_classb_ctrl_map_e0: prim_subreg<br />
<strong>Description</strong><br />
F[map_e0]: 7:6</p></li>
<li><p>u_classb_ctrl_map_e1: prim_subreg<br />
<strong>Description</strong><br />
F[map_e1]: 9:8</p></li>
<li><p>u_classb_ctrl_map_e2: prim_subreg<br />
<strong>Description</strong><br />
F[map_e2]: 11:10</p></li>
<li><p>u_classb_ctrl_map_e3: prim_subreg<br />
<strong>Description</strong><br />
F[map_e3]: 13:12</p></li>
<li><p>u_classb_clr_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classb_clr_regwen]: V(False)</p></li>
<li><p>u_classb_clr: prim_subreg<br />
<strong>Description</strong><br />
R[classb_clr]: V(False)</p></li>
<li><p>u_classb_accum_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classb_accum_cnt]: V(True)</p></li>
<li><p>u_classb_accum_thresh: prim_subreg<br />
<strong>Description</strong><br />
R[classb_accum_thresh]: V(False)</p></li>
<li><p>u_classb_timeout_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classb_timeout_cyc]: V(False)</p></li>
<li><p>u_classb_phase0_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classb_phase0_cyc]: V(False)</p></li>
<li><p>u_classb_phase1_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classb_phase1_cyc]: V(False)</p></li>
<li><p>u_classb_phase2_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classb_phase2_cyc]: V(False)</p></li>
<li><p>u_classb_phase3_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classb_phase3_cyc]: V(False)</p></li>
<li><p>u_classb_esc_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classb_esc_cnt]: V(True)</p></li>
<li><p>u_classb_state: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classb_state]: V(True)</p></li>
<li><p>u_classc_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classc_regwen]: V(False)</p></li>
<li><p>u_classc_ctrl_en: prim_subreg<br />
<strong>Description</strong><br />
R[classc_ctrl]: V(False)<br />
F[en]: 0:0</p></li>
<li><p>u_classc_ctrl_lock: prim_subreg<br />
<strong>Description</strong><br />
F[lock]: 1:1</p></li>
<li><p>u_classc_ctrl_en_e0: prim_subreg<br />
<strong>Description</strong><br />
F[en_e0]: 2:2</p></li>
<li><p>u_classc_ctrl_en_e1: prim_subreg<br />
<strong>Description</strong><br />
F[en_e1]: 3:3</p></li>
<li><p>u_classc_ctrl_en_e2: prim_subreg<br />
<strong>Description</strong><br />
F[en_e2]: 4:4</p></li>
<li><p>u_classc_ctrl_en_e3: prim_subreg<br />
<strong>Description</strong><br />
F[en_e3]: 5:5</p></li>
<li><p>u_classc_ctrl_map_e0: prim_subreg<br />
<strong>Description</strong><br />
F[map_e0]: 7:6</p></li>
<li><p>u_classc_ctrl_map_e1: prim_subreg<br />
<strong>Description</strong><br />
F[map_e1]: 9:8</p></li>
<li><p>u_classc_ctrl_map_e2: prim_subreg<br />
<strong>Description</strong><br />
F[map_e2]: 11:10</p></li>
<li><p>u_classc_ctrl_map_e3: prim_subreg<br />
<strong>Description</strong><br />
F[map_e3]: 13:12</p></li>
<li><p>u_classc_clr_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classc_clr_regwen]: V(False)</p></li>
<li><p>u_classc_clr: prim_subreg<br />
<strong>Description</strong><br />
R[classc_clr]: V(False)</p></li>
<li><p>u_classc_accum_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classc_accum_cnt]: V(True)</p></li>
<li><p>u_classc_accum_thresh: prim_subreg<br />
<strong>Description</strong><br />
R[classc_accum_thresh]: V(False)</p></li>
<li><p>u_classc_timeout_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classc_timeout_cyc]: V(False)</p></li>
<li><p>u_classc_phase0_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classc_phase0_cyc]: V(False)</p></li>
<li><p>u_classc_phase1_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classc_phase1_cyc]: V(False)</p></li>
<li><p>u_classc_phase2_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classc_phase2_cyc]: V(False)</p></li>
<li><p>u_classc_phase3_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classc_phase3_cyc]: V(False)</p></li>
<li><p>u_classc_esc_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classc_esc_cnt]: V(True)</p></li>
<li><p>u_classc_state: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classc_state]: V(True)</p></li>
<li><p>u_classd_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classd_regwen]: V(False)</p></li>
<li><p>u_classd_ctrl_en: prim_subreg<br />
<strong>Description</strong><br />
R[classd_ctrl]: V(False)<br />
F[en]: 0:0</p></li>
<li><p>u_classd_ctrl_lock: prim_subreg<br />
<strong>Description</strong><br />
F[lock]: 1:1</p></li>
<li><p>u_classd_ctrl_en_e0: prim_subreg<br />
<strong>Description</strong><br />
F[en_e0]: 2:2</p></li>
<li><p>u_classd_ctrl_en_e1: prim_subreg<br />
<strong>Description</strong><br />
F[en_e1]: 3:3</p></li>
<li><p>u_classd_ctrl_en_e2: prim_subreg<br />
<strong>Description</strong><br />
F[en_e2]: 4:4</p></li>
<li><p>u_classd_ctrl_en_e3: prim_subreg<br />
<strong>Description</strong><br />
F[en_e3]: 5:5</p></li>
<li><p>u_classd_ctrl_map_e0: prim_subreg<br />
<strong>Description</strong><br />
F[map_e0]: 7:6</p></li>
<li><p>u_classd_ctrl_map_e1: prim_subreg<br />
<strong>Description</strong><br />
F[map_e1]: 9:8</p></li>
<li><p>u_classd_ctrl_map_e2: prim_subreg<br />
<strong>Description</strong><br />
F[map_e2]: 11:10</p></li>
<li><p>u_classd_ctrl_map_e3: prim_subreg<br />
<strong>Description</strong><br />
F[map_e3]: 13:12</p></li>
<li><p>u_classd_clr_regwen: prim_subreg<br />
<strong>Description</strong><br />
R[classd_clr_regwen]: V(False)</p></li>
<li><p>u_classd_clr: prim_subreg<br />
<strong>Description</strong><br />
R[classd_clr]: V(False)</p></li>
<li><p>u_classd_accum_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classd_accum_cnt]: V(True)</p></li>
<li><p>u_classd_accum_thresh: prim_subreg<br />
<strong>Description</strong><br />
R[classd_accum_thresh]: V(False)</p></li>
<li><p>u_classd_timeout_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classd_timeout_cyc]: V(False)</p></li>
<li><p>u_classd_phase0_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classd_phase0_cyc]: V(False)</p></li>
<li><p>u_classd_phase1_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classd_phase1_cyc]: V(False)</p></li>
<li><p>u_classd_phase2_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classd_phase2_cyc]: V(False)</p></li>
<li><p>u_classd_phase3_cyc: prim_subreg<br />
<strong>Description</strong><br />
R[classd_phase3_cyc]: V(False)</p></li>
<li><p>u_classd_esc_cnt: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classd_esc_cnt]: V(True)</p></li>
<li><p>u_classd_state: prim_subreg_ext<br />
<strong>Description</strong><br />
R[classd_state]: V(True)</p></li>
</ul><br><br><br><br><br><br>