{"top":"global.DesignTop",
"namespaces":{
  "commonlib":{
    
  },
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "add_340_343_344$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h00"], "alu_op_debug":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":[["BitVector",1],"1'h0"]}
          },
          "add_345_348_349$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h00"], "alu_op_debug":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":[["BitVector",1],"1'h0"]}
          },
          "add_350_353_354$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h00"], "alu_op_debug":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":[["BitVector",1],"1'h0"]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const3_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const5_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "const7_7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in_arg_1_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$c11_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$c1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"total_depth":["Int",1024], "width":["Int",16]},
            "modargs":{"almost_count":["Int",0], "chain_enable":["Bool",false], "depth":["Int",10], "mode":["String","linebuffer"], "tile_en":["Bool",true]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2$c11_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2$c1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"total_depth":["Int",1024], "width":["Int",16]},
            "modargs":{"almost_count":["Int",0], "chain_enable":["Bool",false], "depth":["Int",10], "mode":["String","linebuffer"], "tile_en":["Bool",true]}
          },
          "lb_p4_clamped_stencil_update_stream_wen1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lb_p4_clamped_stencil_update_stream_wen_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "mul_3423_343$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h0b"], "alu_op_debug":["String","mul"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":[["BitVector",1],"1'h0"]}
          },
          "mul_3475_348$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h0b"], "alu_op_debug":["String","mul"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":[["BitVector",1],"1'h0"]}
          },
          "mul_3527_353$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h0b"], "alu_op_debug":["String","mul"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["const0_0.out","add_340_343_344$binop.data.in.0"],
          ["mul_3423_343$binop.data.out","add_340_343_344$binop.data.in.1"],
          ["add_345_348_349$binop.data.in.0","add_340_343_344$binop.data.out"],
          ["mul_3475_348$binop.data.out","add_345_348_349$binop.data.in.1"],
          ["add_350_353_354$binop.data.in.0","add_345_348_349$binop.data.out"],
          ["mul_3527_353$binop.data.out","add_350_353_354$binop.data.in.1"],
          ["io16_out_0_0.in","add_350_353_354$binop.data.out"],
          ["mul_3423_343$binop.data.in.1","const3_3.out"],
          ["mul_3475_348$binop.data.in.1","const5_5.out"],
          ["mul_3527_353$binop.data.in.1","const7_7.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cgramem.wdata","io16in_in_arg_1_0_0.out"],
          ["mul_3527_353$binop.data.in.0","io16in_in_arg_1_0_0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cgramem.cg_en","lb_p4_clamped_stencil_update_stream$mem_1$c11_lutcnst.bit.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cgramem.ren","lb_p4_clamped_stencil_update_stream$mem_1$c1_lutcnst.bit.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2$cgramem.wdata","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.rdata"],
          ["mul_3475_348$binop.data.in.0","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_p4_clamped_stencil_update_stream_wen1_lutcnst.bit.out","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_p4_clamped_stencil_update_stream$mem_2$cgramem.ren","lb_p4_clamped_stencil_update_stream$mem_2$c11_lutcnst.bit.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2$cgramem.cg_en","lb_p4_clamped_stencil_update_stream$mem_2$c1_lutcnst.bit.out"],
          ["mul_3423_343$binop.data.in.0","lb_p4_clamped_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_p4_clamped_stencil_update_stream_wen_lutcnst.bit.out","lb_p4_clamped_stencil_update_stream$mem_2$cgramem.wen"]
        ]
      }
    }
  },
  "mantle":{
    
  }
}
}