
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003563                       # Number of seconds simulated
sim_ticks                                  3563487261                       # Number of ticks simulated
final_tick                               533127867198                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171995                       # Simulator instruction rate (inst/s)
host_op_rate                                   218001                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302931                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886740                       # Number of bytes of host memory used
host_seconds                                 11763.35                       # Real time elapsed on the host
sim_insts                                  2023235494                       # Number of instructions simulated
sim_ops                                    2564415545                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       279424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       166528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               449024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       185600                       # Number of bytes written to this memory
system.physmem.bytes_written::total            185600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2183                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1301                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3508                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1450                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1450                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78413077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       466958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46731751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126006905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       466958                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             862077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52083812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52083812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52083812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78413077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       466958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46731751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178090717                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8545534                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109523                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553412                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203088                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268399                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203537                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314037                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8871                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17071934                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109523                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517574                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085689                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        686708                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565169                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79789                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8430519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4768686     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365697      4.34%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318250      3.77%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342653      4.06%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297629      3.53%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154967      1.84%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102751      1.22%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          272029      3.23%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807857     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8430519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363877                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.997761                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371060                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       643470                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3481819                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55522                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878639                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          980                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20239892                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878639                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539563                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         292452                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76386                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365244                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278227                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19549462                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          806                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173557                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27149277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91137885                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91137885                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10342282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3333                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1736                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           741725                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26224                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       330289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18422957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3331                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14779005                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28549                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6142372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18783726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          135                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8430519                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753036                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3010341     35.71%     35.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1782417     21.14%     56.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1198706     14.22%     71.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764736      9.07%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752146      8.92%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443184      5.26%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338163      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75122      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65704      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8430519                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107839     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21138     13.57%     82.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26762     17.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12145695     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       201085      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1582091     10.70%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848537      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14779005                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729442                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155744                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38172820                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24568799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14362044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934749                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26542                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707577                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227910                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878639                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         216485                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16240                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18426288                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007810                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1733                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          807                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238030                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14519622                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486984                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259381                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311571                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057167                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824587                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699089                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376884                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14362044                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9366123                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26151178                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680649                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358153                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6187375                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205260                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7551880                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3027850     40.09%     40.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040403     27.02%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835213     11.06%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428389      5.67%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367796      4.87%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181586      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199700      2.64%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101527      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369416      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7551880                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369416                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25609166                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37732988                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 115015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854553                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854553                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170202                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170202                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65570043                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19691751                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18996770                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8545534                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3120939                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2541052                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209880                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1328597                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1226616                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320650                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9336                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3447912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17052926                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3120939                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1547266                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3581681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1074753                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        533321                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1685298                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8424280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4842599     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          193569      2.30%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251420      2.98%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          379338      4.50%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          367351      4.36%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          279611      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164904      1.96%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          248724      2.95%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1696764     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8424280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365213                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995537                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3562198                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       521792                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3452159                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26971                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861159                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527134                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20400980                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861159                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3752876                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101079                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       145673                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3283982                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279505                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19799268                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          103                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120000                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88180                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27595803                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92200174                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92200174                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17108749                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10487054                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4196                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2393                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           793874                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1834888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       970173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18729                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       355008                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18392194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14797354                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27943                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6004729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18263428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8424280                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895166                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2918783     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1856968     22.04%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1207471     14.33%     71.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       811447      9.63%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       759303      9.01%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       406856      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       298922      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90161      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74369      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8424280                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72646     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14847     14.21%     83.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17022     16.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12315121     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208870      1.41%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1461402      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       810291      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14797354                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731589                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104515                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007063                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38151446                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24401018                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14381567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14901869                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49978                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       705672                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246419                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861159                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58447                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9658                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18396212                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       127522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1834888                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       970173                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2343                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246742                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14514531                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376341                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282823                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169400                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2032608                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            793059                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698493                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14385663                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14381567                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9236750                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25937199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682934                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10019688                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12315440                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6080797                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213176                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7563121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2911358     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2177432     28.79%     67.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       799231     10.57%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       459263      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382585      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       195362      2.58%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184001      2.43%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80511      1.06%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373378      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7563121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10019688                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12315440                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1852970                       # Number of memory references committed
system.switch_cpus1.commit.loads              1129216                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1766511                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11100624                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251336                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373378                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25585980                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37654088                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10019688                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12315440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10019688                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852874                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852874                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172506                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172506                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65316776                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19867766                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18838197                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           3509                       # number of replacements
system.l2.tagsinuse                       8191.961890                       # Cycle average of tags in use
system.l2.total_refs                           799940                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11701                       # Sample count of references to valid blocks.
system.l2.avg_refs                          68.365097                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            98.506563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.703686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1126.369573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.968955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    687.333411                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3497.661801                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2758.417902                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012025                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.137496                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001583                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.083903                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.426961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.336721                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999995                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3809                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11472                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3827                       # number of Writeback hits
system.l2.Writeback_hits::total                  3827                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3809                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11472                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7663                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3809                       # number of overall hits
system.l2.overall_hits::total                   11472                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2183                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1301                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3508                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2183                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1301                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3508                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2183                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1301                       # number of overall misses
system.l2.overall_misses::total                  3508                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       411216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    103027405                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       547338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     58009530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       161995489                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       411216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    103027405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       547338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     58009530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        161995489                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       411216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    103027405                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       547338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     58009530                       # number of overall miss cycles
system.l2.overall_miss_latency::total       161995489                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14980                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3827                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3827                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14980                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14980                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.254599                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234179                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.254599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.234179                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.254599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.234179                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 37383.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47195.329821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42102.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44588.416603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46178.873717                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 37383.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47195.329821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42102.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44588.416603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46178.873717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 37383.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47195.329821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42102.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44588.416603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46178.873717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1450                       # number of writebacks
system.l2.writebacks::total                      1450                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2183                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3508                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3508                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       348854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     90518743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       470923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     50441334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    141779854                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       348854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     90518743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       470923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     50441334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    141779854                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       348854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     90518743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       470923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     50441334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    141779854                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.254599                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.234179                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.254599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.234179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.254599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.234179                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        31714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41465.296839                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36224.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38771.202152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40416.149943                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        31714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41465.296839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36224.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38771.202152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40416.149943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        31714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41465.296839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36224.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38771.202152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40416.149943                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966113                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572818                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.511797                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565157                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565157                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565157                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565157                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565157                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       501645                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       501645                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       501645                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       501645                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       501645                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       501645                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565169                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565169                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565169                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565169                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41803.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41803.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41803.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41803.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41803.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41803.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       422886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       422886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       422886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       422886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       422886                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       422886                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38444.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38444.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38444.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470595                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17270.896357                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.021251                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.978749                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168828                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1660                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945515                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945515                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37940                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37945                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37945                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37945                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1112164328                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1112164328                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       171891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       171891                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1112336219                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1112336219                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1112336219                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1112336219                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983460                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031439                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031439                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29313.767211                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29313.767211                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34378.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34378.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29314.434550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29314.434550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29314.434550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29314.434550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1671                       # number of writebacks
system.cpu0.dcache.writebacks::total             1671                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28094                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28099                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28099                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    170744002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    170744002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    170744002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    170744002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    170744002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    170744002                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008159                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008159                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004964                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004964                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17341.458663                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17341.458663                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17341.458663                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17341.458663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17341.458663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17341.458663                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968933                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004908703                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2026025.610887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968933                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1685282                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1685282                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1685282                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1685282                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1685282                       # number of overall hits
system.cpu1.icache.overall_hits::total        1685282                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       728671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       728671                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       728671                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       728671                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       728671                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       728671                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1685298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1685298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1685298                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1685298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1685298                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1685298                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45541.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45541.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45541.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45541.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45541.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45541.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       562154                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       562154                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       562154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       562154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       562154                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       562154                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43242.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43242.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43242.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5110                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158240695                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5366                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29489.507082                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.279139                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.720861                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883903                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116097                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1048048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1048048                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       720057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        720057                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1768105                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1768105                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1768105                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1768105                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12977                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12977                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13231                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13231                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13231                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13231                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    453711699                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    453711699                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14089249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14089249                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    467800948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    467800948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    467800948                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    467800948                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061025                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061025                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       720311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1781336                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1781336                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1781336                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1781336                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012231                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000353                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007428                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34962.757109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34962.757109                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55469.484252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55469.484252                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35356.431713                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35356.431713                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35356.431713                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35356.431713                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        18414                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2156                       # number of writebacks
system.cpu1.dcache.writebacks::total             2156                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7867                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8121                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5110                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5110                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     93500114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     93500114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     93500114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     93500114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     93500114                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     93500114                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002869                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002869                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18297.478278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18297.478278                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18297.478278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18297.478278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18297.478278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18297.478278                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
