|basic
CLK_50MHZ => altpll0:U1.inclk0
CLK_50MHZ => deserializer:U14.I_CLK
TMDS[0] <= hdmi:U2.O_TMDS[0]
TMDS[1] <= hdmi:U2.O_TMDS[1]
TMDS[2] <= hdmi:U2.O_TMDS[2]
TMDS[3] <= hdmi:U2.O_TMDS[3]
TMDS[4] <= hdmi:U2.O_TMDS[4]
TMDS[5] <= hdmi:U2.O_TMDS[5]
TMDS[6] <= hdmi:U2.O_TMDS[6]
TMDS[7] <= hdmi:U2.O_TMDS[7]
USB_IO3 => deserializer:U14.I_NEWFRAME
USB_TXD => deserializer:U14.I_RX
DATA0 => divmmc:U8.I_MISO
DATA0 => zcontroller:U11.I_MISO
ASDO <= ASDO.DB_MAX_OUTPUT_PORT_TYPE
DCLK <= DCLK.DB_MAX_OUTPUT_PORT_TYPE
NCSO <= <VCC>
SD_NDET => zcontroller:U11.I_SDDET
SD_NCS <= SD_NCS.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> sdram:U7.IO_DQ[0]
DRAM_DQ[1] <> sdram:U7.IO_DQ[1]
DRAM_DQ[2] <> sdram:U7.IO_DQ[2]
DRAM_DQ[3] <> sdram:U7.IO_DQ[3]
DRAM_DQ[4] <> sdram:U7.IO_DQ[4]
DRAM_DQ[5] <> sdram:U7.IO_DQ[5]
DRAM_DQ[6] <> sdram:U7.IO_DQ[6]
DRAM_DQ[7] <> sdram:U7.IO_DQ[7]
DRAM_A[0] <= sdram:U7.O_MA[0]
DRAM_A[1] <= sdram:U7.O_MA[1]
DRAM_A[2] <= sdram:U7.O_MA[2]
DRAM_A[3] <= sdram:U7.O_MA[3]
DRAM_A[4] <= sdram:U7.O_MA[4]
DRAM_A[5] <= sdram:U7.O_MA[5]
DRAM_A[6] <= sdram:U7.O_MA[6]
DRAM_A[7] <= sdram:U7.O_MA[7]
DRAM_A[8] <= sdram:U7.O_MA[8]
DRAM_A[9] <= sdram:U7.O_MA[9]
DRAM_A[10] <= sdram:U7.O_MA[10]
DRAM_A[11] <= sdram:U7.O_MA[11]
DRAM_A[12] <= sdram:U7.O_MA[12]
DRAM_BA[0] <= sdram:U7.O_BA[0]
DRAM_BA[1] <= sdram:U7.O_BA[1]
DRAM_DQM <= sdram:U7.O_DQM
DRAM_CLK <= sdram:U7.O_CLK
DRAM_NWE <= sdram:U7.O_WE
DRAM_NCAS <= sdram:U7.O_CAS
DRAM_NRAS <= sdram:U7.O_RAS
OUT_L <= dac:U12.O_DAC
OUT_R <= dac:U13.O_DAC
BUF_NRESET => reg_reset_n_i.DATAIN
BUF_DIR[0] <= <GND>
BUF_DIR[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
BUS_D[0] <> BUS_D[0]
BUS_D[1] <> BUS_D[1]
BUS_D[2] <> BUS_D[2]
BUS_D[3] <> BUS_D[3]
BUS_D[4] <> BUS_D[4]
BUS_D[5] <> BUS_D[5]
BUS_D[6] <> BUS_D[6]
BUS_D[7] <> BUS_D[7]
BUS_A[0] <> BUS_A[0]
BUS_A[1] <> BUS_A[1]
BUS_A[2] <> BUS_A[2]
BUS_A[3] <> BUS_A[3]
BUS_A[4] <> BUS_A[4]
BUS_A[5] <> BUS_A[5]
BUS_A[6] <> BUS_A[6]
BUS_A[7] <> BUS_A[7]
BUS_A[8] <> BUS_A[8]
BUS_A[9] <> BUS_A[9]
BUS_A[10] <> BUS_A[10]
BUS_A[11] <> BUS_A[11]
BUS_A[12] <> BUS_A[12]
BUS_A[13] <> BUS_A[13]
BUS_A[14] <> BUS_A[14]
BUS_A[15] <> BUS_A[15]
BUS_NMREQ <> BUS_NMREQ
BUS_NIORQ <> BUS_NIORQ
BUS_NRD <> BUS_NRD
BUS_NWR <> BUS_NWR
BUS_NM1 <> BUS_NM1
BUS_NRFSH <> BUS_NRFSH
BUS_NINT <= <VCC>
BUS_NWAIT <= <VCC>
BUS_NBUSRQ <= <VCC>
BUS_NROMOE <= <VCC>
BUS_NIORQGE <= Mux13.DB_MAX_OUTPUT_PORT_TYPE


|basic|altpll0:U1
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]
locked <= altpll:altpll_component.locked


|basic|altpll0:U1|altpll:altpll_component
inclk[0] => altpll_he63:auto_generated.inclk[0]
inclk[1] => altpll_he63:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_he63:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_he63:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|basic|altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2
I_CLK_VGA => hdmidataencoder:dataenc.i_pixclk
I_CLK_VGA => q_pipe[10][0].CLK
I_CLK_VGA => q_pipe[10][1].CLK
I_CLK_VGA => q_pipe[10][2].CLK
I_CLK_VGA => q_pipe[10][3].CLK
I_CLK_VGA => q_pipe[10][4].CLK
I_CLK_VGA => q_pipe[10][5].CLK
I_CLK_VGA => q_pipe[10][6].CLK
I_CLK_VGA => q_pipe[10][7].CLK
I_CLK_VGA => q_pipe[10][8].CLK
I_CLK_VGA => q_pipe[10][9].CLK
I_CLK_VGA => q_pipe[10][10].CLK
I_CLK_VGA => q_pipe[10][11].CLK
I_CLK_VGA => q_pipe[10][12].CLK
I_CLK_VGA => q_pipe[10][13].CLK
I_CLK_VGA => q_pipe[10][14].CLK
I_CLK_VGA => q_pipe[10][15].CLK
I_CLK_VGA => q_pipe[10][16].CLK
I_CLK_VGA => q_pipe[10][17].CLK
I_CLK_VGA => q_pipe[10][18].CLK
I_CLK_VGA => q_pipe[10][19].CLK
I_CLK_VGA => q_pipe[10][20].CLK
I_CLK_VGA => q_pipe[10][21].CLK
I_CLK_VGA => q_pipe[10][22].CLK
I_CLK_VGA => q_pipe[10][23].CLK
I_CLK_VGA => q_pipe[10][24].CLK
I_CLK_VGA => q_pipe[10][25].CLK
I_CLK_VGA => q_pipe[10][26].CLK
I_CLK_VGA => q_pipe[10][27].CLK
I_CLK_VGA => q_pipe[10][28].CLK
I_CLK_VGA => q_pipe[10][29].CLK
I_CLK_VGA => q_pipe[10][30].CLK
I_CLK_VGA => q_pipe[10][31].CLK
I_CLK_VGA => q_pipe[10][32].CLK
I_CLK_VGA => q_pipe[10][33].CLK
I_CLK_VGA => q_pipe[10][34].CLK
I_CLK_VGA => q_pipe[10][35].CLK
I_CLK_VGA => q_pipe[10][36].CLK
I_CLK_VGA => q_pipe[10][37].CLK
I_CLK_VGA => q_pipe[10][38].CLK
I_CLK_VGA => q_pipe[10][39].CLK
I_CLK_VGA => q_pipe[9][0].CLK
I_CLK_VGA => q_pipe[9][1].CLK
I_CLK_VGA => q_pipe[9][2].CLK
I_CLK_VGA => q_pipe[9][3].CLK
I_CLK_VGA => q_pipe[9][4].CLK
I_CLK_VGA => q_pipe[9][5].CLK
I_CLK_VGA => q_pipe[9][6].CLK
I_CLK_VGA => q_pipe[9][7].CLK
I_CLK_VGA => q_pipe[9][8].CLK
I_CLK_VGA => q_pipe[9][9].CLK
I_CLK_VGA => q_pipe[9][10].CLK
I_CLK_VGA => q_pipe[9][11].CLK
I_CLK_VGA => q_pipe[9][12].CLK
I_CLK_VGA => q_pipe[9][13].CLK
I_CLK_VGA => q_pipe[9][14].CLK
I_CLK_VGA => q_pipe[9][15].CLK
I_CLK_VGA => q_pipe[9][16].CLK
I_CLK_VGA => q_pipe[9][17].CLK
I_CLK_VGA => q_pipe[9][18].CLK
I_CLK_VGA => q_pipe[9][19].CLK
I_CLK_VGA => q_pipe[9][20].CLK
I_CLK_VGA => q_pipe[9][21].CLK
I_CLK_VGA => q_pipe[9][22].CLK
I_CLK_VGA => q_pipe[9][23].CLK
I_CLK_VGA => q_pipe[9][24].CLK
I_CLK_VGA => q_pipe[9][25].CLK
I_CLK_VGA => q_pipe[9][26].CLK
I_CLK_VGA => q_pipe[9][27].CLK
I_CLK_VGA => q_pipe[9][28].CLK
I_CLK_VGA => q_pipe[9][29].CLK
I_CLK_VGA => q_pipe[9][30].CLK
I_CLK_VGA => q_pipe[9][31].CLK
I_CLK_VGA => q_pipe[9][32].CLK
I_CLK_VGA => q_pipe[9][33].CLK
I_CLK_VGA => q_pipe[9][34].CLK
I_CLK_VGA => q_pipe[9][35].CLK
I_CLK_VGA => q_pipe[9][36].CLK
I_CLK_VGA => q_pipe[9][37].CLK
I_CLK_VGA => q_pipe[9][38].CLK
I_CLK_VGA => q_pipe[9][39].CLK
I_CLK_VGA => q_pipe[8][0].CLK
I_CLK_VGA => q_pipe[8][1].CLK
I_CLK_VGA => q_pipe[8][2].CLK
I_CLK_VGA => q_pipe[8][3].CLK
I_CLK_VGA => q_pipe[8][4].CLK
I_CLK_VGA => q_pipe[8][5].CLK
I_CLK_VGA => q_pipe[8][6].CLK
I_CLK_VGA => q_pipe[8][7].CLK
I_CLK_VGA => q_pipe[8][8].CLK
I_CLK_VGA => q_pipe[8][9].CLK
I_CLK_VGA => q_pipe[8][10].CLK
I_CLK_VGA => q_pipe[8][11].CLK
I_CLK_VGA => q_pipe[8][12].CLK
I_CLK_VGA => q_pipe[8][13].CLK
I_CLK_VGA => q_pipe[8][14].CLK
I_CLK_VGA => q_pipe[8][15].CLK
I_CLK_VGA => q_pipe[8][16].CLK
I_CLK_VGA => q_pipe[8][17].CLK
I_CLK_VGA => q_pipe[8][18].CLK
I_CLK_VGA => q_pipe[8][19].CLK
I_CLK_VGA => q_pipe[8][20].CLK
I_CLK_VGA => q_pipe[8][21].CLK
I_CLK_VGA => q_pipe[8][22].CLK
I_CLK_VGA => q_pipe[8][23].CLK
I_CLK_VGA => q_pipe[8][24].CLK
I_CLK_VGA => q_pipe[8][25].CLK
I_CLK_VGA => q_pipe[8][26].CLK
I_CLK_VGA => q_pipe[8][27].CLK
I_CLK_VGA => q_pipe[8][28].CLK
I_CLK_VGA => q_pipe[8][29].CLK
I_CLK_VGA => q_pipe[8][30].CLK
I_CLK_VGA => q_pipe[8][31].CLK
I_CLK_VGA => q_pipe[8][32].CLK
I_CLK_VGA => q_pipe[8][33].CLK
I_CLK_VGA => q_pipe[8][34].CLK
I_CLK_VGA => q_pipe[8][35].CLK
I_CLK_VGA => q_pipe[8][36].CLK
I_CLK_VGA => q_pipe[8][37].CLK
I_CLK_VGA => q_pipe[8][38].CLK
I_CLK_VGA => q_pipe[8][39].CLK
I_CLK_VGA => q_pipe[7][0].CLK
I_CLK_VGA => q_pipe[7][1].CLK
I_CLK_VGA => q_pipe[7][2].CLK
I_CLK_VGA => q_pipe[7][3].CLK
I_CLK_VGA => q_pipe[7][4].CLK
I_CLK_VGA => q_pipe[7][5].CLK
I_CLK_VGA => q_pipe[7][6].CLK
I_CLK_VGA => q_pipe[7][7].CLK
I_CLK_VGA => q_pipe[7][8].CLK
I_CLK_VGA => q_pipe[7][9].CLK
I_CLK_VGA => q_pipe[7][10].CLK
I_CLK_VGA => q_pipe[7][11].CLK
I_CLK_VGA => q_pipe[7][12].CLK
I_CLK_VGA => q_pipe[7][13].CLK
I_CLK_VGA => q_pipe[7][14].CLK
I_CLK_VGA => q_pipe[7][15].CLK
I_CLK_VGA => q_pipe[7][16].CLK
I_CLK_VGA => q_pipe[7][17].CLK
I_CLK_VGA => q_pipe[7][18].CLK
I_CLK_VGA => q_pipe[7][19].CLK
I_CLK_VGA => q_pipe[7][20].CLK
I_CLK_VGA => q_pipe[7][21].CLK
I_CLK_VGA => q_pipe[7][22].CLK
I_CLK_VGA => q_pipe[7][23].CLK
I_CLK_VGA => q_pipe[7][24].CLK
I_CLK_VGA => q_pipe[7][25].CLK
I_CLK_VGA => q_pipe[7][26].CLK
I_CLK_VGA => q_pipe[7][27].CLK
I_CLK_VGA => q_pipe[7][28].CLK
I_CLK_VGA => q_pipe[7][29].CLK
I_CLK_VGA => q_pipe[7][30].CLK
I_CLK_VGA => q_pipe[7][31].CLK
I_CLK_VGA => q_pipe[7][32].CLK
I_CLK_VGA => q_pipe[7][33].CLK
I_CLK_VGA => q_pipe[7][34].CLK
I_CLK_VGA => q_pipe[7][35].CLK
I_CLK_VGA => q_pipe[7][36].CLK
I_CLK_VGA => q_pipe[7][37].CLK
I_CLK_VGA => q_pipe[7][38].CLK
I_CLK_VGA => q_pipe[7][39].CLK
I_CLK_VGA => q_pipe[6][0].CLK
I_CLK_VGA => q_pipe[6][1].CLK
I_CLK_VGA => q_pipe[6][2].CLK
I_CLK_VGA => q_pipe[6][3].CLK
I_CLK_VGA => q_pipe[6][4].CLK
I_CLK_VGA => q_pipe[6][5].CLK
I_CLK_VGA => q_pipe[6][6].CLK
I_CLK_VGA => q_pipe[6][7].CLK
I_CLK_VGA => q_pipe[6][8].CLK
I_CLK_VGA => q_pipe[6][9].CLK
I_CLK_VGA => q_pipe[6][10].CLK
I_CLK_VGA => q_pipe[6][11].CLK
I_CLK_VGA => q_pipe[6][12].CLK
I_CLK_VGA => q_pipe[6][13].CLK
I_CLK_VGA => q_pipe[6][14].CLK
I_CLK_VGA => q_pipe[6][15].CLK
I_CLK_VGA => q_pipe[6][16].CLK
I_CLK_VGA => q_pipe[6][17].CLK
I_CLK_VGA => q_pipe[6][18].CLK
I_CLK_VGA => q_pipe[6][19].CLK
I_CLK_VGA => q_pipe[6][20].CLK
I_CLK_VGA => q_pipe[6][21].CLK
I_CLK_VGA => q_pipe[6][22].CLK
I_CLK_VGA => q_pipe[6][23].CLK
I_CLK_VGA => q_pipe[6][24].CLK
I_CLK_VGA => q_pipe[6][25].CLK
I_CLK_VGA => q_pipe[6][26].CLK
I_CLK_VGA => q_pipe[6][27].CLK
I_CLK_VGA => q_pipe[6][28].CLK
I_CLK_VGA => q_pipe[6][29].CLK
I_CLK_VGA => q_pipe[6][30].CLK
I_CLK_VGA => q_pipe[6][31].CLK
I_CLK_VGA => q_pipe[6][32].CLK
I_CLK_VGA => q_pipe[6][33].CLK
I_CLK_VGA => q_pipe[6][34].CLK
I_CLK_VGA => q_pipe[6][35].CLK
I_CLK_VGA => q_pipe[6][36].CLK
I_CLK_VGA => q_pipe[6][37].CLK
I_CLK_VGA => q_pipe[6][38].CLK
I_CLK_VGA => q_pipe[6][39].CLK
I_CLK_VGA => q_pipe[5][0].CLK
I_CLK_VGA => q_pipe[5][1].CLK
I_CLK_VGA => q_pipe[5][2].CLK
I_CLK_VGA => q_pipe[5][3].CLK
I_CLK_VGA => q_pipe[5][4].CLK
I_CLK_VGA => q_pipe[5][5].CLK
I_CLK_VGA => q_pipe[5][6].CLK
I_CLK_VGA => q_pipe[5][7].CLK
I_CLK_VGA => q_pipe[5][8].CLK
I_CLK_VGA => q_pipe[5][9].CLK
I_CLK_VGA => q_pipe[5][10].CLK
I_CLK_VGA => q_pipe[5][11].CLK
I_CLK_VGA => q_pipe[5][12].CLK
I_CLK_VGA => q_pipe[5][13].CLK
I_CLK_VGA => q_pipe[5][14].CLK
I_CLK_VGA => q_pipe[5][15].CLK
I_CLK_VGA => q_pipe[5][16].CLK
I_CLK_VGA => q_pipe[5][17].CLK
I_CLK_VGA => q_pipe[5][18].CLK
I_CLK_VGA => q_pipe[5][19].CLK
I_CLK_VGA => q_pipe[5][20].CLK
I_CLK_VGA => q_pipe[5][21].CLK
I_CLK_VGA => q_pipe[5][22].CLK
I_CLK_VGA => q_pipe[5][23].CLK
I_CLK_VGA => q_pipe[5][24].CLK
I_CLK_VGA => q_pipe[5][25].CLK
I_CLK_VGA => q_pipe[5][26].CLK
I_CLK_VGA => q_pipe[5][27].CLK
I_CLK_VGA => q_pipe[5][28].CLK
I_CLK_VGA => q_pipe[5][29].CLK
I_CLK_VGA => q_pipe[5][30].CLK
I_CLK_VGA => q_pipe[5][31].CLK
I_CLK_VGA => q_pipe[5][32].CLK
I_CLK_VGA => q_pipe[5][33].CLK
I_CLK_VGA => q_pipe[5][34].CLK
I_CLK_VGA => q_pipe[5][35].CLK
I_CLK_VGA => q_pipe[5][36].CLK
I_CLK_VGA => q_pipe[5][37].CLK
I_CLK_VGA => q_pipe[5][38].CLK
I_CLK_VGA => q_pipe[5][39].CLK
I_CLK_VGA => q_pipe[4][0].CLK
I_CLK_VGA => q_pipe[4][1].CLK
I_CLK_VGA => q_pipe[4][2].CLK
I_CLK_VGA => q_pipe[4][3].CLK
I_CLK_VGA => q_pipe[4][4].CLK
I_CLK_VGA => q_pipe[4][5].CLK
I_CLK_VGA => q_pipe[4][6].CLK
I_CLK_VGA => q_pipe[4][7].CLK
I_CLK_VGA => q_pipe[4][8].CLK
I_CLK_VGA => q_pipe[4][9].CLK
I_CLK_VGA => q_pipe[4][10].CLK
I_CLK_VGA => q_pipe[4][11].CLK
I_CLK_VGA => q_pipe[4][12].CLK
I_CLK_VGA => q_pipe[4][13].CLK
I_CLK_VGA => q_pipe[4][14].CLK
I_CLK_VGA => q_pipe[4][15].CLK
I_CLK_VGA => q_pipe[4][16].CLK
I_CLK_VGA => q_pipe[4][17].CLK
I_CLK_VGA => q_pipe[4][18].CLK
I_CLK_VGA => q_pipe[4][19].CLK
I_CLK_VGA => q_pipe[4][20].CLK
I_CLK_VGA => q_pipe[4][21].CLK
I_CLK_VGA => q_pipe[4][22].CLK
I_CLK_VGA => q_pipe[4][23].CLK
I_CLK_VGA => q_pipe[4][24].CLK
I_CLK_VGA => q_pipe[4][25].CLK
I_CLK_VGA => q_pipe[4][26].CLK
I_CLK_VGA => q_pipe[4][27].CLK
I_CLK_VGA => q_pipe[4][28].CLK
I_CLK_VGA => q_pipe[4][29].CLK
I_CLK_VGA => q_pipe[4][30].CLK
I_CLK_VGA => q_pipe[4][31].CLK
I_CLK_VGA => q_pipe[4][32].CLK
I_CLK_VGA => q_pipe[4][33].CLK
I_CLK_VGA => q_pipe[4][34].CLK
I_CLK_VGA => q_pipe[4][35].CLK
I_CLK_VGA => q_pipe[4][36].CLK
I_CLK_VGA => q_pipe[4][37].CLK
I_CLK_VGA => q_pipe[4][38].CLK
I_CLK_VGA => q_pipe[4][39].CLK
I_CLK_VGA => q_pipe[3][0].CLK
I_CLK_VGA => q_pipe[3][1].CLK
I_CLK_VGA => q_pipe[3][2].CLK
I_CLK_VGA => q_pipe[3][3].CLK
I_CLK_VGA => q_pipe[3][4].CLK
I_CLK_VGA => q_pipe[3][5].CLK
I_CLK_VGA => q_pipe[3][6].CLK
I_CLK_VGA => q_pipe[3][7].CLK
I_CLK_VGA => q_pipe[3][8].CLK
I_CLK_VGA => q_pipe[3][9].CLK
I_CLK_VGA => q_pipe[3][10].CLK
I_CLK_VGA => q_pipe[3][11].CLK
I_CLK_VGA => q_pipe[3][12].CLK
I_CLK_VGA => q_pipe[3][13].CLK
I_CLK_VGA => q_pipe[3][14].CLK
I_CLK_VGA => q_pipe[3][15].CLK
I_CLK_VGA => q_pipe[3][16].CLK
I_CLK_VGA => q_pipe[3][17].CLK
I_CLK_VGA => q_pipe[3][18].CLK
I_CLK_VGA => q_pipe[3][19].CLK
I_CLK_VGA => q_pipe[3][20].CLK
I_CLK_VGA => q_pipe[3][21].CLK
I_CLK_VGA => q_pipe[3][22].CLK
I_CLK_VGA => q_pipe[3][23].CLK
I_CLK_VGA => q_pipe[3][24].CLK
I_CLK_VGA => q_pipe[3][25].CLK
I_CLK_VGA => q_pipe[3][26].CLK
I_CLK_VGA => q_pipe[3][27].CLK
I_CLK_VGA => q_pipe[3][28].CLK
I_CLK_VGA => q_pipe[3][29].CLK
I_CLK_VGA => q_pipe[3][30].CLK
I_CLK_VGA => q_pipe[3][31].CLK
I_CLK_VGA => q_pipe[3][32].CLK
I_CLK_VGA => q_pipe[3][33].CLK
I_CLK_VGA => q_pipe[3][34].CLK
I_CLK_VGA => q_pipe[3][35].CLK
I_CLK_VGA => q_pipe[3][36].CLK
I_CLK_VGA => q_pipe[3][37].CLK
I_CLK_VGA => q_pipe[3][38].CLK
I_CLK_VGA => q_pipe[3][39].CLK
I_CLK_VGA => q_pipe[2][0].CLK
I_CLK_VGA => q_pipe[2][1].CLK
I_CLK_VGA => q_pipe[2][2].CLK
I_CLK_VGA => q_pipe[2][3].CLK
I_CLK_VGA => q_pipe[2][4].CLK
I_CLK_VGA => q_pipe[2][5].CLK
I_CLK_VGA => q_pipe[2][6].CLK
I_CLK_VGA => q_pipe[2][7].CLK
I_CLK_VGA => q_pipe[2][8].CLK
I_CLK_VGA => q_pipe[2][9].CLK
I_CLK_VGA => q_pipe[2][10].CLK
I_CLK_VGA => q_pipe[2][11].CLK
I_CLK_VGA => q_pipe[2][12].CLK
I_CLK_VGA => q_pipe[2][13].CLK
I_CLK_VGA => q_pipe[2][14].CLK
I_CLK_VGA => q_pipe[2][15].CLK
I_CLK_VGA => q_pipe[2][16].CLK
I_CLK_VGA => q_pipe[2][17].CLK
I_CLK_VGA => q_pipe[2][18].CLK
I_CLK_VGA => q_pipe[2][19].CLK
I_CLK_VGA => q_pipe[2][20].CLK
I_CLK_VGA => q_pipe[2][21].CLK
I_CLK_VGA => q_pipe[2][22].CLK
I_CLK_VGA => q_pipe[2][23].CLK
I_CLK_VGA => q_pipe[2][24].CLK
I_CLK_VGA => q_pipe[2][25].CLK
I_CLK_VGA => q_pipe[2][26].CLK
I_CLK_VGA => q_pipe[2][27].CLK
I_CLK_VGA => q_pipe[2][28].CLK
I_CLK_VGA => q_pipe[2][29].CLK
I_CLK_VGA => q_pipe[2][30].CLK
I_CLK_VGA => q_pipe[2][31].CLK
I_CLK_VGA => q_pipe[2][32].CLK
I_CLK_VGA => q_pipe[2][33].CLK
I_CLK_VGA => q_pipe[2][34].CLK
I_CLK_VGA => q_pipe[2][35].CLK
I_CLK_VGA => q_pipe[2][36].CLK
I_CLK_VGA => q_pipe[2][37].CLK
I_CLK_VGA => q_pipe[2][38].CLK
I_CLK_VGA => q_pipe[2][39].CLK
I_CLK_VGA => q_pipe[1][0].CLK
I_CLK_VGA => q_pipe[1][1].CLK
I_CLK_VGA => q_pipe[1][2].CLK
I_CLK_VGA => q_pipe[1][3].CLK
I_CLK_VGA => q_pipe[1][4].CLK
I_CLK_VGA => q_pipe[1][5].CLK
I_CLK_VGA => q_pipe[1][6].CLK
I_CLK_VGA => q_pipe[1][7].CLK
I_CLK_VGA => q_pipe[1][8].CLK
I_CLK_VGA => q_pipe[1][9].CLK
I_CLK_VGA => q_pipe[1][10].CLK
I_CLK_VGA => q_pipe[1][11].CLK
I_CLK_VGA => q_pipe[1][12].CLK
I_CLK_VGA => q_pipe[1][13].CLK
I_CLK_VGA => q_pipe[1][14].CLK
I_CLK_VGA => q_pipe[1][15].CLK
I_CLK_VGA => q_pipe[1][16].CLK
I_CLK_VGA => q_pipe[1][17].CLK
I_CLK_VGA => q_pipe[1][18].CLK
I_CLK_VGA => q_pipe[1][19].CLK
I_CLK_VGA => q_pipe[1][20].CLK
I_CLK_VGA => q_pipe[1][21].CLK
I_CLK_VGA => q_pipe[1][22].CLK
I_CLK_VGA => q_pipe[1][23].CLK
I_CLK_VGA => q_pipe[1][24].CLK
I_CLK_VGA => q_pipe[1][25].CLK
I_CLK_VGA => q_pipe[1][26].CLK
I_CLK_VGA => q_pipe[1][27].CLK
I_CLK_VGA => q_pipe[1][28].CLK
I_CLK_VGA => q_pipe[1][29].CLK
I_CLK_VGA => q_pipe[1][30].CLK
I_CLK_VGA => q_pipe[1][31].CLK
I_CLK_VGA => q_pipe[1][32].CLK
I_CLK_VGA => q_pipe[1][33].CLK
I_CLK_VGA => q_pipe[1][34].CLK
I_CLK_VGA => q_pipe[1][35].CLK
I_CLK_VGA => q_pipe[1][36].CLK
I_CLK_VGA => q_pipe[1][37].CLK
I_CLK_VGA => q_pipe[1][38].CLK
I_CLK_VGA => q_pipe[1][39].CLK
I_CLK_VGA => q_pipe[0][0].CLK
I_CLK_VGA => q_pipe[0][1].CLK
I_CLK_VGA => q_pipe[0][2].CLK
I_CLK_VGA => q_pipe[0][3].CLK
I_CLK_VGA => q_pipe[0][4].CLK
I_CLK_VGA => q_pipe[0][5].CLK
I_CLK_VGA => q_pipe[0][6].CLK
I_CLK_VGA => q_pipe[0][7].CLK
I_CLK_VGA => q_pipe[0][8].CLK
I_CLK_VGA => q_pipe[0][9].CLK
I_CLK_VGA => q_pipe[0][10].CLK
I_CLK_VGA => q_pipe[0][11].CLK
I_CLK_VGA => q_pipe[0][12].CLK
I_CLK_VGA => q_pipe[0][13].CLK
I_CLK_VGA => q_pipe[0][14].CLK
I_CLK_VGA => q_pipe[0][15].CLK
I_CLK_VGA => q_pipe[0][16].CLK
I_CLK_VGA => q_pipe[0][17].CLK
I_CLK_VGA => q_pipe[0][18].CLK
I_CLK_VGA => q_pipe[0][19].CLK
I_CLK_VGA => q_pipe[0][20].CLK
I_CLK_VGA => q_pipe[0][21].CLK
I_CLK_VGA => q_pipe[0][22].CLK
I_CLK_VGA => q_pipe[0][23].CLK
I_CLK_VGA => q_pipe[0][24].CLK
I_CLK_VGA => q_pipe[0][25].CLK
I_CLK_VGA => q_pipe[0][26].CLK
I_CLK_VGA => q_pipe[0][27].CLK
I_CLK_VGA => q_pipe[0][28].CLK
I_CLK_VGA => q_pipe[0][29].CLK
I_CLK_VGA => q_pipe[0][30].CLK
I_CLK_VGA => q_pipe[0][31].CLK
I_CLK_VGA => q_pipe[0][32].CLK
I_CLK_VGA => q_pipe[0][33].CLK
I_CLK_VGA => q_pipe[0][34].CLK
I_CLK_VGA => q_pipe[0][35].CLK
I_CLK_VGA => q_pipe[0][36].CLK
I_CLK_VGA => q_pipe[0][37].CLK
I_CLK_VGA => q_pipe[0][38].CLK
I_CLK_VGA => q_pipe[0][39].CLK
I_CLK_VGA => prevData.CLK
I_CLK_VGA => prevBlank.CLK
I_CLK_VGA => ctl3.CLK
I_CLK_VGA => ctl2.CLK
I_CLK_VGA => ctl1.CLK
I_CLK_VGA => ctl0.CLK
I_CLK_VGA => clockCounter[0].CLK
I_CLK_VGA => clockCounter[1].CLK
I_CLK_VGA => clockCounter[2].CLK
I_CLK_VGA => clockCounter[3].CLK
I_CLK_VGA => clockCounter[4].CLK
I_CLK_VGA => clockCounter[5].CLK
I_CLK_VGA => clockCounter[6].CLK
I_CLK_VGA => clockCounter[7].CLK
I_CLK_VGA => clockCounter[8].CLK
I_CLK_VGA => clockCounter[9].CLK
I_CLK_VGA => clockCounter[10].CLK
I_CLK_VGA => encoder:enc0.CLK
I_CLK_VGA => encoder:enc1.CLK
I_CLK_VGA => encoder:enc2.CLK
I_CLK_VGA => altddio_out1:ddio_inst.datain_h[1]
I_CLK_VGA => altddio_out1:ddio_inst.datain_l[1]
I_CLK_VGA => state~9.DATAIN
I_CLK_VGA => altddio_out1:ddio_inst.datain_h[0]
I_CLK_VGA => altddio_out1:ddio_inst.datain_l[0]
I_CLK_TMDS => altddio_out1:ddio_inst.outclock
I_CLK_TMDS => shift_b[0].CLK
I_CLK_TMDS => shift_b[1].CLK
I_CLK_TMDS => shift_b[2].CLK
I_CLK_TMDS => shift_b[3].CLK
I_CLK_TMDS => shift_b[4].CLK
I_CLK_TMDS => shift_b[5].CLK
I_CLK_TMDS => shift_b[6].CLK
I_CLK_TMDS => shift_b[7].CLK
I_CLK_TMDS => shift_b[8].CLK
I_CLK_TMDS => shift_b[9].CLK
I_CLK_TMDS => shift_g[0].CLK
I_CLK_TMDS => shift_g[1].CLK
I_CLK_TMDS => shift_g[2].CLK
I_CLK_TMDS => shift_g[3].CLK
I_CLK_TMDS => shift_g[4].CLK
I_CLK_TMDS => shift_g[5].CLK
I_CLK_TMDS => shift_g[6].CLK
I_CLK_TMDS => shift_g[7].CLK
I_CLK_TMDS => shift_g[8].CLK
I_CLK_TMDS => shift_g[9].CLK
I_CLK_TMDS => shift_r[0].CLK
I_CLK_TMDS => shift_r[1].CLK
I_CLK_TMDS => shift_r[2].CLK
I_CLK_TMDS => shift_r[3].CLK
I_CLK_TMDS => shift_r[4].CLK
I_CLK_TMDS => shift_r[5].CLK
I_CLK_TMDS => shift_r[6].CLK
I_CLK_TMDS => shift_r[7].CLK
I_CLK_TMDS => shift_r[8].CLK
I_CLK_TMDS => shift_r[9].CLK
I_CLK_TMDS => mod5[0].CLK
I_CLK_TMDS => mod5[1].CLK
I_CLK_TMDS => mod5[2].CLK
I_HSYNC => q_pipe[0][15].DATAIN
I_HSYNC => hdmidataencoder:dataenc.i_hSync
I_VSYNC => q_pipe[0][14].DATAIN
I_VSYNC => hdmidataencoder:dataenc.i_vSync
I_BLANK => FSA.IN1
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => hdmidataencoder:dataenc.i_blank
I_BLANK => prevBlank.DATAIN
I_BLANK => q_pipe[0][13].DATAIN
I_BLANK => FSA.IN1
I_RED[0] => q_pipe[0][32].DATAIN
I_RED[1] => q_pipe[0][33].DATAIN
I_RED[2] => q_pipe[0][34].DATAIN
I_RED[3] => q_pipe[0][35].DATAIN
I_RED[4] => q_pipe[0][36].DATAIN
I_RED[5] => q_pipe[0][37].DATAIN
I_RED[6] => q_pipe[0][38].DATAIN
I_RED[7] => q_pipe[0][39].DATAIN
I_GREEN[0] => q_pipe[0][24].DATAIN
I_GREEN[1] => q_pipe[0][25].DATAIN
I_GREEN[2] => q_pipe[0][26].DATAIN
I_GREEN[3] => q_pipe[0][27].DATAIN
I_GREEN[4] => q_pipe[0][28].DATAIN
I_GREEN[5] => q_pipe[0][29].DATAIN
I_GREEN[6] => q_pipe[0][30].DATAIN
I_GREEN[7] => q_pipe[0][31].DATAIN
I_BLUE[0] => q_pipe[0][16].DATAIN
I_BLUE[1] => q_pipe[0][17].DATAIN
I_BLUE[2] => q_pipe[0][18].DATAIN
I_BLUE[3] => q_pipe[0][19].DATAIN
I_BLUE[4] => q_pipe[0][20].DATAIN
I_BLUE[5] => q_pipe[0][21].DATAIN
I_BLUE[6] => q_pipe[0][22].DATAIN
I_BLUE[7] => q_pipe[0][23].DATAIN
I_AUDIO_PCM_L[0] => hdmidataencoder:dataenc.i_audioL[0]
I_AUDIO_PCM_L[1] => hdmidataencoder:dataenc.i_audioL[1]
I_AUDIO_PCM_L[2] => hdmidataencoder:dataenc.i_audioL[2]
I_AUDIO_PCM_L[3] => hdmidataencoder:dataenc.i_audioL[3]
I_AUDIO_PCM_L[4] => hdmidataencoder:dataenc.i_audioL[4]
I_AUDIO_PCM_L[5] => hdmidataencoder:dataenc.i_audioL[5]
I_AUDIO_PCM_L[6] => hdmidataencoder:dataenc.i_audioL[6]
I_AUDIO_PCM_L[7] => hdmidataencoder:dataenc.i_audioL[7]
I_AUDIO_PCM_L[8] => hdmidataencoder:dataenc.i_audioL[8]
I_AUDIO_PCM_L[9] => hdmidataencoder:dataenc.i_audioL[9]
I_AUDIO_PCM_L[10] => hdmidataencoder:dataenc.i_audioL[10]
I_AUDIO_PCM_L[11] => hdmidataencoder:dataenc.i_audioL[11]
I_AUDIO_PCM_L[12] => hdmidataencoder:dataenc.i_audioL[12]
I_AUDIO_PCM_L[13] => hdmidataencoder:dataenc.i_audioL[13]
I_AUDIO_PCM_L[14] => hdmidataencoder:dataenc.i_audioL[14]
I_AUDIO_PCM_L[15] => hdmidataencoder:dataenc.i_audioL[15]
I_AUDIO_PCM_R[0] => hdmidataencoder:dataenc.i_audioR[0]
I_AUDIO_PCM_R[1] => hdmidataencoder:dataenc.i_audioR[1]
I_AUDIO_PCM_R[2] => hdmidataencoder:dataenc.i_audioR[2]
I_AUDIO_PCM_R[3] => hdmidataencoder:dataenc.i_audioR[3]
I_AUDIO_PCM_R[4] => hdmidataencoder:dataenc.i_audioR[4]
I_AUDIO_PCM_R[5] => hdmidataencoder:dataenc.i_audioR[5]
I_AUDIO_PCM_R[6] => hdmidataencoder:dataenc.i_audioR[6]
I_AUDIO_PCM_R[7] => hdmidataencoder:dataenc.i_audioR[7]
I_AUDIO_PCM_R[8] => hdmidataencoder:dataenc.i_audioR[8]
I_AUDIO_PCM_R[9] => hdmidataencoder:dataenc.i_audioR[9]
I_AUDIO_PCM_R[10] => hdmidataencoder:dataenc.i_audioR[10]
I_AUDIO_PCM_R[11] => hdmidataencoder:dataenc.i_audioR[11]
I_AUDIO_PCM_R[12] => hdmidataencoder:dataenc.i_audioR[12]
I_AUDIO_PCM_R[13] => hdmidataencoder:dataenc.i_audioR[13]
I_AUDIO_PCM_R[14] => hdmidataencoder:dataenc.i_audioR[14]
I_AUDIO_PCM_R[15] => hdmidataencoder:dataenc.i_audioR[15]
O_TMDS[0] <= altddio_out1:ddio_inst.dataout[0]
O_TMDS[1] <= altddio_out1:ddio_inst.dataout[1]
O_TMDS[2] <= altddio_out1:ddio_inst.dataout[2]
O_TMDS[3] <= altddio_out1:ddio_inst.dataout[3]
O_TMDS[4] <= altddio_out1:ddio_inst.dataout[4]
O_TMDS[5] <= altddio_out1:ddio_inst.dataout[5]
O_TMDS[6] <= altddio_out1:ddio_inst.dataout[6]
O_TMDS[7] <= altddio_out1:ddio_inst.dataout[7]


|basic|hdmi:U2|hdmidataencoder:dataenc
i_pixclk => prevHSync.CLK
i_pixclk => prevBlank.CLK
i_pixclk => counterX[0].CLK
i_pixclk => counterX[1].CLK
i_pixclk => counterX[2].CLK
i_pixclk => counterX[3].CLK
i_pixclk => counterX[4].CLK
i_pixclk => counterX[5].CLK
i_pixclk => counterX[6].CLK
i_pixclk => counterX[7].CLK
i_pixclk => counterX[8].CLK
i_pixclk => counterX[9].CLK
i_pixclk => counterX[10].CLK
i_pixclk => counterX[11].CLK
i_pixclk => counterX[12].CLK
i_pixclk => counterX[13].CLK
i_pixclk => counterX[14].CLK
i_pixclk => counterX[15].CLK
i_pixclk => oddLine.CLK
i_pixclk => allowGeneration.CLK
i_pixclk => firstHSyncChange.CLK
i_pixclk => ctsTimer[0].CLK
i_pixclk => ctsTimer[1].CLK
i_pixclk => ctsTimer[2].CLK
i_pixclk => ctsTimer[3].CLK
i_pixclk => ctsTimer[4].CLK
i_pixclk => ctsTimer[5].CLK
i_pixclk => ctsTimer[6].CLK
i_pixclk => ctsTimer[7].CLK
i_pixclk => ctsTimer[8].CLK
i_pixclk => ctsTimer[9].CLK
i_pixclk => ctsTimer[10].CLK
i_pixclk => ctsTimer[11].CLK
i_pixclk => ctsTimer[12].CLK
i_pixclk => ctsTimer[13].CLK
i_pixclk => ctsTimer[14].CLK
i_pixclk => ctsTimer[15].CLK
i_pixclk => ctsTimer[16].CLK
i_pixclk => dataOffset[0].CLK
i_pixclk => dataOffset[1].CLK
i_pixclk => dataOffset[2].CLK
i_pixclk => dataOffset[3].CLK
i_pixclk => dataOffset[4].CLK
i_pixclk => bchCode[0][0].CLK
i_pixclk => bchCode[0][1].CLK
i_pixclk => bchCode[0][2].CLK
i_pixclk => bchCode[0][3].CLK
i_pixclk => bchCode[0][4].CLK
i_pixclk => bchCode[0][5].CLK
i_pixclk => bchCode[0][6].CLK
i_pixclk => bchCode[0][7].CLK
i_pixclk => bchCode[1][0].CLK
i_pixclk => bchCode[1][1].CLK
i_pixclk => bchCode[1][2].CLK
i_pixclk => bchCode[1][3].CLK
i_pixclk => bchCode[1][4].CLK
i_pixclk => bchCode[1][5].CLK
i_pixclk => bchCode[1][6].CLK
i_pixclk => bchCode[1][7].CLK
i_pixclk => bchCode[2][0].CLK
i_pixclk => bchCode[2][1].CLK
i_pixclk => bchCode[2][2].CLK
i_pixclk => bchCode[2][3].CLK
i_pixclk => bchCode[2][4].CLK
i_pixclk => bchCode[2][5].CLK
i_pixclk => bchCode[2][6].CLK
i_pixclk => bchCode[2][7].CLK
i_pixclk => bchCode[3][0].CLK
i_pixclk => bchCode[3][1].CLK
i_pixclk => bchCode[3][2].CLK
i_pixclk => bchCode[3][3].CLK
i_pixclk => bchCode[3][4].CLK
i_pixclk => bchCode[3][5].CLK
i_pixclk => bchCode[3][6].CLK
i_pixclk => bchCode[3][7].CLK
i_pixclk => dataChannel2[0].CLK
i_pixclk => dataChannel2[1].CLK
i_pixclk => dataChannel2[2].CLK
i_pixclk => dataChannel2[3].CLK
i_pixclk => dataChannel1[0].CLK
i_pixclk => dataChannel1[1].CLK
i_pixclk => dataChannel1[2].CLK
i_pixclk => dataChannel1[3].CLK
i_pixclk => bchHdr[0].CLK
i_pixclk => bchHdr[1].CLK
i_pixclk => bchHdr[2].CLK
i_pixclk => bchHdr[3].CLK
i_pixclk => bchHdr[4].CLK
i_pixclk => bchHdr[5].CLK
i_pixclk => bchHdr[6].CLK
i_pixclk => bchHdr[7].CLK
i_pixclk => dataChannel0[0].CLK
i_pixclk => dataChannel0[1].CLK
i_pixclk => dataChannel0[2].CLK
i_pixclk => dataChannel0[3].CLK
i_pixclk => subpacket[0][0].CLK
i_pixclk => subpacket[0][1].CLK
i_pixclk => subpacket[0][2].CLK
i_pixclk => subpacket[0][3].CLK
i_pixclk => subpacket[0][4].CLK
i_pixclk => subpacket[0][5].CLK
i_pixclk => subpacket[0][6].CLK
i_pixclk => subpacket[0][7].CLK
i_pixclk => subpacket[0][8].CLK
i_pixclk => subpacket[0][9].CLK
i_pixclk => subpacket[0][10].CLK
i_pixclk => subpacket[0][11].CLK
i_pixclk => subpacket[0][12].CLK
i_pixclk => subpacket[0][13].CLK
i_pixclk => subpacket[0][14].CLK
i_pixclk => subpacket[0][15].CLK
i_pixclk => subpacket[0][16].CLK
i_pixclk => subpacket[0][17].CLK
i_pixclk => subpacket[0][18].CLK
i_pixclk => subpacket[0][19].CLK
i_pixclk => subpacket[0][20].CLK
i_pixclk => subpacket[0][21].CLK
i_pixclk => subpacket[0][22].CLK
i_pixclk => subpacket[0][23].CLK
i_pixclk => subpacket[0][24].CLK
i_pixclk => subpacket[0][25].CLK
i_pixclk => subpacket[0][26].CLK
i_pixclk => subpacket[0][27].CLK
i_pixclk => subpacket[0][28].CLK
i_pixclk => subpacket[0][29].CLK
i_pixclk => subpacket[0][30].CLK
i_pixclk => subpacket[0][31].CLK
i_pixclk => subpacket[0][32].CLK
i_pixclk => subpacket[0][33].CLK
i_pixclk => subpacket[0][34].CLK
i_pixclk => subpacket[0][35].CLK
i_pixclk => subpacket[0][36].CLK
i_pixclk => subpacket[0][37].CLK
i_pixclk => subpacket[0][38].CLK
i_pixclk => subpacket[0][39].CLK
i_pixclk => subpacket[0][40].CLK
i_pixclk => subpacket[0][41].CLK
i_pixclk => subpacket[0][42].CLK
i_pixclk => subpacket[0][43].CLK
i_pixclk => subpacket[0][44].CLK
i_pixclk => subpacket[0][45].CLK
i_pixclk => subpacket[0][46].CLK
i_pixclk => subpacket[0][47].CLK
i_pixclk => subpacket[0][48].CLK
i_pixclk => subpacket[0][49].CLK
i_pixclk => subpacket[0][50].CLK
i_pixclk => subpacket[0][51].CLK
i_pixclk => subpacket[0][52].CLK
i_pixclk => subpacket[0][53].CLK
i_pixclk => subpacket[0][54].CLK
i_pixclk => subpacket[0][55].CLK
i_pixclk => subpacket[1][0].CLK
i_pixclk => subpacket[1][1].CLK
i_pixclk => subpacket[1][2].CLK
i_pixclk => subpacket[1][3].CLK
i_pixclk => subpacket[1][4].CLK
i_pixclk => subpacket[1][5].CLK
i_pixclk => subpacket[1][6].CLK
i_pixclk => subpacket[1][7].CLK
i_pixclk => subpacket[1][8].CLK
i_pixclk => subpacket[1][9].CLK
i_pixclk => subpacket[1][10].CLK
i_pixclk => subpacket[1][11].CLK
i_pixclk => subpacket[1][12].CLK
i_pixclk => subpacket[1][13].CLK
i_pixclk => subpacket[1][14].CLK
i_pixclk => subpacket[1][15].CLK
i_pixclk => subpacket[1][16].CLK
i_pixclk => subpacket[1][17].CLK
i_pixclk => subpacket[1][18].CLK
i_pixclk => subpacket[1][19].CLK
i_pixclk => subpacket[1][20].CLK
i_pixclk => subpacket[1][21].CLK
i_pixclk => subpacket[1][22].CLK
i_pixclk => subpacket[1][23].CLK
i_pixclk => subpacket[1][24].CLK
i_pixclk => subpacket[1][25].CLK
i_pixclk => subpacket[1][26].CLK
i_pixclk => subpacket[1][27].CLK
i_pixclk => subpacket[1][28].CLK
i_pixclk => subpacket[1][29].CLK
i_pixclk => subpacket[1][30].CLK
i_pixclk => subpacket[1][31].CLK
i_pixclk => subpacket[1][32].CLK
i_pixclk => subpacket[1][33].CLK
i_pixclk => subpacket[1][34].CLK
i_pixclk => subpacket[1][35].CLK
i_pixclk => subpacket[1][36].CLK
i_pixclk => subpacket[1][37].CLK
i_pixclk => subpacket[1][38].CLK
i_pixclk => subpacket[1][39].CLK
i_pixclk => subpacket[1][40].CLK
i_pixclk => subpacket[1][41].CLK
i_pixclk => subpacket[1][42].CLK
i_pixclk => subpacket[1][43].CLK
i_pixclk => subpacket[1][44].CLK
i_pixclk => subpacket[1][45].CLK
i_pixclk => subpacket[1][46].CLK
i_pixclk => subpacket[1][47].CLK
i_pixclk => subpacket[1][48].CLK
i_pixclk => subpacket[1][49].CLK
i_pixclk => subpacket[1][50].CLK
i_pixclk => subpacket[1][51].CLK
i_pixclk => subpacket[1][52].CLK
i_pixclk => subpacket[1][53].CLK
i_pixclk => subpacket[1][54].CLK
i_pixclk => subpacket[1][55].CLK
i_pixclk => subpacket[2][0].CLK
i_pixclk => subpacket[2][1].CLK
i_pixclk => subpacket[2][2].CLK
i_pixclk => subpacket[2][3].CLK
i_pixclk => subpacket[2][4].CLK
i_pixclk => subpacket[2][5].CLK
i_pixclk => subpacket[2][6].CLK
i_pixclk => subpacket[2][7].CLK
i_pixclk => subpacket[2][8].CLK
i_pixclk => subpacket[2][9].CLK
i_pixclk => subpacket[2][10].CLK
i_pixclk => subpacket[2][11].CLK
i_pixclk => subpacket[2][12].CLK
i_pixclk => subpacket[2][13].CLK
i_pixclk => subpacket[2][14].CLK
i_pixclk => subpacket[2][15].CLK
i_pixclk => subpacket[2][16].CLK
i_pixclk => subpacket[2][17].CLK
i_pixclk => subpacket[2][18].CLK
i_pixclk => subpacket[2][19].CLK
i_pixclk => subpacket[2][20].CLK
i_pixclk => subpacket[2][21].CLK
i_pixclk => subpacket[2][22].CLK
i_pixclk => subpacket[2][23].CLK
i_pixclk => subpacket[2][24].CLK
i_pixclk => subpacket[2][25].CLK
i_pixclk => subpacket[2][26].CLK
i_pixclk => subpacket[2][27].CLK
i_pixclk => subpacket[2][28].CLK
i_pixclk => subpacket[2][29].CLK
i_pixclk => subpacket[2][30].CLK
i_pixclk => subpacket[2][31].CLK
i_pixclk => subpacket[2][32].CLK
i_pixclk => subpacket[2][33].CLK
i_pixclk => subpacket[2][34].CLK
i_pixclk => subpacket[2][35].CLK
i_pixclk => subpacket[2][36].CLK
i_pixclk => subpacket[2][37].CLK
i_pixclk => subpacket[2][38].CLK
i_pixclk => subpacket[2][39].CLK
i_pixclk => subpacket[2][40].CLK
i_pixclk => subpacket[2][41].CLK
i_pixclk => subpacket[2][42].CLK
i_pixclk => subpacket[2][43].CLK
i_pixclk => subpacket[2][44].CLK
i_pixclk => subpacket[2][45].CLK
i_pixclk => subpacket[2][46].CLK
i_pixclk => subpacket[2][47].CLK
i_pixclk => subpacket[2][48].CLK
i_pixclk => subpacket[2][49].CLK
i_pixclk => subpacket[2][50].CLK
i_pixclk => subpacket[2][51].CLK
i_pixclk => subpacket[2][52].CLK
i_pixclk => subpacket[2][53].CLK
i_pixclk => subpacket[2][54].CLK
i_pixclk => subpacket[2][55].CLK
i_pixclk => subpacket[3][0].CLK
i_pixclk => subpacket[3][1].CLK
i_pixclk => subpacket[3][2].CLK
i_pixclk => subpacket[3][3].CLK
i_pixclk => subpacket[3][4].CLK
i_pixclk => subpacket[3][5].CLK
i_pixclk => subpacket[3][6].CLK
i_pixclk => subpacket[3][7].CLK
i_pixclk => subpacket[3][8].CLK
i_pixclk => subpacket[3][9].CLK
i_pixclk => subpacket[3][10].CLK
i_pixclk => subpacket[3][11].CLK
i_pixclk => subpacket[3][12].CLK
i_pixclk => subpacket[3][13].CLK
i_pixclk => subpacket[3][14].CLK
i_pixclk => subpacket[3][15].CLK
i_pixclk => subpacket[3][16].CLK
i_pixclk => subpacket[3][17].CLK
i_pixclk => subpacket[3][18].CLK
i_pixclk => subpacket[3][19].CLK
i_pixclk => subpacket[3][20].CLK
i_pixclk => subpacket[3][21].CLK
i_pixclk => subpacket[3][22].CLK
i_pixclk => subpacket[3][23].CLK
i_pixclk => subpacket[3][24].CLK
i_pixclk => subpacket[3][25].CLK
i_pixclk => subpacket[3][26].CLK
i_pixclk => subpacket[3][27].CLK
i_pixclk => subpacket[3][28].CLK
i_pixclk => subpacket[3][29].CLK
i_pixclk => subpacket[3][30].CLK
i_pixclk => subpacket[3][31].CLK
i_pixclk => subpacket[3][32].CLK
i_pixclk => subpacket[3][33].CLK
i_pixclk => subpacket[3][34].CLK
i_pixclk => subpacket[3][35].CLK
i_pixclk => subpacket[3][36].CLK
i_pixclk => subpacket[3][37].CLK
i_pixclk => subpacket[3][38].CLK
i_pixclk => subpacket[3][39].CLK
i_pixclk => subpacket[3][40].CLK
i_pixclk => subpacket[3][41].CLK
i_pixclk => subpacket[3][42].CLK
i_pixclk => subpacket[3][43].CLK
i_pixclk => subpacket[3][44].CLK
i_pixclk => subpacket[3][45].CLK
i_pixclk => subpacket[3][46].CLK
i_pixclk => subpacket[3][47].CLK
i_pixclk => subpacket[3][48].CLK
i_pixclk => subpacket[3][49].CLK
i_pixclk => subpacket[3][50].CLK
i_pixclk => subpacket[3][51].CLK
i_pixclk => subpacket[3][52].CLK
i_pixclk => subpacket[3][53].CLK
i_pixclk => subpacket[3][54].CLK
i_pixclk => subpacket[3][55].CLK
i_pixclk => packetHeader[0].CLK
i_pixclk => packetHeader[1].CLK
i_pixclk => packetHeader[2].CLK
i_pixclk => packetHeader[3].CLK
i_pixclk => packetHeader[4].CLK
i_pixclk => packetHeader[5].CLK
i_pixclk => packetHeader[6].CLK
i_pixclk => packetHeader[7].CLK
i_pixclk => packetHeader[8].CLK
i_pixclk => packetHeader[9].CLK
i_pixclk => packetHeader[10].CLK
i_pixclk => packetHeader[11].CLK
i_pixclk => packetHeader[12].CLK
i_pixclk => packetHeader[13].CLK
i_pixclk => packetHeader[14].CLK
i_pixclk => packetHeader[15].CLK
i_pixclk => packetHeader[16].CLK
i_pixclk => packetHeader[17].CLK
i_pixclk => packetHeader[18].CLK
i_pixclk => packetHeader[19].CLK
i_pixclk => packetHeader[20].CLK
i_pixclk => packetHeader[21].CLK
i_pixclk => packetHeader[22].CLK
i_pixclk => packetHeader[23].CLK
i_pixclk => tercData.CLK
i_pixclk => audioRAvg[0].CLK
i_pixclk => audioRAvg[1].CLK
i_pixclk => audioRAvg[2].CLK
i_pixclk => audioRAvg[3].CLK
i_pixclk => audioRAvg[4].CLK
i_pixclk => audioRAvg[5].CLK
i_pixclk => audioRAvg[6].CLK
i_pixclk => audioRAvg[7].CLK
i_pixclk => audioRAvg[8].CLK
i_pixclk => audioRAvg[9].CLK
i_pixclk => audioRAvg[10].CLK
i_pixclk => audioRAvg[11].CLK
i_pixclk => audioRAvg[12].CLK
i_pixclk => audioRAvg[13].CLK
i_pixclk => audioRAvg[14].CLK
i_pixclk => audioRAvg[15].CLK
i_pixclk => audioLAvg[0].CLK
i_pixclk => audioLAvg[1].CLK
i_pixclk => audioLAvg[2].CLK
i_pixclk => audioLAvg[3].CLK
i_pixclk => audioLAvg[4].CLK
i_pixclk => audioLAvg[5].CLK
i_pixclk => audioLAvg[6].CLK
i_pixclk => audioLAvg[7].CLK
i_pixclk => audioLAvg[8].CLK
i_pixclk => audioLAvg[9].CLK
i_pixclk => audioLAvg[10].CLK
i_pixclk => audioLAvg[11].CLK
i_pixclk => audioLAvg[12].CLK
i_pixclk => audioLAvg[13].CLK
i_pixclk => audioLAvg[14].CLK
i_pixclk => audioLAvg[15].CLK
i_pixclk => audioAvgCnt[0].CLK
i_pixclk => audioAvgCnt[1].CLK
i_pixclk => audioAvgCnt[2].CLK
i_pixclk => audioAvgCnt[3].CLK
i_pixclk => audioAvgCnt[4].CLK
i_pixclk => audioAvgCnt[5].CLK
i_pixclk => audioAvgCnt[6].CLK
i_pixclk => audioAvgCnt[7].CLK
i_pixclk => audioAvgCnt[8].CLK
i_pixclk => audioAvgCnt[9].CLK
i_pixclk => audioAvgCnt[10].CLK
i_pixclk => audioRAvgSum[0].CLK
i_pixclk => audioRAvgSum[1].CLK
i_pixclk => audioRAvgSum[2].CLK
i_pixclk => audioRAvgSum[3].CLK
i_pixclk => audioRAvgSum[4].CLK
i_pixclk => audioRAvgSum[5].CLK
i_pixclk => audioRAvgSum[6].CLK
i_pixclk => audioRAvgSum[7].CLK
i_pixclk => audioRAvgSum[8].CLK
i_pixclk => audioRAvgSum[9].CLK
i_pixclk => audioRAvgSum[10].CLK
i_pixclk => audioRAvgSum[11].CLK
i_pixclk => audioRAvgSum[12].CLK
i_pixclk => audioRAvgSum[13].CLK
i_pixclk => audioRAvgSum[14].CLK
i_pixclk => audioRAvgSum[15].CLK
i_pixclk => audioRAvgSum[16].CLK
i_pixclk => audioRAvgSum[17].CLK
i_pixclk => audioRAvgSum[18].CLK
i_pixclk => audioRAvgSum[19].CLK
i_pixclk => audioRAvgSum[20].CLK
i_pixclk => audioRAvgSum[21].CLK
i_pixclk => audioRAvgSum[22].CLK
i_pixclk => audioRAvgSum[23].CLK
i_pixclk => audioRAvgSum[24].CLK
i_pixclk => audioRAvgSum[25].CLK
i_pixclk => audioLAvgSum[0].CLK
i_pixclk => audioLAvgSum[1].CLK
i_pixclk => audioLAvgSum[2].CLK
i_pixclk => audioLAvgSum[3].CLK
i_pixclk => audioLAvgSum[4].CLK
i_pixclk => audioLAvgSum[5].CLK
i_pixclk => audioLAvgSum[6].CLK
i_pixclk => audioLAvgSum[7].CLK
i_pixclk => audioLAvgSum[8].CLK
i_pixclk => audioLAvgSum[9].CLK
i_pixclk => audioLAvgSum[10].CLK
i_pixclk => audioLAvgSum[11].CLK
i_pixclk => audioLAvgSum[12].CLK
i_pixclk => audioLAvgSum[13].CLK
i_pixclk => audioLAvgSum[14].CLK
i_pixclk => audioLAvgSum[15].CLK
i_pixclk => audioLAvgSum[16].CLK
i_pixclk => audioLAvgSum[17].CLK
i_pixclk => audioLAvgSum[18].CLK
i_pixclk => audioLAvgSum[19].CLK
i_pixclk => audioLAvgSum[20].CLK
i_pixclk => audioLAvgSum[21].CLK
i_pixclk => audioLAvgSum[22].CLK
i_pixclk => audioLAvgSum[23].CLK
i_pixclk => audioLAvgSum[24].CLK
i_pixclk => audioLAvgSum[25].CLK
i_pixclk => samplesHead[0].CLK
i_pixclk => samplesHead[1].CLK
i_pixclk => channelStatusIdx[0].CLK
i_pixclk => channelStatusIdx[1].CLK
i_pixclk => channelStatusIdx[2].CLK
i_pixclk => channelStatusIdx[3].CLK
i_pixclk => channelStatusIdx[4].CLK
i_pixclk => channelStatusIdx[5].CLK
i_pixclk => channelStatusIdx[6].CLK
i_pixclk => channelStatusIdx[7].CLK
i_pixclk => audioSubPacket[0][0].CLK
i_pixclk => audioSubPacket[0][1].CLK
i_pixclk => audioSubPacket[0][2].CLK
i_pixclk => audioSubPacket[0][3].CLK
i_pixclk => audioSubPacket[0][4].CLK
i_pixclk => audioSubPacket[0][5].CLK
i_pixclk => audioSubPacket[0][6].CLK
i_pixclk => audioSubPacket[0][7].CLK
i_pixclk => audioSubPacket[0][8].CLK
i_pixclk => audioSubPacket[0][9].CLK
i_pixclk => audioSubPacket[0][10].CLK
i_pixclk => audioSubPacket[0][11].CLK
i_pixclk => audioSubPacket[0][12].CLK
i_pixclk => audioSubPacket[0][13].CLK
i_pixclk => audioSubPacket[0][14].CLK
i_pixclk => audioSubPacket[0][15].CLK
i_pixclk => audioSubPacket[0][16].CLK
i_pixclk => audioSubPacket[0][17].CLK
i_pixclk => audioSubPacket[0][18].CLK
i_pixclk => audioSubPacket[0][19].CLK
i_pixclk => audioSubPacket[0][20].CLK
i_pixclk => audioSubPacket[0][21].CLK
i_pixclk => audioSubPacket[0][22].CLK
i_pixclk => audioSubPacket[0][23].CLK
i_pixclk => audioSubPacket[0][24].CLK
i_pixclk => audioSubPacket[0][25].CLK
i_pixclk => audioSubPacket[0][26].CLK
i_pixclk => audioSubPacket[0][27].CLK
i_pixclk => audioSubPacket[0][28].CLK
i_pixclk => audioSubPacket[0][29].CLK
i_pixclk => audioSubPacket[0][30].CLK
i_pixclk => audioSubPacket[0][31].CLK
i_pixclk => audioSubPacket[0][32].CLK
i_pixclk => audioSubPacket[0][33].CLK
i_pixclk => audioSubPacket[0][34].CLK
i_pixclk => audioSubPacket[0][35].CLK
i_pixclk => audioSubPacket[0][36].CLK
i_pixclk => audioSubPacket[0][37].CLK
i_pixclk => audioSubPacket[0][38].CLK
i_pixclk => audioSubPacket[0][39].CLK
i_pixclk => audioSubPacket[0][40].CLK
i_pixclk => audioSubPacket[0][41].CLK
i_pixclk => audioSubPacket[0][42].CLK
i_pixclk => audioSubPacket[0][43].CLK
i_pixclk => audioSubPacket[0][44].CLK
i_pixclk => audioSubPacket[0][45].CLK
i_pixclk => audioSubPacket[0][46].CLK
i_pixclk => audioSubPacket[0][47].CLK
i_pixclk => audioSubPacket[0][48].CLK
i_pixclk => audioSubPacket[0][49].CLK
i_pixclk => audioSubPacket[0][50].CLK
i_pixclk => audioSubPacket[0][51].CLK
i_pixclk => audioSubPacket[0][52].CLK
i_pixclk => audioSubPacket[0][53].CLK
i_pixclk => audioSubPacket[0][54].CLK
i_pixclk => audioSubPacket[0][55].CLK
i_pixclk => audioSubPacket[1][0].CLK
i_pixclk => audioSubPacket[1][1].CLK
i_pixclk => audioSubPacket[1][2].CLK
i_pixclk => audioSubPacket[1][3].CLK
i_pixclk => audioSubPacket[1][4].CLK
i_pixclk => audioSubPacket[1][5].CLK
i_pixclk => audioSubPacket[1][6].CLK
i_pixclk => audioSubPacket[1][7].CLK
i_pixclk => audioSubPacket[1][8].CLK
i_pixclk => audioSubPacket[1][9].CLK
i_pixclk => audioSubPacket[1][10].CLK
i_pixclk => audioSubPacket[1][11].CLK
i_pixclk => audioSubPacket[1][12].CLK
i_pixclk => audioSubPacket[1][13].CLK
i_pixclk => audioSubPacket[1][14].CLK
i_pixclk => audioSubPacket[1][15].CLK
i_pixclk => audioSubPacket[1][16].CLK
i_pixclk => audioSubPacket[1][17].CLK
i_pixclk => audioSubPacket[1][18].CLK
i_pixclk => audioSubPacket[1][19].CLK
i_pixclk => audioSubPacket[1][20].CLK
i_pixclk => audioSubPacket[1][21].CLK
i_pixclk => audioSubPacket[1][22].CLK
i_pixclk => audioSubPacket[1][23].CLK
i_pixclk => audioSubPacket[1][24].CLK
i_pixclk => audioSubPacket[1][25].CLK
i_pixclk => audioSubPacket[1][26].CLK
i_pixclk => audioSubPacket[1][27].CLK
i_pixclk => audioSubPacket[1][28].CLK
i_pixclk => audioSubPacket[1][29].CLK
i_pixclk => audioSubPacket[1][30].CLK
i_pixclk => audioSubPacket[1][31].CLK
i_pixclk => audioSubPacket[1][32].CLK
i_pixclk => audioSubPacket[1][33].CLK
i_pixclk => audioSubPacket[1][34].CLK
i_pixclk => audioSubPacket[1][35].CLK
i_pixclk => audioSubPacket[1][36].CLK
i_pixclk => audioSubPacket[1][37].CLK
i_pixclk => audioSubPacket[1][38].CLK
i_pixclk => audioSubPacket[1][39].CLK
i_pixclk => audioSubPacket[1][40].CLK
i_pixclk => audioSubPacket[1][41].CLK
i_pixclk => audioSubPacket[1][42].CLK
i_pixclk => audioSubPacket[1][43].CLK
i_pixclk => audioSubPacket[1][44].CLK
i_pixclk => audioSubPacket[1][45].CLK
i_pixclk => audioSubPacket[1][46].CLK
i_pixclk => audioSubPacket[1][47].CLK
i_pixclk => audioSubPacket[1][48].CLK
i_pixclk => audioSubPacket[1][49].CLK
i_pixclk => audioSubPacket[1][50].CLK
i_pixclk => audioSubPacket[1][51].CLK
i_pixclk => audioSubPacket[1][52].CLK
i_pixclk => audioSubPacket[1][53].CLK
i_pixclk => audioSubPacket[1][54].CLK
i_pixclk => audioSubPacket[1][55].CLK
i_pixclk => audioSubPacket[2][0].CLK
i_pixclk => audioSubPacket[2][1].CLK
i_pixclk => audioSubPacket[2][2].CLK
i_pixclk => audioSubPacket[2][3].CLK
i_pixclk => audioSubPacket[2][4].CLK
i_pixclk => audioSubPacket[2][5].CLK
i_pixclk => audioSubPacket[2][6].CLK
i_pixclk => audioSubPacket[2][7].CLK
i_pixclk => audioSubPacket[2][8].CLK
i_pixclk => audioSubPacket[2][9].CLK
i_pixclk => audioSubPacket[2][10].CLK
i_pixclk => audioSubPacket[2][11].CLK
i_pixclk => audioSubPacket[2][12].CLK
i_pixclk => audioSubPacket[2][13].CLK
i_pixclk => audioSubPacket[2][14].CLK
i_pixclk => audioSubPacket[2][15].CLK
i_pixclk => audioSubPacket[2][16].CLK
i_pixclk => audioSubPacket[2][17].CLK
i_pixclk => audioSubPacket[2][18].CLK
i_pixclk => audioSubPacket[2][19].CLK
i_pixclk => audioSubPacket[2][20].CLK
i_pixclk => audioSubPacket[2][21].CLK
i_pixclk => audioSubPacket[2][22].CLK
i_pixclk => audioSubPacket[2][23].CLK
i_pixclk => audioSubPacket[2][24].CLK
i_pixclk => audioSubPacket[2][25].CLK
i_pixclk => audioSubPacket[2][26].CLK
i_pixclk => audioSubPacket[2][27].CLK
i_pixclk => audioSubPacket[2][28].CLK
i_pixclk => audioSubPacket[2][29].CLK
i_pixclk => audioSubPacket[2][30].CLK
i_pixclk => audioSubPacket[2][31].CLK
i_pixclk => audioSubPacket[2][32].CLK
i_pixclk => audioSubPacket[2][33].CLK
i_pixclk => audioSubPacket[2][34].CLK
i_pixclk => audioSubPacket[2][35].CLK
i_pixclk => audioSubPacket[2][36].CLK
i_pixclk => audioSubPacket[2][37].CLK
i_pixclk => audioSubPacket[2][38].CLK
i_pixclk => audioSubPacket[2][39].CLK
i_pixclk => audioSubPacket[2][40].CLK
i_pixclk => audioSubPacket[2][41].CLK
i_pixclk => audioSubPacket[2][42].CLK
i_pixclk => audioSubPacket[2][43].CLK
i_pixclk => audioSubPacket[2][44].CLK
i_pixclk => audioSubPacket[2][45].CLK
i_pixclk => audioSubPacket[2][46].CLK
i_pixclk => audioSubPacket[2][47].CLK
i_pixclk => audioSubPacket[2][48].CLK
i_pixclk => audioSubPacket[2][49].CLK
i_pixclk => audioSubPacket[2][50].CLK
i_pixclk => audioSubPacket[2][51].CLK
i_pixclk => audioSubPacket[2][52].CLK
i_pixclk => audioSubPacket[2][53].CLK
i_pixclk => audioSubPacket[2][54].CLK
i_pixclk => audioSubPacket[2][55].CLK
i_pixclk => audioSubPacket[3][0].CLK
i_pixclk => audioSubPacket[3][1].CLK
i_pixclk => audioSubPacket[3][2].CLK
i_pixclk => audioSubPacket[3][3].CLK
i_pixclk => audioSubPacket[3][4].CLK
i_pixclk => audioSubPacket[3][5].CLK
i_pixclk => audioSubPacket[3][6].CLK
i_pixclk => audioSubPacket[3][7].CLK
i_pixclk => audioSubPacket[3][8].CLK
i_pixclk => audioSubPacket[3][9].CLK
i_pixclk => audioSubPacket[3][10].CLK
i_pixclk => audioSubPacket[3][11].CLK
i_pixclk => audioSubPacket[3][12].CLK
i_pixclk => audioSubPacket[3][13].CLK
i_pixclk => audioSubPacket[3][14].CLK
i_pixclk => audioSubPacket[3][15].CLK
i_pixclk => audioSubPacket[3][16].CLK
i_pixclk => audioSubPacket[3][17].CLK
i_pixclk => audioSubPacket[3][18].CLK
i_pixclk => audioSubPacket[3][19].CLK
i_pixclk => audioSubPacket[3][20].CLK
i_pixclk => audioSubPacket[3][21].CLK
i_pixclk => audioSubPacket[3][22].CLK
i_pixclk => audioSubPacket[3][23].CLK
i_pixclk => audioSubPacket[3][24].CLK
i_pixclk => audioSubPacket[3][25].CLK
i_pixclk => audioSubPacket[3][26].CLK
i_pixclk => audioSubPacket[3][27].CLK
i_pixclk => audioSubPacket[3][28].CLK
i_pixclk => audioSubPacket[3][29].CLK
i_pixclk => audioSubPacket[3][30].CLK
i_pixclk => audioSubPacket[3][31].CLK
i_pixclk => audioSubPacket[3][32].CLK
i_pixclk => audioSubPacket[3][33].CLK
i_pixclk => audioSubPacket[3][34].CLK
i_pixclk => audioSubPacket[3][35].CLK
i_pixclk => audioSubPacket[3][36].CLK
i_pixclk => audioSubPacket[3][37].CLK
i_pixclk => audioSubPacket[3][38].CLK
i_pixclk => audioSubPacket[3][39].CLK
i_pixclk => audioSubPacket[3][40].CLK
i_pixclk => audioSubPacket[3][41].CLK
i_pixclk => audioSubPacket[3][42].CLK
i_pixclk => audioSubPacket[3][43].CLK
i_pixclk => audioSubPacket[3][44].CLK
i_pixclk => audioSubPacket[3][45].CLK
i_pixclk => audioSubPacket[3][46].CLK
i_pixclk => audioSubPacket[3][47].CLK
i_pixclk => audioSubPacket[3][48].CLK
i_pixclk => audioSubPacket[3][49].CLK
i_pixclk => audioSubPacket[3][50].CLK
i_pixclk => audioSubPacket[3][51].CLK
i_pixclk => audioSubPacket[3][52].CLK
i_pixclk => audioSubPacket[3][53].CLK
i_pixclk => audioSubPacket[3][54].CLK
i_pixclk => audioSubPacket[3][55].CLK
i_pixclk => audioPacketHeader[0].CLK
i_pixclk => audioPacketHeader[1].CLK
i_pixclk => audioPacketHeader[2].CLK
i_pixclk => audioPacketHeader[3].CLK
i_pixclk => audioPacketHeader[4].CLK
i_pixclk => audioPacketHeader[5].CLK
i_pixclk => audioPacketHeader[6].CLK
i_pixclk => audioPacketHeader[7].CLK
i_pixclk => audioPacketHeader[8].CLK
i_pixclk => audioPacketHeader[9].CLK
i_pixclk => audioPacketHeader[10].CLK
i_pixclk => audioPacketHeader[11].CLK
i_pixclk => audioPacketHeader[12].CLK
i_pixclk => audioPacketHeader[13].CLK
i_pixclk => audioPacketHeader[14].CLK
i_pixclk => audioPacketHeader[15].CLK
i_pixclk => audioPacketHeader[16].CLK
i_pixclk => audioPacketHeader[17].CLK
i_pixclk => audioPacketHeader[18].CLK
i_pixclk => audioPacketHeader[19].CLK
i_pixclk => audioPacketHeader[20].CLK
i_pixclk => audioPacketHeader[21].CLK
i_pixclk => audioPacketHeader[22].CLK
i_pixclk => audioPacketHeader[23].CLK
i_pixclk => audioTimer[4].CLK
i_pixclk => audioTimer[5].CLK
i_pixclk => audioTimer[6].CLK
i_pixclk => audioTimer[7].CLK
i_pixclk => audioTimer[8].CLK
i_pixclk => audioTimer[9].CLK
i_pixclk => audioTimer[10].CLK
i_pixclk => audioTimer[11].CLK
i_pixclk => audioTimer[12].CLK
i_pixclk => audioTimer[13].CLK
i_pixclk => audioTimer[14].CLK
i_pixclk => audioTimer[15].CLK
i_pixclk => audioTimer[16].CLK
i_hSync => dataChannel0.DATAB
i_hSync => dataChannel0.DATAB
i_hSync => always0.IN1
i_hSync => prevHSync.DATAIN
i_vSync => dataChannel0.DATAB
i_vSync => dataChannel0.DATAB
i_blank => always0.IN1
i_blank => prevBlank.DATAIN
i_blank => always0.IN1
i_audioL[0] => Add5.IN26
i_audioL[1] => Add5.IN25
i_audioL[2] => Add5.IN24
i_audioL[3] => Add5.IN23
i_audioL[4] => Add5.IN22
i_audioL[5] => Add5.IN21
i_audioL[6] => Add5.IN20
i_audioL[7] => Add5.IN19
i_audioL[8] => Add5.IN18
i_audioL[9] => Add5.IN17
i_audioL[10] => Add5.IN16
i_audioL[11] => Add5.IN15
i_audioL[12] => Add5.IN14
i_audioL[13] => Add5.IN13
i_audioL[14] => Add5.IN12
i_audioL[15] => Add5.IN11
i_audioR[0] => Add6.IN26
i_audioR[1] => Add6.IN25
i_audioR[2] => Add6.IN24
i_audioR[3] => Add6.IN23
i_audioR[4] => Add6.IN22
i_audioR[5] => Add6.IN21
i_audioR[6] => Add6.IN20
i_audioR[7] => Add6.IN19
i_audioR[8] => Add6.IN18
i_audioR[9] => Add6.IN17
i_audioR[10] => Add6.IN16
i_audioR[11] => Add6.IN15
i_audioR[12] => Add6.IN14
i_audioR[13] => Add6.IN13
i_audioR[14] => Add6.IN12
i_audioR[15] => Add6.IN11
o_d0[0] <= dataChannel0[0].DB_MAX_OUTPUT_PORT_TYPE
o_d0[1] <= dataChannel0[1].DB_MAX_OUTPUT_PORT_TYPE
o_d0[2] <= dataChannel0[2].DB_MAX_OUTPUT_PORT_TYPE
o_d0[3] <= dataChannel0[3].DB_MAX_OUTPUT_PORT_TYPE
o_d1[0] <= dataChannel1[0].DB_MAX_OUTPUT_PORT_TYPE
o_d1[1] <= dataChannel1[1].DB_MAX_OUTPUT_PORT_TYPE
o_d1[2] <= dataChannel1[2].DB_MAX_OUTPUT_PORT_TYPE
o_d1[3] <= dataChannel1[3].DB_MAX_OUTPUT_PORT_TYPE
o_d2[0] <= dataChannel2[0].DB_MAX_OUTPUT_PORT_TYPE
o_d2[1] <= dataChannel2[1].DB_MAX_OUTPUT_PORT_TYPE
o_d2[2] <= dataChannel2[2].DB_MAX_OUTPUT_PORT_TYPE
o_d2[3] <= dataChannel2[3].DB_MAX_OUTPUT_PORT_TYPE
o_data <= tercData.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|encoder:enc0
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|encoder:enc1
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|encoder:enc2
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|altddio_out1:ddio_inst
datain_h[0] => altddio_out:ALTDDIO_OUT_component.datain_h[0]
datain_h[1] => altddio_out:ALTDDIO_OUT_component.datain_h[1]
datain_h[2] => altddio_out:ALTDDIO_OUT_component.datain_h[2]
datain_h[3] => altddio_out:ALTDDIO_OUT_component.datain_h[3]
datain_h[4] => altddio_out:ALTDDIO_OUT_component.datain_h[4]
datain_h[5] => altddio_out:ALTDDIO_OUT_component.datain_h[5]
datain_h[6] => altddio_out:ALTDDIO_OUT_component.datain_h[6]
datain_h[7] => altddio_out:ALTDDIO_OUT_component.datain_h[7]
datain_l[0] => altddio_out:ALTDDIO_OUT_component.datain_l[0]
datain_l[1] => altddio_out:ALTDDIO_OUT_component.datain_l[1]
datain_l[2] => altddio_out:ALTDDIO_OUT_component.datain_l[2]
datain_l[3] => altddio_out:ALTDDIO_OUT_component.datain_l[3]
datain_l[4] => altddio_out:ALTDDIO_OUT_component.datain_l[4]
datain_l[5] => altddio_out:ALTDDIO_OUT_component.datain_l[5]
datain_l[6] => altddio_out:ALTDDIO_OUT_component.datain_l[6]
datain_l[7] => altddio_out:ALTDDIO_OUT_component.datain_l[7]
outclock => altddio_out:ALTDDIO_OUT_component.outclock
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout[0]
dataout[1] <= altddio_out:ALTDDIO_OUT_component.dataout[1]
dataout[2] <= altddio_out:ALTDDIO_OUT_component.dataout[2]
dataout[3] <= altddio_out:ALTDDIO_OUT_component.dataout[3]
dataout[4] <= altddio_out:ALTDDIO_OUT_component.dataout[4]
dataout[5] <= altddio_out:ALTDDIO_OUT_component.dataout[5]
dataout[6] <= altddio_out:ALTDDIO_OUT_component.dataout[6]
dataout[7] <= altddio_out:ALTDDIO_OUT_component.dataout[7]


|basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_n8j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_n8j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_n8j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_n8j:auto_generated.datain_h[3]
datain_h[4] => ddio_out_n8j:auto_generated.datain_h[4]
datain_h[5] => ddio_out_n8j:auto_generated.datain_h[5]
datain_h[6] => ddio_out_n8j:auto_generated.datain_h[6]
datain_h[7] => ddio_out_n8j:auto_generated.datain_h[7]
datain_l[0] => ddio_out_n8j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_n8j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_n8j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_n8j:auto_generated.datain_l[3]
datain_l[4] => ddio_out_n8j:auto_generated.datain_l[4]
datain_l[5] => ddio_out_n8j:auto_generated.datain_l[5]
datain_l[6] => ddio_out_n8j:auto_generated.datain_l[6]
datain_l[7] => ddio_out_n8j:auto_generated.datain_l[7]
outclock => ddio_out_n8j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_n8j:auto_generated.dataout[0]
dataout[1] <> ddio_out_n8j:auto_generated.dataout[1]
dataout[2] <> ddio_out_n8j:auto_generated.dataout[2]
dataout[3] <> ddio_out_n8j:auto_generated.dataout[3]
dataout[4] <> ddio_out_n8j:auto_generated.dataout[4]
dataout[5] <> ddio_out_n8j:auto_generated.dataout[5]
dataout[6] <> ddio_out_n8j:auto_generated.dataout[6]
dataout[7] <> ddio_out_n8j:auto_generated.dataout[7]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>
oe_out[5] <= <GND>
oe_out[6] <= <GND>
oe_out[7] <= <GND>


|basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n8j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_h[5] => ddio_outa[5].DATAINHI
datain_h[6] => ddio_outa[6].DATAINHI
datain_h[7] => ddio_outa[7].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
datain_l[5] => ddio_outa[5].DATAINLO
datain_l[6] => ddio_outa[6].DATAINLO
datain_l[7] => ddio_outa[7].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
dataout[5] <= ddio_outa[5].DATAOUT
dataout[6] <= ddio_outa[6].DATAOUT
dataout[7] <= ddio_outa[7].DATAOUT
outclock => ddio_outa[7].CLKHI
outclock => ddio_outa[7].CLKLO
outclock => ddio_outa[7].MUXSEL
outclock => ddio_outa[6].CLKHI
outclock => ddio_outa[6].CLKLO
outclock => ddio_outa[6].MUXSEL
outclock => ddio_outa[5].CLKHI
outclock => ddio_outa[5].CLKLO
outclock => ddio_outa[5].MUXSEL
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|basic|sync:U3
I_CLK => counter[0].CLK
I_CLK => counter[1].CLK
I_CLK => counter[2].CLK
I_CLK => counter[3].CLK
I_CLK => counter[4].CLK
I_CLK => counter[5].CLK
I_CLK => vcnt[0].CLK
I_CLK => vcnt[1].CLK
I_CLK => vcnt[2].CLK
I_CLK => vcnt[3].CLK
I_CLK => vcnt[4].CLK
I_CLK => vcnt[5].CLK
I_CLK => vcnt[6].CLK
I_CLK => vcnt[7].CLK
I_CLK => vcnt[8].CLK
I_CLK => vcnt[9].CLK
I_CLK => hcnt[0].CLK
I_CLK => hcnt[1].CLK
I_CLK => hcnt[2].CLK
I_CLK => hcnt[3].CLK
I_CLK => hcnt[4].CLK
I_CLK => hcnt[5].CLK
I_CLK => hcnt[6].CLK
I_CLK => hcnt[7].CLK
I_CLK => hcnt[8].CLK
I_CLK => hcnt[9].CLK
I_EN => counter[4].ENA
I_EN => counter[3].ENA
I_EN => counter[2].ENA
I_EN => counter[1].ENA
I_EN => counter[0].ENA
I_EN => counter[5].ENA
I_EN => vcnt[0].ENA
I_EN => vcnt[1].ENA
I_EN => vcnt[2].ENA
I_EN => vcnt[3].ENA
I_EN => vcnt[4].ENA
I_EN => vcnt[5].ENA
I_EN => vcnt[6].ENA
I_EN => vcnt[7].ENA
I_EN => vcnt[8].ENA
I_EN => vcnt[9].ENA
I_EN => hcnt[0].ENA
I_EN => hcnt[1].ENA
I_EN => hcnt[2].ENA
I_EN => hcnt[3].ENA
I_EN => hcnt[4].ENA
I_EN => hcnt[5].ENA
I_EN => hcnt[6].ENA
I_EN => hcnt[7].ENA
I_EN => hcnt[8].ENA
I_EN => hcnt[9].ENA
O_HCNT[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
O_INT <= int.DB_MAX_OUTPUT_PORT_TYPE
O_FLASH <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
O_BLANK <= blank.DB_MAX_OUTPUT_PORT_TYPE
O_HSYNC <= hsync.DB_MAX_OUTPUT_PORT_TYPE
O_VSYNC <= vsync.DB_MAX_OUTPUT_PORT_TYPE


|basic|vga_zx:U4
I_CLK => paper1.CLK
I_CLK => attr_reg[0].CLK
I_CLK => attr_reg[1].CLK
I_CLK => attr_reg[2].CLK
I_CLK => attr_reg[3].CLK
I_CLK => attr_reg[4].CLK
I_CLK => attr_reg[5].CLK
I_CLK => attr_reg[6].CLK
I_CLK => attr_reg[7].CLK
I_CLK => pixel_reg[0].CLK
I_CLK => pixel_reg[1].CLK
I_CLK => pixel_reg[2].CLK
I_CLK => pixel_reg[3].CLK
I_CLK => pixel_reg[4].CLK
I_CLK => pixel_reg[5].CLK
I_CLK => pixel_reg[6].CLK
I_CLK => vid_reg[0].CLK
I_CLK => vid_reg[1].CLK
I_CLK => vid_reg[2].CLK
I_CLK => vid_reg[3].CLK
I_CLK => vid_reg[4].CLK
I_CLK => vid_reg[5].CLK
I_CLK => vid_reg[6].CLK
I_CLK => vid_reg[7].CLK
I_CLK => addr_reg[0].CLK
I_CLK => addr_reg[1].CLK
I_CLK => addr_reg[2].CLK
I_CLK => addr_reg[3].CLK
I_CLK => addr_reg[4].CLK
I_CLK => addr_reg[5].CLK
I_CLK => addr_reg[6].CLK
I_CLK => addr_reg[7].CLK
I_CLK => addr_reg[8].CLK
I_CLK => addr_reg[9].CLK
I_CLK => addr_reg[10].CLK
I_CLK => addr_reg[11].CLK
I_CLK => addr_reg[12].CLK
I_CLK => pixel.CLK
I_CLK => spec_v_count_reg[0].CLK
I_CLK => spec_v_count_reg[1].CLK
I_CLK => spec_v_count_reg[2].CLK
I_CLK => spec_v_count_reg[3].CLK
I_CLK => spec_v_count_reg[4].CLK
I_CLK => spec_v_count_reg[5].CLK
I_CLK => spec_v_count_reg[6].CLK
I_CLK => spec_v_count_reg[7].CLK
I_CLK => spec_v_count_reg[8].CLK
I_CLK => spec_v_count_reg[9].CLK
I_CLK => spec_h_count_reg[0].CLK
I_CLK => spec_h_count_reg[1].CLK
I_CLK => spec_h_count_reg[2].CLK
I_CLK => spec_h_count_reg[3].CLK
I_CLK => spec_h_count_reg[4].CLK
I_CLK => spec_h_count_reg[5].CLK
I_CLK => spec_h_count_reg[6].CLK
I_CLK => spec_h_count_reg[7].CLK
I_CLK => spec_h_count_reg[8].CLK
I_CLK => spec_h_count_reg[9].CLK
I_CLKEN => attr_reg[0].ENA
I_CLKEN => paper1.ENA
I_CLKEN => attr_reg[1].ENA
I_CLKEN => attr_reg[2].ENA
I_CLKEN => attr_reg[3].ENA
I_CLKEN => attr_reg[4].ENA
I_CLKEN => attr_reg[5].ENA
I_CLKEN => attr_reg[6].ENA
I_CLKEN => attr_reg[7].ENA
I_CLKEN => pixel_reg[0].ENA
I_CLKEN => pixel_reg[1].ENA
I_CLKEN => pixel_reg[2].ENA
I_CLKEN => pixel_reg[3].ENA
I_CLKEN => pixel_reg[4].ENA
I_CLKEN => pixel_reg[5].ENA
I_CLKEN => pixel_reg[6].ENA
I_CLKEN => vid_reg[0].ENA
I_CLKEN => vid_reg[1].ENA
I_CLKEN => vid_reg[2].ENA
I_CLKEN => vid_reg[3].ENA
I_CLKEN => vid_reg[4].ENA
I_CLKEN => vid_reg[5].ENA
I_CLKEN => vid_reg[6].ENA
I_CLKEN => vid_reg[7].ENA
I_CLKEN => addr_reg[0].ENA
I_CLKEN => addr_reg[1].ENA
I_CLKEN => addr_reg[2].ENA
I_CLKEN => addr_reg[3].ENA
I_CLKEN => addr_reg[4].ENA
I_CLKEN => addr_reg[5].ENA
I_CLKEN => addr_reg[6].ENA
I_CLKEN => addr_reg[7].ENA
I_CLKEN => addr_reg[8].ENA
I_CLKEN => addr_reg[9].ENA
I_CLKEN => addr_reg[10].ENA
I_CLKEN => addr_reg[11].ENA
I_CLKEN => addr_reg[12].ENA
I_CLKEN => pixel.ENA
I_CLKEN => spec_v_count_reg[0].ENA
I_CLKEN => spec_v_count_reg[1].ENA
I_CLKEN => spec_v_count_reg[2].ENA
I_CLKEN => spec_v_count_reg[3].ENA
I_CLKEN => spec_v_count_reg[4].ENA
I_CLKEN => spec_v_count_reg[5].ENA
I_CLKEN => spec_v_count_reg[6].ENA
I_CLKEN => spec_v_count_reg[7].ENA
I_CLKEN => spec_v_count_reg[8].ENA
I_CLKEN => spec_v_count_reg[9].ENA
I_CLKEN => spec_h_count_reg[0].ENA
I_CLKEN => spec_h_count_reg[1].ENA
I_CLKEN => spec_h_count_reg[2].ENA
I_CLKEN => spec_h_count_reg[3].ENA
I_CLKEN => spec_h_count_reg[4].ENA
I_CLKEN => spec_h_count_reg[5].ENA
I_CLKEN => spec_h_count_reg[6].ENA
I_CLKEN => spec_h_count_reg[7].ENA
I_CLKEN => spec_h_count_reg[8].ENA
I_CLKEN => spec_h_count_reg[9].ENA
I_DATA[0] => Mux21.IN0
I_DATA[0] => Mux36.IN0
I_DATA[1] => Mux20.IN0
I_DATA[1] => Mux35.IN0
I_DATA[2] => Mux19.IN0
I_DATA[2] => Mux34.IN0
I_DATA[3] => Mux18.IN0
I_DATA[3] => Mux33.IN0
I_DATA[4] => Mux17.IN0
I_DATA[4] => Mux32.IN0
I_DATA[5] => Mux16.IN0
I_DATA[5] => Mux31.IN0
I_DATA[6] => Mux15.IN0
I_DATA[6] => Mux30.IN0
I_DATA[7] => Mux14.IN0
I_DATA[7] => Mux29.IN0
I_BORDER[0] => vga_rgb.DATAA
I_BORDER[1] => vga_rgb.DATAA
I_BORDER[2] => vga_rgb.DATAA
I_HCNT[0] => Equal0.IN21
I_HCNT[0] => Equal1.IN21
I_HCNT[1] => Equal0.IN20
I_HCNT[1] => Equal1.IN20
I_HCNT[2] => Equal0.IN19
I_HCNT[2] => Equal1.IN19
I_HCNT[3] => Equal0.IN18
I_HCNT[3] => Equal1.IN18
I_HCNT[4] => Equal0.IN17
I_HCNT[4] => Equal1.IN17
I_HCNT[5] => Equal0.IN16
I_HCNT[5] => Equal1.IN16
I_HCNT[6] => Equal0.IN15
I_HCNT[6] => Equal1.IN15
I_HCNT[7] => Equal0.IN14
I_HCNT[7] => Equal1.IN14
I_HCNT[8] => Equal0.IN13
I_HCNT[8] => Equal1.IN13
I_HCNT[9] => Equal0.IN12
I_HCNT[9] => Equal1.IN12
I_VCNT[0] => Equal2.IN21
I_VCNT[1] => Equal2.IN20
I_VCNT[2] => Equal2.IN19
I_VCNT[3] => Equal2.IN18
I_VCNT[4] => Equal2.IN17
I_VCNT[5] => Equal2.IN16
I_VCNT[6] => Equal2.IN15
I_VCNT[7] => Equal2.IN14
I_VCNT[8] => Equal2.IN13
I_VCNT[9] => Equal2.IN12
I_BLANK => vga_rgb.OUTPUTSELECT
I_BLANK => vga_rgb.OUTPUTSELECT
I_BLANK => vga_rgb.OUTPUTSELECT
I_BLANK => vga_rgb.OUTPUTSELECT
I_BLANK => vga_rgb.OUTPUTSELECT
I_BLANK => vga_rgb.OUTPUTSELECT
I_FLASH => vga_rgb.IN1
O_ADDR[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[8] <= addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[9] <= addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[10] <= addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[11] <= addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[12] <= addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
O_PAPER <= paper1.DB_MAX_OUTPUT_PORT_TYPE
O_RED[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_RED[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|basic|vram:U5|altsyncram:altsyncram_component
wren_a => altsyncram_qjd2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qjd2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qjd2:auto_generated.data_a[0]
data_a[1] => altsyncram_qjd2:auto_generated.data_a[1]
data_a[2] => altsyncram_qjd2:auto_generated.data_a[2]
data_a[3] => altsyncram_qjd2:auto_generated.data_a[3]
data_a[4] => altsyncram_qjd2:auto_generated.data_a[4]
data_a[5] => altsyncram_qjd2:auto_generated.data_a[5]
data_a[6] => altsyncram_qjd2:auto_generated.data_a[6]
data_a[7] => altsyncram_qjd2:auto_generated.data_a[7]
data_b[0] => altsyncram_qjd2:auto_generated.data_b[0]
data_b[1] => altsyncram_qjd2:auto_generated.data_b[1]
data_b[2] => altsyncram_qjd2:auto_generated.data_b[2]
data_b[3] => altsyncram_qjd2:auto_generated.data_b[3]
data_b[4] => altsyncram_qjd2:auto_generated.data_b[4]
data_b[5] => altsyncram_qjd2:auto_generated.data_b[5]
data_b[6] => altsyncram_qjd2:auto_generated.data_b[6]
data_b[7] => altsyncram_qjd2:auto_generated.data_b[7]
address_a[0] => altsyncram_qjd2:auto_generated.address_a[0]
address_a[1] => altsyncram_qjd2:auto_generated.address_a[1]
address_a[2] => altsyncram_qjd2:auto_generated.address_a[2]
address_a[3] => altsyncram_qjd2:auto_generated.address_a[3]
address_a[4] => altsyncram_qjd2:auto_generated.address_a[4]
address_a[5] => altsyncram_qjd2:auto_generated.address_a[5]
address_a[6] => altsyncram_qjd2:auto_generated.address_a[6]
address_a[7] => altsyncram_qjd2:auto_generated.address_a[7]
address_a[8] => altsyncram_qjd2:auto_generated.address_a[8]
address_a[9] => altsyncram_qjd2:auto_generated.address_a[9]
address_a[10] => altsyncram_qjd2:auto_generated.address_a[10]
address_a[11] => altsyncram_qjd2:auto_generated.address_a[11]
address_a[12] => altsyncram_qjd2:auto_generated.address_a[12]
address_a[13] => altsyncram_qjd2:auto_generated.address_a[13]
address_b[0] => altsyncram_qjd2:auto_generated.address_b[0]
address_b[1] => altsyncram_qjd2:auto_generated.address_b[1]
address_b[2] => altsyncram_qjd2:auto_generated.address_b[2]
address_b[3] => altsyncram_qjd2:auto_generated.address_b[3]
address_b[4] => altsyncram_qjd2:auto_generated.address_b[4]
address_b[5] => altsyncram_qjd2:auto_generated.address_b[5]
address_b[6] => altsyncram_qjd2:auto_generated.address_b[6]
address_b[7] => altsyncram_qjd2:auto_generated.address_b[7]
address_b[8] => altsyncram_qjd2:auto_generated.address_b[8]
address_b[9] => altsyncram_qjd2:auto_generated.address_b[9]
address_b[10] => altsyncram_qjd2:auto_generated.address_b[10]
address_b[11] => altsyncram_qjd2:auto_generated.address_b[11]
address_b[12] => altsyncram_qjd2:auto_generated.address_b[12]
address_b[13] => altsyncram_qjd2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjd2:auto_generated.clock0
clock1 => altsyncram_qjd2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qjd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qjd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qjd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qjd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qjd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qjd2:auto_generated.q_a[7]
q_b[0] <= altsyncram_qjd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qjd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qjd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qjd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qjd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qjd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qjd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qjd2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_ara:decode2.data[0]
address_a[13] => decode_37a:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_ara:decode3.data[0]
address_b[13] => decode_37a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_qlb:mux4.result[0]
q_a[1] <= mux_qlb:mux4.result[1]
q_a[2] <= mux_qlb:mux4.result[2]
q_a[3] <= mux_qlb:mux4.result[3]
q_a[4] <= mux_qlb:mux4.result[4]
q_a[5] <= mux_qlb:mux4.result[5]
q_a[6] <= mux_qlb:mux4.result[6]
q_a[7] <= mux_qlb:mux4.result[7]
q_b[0] <= mux_qlb:mux5.result[0]
q_b[1] <= mux_qlb:mux5.result[1]
q_b[2] <= mux_qlb:mux5.result[2]
q_b[3] <= mux_qlb:mux5.result[3]
q_b[4] <= mux_qlb:mux5.result[4]
q_b[5] <= mux_qlb:mux5.result[5]
q_b[6] <= mux_qlb:mux5.result[6]
q_b[7] <= mux_qlb:mux5.result[7]
wren_a => decode_ara:decode2.enable
wren_b => decode_ara:decode3.enable


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_ara:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_ara:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_37a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|decode_37a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|mux_qlb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_qjd2:auto_generated|mux_qlb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|basic|rom:U6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|basic|rom:U6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_76a1:auto_generated.address_a[0]
address_a[1] => altsyncram_76a1:auto_generated.address_a[1]
address_a[2] => altsyncram_76a1:auto_generated.address_a[2]
address_a[3] => altsyncram_76a1:auto_generated.address_a[3]
address_a[4] => altsyncram_76a1:auto_generated.address_a[4]
address_a[5] => altsyncram_76a1:auto_generated.address_a[5]
address_a[6] => altsyncram_76a1:auto_generated.address_a[6]
address_a[7] => altsyncram_76a1:auto_generated.address_a[7]
address_a[8] => altsyncram_76a1:auto_generated.address_a[8]
address_a[9] => altsyncram_76a1:auto_generated.address_a[9]
address_a[10] => altsyncram_76a1:auto_generated.address_a[10]
address_a[11] => altsyncram_76a1:auto_generated.address_a[11]
address_a[12] => altsyncram_76a1:auto_generated.address_a[12]
address_a[13] => altsyncram_76a1:auto_generated.address_a[13]
address_a[14] => altsyncram_76a1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_76a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_76a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_76a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_76a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_76a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_76a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_76a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_76a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_76a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|basic|rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_57a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_57a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_slb:mux2.result[0]
q_a[1] <= mux_slb:mux2.result[1]
q_a[2] <= mux_slb:mux2.result[2]
q_a[3] <= mux_slb:mux2.result[3]
q_a[4] <= mux_slb:mux2.result[4]
q_a[5] <= mux_slb:mux2.result[5]
q_a[6] <= mux_slb:mux2.result[6]
q_a[7] <= mux_slb:mux2.result[7]


|basic|rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated|decode_57a:rden_decode
data[0] => w_anode108w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode131w[1].IN0
data[0] => w_anode140w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode122w[2].IN0
data[1] => w_anode131w[2].IN1
data[1] => w_anode140w[2].IN1
eq[0] <= w_anode108w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode122w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode131w[2].DB_MAX_OUTPUT_PORT_TYPE


|basic|rom:U6|altsyncram:altsyncram_component|altsyncram_76a1:auto_generated|mux_slb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|basic|sdram:U7
I_CLK => data_reg[0].CLK
I_CLK => data_reg[1].CLK
I_CLK => data_reg[2].CLK
I_CLK => data_reg[3].CLK
I_CLK => data_reg[4].CLK
I_CLK => data_reg[5].CLK
I_CLK => data_reg[6].CLK
I_CLK => data_reg[7].CLK
I_CLK => O_CLK.DATAIN
I_CLK => data[0].CLK
I_CLK => data[1].CLK
I_CLK => data[2].CLK
I_CLK => data[3].CLK
I_CLK => data[4].CLK
I_CLK => data[5].CLK
I_CLK => data[6].CLK
I_CLK => data[7].CLK
I_CLK => address[0].CLK
I_CLK => address[1].CLK
I_CLK => address[2].CLK
I_CLK => address[3].CLK
I_CLK => address[4].CLK
I_CLK => address[5].CLK
I_CLK => address[6].CLK
I_CLK => address[7].CLK
I_CLK => address[8].CLK
I_CLK => address[9].CLK
I_CLK => idle1.CLK
I_CLK => sdr_dq[0].CLK
I_CLK => sdr_dq[0]~en.CLK
I_CLK => sdr_dq[1].CLK
I_CLK => sdr_dq[1]~en.CLK
I_CLK => sdr_dq[2].CLK
I_CLK => sdr_dq[2]~en.CLK
I_CLK => sdr_dq[3].CLK
I_CLK => sdr_dq[3]~en.CLK
I_CLK => sdr_dq[4].CLK
I_CLK => sdr_dq[4]~en.CLK
I_CLK => sdr_dq[5].CLK
I_CLK => sdr_dq[5]~en.CLK
I_CLK => sdr_dq[6].CLK
I_CLK => sdr_dq[6]~en.CLK
I_CLK => sdr_dq[7].CLK
I_CLK => sdr_dq[7]~en.CLK
I_CLK => state[0].CLK
I_CLK => state[1].CLK
I_CLK => state[2].CLK
I_CLK => state[3].CLK
I_CLK => state[4].CLK
I_CLK => sdr_dqm.CLK
I_CLK => sdr_ba[0].CLK
I_CLK => sdr_ba[1].CLK
I_CLK => sdr_a[0].CLK
I_CLK => sdr_a[1].CLK
I_CLK => sdr_a[2].CLK
I_CLK => sdr_a[3].CLK
I_CLK => sdr_a[4].CLK
I_CLK => sdr_a[5].CLK
I_CLK => sdr_a[6].CLK
I_CLK => sdr_a[7].CLK
I_CLK => sdr_a[8].CLK
I_CLK => sdr_a[9].CLK
I_CLK => sdr_a[10].CLK
I_CLK => sdr_a[11].CLK
I_CLK => sdr_a[12].CLK
I_CLK => sdr_cmd[0].CLK
I_CLK => sdr_cmd[1].CLK
I_CLK => sdr_cmd[2].CLK
I_ADDR[0] => address.DATAB
I_ADDR[0] => address.DATAB
I_ADDR[1] => address.DATAB
I_ADDR[1] => address.DATAB
I_ADDR[2] => address.DATAB
I_ADDR[2] => address.DATAB
I_ADDR[3] => address.DATAB
I_ADDR[3] => address.DATAB
I_ADDR[4] => address.DATAB
I_ADDR[4] => address.DATAB
I_ADDR[5] => address.DATAB
I_ADDR[5] => address.DATAB
I_ADDR[6] => address.DATAB
I_ADDR[6] => address.DATAB
I_ADDR[7] => address.DATAB
I_ADDR[7] => address.DATAB
I_ADDR[8] => address.DATAB
I_ADDR[8] => address.DATAB
I_ADDR[9] => address.DATAB
I_ADDR[9] => address.DATAB
I_ADDR[10] => sdr_ba.DATAB
I_ADDR[10] => sdr_ba.DATAB
I_ADDR[11] => sdr_ba.DATAB
I_ADDR[11] => sdr_ba.DATAB
I_ADDR[12] => sdr_a.DATAB
I_ADDR[12] => sdr_a.DATAB
I_ADDR[13] => sdr_a.DATAB
I_ADDR[13] => sdr_a.DATAB
I_ADDR[14] => sdr_a.DATAB
I_ADDR[14] => sdr_a.DATAB
I_ADDR[15] => sdr_a.DATAB
I_ADDR[15] => sdr_a.DATAB
I_ADDR[16] => sdr_a.DATAB
I_ADDR[16] => sdr_a.DATAB
I_ADDR[17] => sdr_a.DATAB
I_ADDR[17] => sdr_a.DATAB
I_ADDR[18] => sdr_a.DATAB
I_ADDR[18] => sdr_a.DATAB
I_ADDR[19] => sdr_a.DATAB
I_ADDR[19] => sdr_a.DATAB
I_ADDR[20] => sdr_a.DATAB
I_ADDR[20] => sdr_a.DATAB
I_ADDR[21] => sdr_a.DATAB
I_ADDR[21] => sdr_a.DATAB
I_ADDR[22] => sdr_a.DATAB
I_ADDR[22] => sdr_a.DATAB
I_ADDR[23] => sdr_a.DATAB
I_ADDR[23] => sdr_a.DATAB
I_ADDR[24] => sdr_a.DATAB
I_ADDR[24] => sdr_a.DATAB
I_DATA[0] => data.DATAB
I_DATA[1] => data.DATAB
I_DATA[2] => data.DATAB
I_DATA[3] => data.DATAB
I_DATA[4] => data.DATAB
I_DATA[5] => data.DATAB
I_DATA[6] => data.DATAB
I_DATA[7] => data.DATAB
O_DATA[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
I_WR => idle1.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => sdr_cmd.OUTPUTSELECT
I_WR => sdr_ba.OUTPUTSELECT
I_WR => sdr_ba.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_RD => idle1.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => sdr_cmd.OUTPUTSELECT
I_RD => sdr_ba.OUTPUTSELECT
I_RD => sdr_ba.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => idle1.DATAA
I_RFSH => sdr_cmd.DATAA
O_IDLE <= idle1.DB_MAX_OUTPUT_PORT_TYPE
O_CLK <= I_CLK.DB_MAX_OUTPUT_PORT_TYPE
O_RAS <= sdr_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
O_CAS <= sdr_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
O_WE <= sdr_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
O_DQM <= sdr_dqm.DB_MAX_OUTPUT_PORT_TYPE
O_BA[0] <= sdr_ba[0].DB_MAX_OUTPUT_PORT_TYPE
O_BA[1] <= sdr_ba[1].DB_MAX_OUTPUT_PORT_TYPE
O_MA[0] <= sdr_a[0].DB_MAX_OUTPUT_PORT_TYPE
O_MA[1] <= sdr_a[1].DB_MAX_OUTPUT_PORT_TYPE
O_MA[2] <= sdr_a[2].DB_MAX_OUTPUT_PORT_TYPE
O_MA[3] <= sdr_a[3].DB_MAX_OUTPUT_PORT_TYPE
O_MA[4] <= sdr_a[4].DB_MAX_OUTPUT_PORT_TYPE
O_MA[5] <= sdr_a[5].DB_MAX_OUTPUT_PORT_TYPE
O_MA[6] <= sdr_a[6].DB_MAX_OUTPUT_PORT_TYPE
O_MA[7] <= sdr_a[7].DB_MAX_OUTPUT_PORT_TYPE
O_MA[8] <= sdr_a[8].DB_MAX_OUTPUT_PORT_TYPE
O_MA[9] <= sdr_a[9].DB_MAX_OUTPUT_PORT_TYPE
O_MA[10] <= sdr_a[10].DB_MAX_OUTPUT_PORT_TYPE
O_MA[11] <= sdr_a[11].DB_MAX_OUTPUT_PORT_TYPE
O_MA[12] <= sdr_a[12].DB_MAX_OUTPUT_PORT_TYPE
IO_DQ[0] <> IO_DQ[0]
IO_DQ[1] <> IO_DQ[1]
IO_DQ[2] <> IO_DQ[2]
IO_DQ[3] <> IO_DQ[3]
IO_DQ[4] <> IO_DQ[4]
IO_DQ[5] <> IO_DQ[5]
IO_DQ[6] <> IO_DQ[6]
IO_DQ[7] <> IO_DQ[7]


|basic|divmmc:U8
I_CLK => O_SCLK.IN1
I_CLK => automap.CLK
I_CLK => detect.CLK
I_CLK => reg_e3[0].CLK
I_CLK => reg_e3[1].CLK
I_CLK => reg_e3[2].CLK
I_CLK => reg_e3[3].CLK
I_CLK => reg_e3[4].CLK
I_CLK => reg_e3[5].CLK
I_CLK => reg_e3[6].CLK
I_CLK => reg_e3[7].CLK
I_CLK => cs.CLK
I_CLK => shift_in[0].CLK
I_CLK => shift_in[1].CLK
I_CLK => shift_in[2].CLK
I_CLK => shift_in[3].CLK
I_CLK => shift_in[4].CLK
I_CLK => shift_in[5].CLK
I_CLK => shift_in[6].CLK
I_CLK => shift_in[7].CLK
I_CLK => shift_out[0].CLK
I_CLK => shift_out[1].CLK
I_CLK => shift_out[2].CLK
I_CLK => shift_out[3].CLK
I_CLK => shift_out[4].CLK
I_CLK => shift_out[5].CLK
I_CLK => shift_out[6].CLK
I_CLK => shift_out[7].CLK
I_CLK => cnt[0].CLK
I_CLK => cnt[1].CLK
I_CLK => cnt[2].CLK
I_CLK => cnt[3].CLK
I_CS => process_0.IN1
I_CS => process_1.IN1
I_CS => process_1.IN1
I_CS => process_1.IN1
I_CS => process_2.IN1
I_CS => process_3.IN1
I_RESET => reg_e3[0].ACLR
I_RESET => reg_e3[1].ACLR
I_RESET => reg_e3[2].ACLR
I_RESET => reg_e3[3].ACLR
I_RESET => reg_e3[4].ACLR
I_RESET => reg_e3[5].ACLR
I_RESET => reg_e3[6].ACLR
I_RESET => reg_e3[7].ACLR
I_RESET => cs.PRESET
I_ADDR[0] => Equal0.IN15
I_ADDR[0] => Equal1.IN15
I_ADDR[0] => Equal2.IN31
I_ADDR[0] => Equal3.IN31
I_ADDR[0] => Equal4.IN31
I_ADDR[0] => Equal5.IN31
I_ADDR[0] => Equal6.IN31
I_ADDR[0] => Equal7.IN31
I_ADDR[0] => Equal10.IN15
I_ADDR[1] => Equal0.IN14
I_ADDR[1] => Equal1.IN14
I_ADDR[1] => Equal2.IN30
I_ADDR[1] => Equal3.IN30
I_ADDR[1] => Equal4.IN30
I_ADDR[1] => Equal5.IN30
I_ADDR[1] => Equal6.IN30
I_ADDR[1] => Equal7.IN30
I_ADDR[1] => Equal10.IN14
I_ADDR[2] => Equal0.IN13
I_ADDR[2] => Equal1.IN13
I_ADDR[2] => Equal2.IN29
I_ADDR[2] => Equal3.IN29
I_ADDR[2] => Equal4.IN29
I_ADDR[2] => Equal5.IN29
I_ADDR[2] => Equal6.IN29
I_ADDR[2] => Equal7.IN29
I_ADDR[2] => Equal10.IN13
I_ADDR[3] => Equal0.IN12
I_ADDR[3] => Equal1.IN12
I_ADDR[3] => Equal2.IN28
I_ADDR[3] => Equal3.IN28
I_ADDR[3] => Equal4.IN28
I_ADDR[3] => Equal5.IN28
I_ADDR[3] => Equal6.IN28
I_ADDR[3] => Equal7.IN28
I_ADDR[3] => Equal8.IN25
I_ADDR[3] => Equal10.IN12
I_ADDR[4] => Equal0.IN11
I_ADDR[4] => Equal1.IN11
I_ADDR[4] => Equal2.IN27
I_ADDR[4] => Equal3.IN27
I_ADDR[4] => Equal4.IN27
I_ADDR[4] => Equal5.IN27
I_ADDR[4] => Equal6.IN27
I_ADDR[4] => Equal7.IN27
I_ADDR[4] => Equal8.IN24
I_ADDR[4] => Equal10.IN11
I_ADDR[5] => Equal0.IN10
I_ADDR[5] => Equal1.IN10
I_ADDR[5] => Equal2.IN26
I_ADDR[5] => Equal3.IN26
I_ADDR[5] => Equal4.IN26
I_ADDR[5] => Equal5.IN26
I_ADDR[5] => Equal6.IN26
I_ADDR[5] => Equal7.IN26
I_ADDR[5] => Equal8.IN23
I_ADDR[5] => Equal10.IN10
I_ADDR[6] => Equal0.IN9
I_ADDR[6] => Equal1.IN9
I_ADDR[6] => Equal2.IN25
I_ADDR[6] => Equal3.IN25
I_ADDR[6] => Equal4.IN25
I_ADDR[6] => Equal5.IN25
I_ADDR[6] => Equal6.IN25
I_ADDR[6] => Equal7.IN25
I_ADDR[6] => Equal8.IN22
I_ADDR[6] => Equal10.IN9
I_ADDR[7] => Equal0.IN8
I_ADDR[7] => Equal1.IN8
I_ADDR[7] => Equal2.IN24
I_ADDR[7] => Equal3.IN24
I_ADDR[7] => Equal4.IN24
I_ADDR[7] => Equal5.IN24
I_ADDR[7] => Equal6.IN24
I_ADDR[7] => Equal7.IN24
I_ADDR[7] => Equal8.IN21
I_ADDR[7] => Equal10.IN8
I_ADDR[8] => Equal2.IN23
I_ADDR[8] => Equal3.IN23
I_ADDR[8] => Equal4.IN23
I_ADDR[8] => Equal5.IN23
I_ADDR[8] => Equal6.IN23
I_ADDR[8] => Equal7.IN23
I_ADDR[8] => Equal8.IN20
I_ADDR[8] => Equal9.IN15
I_ADDR[9] => Equal2.IN22
I_ADDR[9] => Equal3.IN22
I_ADDR[9] => Equal4.IN22
I_ADDR[9] => Equal5.IN22
I_ADDR[9] => Equal6.IN22
I_ADDR[9] => Equal7.IN22
I_ADDR[9] => Equal8.IN19
I_ADDR[9] => Equal9.IN14
I_ADDR[10] => Equal2.IN21
I_ADDR[10] => Equal3.IN21
I_ADDR[10] => Equal4.IN21
I_ADDR[10] => Equal5.IN21
I_ADDR[10] => Equal6.IN21
I_ADDR[10] => Equal7.IN21
I_ADDR[10] => Equal8.IN18
I_ADDR[10] => Equal9.IN13
I_ADDR[11] => Equal2.IN20
I_ADDR[11] => Equal3.IN20
I_ADDR[11] => Equal4.IN20
I_ADDR[11] => Equal5.IN20
I_ADDR[11] => Equal6.IN20
I_ADDR[11] => Equal7.IN20
I_ADDR[11] => Equal8.IN17
I_ADDR[11] => Equal9.IN12
I_ADDR[12] => Equal2.IN19
I_ADDR[12] => Equal3.IN19
I_ADDR[12] => Equal4.IN19
I_ADDR[12] => Equal5.IN19
I_ADDR[12] => Equal6.IN19
I_ADDR[12] => Equal7.IN19
I_ADDR[12] => Equal8.IN16
I_ADDR[12] => Equal9.IN11
I_ADDR[13] => Equal2.IN18
I_ADDR[13] => Equal3.IN18
I_ADDR[13] => Equal4.IN18
I_ADDR[13] => Equal5.IN18
I_ADDR[13] => Equal6.IN18
I_ADDR[13] => Equal7.IN18
I_ADDR[13] => Equal8.IN15
I_ADDR[13] => Equal9.IN10
I_ADDR[14] => Equal2.IN17
I_ADDR[14] => Equal3.IN17
I_ADDR[14] => Equal4.IN17
I_ADDR[14] => Equal5.IN17
I_ADDR[14] => Equal6.IN17
I_ADDR[14] => Equal7.IN17
I_ADDR[14] => Equal8.IN14
I_ADDR[14] => Equal9.IN9
I_ADDR[15] => Equal2.IN16
I_ADDR[15] => Equal3.IN16
I_ADDR[15] => Equal4.IN16
I_ADDR[15] => Equal5.IN16
I_ADDR[15] => Equal6.IN16
I_ADDR[15] => Equal7.IN16
I_ADDR[15] => Equal8.IN13
I_ADDR[15] => Equal9.IN8
I_DATA[0] => shift_out.DATAB
I_DATA[0] => cs.DATAIN
I_DATA[0] => reg_e3[0].DATAIN
I_DATA[1] => shift_out.DATAB
I_DATA[1] => reg_e3[1].DATAIN
I_DATA[2] => shift_out.DATAB
I_DATA[2] => reg_e3[2].DATAIN
I_DATA[3] => shift_out.DATAB
I_DATA[3] => reg_e3[3].DATAIN
I_DATA[4] => shift_out.DATAB
I_DATA[4] => reg_e3[4].DATAIN
I_DATA[5] => shift_out.DATAB
I_DATA[5] => reg_e3[5].DATAIN
I_DATA[6] => shift_out.DATAB
I_DATA[6] => reg_e3[6].DATAIN
I_DATA[7] => shift_out.DATAB
I_DATA[7] => reg_e3[7].DATAIN
O_DATA[0] <= shift_in[0].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= shift_in[1].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= shift_in[2].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= shift_in[3].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= shift_in[4].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= shift_in[5].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= shift_in[6].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= shift_in[7].DB_MAX_OUTPUT_PORT_TYPE
I_WR_N => process_0.IN0
I_WR_N => process_3.IN1
I_WR_N => process_2.IN0
I_RD_N => process_2.IN1
I_RD_N => process_1.IN1
I_IORQ_N => process_0.IN1
I_IORQ_N => process_3.IN1
I_IORQ_N => process_2.IN1
I_MREQ_N => process_1.IN0
I_MREQ_N => process_1.IN0
I_M1_N => process_1.IN1
I_RFSH_N => process_1.IN1
O_E3REG[0] <= reg_e3[0].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[1] <= reg_e3[1].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[2] <= reg_e3[2].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[3] <= reg_e3[3].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[4] <= reg_e3[4].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[5] <= reg_e3[5].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[6] <= reg_e3[6].DB_MAX_OUTPUT_PORT_TYPE
O_E3REG[7] <= reg_e3[7].DB_MAX_OUTPUT_PORT_TYPE
O_AMAP <= automap.DB_MAX_OUTPUT_PORT_TYPE
O_CS_N <= cs.DB_MAX_OUTPUT_PORT_TYPE
O_SCLK <= O_SCLK.DB_MAX_OUTPUT_PORT_TYPE
O_MOSI <= shift_out[7].DB_MAX_OUTPUT_PORT_TYPE
I_MISO => shift_in[0].DATAIN


|basic|soundrive:U9
I_RESET => process_0.IN0
I_CLK => O_COVOX_D[0]~reg0.CLK
I_CLK => O_COVOX_D[1]~reg0.CLK
I_CLK => O_COVOX_D[2]~reg0.CLK
I_CLK => O_COVOX_D[3]~reg0.CLK
I_CLK => O_COVOX_D[4]~reg0.CLK
I_CLK => O_COVOX_D[5]~reg0.CLK
I_CLK => O_COVOX_D[6]~reg0.CLK
I_CLK => O_COVOX_D[7]~reg0.CLK
I_CLK => O_COVOX_C[0]~reg0.CLK
I_CLK => O_COVOX_C[1]~reg0.CLK
I_CLK => O_COVOX_C[2]~reg0.CLK
I_CLK => O_COVOX_C[3]~reg0.CLK
I_CLK => O_COVOX_C[4]~reg0.CLK
I_CLK => O_COVOX_C[5]~reg0.CLK
I_CLK => O_COVOX_C[6]~reg0.CLK
I_CLK => O_COVOX_C[7]~reg0.CLK
I_CLK => O_COVOX_B[0]~reg0.CLK
I_CLK => O_COVOX_B[1]~reg0.CLK
I_CLK => O_COVOX_B[2]~reg0.CLK
I_CLK => O_COVOX_B[3]~reg0.CLK
I_CLK => O_COVOX_B[4]~reg0.CLK
I_CLK => O_COVOX_B[5]~reg0.CLK
I_CLK => O_COVOX_B[6]~reg0.CLK
I_CLK => O_COVOX_B[7]~reg0.CLK
I_CLK => O_COVOX_A[0]~reg0.CLK
I_CLK => O_COVOX_A[1]~reg0.CLK
I_CLK => O_COVOX_A[2]~reg0.CLK
I_CLK => O_COVOX_A[3]~reg0.CLK
I_CLK => O_COVOX_A[4]~reg0.CLK
I_CLK => O_COVOX_A[5]~reg0.CLK
I_CLK => O_COVOX_A[6]~reg0.CLK
I_CLK => O_COVOX_A[7]~reg0.CLK
I_CS => process_0.IN1
I_ADDR[0] => Equal0.IN7
I_ADDR[0] => Equal1.IN7
I_ADDR[0] => Equal2.IN7
I_ADDR[0] => Equal3.IN7
I_ADDR[0] => Equal4.IN7
I_ADDR[1] => Equal0.IN6
I_ADDR[1] => Equal1.IN6
I_ADDR[1] => Equal2.IN6
I_ADDR[1] => Equal3.IN6
I_ADDR[1] => Equal4.IN6
I_ADDR[2] => Equal0.IN5
I_ADDR[2] => Equal1.IN5
I_ADDR[2] => Equal2.IN5
I_ADDR[2] => Equal3.IN5
I_ADDR[2] => Equal4.IN0
I_ADDR[3] => Equal0.IN4
I_ADDR[3] => Equal1.IN4
I_ADDR[3] => Equal2.IN4
I_ADDR[3] => Equal3.IN4
I_ADDR[3] => Equal4.IN5
I_ADDR[4] => Equal0.IN3
I_ADDR[4] => Equal1.IN3
I_ADDR[4] => Equal2.IN2
I_ADDR[4] => Equal3.IN3
I_ADDR[4] => Equal4.IN4
I_ADDR[5] => Equal0.IN2
I_ADDR[5] => Equal1.IN2
I_ADDR[5] => Equal2.IN1
I_ADDR[5] => Equal3.IN1
I_ADDR[5] => Equal4.IN3
I_ADDR[6] => Equal0.IN1
I_ADDR[6] => Equal1.IN1
I_ADDR[6] => Equal2.IN3
I_ADDR[6] => Equal3.IN2
I_ADDR[6] => Equal4.IN2
I_ADDR[7] => Equal0.IN0
I_ADDR[7] => Equal1.IN0
I_ADDR[7] => Equal2.IN0
I_ADDR[7] => Equal3.IN0
I_ADDR[7] => Equal4.IN1
I_DATA[0] => O_COVOX_B.DATAB
I_DATA[0] => O_COVOX_C.DATAB
I_DATA[0] => O_COVOX_D.DATAB
I_DATA[0] => O_COVOX_D.DATAB
I_DATA[0] => O_COVOX_A[0]~reg0.DATAIN
I_DATA[1] => O_COVOX_B.DATAB
I_DATA[1] => O_COVOX_C.DATAB
I_DATA[1] => O_COVOX_D.DATAB
I_DATA[1] => O_COVOX_D.DATAB
I_DATA[1] => O_COVOX_A[1]~reg0.DATAIN
I_DATA[2] => O_COVOX_B.DATAB
I_DATA[2] => O_COVOX_C.DATAB
I_DATA[2] => O_COVOX_D.DATAB
I_DATA[2] => O_COVOX_D.DATAB
I_DATA[2] => O_COVOX_A[2]~reg0.DATAIN
I_DATA[3] => O_COVOX_B.DATAB
I_DATA[3] => O_COVOX_C.DATAB
I_DATA[3] => O_COVOX_D.DATAB
I_DATA[3] => O_COVOX_D.DATAB
I_DATA[3] => O_COVOX_A[3]~reg0.DATAIN
I_DATA[4] => O_COVOX_B.DATAB
I_DATA[4] => O_COVOX_C.DATAB
I_DATA[4] => O_COVOX_D.DATAB
I_DATA[4] => O_COVOX_D.DATAB
I_DATA[4] => O_COVOX_A[4]~reg0.DATAIN
I_DATA[5] => O_COVOX_B.DATAB
I_DATA[5] => O_COVOX_C.DATAB
I_DATA[5] => O_COVOX_D.DATAB
I_DATA[5] => O_COVOX_D.DATAB
I_DATA[5] => O_COVOX_A[5]~reg0.DATAIN
I_DATA[6] => O_COVOX_B.DATAB
I_DATA[6] => O_COVOX_C.DATAB
I_DATA[6] => O_COVOX_D.DATAB
I_DATA[6] => O_COVOX_D.DATAB
I_DATA[6] => O_COVOX_A[6]~reg0.DATAIN
I_DATA[7] => O_COVOX_B.DATAB
I_DATA[7] => O_COVOX_C.DATAB
I_DATA[7] => O_COVOX_D.DATAB
I_DATA[7] => O_COVOX_D.DATAB
I_DATA[7] => O_COVOX_A[7]~reg0.DATAIN
I_WR_N => process_0.IN1
I_WR_N => process_0.IN1
I_WR_N => process_0.IN1
I_WR_N => process_0.IN1
I_WR_N => process_0.IN1
I_IORQ_N => process_0.IN1
I_IORQ_N => process_0.IN1
I_IORQ_N => process_0.IN1
I_IORQ_N => process_0.IN1
I_IORQ_N => process_0.IN1
I_DOS => process_0.IN1
I_DOS => process_0.IN1
I_DOS => process_0.IN1
I_DOS => process_0.IN1
I_DOS => process_0.IN1
O_COVOX_A[0] <= O_COVOX_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[1] <= O_COVOX_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[2] <= O_COVOX_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[3] <= O_COVOX_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[4] <= O_COVOX_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[5] <= O_COVOX_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[6] <= O_COVOX_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_A[7] <= O_COVOX_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[0] <= O_COVOX_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[1] <= O_COVOX_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[2] <= O_COVOX_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[3] <= O_COVOX_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[4] <= O_COVOX_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[5] <= O_COVOX_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[6] <= O_COVOX_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_B[7] <= O_COVOX_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[0] <= O_COVOX_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[1] <= O_COVOX_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[2] <= O_COVOX_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[3] <= O_COVOX_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[4] <= O_COVOX_C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[5] <= O_COVOX_C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[6] <= O_COVOX_C[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_C[7] <= O_COVOX_C[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[0] <= O_COVOX_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[1] <= O_COVOX_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[2] <= O_COVOX_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[3] <= O_COVOX_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[4] <= O_COVOX_D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[5] <= O_COVOX_D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[6] <= O_COVOX_D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COVOX_D[7] <= O_COVOX_D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|turbosound:U10
I_CLK => ym2149:ssg0.CLK
I_CLK => ssg.CLK
I_CLK => ym2149:ssg1.CLK
I_ENA => ym2149:ssg0.CE
I_ENA => ym2149:ssg1.CE
I_ADDR[0] => ~NO_FANOUT~
I_ADDR[1] => bdir.IN1
I_ADDR[1] => bc1.IN1
I_ADDR[2] => ~NO_FANOUT~
I_ADDR[3] => ~NO_FANOUT~
I_ADDR[4] => ~NO_FANOUT~
I_ADDR[5] => ~NO_FANOUT~
I_ADDR[6] => ~NO_FANOUT~
I_ADDR[7] => ~NO_FANOUT~
I_ADDR[8] => ~NO_FANOUT~
I_ADDR[9] => ~NO_FANOUT~
I_ADDR[10] => ~NO_FANOUT~
I_ADDR[11] => ~NO_FANOUT~
I_ADDR[12] => ~NO_FANOUT~
I_ADDR[13] => ~NO_FANOUT~
I_ADDR[14] => bc1.IN1
I_ADDR[15] => bdir.IN1
I_ADDR[15] => bc1.IN1
I_DATA[0] => ym2149:ssg0.DI[0]
I_DATA[0] => ym2149:ssg1.DI[0]
I_DATA[0] => ssg.DATAIN
I_DATA[1] => ym2149:ssg0.DI[1]
I_DATA[1] => ym2149:ssg1.DI[1]
I_DATA[1] => Equal0.IN6
I_DATA[2] => ym2149:ssg0.DI[2]
I_DATA[2] => ym2149:ssg1.DI[2]
I_DATA[2] => Equal0.IN5
I_DATA[3] => ym2149:ssg0.DI[3]
I_DATA[3] => ym2149:ssg1.DI[3]
I_DATA[3] => Equal0.IN4
I_DATA[4] => ym2149:ssg0.DI[4]
I_DATA[4] => ym2149:ssg1.DI[4]
I_DATA[4] => Equal0.IN3
I_DATA[5] => ym2149:ssg0.DI[5]
I_DATA[5] => ym2149:ssg1.DI[5]
I_DATA[5] => Equal0.IN2
I_DATA[6] => ym2149:ssg0.DI[6]
I_DATA[6] => ym2149:ssg1.DI[6]
I_DATA[6] => Equal0.IN1
I_DATA[7] => ym2149:ssg0.DI[7]
I_DATA[7] => ym2149:ssg1.DI[7]
I_DATA[7] => Equal0.IN0
I_WR_N => bdir.IN1
I_IORQ_N => bdir.IN0
I_M1_N => bdir.IN1
I_RESET_N => ssg.ACLR
I_RESET_N => ym2149:ssg0.RESET
I_RESET_N => ym2149:ssg1.RESET
O_SEL <= ssg.DB_MAX_OUTPUT_PORT_TYPE
O_SSG0_DA[0] <= ym2149:ssg0.DO[0]
O_SSG0_DA[1] <= ym2149:ssg0.DO[1]
O_SSG0_DA[2] <= ym2149:ssg0.DO[2]
O_SSG0_DA[3] <= ym2149:ssg0.DO[3]
O_SSG0_DA[4] <= ym2149:ssg0.DO[4]
O_SSG0_DA[5] <= ym2149:ssg0.DO[5]
O_SSG0_DA[6] <= ym2149:ssg0.DO[6]
O_SSG0_DA[7] <= ym2149:ssg0.DO[7]
O_SSG0_AUDIO_A[0] <= ym2149:ssg0.CHANNEL_A[0]
O_SSG0_AUDIO_A[1] <= ym2149:ssg0.CHANNEL_A[1]
O_SSG0_AUDIO_A[2] <= ym2149:ssg0.CHANNEL_A[2]
O_SSG0_AUDIO_A[3] <= ym2149:ssg0.CHANNEL_A[3]
O_SSG0_AUDIO_A[4] <= ym2149:ssg0.CHANNEL_A[4]
O_SSG0_AUDIO_A[5] <= ym2149:ssg0.CHANNEL_A[5]
O_SSG0_AUDIO_A[6] <= ym2149:ssg0.CHANNEL_A[6]
O_SSG0_AUDIO_A[7] <= ym2149:ssg0.CHANNEL_A[7]
O_SSG0_AUDIO_B[0] <= ym2149:ssg0.CHANNEL_B[0]
O_SSG0_AUDIO_B[1] <= ym2149:ssg0.CHANNEL_B[1]
O_SSG0_AUDIO_B[2] <= ym2149:ssg0.CHANNEL_B[2]
O_SSG0_AUDIO_B[3] <= ym2149:ssg0.CHANNEL_B[3]
O_SSG0_AUDIO_B[4] <= ym2149:ssg0.CHANNEL_B[4]
O_SSG0_AUDIO_B[5] <= ym2149:ssg0.CHANNEL_B[5]
O_SSG0_AUDIO_B[6] <= ym2149:ssg0.CHANNEL_B[6]
O_SSG0_AUDIO_B[7] <= ym2149:ssg0.CHANNEL_B[7]
O_SSG0_AUDIO_C[0] <= ym2149:ssg0.CHANNEL_C[0]
O_SSG0_AUDIO_C[1] <= ym2149:ssg0.CHANNEL_C[1]
O_SSG0_AUDIO_C[2] <= ym2149:ssg0.CHANNEL_C[2]
O_SSG0_AUDIO_C[3] <= ym2149:ssg0.CHANNEL_C[3]
O_SSG0_AUDIO_C[4] <= ym2149:ssg0.CHANNEL_C[4]
O_SSG0_AUDIO_C[5] <= ym2149:ssg0.CHANNEL_C[5]
O_SSG0_AUDIO_C[6] <= ym2149:ssg0.CHANNEL_C[6]
O_SSG0_AUDIO_C[7] <= ym2149:ssg0.CHANNEL_C[7]
O_SSG1_DA[0] <= ym2149:ssg1.DO[0]
O_SSG1_DA[1] <= ym2149:ssg1.DO[1]
O_SSG1_DA[2] <= ym2149:ssg1.DO[2]
O_SSG1_DA[3] <= ym2149:ssg1.DO[3]
O_SSG1_DA[4] <= ym2149:ssg1.DO[4]
O_SSG1_DA[5] <= ym2149:ssg1.DO[5]
O_SSG1_DA[6] <= ym2149:ssg1.DO[6]
O_SSG1_DA[7] <= ym2149:ssg1.DO[7]
O_SSG1_AUDIO_A[0] <= ym2149:ssg1.CHANNEL_A[0]
O_SSG1_AUDIO_A[1] <= ym2149:ssg1.CHANNEL_A[1]
O_SSG1_AUDIO_A[2] <= ym2149:ssg1.CHANNEL_A[2]
O_SSG1_AUDIO_A[3] <= ym2149:ssg1.CHANNEL_A[3]
O_SSG1_AUDIO_A[4] <= ym2149:ssg1.CHANNEL_A[4]
O_SSG1_AUDIO_A[5] <= ym2149:ssg1.CHANNEL_A[5]
O_SSG1_AUDIO_A[6] <= ym2149:ssg1.CHANNEL_A[6]
O_SSG1_AUDIO_A[7] <= ym2149:ssg1.CHANNEL_A[7]
O_SSG1_AUDIO_B[0] <= ym2149:ssg1.CHANNEL_B[0]
O_SSG1_AUDIO_B[1] <= ym2149:ssg1.CHANNEL_B[1]
O_SSG1_AUDIO_B[2] <= ym2149:ssg1.CHANNEL_B[2]
O_SSG1_AUDIO_B[3] <= ym2149:ssg1.CHANNEL_B[3]
O_SSG1_AUDIO_B[4] <= ym2149:ssg1.CHANNEL_B[4]
O_SSG1_AUDIO_B[5] <= ym2149:ssg1.CHANNEL_B[5]
O_SSG1_AUDIO_B[6] <= ym2149:ssg1.CHANNEL_B[6]
O_SSG1_AUDIO_B[7] <= ym2149:ssg1.CHANNEL_B[7]
O_SSG1_AUDIO_C[0] <= ym2149:ssg1.CHANNEL_C[0]
O_SSG1_AUDIO_C[1] <= ym2149:ssg1.CHANNEL_C[1]
O_SSG1_AUDIO_C[2] <= ym2149:ssg1.CHANNEL_C[2]
O_SSG1_AUDIO_C[3] <= ym2149:ssg1.CHANNEL_C[3]
O_SSG1_AUDIO_C[4] <= ym2149:ssg1.CHANNEL_C[4]
O_SSG1_AUDIO_C[5] <= ym2149:ssg1.CHANNEL_C[5]
O_SSG1_AUDIO_C[6] <= ym2149:ssg1.CHANNEL_C[6]
O_SSG1_AUDIO_C[7] <= ym2149:ssg1.CHANNEL_C[7]


|basic|turbosound:U10|ym2149:ssg0
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_reset.CLK
CLK => old_BDIR.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => ymreg[15][0].CLK
CLK => ymreg[15][1].CLK
CLK => ymreg[15][2].CLK
CLK => ymreg[15][3].CLK
CLK => ymreg[15][4].CLK
CLK => ymreg[15][5].CLK
CLK => ymreg[15][6].CLK
CLK => ymreg[15][7].CLK
CLK => ymreg[14][0].CLK
CLK => ymreg[14][1].CLK
CLK => ymreg[14][2].CLK
CLK => ymreg[14][3].CLK
CLK => ymreg[14][4].CLK
CLK => ymreg[14][5].CLK
CLK => ymreg[14][6].CLK
CLK => ymreg[14][7].CLK
CLK => ymreg[13][0].CLK
CLK => ymreg[13][1].CLK
CLK => ymreg[13][2].CLK
CLK => ymreg[13][3].CLK
CLK => ymreg[12][0].CLK
CLK => ymreg[12][1].CLK
CLK => ymreg[12][2].CLK
CLK => ymreg[12][3].CLK
CLK => ymreg[12][4].CLK
CLK => ymreg[12][5].CLK
CLK => ymreg[12][6].CLK
CLK => ymreg[12][7].CLK
CLK => ymreg[11][0].CLK
CLK => ymreg[11][1].CLK
CLK => ymreg[11][2].CLK
CLK => ymreg[11][3].CLK
CLK => ymreg[11][4].CLK
CLK => ymreg[11][5].CLK
CLK => ymreg[11][6].CLK
CLK => ymreg[11][7].CLK
CLK => ymreg[10][0].CLK
CLK => ymreg[10][1].CLK
CLK => ymreg[10][2].CLK
CLK => ymreg[10][3].CLK
CLK => ymreg[10][4].CLK
CLK => ymreg[9][0].CLK
CLK => ymreg[9][1].CLK
CLK => ymreg[9][2].CLK
CLK => ymreg[9][3].CLK
CLK => ymreg[9][4].CLK
CLK => ymreg[8][0].CLK
CLK => ymreg[8][1].CLK
CLK => ymreg[8][2].CLK
CLK => ymreg[8][3].CLK
CLK => ymreg[8][4].CLK
CLK => ymreg[7][0].CLK
CLK => ymreg[7][1].CLK
CLK => ymreg[7][2].CLK
CLK => ymreg[7][3].CLK
CLK => ymreg[7][4].CLK
CLK => ymreg[7][5].CLK
CLK => ymreg[7][6].CLK
CLK => ymreg[7][7].CLK
CLK => ymreg[6][0].CLK
CLK => ymreg[6][1].CLK
CLK => ymreg[6][2].CLK
CLK => ymreg[6][3].CLK
CLK => ymreg[6][4].CLK
CLK => ymreg[5][0].CLK
CLK => ymreg[5][1].CLK
CLK => ymreg[5][2].CLK
CLK => ymreg[5][3].CLK
CLK => ymreg[4][0].CLK
CLK => ymreg[4][1].CLK
CLK => ymreg[4][2].CLK
CLK => ymreg[4][3].CLK
CLK => ymreg[4][4].CLK
CLK => ymreg[4][5].CLK
CLK => ymreg[4][6].CLK
CLK => ymreg[4][7].CLK
CLK => ymreg[3][0].CLK
CLK => ymreg[3][1].CLK
CLK => ymreg[3][2].CLK
CLK => ymreg[3][3].CLK
CLK => ymreg[2][0].CLK
CLK => ymreg[2][1].CLK
CLK => ymreg[2][2].CLK
CLK => ymreg[2][3].CLK
CLK => ymreg[2][4].CLK
CLK => ymreg[2][5].CLK
CLK => ymreg[2][6].CLK
CLK => ymreg[2][7].CLK
CLK => ymreg[1][0].CLK
CLK => ymreg[1][1].CLK
CLK => ymreg[1][2].CLK
CLK => ymreg[1][3].CLK
CLK => ymreg[0][0].CLK
CLK => ymreg[0][1].CLK
CLK => ymreg[0][2].CLK
CLK => ymreg[0][3].CLK
CLK => ymreg[0][4].CLK
CLK => ymreg[0][5].CLK
CLK => ymreg[0][6].CLK
CLK => ymreg[0][7].CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => env_ena.CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CE => env_reset.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => noise_div.ENA
CE => poly17[0].ENA
CE => tone_gen_op[1].ENA
CE => env_inc.ENA
CE => env_gen_cnt[0].ENA
CE => env_hold.ENA
CE => env_gen_cnt[1].ENA
CE => env_gen_cnt[2].ENA
CE => env_gen_cnt[3].ENA
CE => env_gen_cnt[4].ENA
CE => env_gen_cnt[5].ENA
CE => env_gen_cnt[6].ENA
CE => env_gen_cnt[7].ENA
CE => env_gen_cnt[8].ENA
CE => env_gen_cnt[9].ENA
CE => env_gen_cnt[10].ENA
CE => env_gen_cnt[11].ENA
CE => env_gen_cnt[12].ENA
CE => env_gen_cnt[13].ENA
CE => env_gen_cnt[14].ENA
CE => env_gen_cnt[15].ENA
CE => env_ena.ENA
CE => tone_gen_op[2].ENA
CE => tone_gen_op[3].ENA
CE => tone_gen_cnt[3][0].ENA
CE => tone_gen_cnt[3][1].ENA
CE => tone_gen_cnt[3][2].ENA
CE => tone_gen_cnt[3][3].ENA
CE => tone_gen_cnt[3][4].ENA
CE => tone_gen_cnt[3][5].ENA
CE => tone_gen_cnt[3][6].ENA
CE => tone_gen_cnt[3][7].ENA
CE => tone_gen_cnt[3][8].ENA
CE => tone_gen_cnt[3][9].ENA
CE => tone_gen_cnt[3][10].ENA
CE => tone_gen_cnt[3][11].ENA
CE => tone_gen_cnt[2][0].ENA
CE => tone_gen_cnt[2][1].ENA
CE => tone_gen_cnt[2][2].ENA
CE => tone_gen_cnt[2][3].ENA
CE => tone_gen_cnt[2][4].ENA
CE => tone_gen_cnt[2][5].ENA
CE => tone_gen_cnt[2][6].ENA
CE => tone_gen_cnt[2][7].ENA
CE => tone_gen_cnt[2][8].ENA
CE => tone_gen_cnt[2][9].ENA
CE => tone_gen_cnt[2][10].ENA
CE => tone_gen_cnt[2][11].ENA
CE => tone_gen_cnt[1][0].ENA
CE => tone_gen_cnt[1][1].ENA
CE => tone_gen_cnt[1][2].ENA
CE => tone_gen_cnt[1][3].ENA
CE => tone_gen_cnt[1][4].ENA
CE => tone_gen_cnt[1][5].ENA
CE => tone_gen_cnt[1][6].ENA
CE => tone_gen_cnt[1][7].ENA
CE => tone_gen_cnt[1][8].ENA
CE => tone_gen_cnt[1][9].ENA
CE => tone_gen_cnt[1][10].ENA
CE => tone_gen_cnt[1][11].ENA
CE => poly17[1].ENA
CE => poly17[2].ENA
CE => poly17[3].ENA
CE => poly17[4].ENA
CE => poly17[5].ENA
CE => poly17[6].ENA
CE => poly17[7].ENA
CE => poly17[8].ENA
CE => poly17[9].ENA
CE => poly17[10].ENA
CE => poly17[11].ENA
CE => poly17[12].ENA
CE => poly17[13].ENA
CE => poly17[14].ENA
CE => poly17[15].ENA
CE => poly17[16].ENA
CE => noise_gen_cnt[0].ENA
CE => noise_gen_cnt[1].ENA
CE => noise_gen_cnt[2].ENA
CE => noise_gen_cnt[3].ENA
CE => noise_gen_cnt[4].ENA
CE => cnt_div[0].ENA
CE => cnt_div[1].ENA
CE => cnt_div[2].ENA
CE => cnt_div[3].ENA
CE => ena_div_noise.ENA
CE => ena_div.ENA
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_reset.OUTPUTSELECT
RESET => old_BDIR.ENA
BDIR => always5.IN1
BDIR => old_BDIR.DATAIN
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => env_reset.OUTPUTSELECT
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => addr.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => addr.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => addr.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => addr.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DO[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[0] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[1] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[2] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[3] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[4] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[5] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[6] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[7] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[0] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[1] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[2] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[3] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[4] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[5] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[6] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[7] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[0] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[1] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[2] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[3] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[4] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[5] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[6] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[7] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[0] <= ymreg[7][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[1] <= ymreg[7][1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[2] <= ymreg[7][2].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[3] <= ymreg[7][3].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[4] <= ymreg[7][4].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[5] <= ymreg[7][5].DB_MAX_OUTPUT_PORT_TYPE
SEL => cnt_div.DATAB
A8 => always5.IN1
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT


|basic|turbosound:U10|ym2149:ssg1
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_reset.CLK
CLK => old_BDIR.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => ymreg[15][0].CLK
CLK => ymreg[15][1].CLK
CLK => ymreg[15][2].CLK
CLK => ymreg[15][3].CLK
CLK => ymreg[15][4].CLK
CLK => ymreg[15][5].CLK
CLK => ymreg[15][6].CLK
CLK => ymreg[15][7].CLK
CLK => ymreg[14][0].CLK
CLK => ymreg[14][1].CLK
CLK => ymreg[14][2].CLK
CLK => ymreg[14][3].CLK
CLK => ymreg[14][4].CLK
CLK => ymreg[14][5].CLK
CLK => ymreg[14][6].CLK
CLK => ymreg[14][7].CLK
CLK => ymreg[13][0].CLK
CLK => ymreg[13][1].CLK
CLK => ymreg[13][2].CLK
CLK => ymreg[13][3].CLK
CLK => ymreg[12][0].CLK
CLK => ymreg[12][1].CLK
CLK => ymreg[12][2].CLK
CLK => ymreg[12][3].CLK
CLK => ymreg[12][4].CLK
CLK => ymreg[12][5].CLK
CLK => ymreg[12][6].CLK
CLK => ymreg[12][7].CLK
CLK => ymreg[11][0].CLK
CLK => ymreg[11][1].CLK
CLK => ymreg[11][2].CLK
CLK => ymreg[11][3].CLK
CLK => ymreg[11][4].CLK
CLK => ymreg[11][5].CLK
CLK => ymreg[11][6].CLK
CLK => ymreg[11][7].CLK
CLK => ymreg[10][0].CLK
CLK => ymreg[10][1].CLK
CLK => ymreg[10][2].CLK
CLK => ymreg[10][3].CLK
CLK => ymreg[10][4].CLK
CLK => ymreg[9][0].CLK
CLK => ymreg[9][1].CLK
CLK => ymreg[9][2].CLK
CLK => ymreg[9][3].CLK
CLK => ymreg[9][4].CLK
CLK => ymreg[8][0].CLK
CLK => ymreg[8][1].CLK
CLK => ymreg[8][2].CLK
CLK => ymreg[8][3].CLK
CLK => ymreg[8][4].CLK
CLK => ymreg[7][0].CLK
CLK => ymreg[7][1].CLK
CLK => ymreg[7][2].CLK
CLK => ymreg[7][3].CLK
CLK => ymreg[7][4].CLK
CLK => ymreg[7][5].CLK
CLK => ymreg[7][6].CLK
CLK => ymreg[7][7].CLK
CLK => ymreg[6][0].CLK
CLK => ymreg[6][1].CLK
CLK => ymreg[6][2].CLK
CLK => ymreg[6][3].CLK
CLK => ymreg[6][4].CLK
CLK => ymreg[5][0].CLK
CLK => ymreg[5][1].CLK
CLK => ymreg[5][2].CLK
CLK => ymreg[5][3].CLK
CLK => ymreg[4][0].CLK
CLK => ymreg[4][1].CLK
CLK => ymreg[4][2].CLK
CLK => ymreg[4][3].CLK
CLK => ymreg[4][4].CLK
CLK => ymreg[4][5].CLK
CLK => ymreg[4][6].CLK
CLK => ymreg[4][7].CLK
CLK => ymreg[3][0].CLK
CLK => ymreg[3][1].CLK
CLK => ymreg[3][2].CLK
CLK => ymreg[3][3].CLK
CLK => ymreg[2][0].CLK
CLK => ymreg[2][1].CLK
CLK => ymreg[2][2].CLK
CLK => ymreg[2][3].CLK
CLK => ymreg[2][4].CLK
CLK => ymreg[2][5].CLK
CLK => ymreg[2][6].CLK
CLK => ymreg[2][7].CLK
CLK => ymreg[1][0].CLK
CLK => ymreg[1][1].CLK
CLK => ymreg[1][2].CLK
CLK => ymreg[1][3].CLK
CLK => ymreg[0][0].CLK
CLK => ymreg[0][1].CLK
CLK => ymreg[0][2].CLK
CLK => ymreg[0][3].CLK
CLK => ymreg[0][4].CLK
CLK => ymreg[0][5].CLK
CLK => ymreg[0][6].CLK
CLK => ymreg[0][7].CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => env_ena.CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CE => env_reset.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => env_vol.OUTPUTSELECT
CE => noise_div.ENA
CE => poly17[0].ENA
CE => tone_gen_op[1].ENA
CE => env_inc.ENA
CE => env_gen_cnt[0].ENA
CE => env_hold.ENA
CE => env_gen_cnt[1].ENA
CE => env_gen_cnt[2].ENA
CE => env_gen_cnt[3].ENA
CE => env_gen_cnt[4].ENA
CE => env_gen_cnt[5].ENA
CE => env_gen_cnt[6].ENA
CE => env_gen_cnt[7].ENA
CE => env_gen_cnt[8].ENA
CE => env_gen_cnt[9].ENA
CE => env_gen_cnt[10].ENA
CE => env_gen_cnt[11].ENA
CE => env_gen_cnt[12].ENA
CE => env_gen_cnt[13].ENA
CE => env_gen_cnt[14].ENA
CE => env_gen_cnt[15].ENA
CE => env_ena.ENA
CE => tone_gen_op[2].ENA
CE => tone_gen_op[3].ENA
CE => tone_gen_cnt[3][0].ENA
CE => tone_gen_cnt[3][1].ENA
CE => tone_gen_cnt[3][2].ENA
CE => tone_gen_cnt[3][3].ENA
CE => tone_gen_cnt[3][4].ENA
CE => tone_gen_cnt[3][5].ENA
CE => tone_gen_cnt[3][6].ENA
CE => tone_gen_cnt[3][7].ENA
CE => tone_gen_cnt[3][8].ENA
CE => tone_gen_cnt[3][9].ENA
CE => tone_gen_cnt[3][10].ENA
CE => tone_gen_cnt[3][11].ENA
CE => tone_gen_cnt[2][0].ENA
CE => tone_gen_cnt[2][1].ENA
CE => tone_gen_cnt[2][2].ENA
CE => tone_gen_cnt[2][3].ENA
CE => tone_gen_cnt[2][4].ENA
CE => tone_gen_cnt[2][5].ENA
CE => tone_gen_cnt[2][6].ENA
CE => tone_gen_cnt[2][7].ENA
CE => tone_gen_cnt[2][8].ENA
CE => tone_gen_cnt[2][9].ENA
CE => tone_gen_cnt[2][10].ENA
CE => tone_gen_cnt[2][11].ENA
CE => tone_gen_cnt[1][0].ENA
CE => tone_gen_cnt[1][1].ENA
CE => tone_gen_cnt[1][2].ENA
CE => tone_gen_cnt[1][3].ENA
CE => tone_gen_cnt[1][4].ENA
CE => tone_gen_cnt[1][5].ENA
CE => tone_gen_cnt[1][6].ENA
CE => tone_gen_cnt[1][7].ENA
CE => tone_gen_cnt[1][8].ENA
CE => tone_gen_cnt[1][9].ENA
CE => tone_gen_cnt[1][10].ENA
CE => tone_gen_cnt[1][11].ENA
CE => poly17[1].ENA
CE => poly17[2].ENA
CE => poly17[3].ENA
CE => poly17[4].ENA
CE => poly17[5].ENA
CE => poly17[6].ENA
CE => poly17[7].ENA
CE => poly17[8].ENA
CE => poly17[9].ENA
CE => poly17[10].ENA
CE => poly17[11].ENA
CE => poly17[12].ENA
CE => poly17[13].ENA
CE => poly17[14].ENA
CE => poly17[15].ENA
CE => poly17[16].ENA
CE => noise_gen_cnt[0].ENA
CE => noise_gen_cnt[1].ENA
CE => noise_gen_cnt[2].ENA
CE => noise_gen_cnt[3].ENA
CE => noise_gen_cnt[4].ENA
CE => cnt_div[0].ENA
CE => cnt_div[1].ENA
CE => cnt_div[2].ENA
CE => cnt_div[3].ENA
CE => ena_div_noise.ENA
CE => ena_div.ENA
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => ymreg.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => addr.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_vol.OUTPUTSELECT
RESET => env_reset.OUTPUTSELECT
RESET => old_BDIR.ENA
BDIR => always5.IN1
BDIR => old_BDIR.DATAIN
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => addr.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => ymreg.OUTPUTSELECT
BC => env_reset.OUTPUTSELECT
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => ymreg.DATAB
DI[0] => addr.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => ymreg.DATAB
DI[1] => addr.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => ymreg.DATAB
DI[2] => addr.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => ymreg.DATAB
DI[3] => addr.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[4] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[5] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[6] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DI[7] => ymreg.DATAB
DO[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[0] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[1] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[2] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[3] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[4] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[5] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[6] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_A[7] <= CHANNEL_A.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[0] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[1] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[2] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[3] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[4] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[5] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[6] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_B[7] <= CHANNEL_B.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[0] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[1] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[2] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[3] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[4] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[5] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[6] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL_C[7] <= CHANNEL_C.DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[0] <= ymreg[7][0].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[1] <= ymreg[7][1].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[2] <= ymreg[7][2].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[3] <= ymreg[7][3].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[4] <= ymreg[7][4].DB_MAX_OUTPUT_PORT_TYPE
ACTIVE[5] <= ymreg[7][5].DB_MAX_OUTPUT_PORT_TYPE
SEL => cnt_div.DATAB
A8 => always5.IN1
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_A.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_B.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT
MODE => CHANNEL_C.OUTPUTSELECT


|basic|zcontroller:U11
I_RESET => csn.PRESET
I_CLK => O_SCLK.IN1
I_CLK => csn.CLK
I_CLK => shift_out[0].CLK
I_CLK => shift_out[1].CLK
I_CLK => shift_out[2].CLK
I_CLK => shift_out[3].CLK
I_CLK => shift_out[4].CLK
I_CLK => shift_out[5].CLK
I_CLK => shift_out[6].CLK
I_CLK => shift_out[7].CLK
I_CLK => cnt[0].CLK
I_CLK => cnt[1].CLK
I_CLK => cnt[2].CLK
I_CLK => cnt[3].CLK
I_CLK => shift_in[0].CLK
I_CLK => shift_in[1].CLK
I_CLK => shift_in[2].CLK
I_CLK => shift_in[3].CLK
I_CLK => shift_in[4].CLK
I_CLK => shift_in[5].CLK
I_CLK => shift_in[6].CLK
I_CLK => shift_in[7].CLK
I_ADDR => process_0.IN0
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => O_DATA.OUTPUTSELECT
I_ADDR => process_2.IN0
I_ADDR => process_1.IN1
I_DATA[0] => shift_out.DATAB
I_DATA[1] => shift_out.DATAB
I_DATA[1] => csn.DATAIN
I_DATA[2] => shift_out.DATAB
I_DATA[3] => shift_out.DATAB
I_DATA[4] => shift_out.DATAB
I_DATA[5] => shift_out.DATAB
I_DATA[6] => shift_out.DATAB
I_DATA[7] => shift_out.DATAB
O_DATA[0] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
I_RD => process_1.IN0
I_WR => process_0.IN1
I_WR => process_1.IN1
I_WR => process_2.IN1
I_SDDET => O_DATA.DATAB
I_SDPROT => O_DATA.DATAB
O_CS_N <= csn.DB_MAX_OUTPUT_PORT_TYPE
O_SCLK <= O_SCLK.DB_MAX_OUTPUT_PORT_TYPE
O_MOSI <= shift_out[7].DB_MAX_OUTPUT_PORT_TYPE
I_MISO => shift_in[0].DATAIN


|basic|dac:U12
I_CLK => DACout_q.CLK
I_CLK => SigmaLatch_q[0].CLK
I_CLK => SigmaLatch_q[1].CLK
I_CLK => SigmaLatch_q[2].CLK
I_CLK => SigmaLatch_q[3].CLK
I_CLK => SigmaLatch_q[4].CLK
I_CLK => SigmaLatch_q[5].CLK
I_CLK => SigmaLatch_q[6].CLK
I_CLK => SigmaLatch_q[7].CLK
I_CLK => SigmaLatch_q[8].CLK
I_CLK => SigmaLatch_q[9].CLK
I_CLK => SigmaLatch_q[10].CLK
I_CLK => SigmaLatch_q[11].CLK
I_CLK => SigmaLatch_q[12].CLK
I_CLK => SigmaLatch_q[13].CLK
I_CLK => SigmaLatch_q[14].CLK
I_CLK => SigmaLatch_q[15].CLK
I_CLK => SigmaLatch_q[16].CLK
I_CLK => SigmaLatch_q[17].CLK
I_RESET => DACout_q.ACLR
I_RESET => SigmaLatch_q[0].ACLR
I_RESET => SigmaLatch_q[1].ACLR
I_RESET => SigmaLatch_q[2].ACLR
I_RESET => SigmaLatch_q[3].ACLR
I_RESET => SigmaLatch_q[4].ACLR
I_RESET => SigmaLatch_q[5].ACLR
I_RESET => SigmaLatch_q[6].ACLR
I_RESET => SigmaLatch_q[7].ACLR
I_RESET => SigmaLatch_q[8].ACLR
I_RESET => SigmaLatch_q[9].ACLR
I_RESET => SigmaLatch_q[10].ACLR
I_RESET => SigmaLatch_q[11].ACLR
I_RESET => SigmaLatch_q[12].ACLR
I_RESET => SigmaLatch_q[13].ACLR
I_RESET => SigmaLatch_q[14].ACLR
I_RESET => SigmaLatch_q[15].ACLR
I_RESET => SigmaLatch_q[16].PRESET
I_RESET => SigmaLatch_q[17].ACLR
I_DATA[0] => Add0.IN34
I_DATA[1] => Add0.IN33
I_DATA[2] => Add0.IN32
I_DATA[3] => Add0.IN31
I_DATA[4] => Add0.IN30
I_DATA[5] => Add0.IN29
I_DATA[6] => Add0.IN28
I_DATA[7] => Add0.IN27
I_DATA[8] => Add0.IN26
I_DATA[9] => Add0.IN25
I_DATA[10] => Add0.IN24
I_DATA[11] => Add0.IN23
I_DATA[12] => Add0.IN22
I_DATA[13] => Add0.IN21
I_DATA[14] => Add0.IN20
I_DATA[15] => Add0.IN19
O_DAC <= DACout_q.DB_MAX_OUTPUT_PORT_TYPE


|basic|dac:U13
I_CLK => DACout_q.CLK
I_CLK => SigmaLatch_q[0].CLK
I_CLK => SigmaLatch_q[1].CLK
I_CLK => SigmaLatch_q[2].CLK
I_CLK => SigmaLatch_q[3].CLK
I_CLK => SigmaLatch_q[4].CLK
I_CLK => SigmaLatch_q[5].CLK
I_CLK => SigmaLatch_q[6].CLK
I_CLK => SigmaLatch_q[7].CLK
I_CLK => SigmaLatch_q[8].CLK
I_CLK => SigmaLatch_q[9].CLK
I_CLK => SigmaLatch_q[10].CLK
I_CLK => SigmaLatch_q[11].CLK
I_CLK => SigmaLatch_q[12].CLK
I_CLK => SigmaLatch_q[13].CLK
I_CLK => SigmaLatch_q[14].CLK
I_CLK => SigmaLatch_q[15].CLK
I_CLK => SigmaLatch_q[16].CLK
I_CLK => SigmaLatch_q[17].CLK
I_RESET => DACout_q.ACLR
I_RESET => SigmaLatch_q[0].ACLR
I_RESET => SigmaLatch_q[1].ACLR
I_RESET => SigmaLatch_q[2].ACLR
I_RESET => SigmaLatch_q[3].ACLR
I_RESET => SigmaLatch_q[4].ACLR
I_RESET => SigmaLatch_q[5].ACLR
I_RESET => SigmaLatch_q[6].ACLR
I_RESET => SigmaLatch_q[7].ACLR
I_RESET => SigmaLatch_q[8].ACLR
I_RESET => SigmaLatch_q[9].ACLR
I_RESET => SigmaLatch_q[10].ACLR
I_RESET => SigmaLatch_q[11].ACLR
I_RESET => SigmaLatch_q[12].ACLR
I_RESET => SigmaLatch_q[13].ACLR
I_RESET => SigmaLatch_q[14].ACLR
I_RESET => SigmaLatch_q[15].ACLR
I_RESET => SigmaLatch_q[16].PRESET
I_RESET => SigmaLatch_q[17].ACLR
I_DATA[0] => Add0.IN34
I_DATA[1] => Add0.IN33
I_DATA[2] => Add0.IN32
I_DATA[3] => Add0.IN31
I_DATA[4] => Add0.IN30
I_DATA[5] => Add0.IN29
I_DATA[6] => Add0.IN28
I_DATA[7] => Add0.IN27
I_DATA[8] => Add0.IN26
I_DATA[9] => Add0.IN25
I_DATA[10] => Add0.IN24
I_DATA[11] => Add0.IN23
I_DATA[12] => Add0.IN22
I_DATA[13] => Add0.IN21
I_DATA[14] => Add0.IN20
I_DATA[15] => Add0.IN19
O_DAC <= DACout_q.DB_MAX_OUTPUT_PORT_TYPE


|basic|deserializer:U14
I_CLK => receiver:inst_rx.I_CLK
I_CLK => key6[0].CLK
I_CLK => key6[1].CLK
I_CLK => key6[2].CLK
I_CLK => key6[3].CLK
I_CLK => key6[4].CLK
I_CLK => key6[5].CLK
I_CLK => key6[6].CLK
I_CLK => key6[7].CLK
I_CLK => key5[0].CLK
I_CLK => key5[1].CLK
I_CLK => key5[2].CLK
I_CLK => key5[3].CLK
I_CLK => key5[4].CLK
I_CLK => key5[5].CLK
I_CLK => key5[6].CLK
I_CLK => key5[7].CLK
I_CLK => key4[0].CLK
I_CLK => key4[1].CLK
I_CLK => key4[2].CLK
I_CLK => key4[3].CLK
I_CLK => key4[4].CLK
I_CLK => key4[5].CLK
I_CLK => key4[6].CLK
I_CLK => key4[7].CLK
I_CLK => key3[0].CLK
I_CLK => key3[1].CLK
I_CLK => key3[2].CLK
I_CLK => key3[3].CLK
I_CLK => key3[4].CLK
I_CLK => key3[5].CLK
I_CLK => key3[6].CLK
I_CLK => key3[7].CLK
I_CLK => key2[0].CLK
I_CLK => key2[1].CLK
I_CLK => key2[2].CLK
I_CLK => key2[3].CLK
I_CLK => key2[4].CLK
I_CLK => key2[5].CLK
I_CLK => key2[6].CLK
I_CLK => key2[7].CLK
I_CLK => key1[0].CLK
I_CLK => key1[1].CLK
I_CLK => key1[2].CLK
I_CLK => key1[3].CLK
I_CLK => key1[4].CLK
I_CLK => key1[5].CLK
I_CLK => key1[6].CLK
I_CLK => key1[7].CLK
I_CLK => key0[0].CLK
I_CLK => key0[1].CLK
I_CLK => key0[2].CLK
I_CLK => key0[3].CLK
I_CLK => key0[4].CLK
I_CLK => key0[5].CLK
I_CLK => key0[6].CLK
I_CLK => key0[7].CLK
I_CLK => device_id[0].CLK
I_CLK => device_id[1].CLK
I_CLK => device_id[2].CLK
I_CLK => device_id[3].CLK
I_CLK => device_id[4].CLK
I_CLK => device_id[5].CLK
I_CLK => device_id[6].CLK
I_CLK => device_id[7].CLK
I_CLK => b1[0].CLK
I_CLK => b1[1].CLK
I_CLK => b1[2].CLK
I_CLK => b1[3].CLK
I_CLK => b1[4].CLK
I_CLK => b1[5].CLK
I_CLK => b1[6].CLK
I_CLK => b1[7].CLK
I_CLK => z1[0].CLK
I_CLK => z1[1].CLK
I_CLK => z1[2].CLK
I_CLK => z1[3].CLK
I_CLK => z1[4].CLK
I_CLK => z1[5].CLK
I_CLK => z1[6].CLK
I_CLK => z1[7].CLK
I_CLK => z1[8].CLK
I_CLK => y1[0].CLK
I_CLK => y1[1].CLK
I_CLK => y1[2].CLK
I_CLK => y1[3].CLK
I_CLK => y1[4].CLK
I_CLK => y1[5].CLK
I_CLK => y1[6].CLK
I_CLK => y1[7].CLK
I_CLK => y1[8].CLK
I_CLK => x1[0].CLK
I_CLK => x1[1].CLK
I_CLK => x1[2].CLK
I_CLK => x1[3].CLK
I_CLK => x1[4].CLK
I_CLK => x1[5].CLK
I_CLK => x1[6].CLK
I_CLK => x1[7].CLK
I_CLK => x1[8].CLK
I_CLK => b0[0].CLK
I_CLK => b0[1].CLK
I_CLK => b0[2].CLK
I_CLK => b0[3].CLK
I_CLK => b0[4].CLK
I_CLK => b0[5].CLK
I_CLK => b0[6].CLK
I_CLK => b0[7].CLK
I_CLK => z0[0].CLK
I_CLK => z0[1].CLK
I_CLK => z0[2].CLK
I_CLK => z0[3].CLK
I_CLK => z0[4].CLK
I_CLK => z0[5].CLK
I_CLK => z0[6].CLK
I_CLK => z0[7].CLK
I_CLK => z0[8].CLK
I_CLK => y0[0].CLK
I_CLK => y0[1].CLK
I_CLK => y0[2].CLK
I_CLK => y0[3].CLK
I_CLK => y0[4].CLK
I_CLK => y0[5].CLK
I_CLK => y0[6].CLK
I_CLK => y0[7].CLK
I_CLK => y0[8].CLK
I_CLK => x0[0].CLK
I_CLK => x0[1].CLK
I_CLK => x0[2].CLK
I_CLK => x0[3].CLK
I_CLK => x0[4].CLK
I_CLK => x0[5].CLK
I_CLK => x0[6].CLK
I_CLK => x0[7].CLK
I_CLK => x0[8].CLK
I_CLK => count[0].CLK
I_CLK => count[1].CLK
I_CLK => count[2].CLK
I_CLK => count[3].CLK
I_CLK => keys[0][0].CLK
I_CLK => keys[0][1].CLK
I_CLK => keys[0][2].CLK
I_CLK => keys[0][3].CLK
I_CLK => keys[0][4].CLK
I_CLK => keys[1][0].CLK
I_CLK => keys[1][1].CLK
I_CLK => keys[1][2].CLK
I_CLK => keys[1][3].CLK
I_CLK => keys[1][4].CLK
I_CLK => keys[2][0].CLK
I_CLK => keys[2][1].CLK
I_CLK => keys[2][2].CLK
I_CLK => keys[2][3].CLK
I_CLK => keys[2][4].CLK
I_CLK => keys[3][0].CLK
I_CLK => keys[3][1].CLK
I_CLK => keys[3][2].CLK
I_CLK => keys[3][3].CLK
I_CLK => keys[3][4].CLK
I_CLK => keys[4][0].CLK
I_CLK => keys[4][1].CLK
I_CLK => keys[4][2].CLK
I_CLK => keys[4][3].CLK
I_CLK => keys[4][4].CLK
I_CLK => keys[5][0].CLK
I_CLK => keys[5][1].CLK
I_CLK => keys[5][2].CLK
I_CLK => keys[5][3].CLK
I_CLK => keys[5][4].CLK
I_CLK => keys[6][0].CLK
I_CLK => keys[6][1].CLK
I_CLK => keys[6][2].CLK
I_CLK => keys[6][3].CLK
I_CLK => keys[6][4].CLK
I_CLK => keys[7][0].CLK
I_CLK => keys[7][1].CLK
I_CLK => keys[7][2].CLK
I_CLK => keys[7][3].CLK
I_CLK => keys[7][4].CLK
I_CLK => keys[8][0].CLK
I_CLK => keys[8][1].CLK
I_CLK => keys[8][2].CLK
I_CLK => keys[8][3].CLK
I_CLK => keys[8][4].CLK
I_CLK => keys[9][0].CLK
I_CLK => keys[9][1].CLK
I_CLK => keys[9][2].CLK
I_CLK => keys[9][3].CLK
I_CLK => keys[9][4].CLK
I_CLK => keys[10][0].CLK
I_CLK => keys[10][1].CLK
I_CLK => keys[10][2].CLK
I_CLK => keys[10][3].CLK
I_CLK => keys[10][4].CLK
I_CLK => keys[11][0].CLK
I_CLK => keys[11][1].CLK
I_CLK => keys[11][2].CLK
I_CLK => keys[11][3].CLK
I_CLK => keys[11][4].CLK
I_RESET => receiver:inst_rx.I_RESET
I_RESET => b1[0].ACLR
I_RESET => b1[1].ACLR
I_RESET => b1[2].ACLR
I_RESET => b1[3].ACLR
I_RESET => b1[4].ACLR
I_RESET => b1[5].ACLR
I_RESET => b1[6].ACLR
I_RESET => b1[7].ACLR
I_RESET => z1[0].PRESET
I_RESET => z1[1].PRESET
I_RESET => z1[2].PRESET
I_RESET => z1[3].PRESET
I_RESET => z1[4].PRESET
I_RESET => z1[5].PRESET
I_RESET => z1[6].PRESET
I_RESET => z1[7].PRESET
I_RESET => z1[8].PRESET
I_RESET => y1[0].ACLR
I_RESET => y1[1].ACLR
I_RESET => y1[2].ACLR
I_RESET => y1[3].ACLR
I_RESET => y1[4].ACLR
I_RESET => y1[5].ACLR
I_RESET => y1[6].ACLR
I_RESET => y1[7].ACLR
I_RESET => y1[8].ACLR
I_RESET => x1[0].PRESET
I_RESET => x1[1].PRESET
I_RESET => x1[2].PRESET
I_RESET => x1[3].PRESET
I_RESET => x1[4].PRESET
I_RESET => x1[5].PRESET
I_RESET => x1[6].PRESET
I_RESET => x1[7].PRESET
I_RESET => x1[8].PRESET
I_RESET => b0[0].ACLR
I_RESET => b0[1].ACLR
I_RESET => b0[2].ACLR
I_RESET => b0[3].ACLR
I_RESET => b0[4].ACLR
I_RESET => b0[5].ACLR
I_RESET => b0[6].ACLR
I_RESET => b0[7].ACLR
I_RESET => z0[0].PRESET
I_RESET => z0[1].PRESET
I_RESET => z0[2].PRESET
I_RESET => z0[3].PRESET
I_RESET => z0[4].PRESET
I_RESET => z0[5].PRESET
I_RESET => z0[6].PRESET
I_RESET => z0[7].PRESET
I_RESET => z0[8].PRESET
I_RESET => y0[0].ACLR
I_RESET => y0[1].ACLR
I_RESET => y0[2].ACLR
I_RESET => y0[3].ACLR
I_RESET => y0[4].ACLR
I_RESET => y0[5].ACLR
I_RESET => y0[6].ACLR
I_RESET => y0[7].ACLR
I_RESET => y0[8].ACLR
I_RESET => x0[0].PRESET
I_RESET => x0[1].PRESET
I_RESET => x0[2].PRESET
I_RESET => x0[3].PRESET
I_RESET => x0[4].PRESET
I_RESET => x0[5].PRESET
I_RESET => x0[6].PRESET
I_RESET => x0[7].PRESET
I_RESET => x0[8].PRESET
I_RESET => count[3].IN0
I_RESET => keys[0][0].PRESET
I_RESET => keys[0][1].PRESET
I_RESET => keys[0][2].PRESET
I_RESET => keys[0][3].PRESET
I_RESET => keys[0][4].PRESET
I_RESET => keys[1][0].PRESET
I_RESET => keys[1][1].PRESET
I_RESET => keys[1][2].PRESET
I_RESET => keys[1][3].PRESET
I_RESET => keys[1][4].PRESET
I_RESET => keys[2][0].PRESET
I_RESET => keys[2][1].PRESET
I_RESET => keys[2][2].PRESET
I_RESET => keys[2][3].PRESET
I_RESET => keys[2][4].PRESET
I_RESET => keys[3][0].PRESET
I_RESET => keys[3][1].PRESET
I_RESET => keys[3][2].PRESET
I_RESET => keys[3][3].PRESET
I_RESET => keys[3][4].PRESET
I_RESET => keys[4][0].PRESET
I_RESET => keys[4][1].PRESET
I_RESET => keys[4][2].PRESET
I_RESET => keys[4][3].PRESET
I_RESET => keys[4][4].PRESET
I_RESET => keys[5][0].PRESET
I_RESET => keys[5][1].PRESET
I_RESET => keys[5][2].PRESET
I_RESET => keys[5][3].PRESET
I_RESET => keys[5][4].PRESET
I_RESET => keys[6][0].PRESET
I_RESET => keys[6][1].PRESET
I_RESET => keys[6][2].PRESET
I_RESET => keys[6][3].PRESET
I_RESET => keys[6][4].PRESET
I_RESET => keys[7][0].PRESET
I_RESET => keys[7][1].PRESET
I_RESET => keys[7][2].PRESET
I_RESET => keys[7][3].PRESET
I_RESET => keys[7][4].PRESET
I_RESET => keys[8][0].ACLR
I_RESET => keys[8][1].ACLR
I_RESET => keys[8][2].ACLR
I_RESET => keys[8][3].ACLR
I_RESET => keys[8][4].ACLR
I_RESET => keys[9][0].ACLR
I_RESET => keys[9][1].ACLR
I_RESET => keys[9][2].ACLR
I_RESET => keys[9][3].ACLR
I_RESET => keys[9][4].ACLR
I_RESET => keys[10][0].ACLR
I_RESET => keys[10][1].ACLR
I_RESET => keys[10][2].ACLR
I_RESET => keys[10][3].ACLR
I_RESET => keys[10][4].ACLR
I_RESET => keys[11][0].ACLR
I_RESET => keys[11][1].ACLR
I_RESET => keys[11][2].ACLR
I_RESET => keys[11][3].ACLR
I_RESET => keys[11][4].ACLR
I_RESET => device_id[7].ENA
I_RESET => device_id[6].ENA
I_RESET => device_id[5].ENA
I_RESET => device_id[4].ENA
I_RESET => device_id[3].ENA
I_RESET => device_id[2].ENA
I_RESET => device_id[1].ENA
I_RESET => device_id[0].ENA
I_RESET => key0[7].ENA
I_RESET => key0[6].ENA
I_RESET => key0[5].ENA
I_RESET => key0[4].ENA
I_RESET => key0[3].ENA
I_RESET => key0[2].ENA
I_RESET => key0[1].ENA
I_RESET => key0[0].ENA
I_RESET => key1[7].ENA
I_RESET => key1[6].ENA
I_RESET => key1[5].ENA
I_RESET => key1[4].ENA
I_RESET => key1[3].ENA
I_RESET => key1[2].ENA
I_RESET => key1[1].ENA
I_RESET => key1[0].ENA
I_RESET => key2[7].ENA
I_RESET => key2[6].ENA
I_RESET => key2[5].ENA
I_RESET => key2[4].ENA
I_RESET => key2[3].ENA
I_RESET => key2[2].ENA
I_RESET => key2[1].ENA
I_RESET => key2[0].ENA
I_RESET => key3[7].ENA
I_RESET => key3[6].ENA
I_RESET => key3[5].ENA
I_RESET => key3[4].ENA
I_RESET => key3[3].ENA
I_RESET => key3[2].ENA
I_RESET => key3[1].ENA
I_RESET => key3[0].ENA
I_RESET => key4[7].ENA
I_RESET => key4[6].ENA
I_RESET => key4[5].ENA
I_RESET => key4[4].ENA
I_RESET => key4[3].ENA
I_RESET => key4[2].ENA
I_RESET => key4[1].ENA
I_RESET => key4[0].ENA
I_RESET => key5[7].ENA
I_RESET => key5[6].ENA
I_RESET => key5[5].ENA
I_RESET => key5[4].ENA
I_RESET => key5[3].ENA
I_RESET => key5[2].ENA
I_RESET => key5[1].ENA
I_RESET => key5[0].ENA
I_RESET => key6[7].ENA
I_RESET => key6[6].ENA
I_RESET => key6[5].ENA
I_RESET => key6[4].ENA
I_RESET => key6[3].ENA
I_RESET => key6[2].ENA
I_RESET => key6[1].ENA
I_RESET => key6[0].ENA
I_RX => receiver:inst_rx.I_RX
I_NEWFRAME => key6[0].OUTPUTSELECT
I_NEWFRAME => key6[1].OUTPUTSELECT
I_NEWFRAME => key6[2].OUTPUTSELECT
I_NEWFRAME => key6[3].OUTPUTSELECT
I_NEWFRAME => key6[4].OUTPUTSELECT
I_NEWFRAME => key6[5].OUTPUTSELECT
I_NEWFRAME => key6[6].OUTPUTSELECT
I_NEWFRAME => key6[7].OUTPUTSELECT
I_NEWFRAME => key5[0].OUTPUTSELECT
I_NEWFRAME => key5[1].OUTPUTSELECT
I_NEWFRAME => key5[2].OUTPUTSELECT
I_NEWFRAME => key5[3].OUTPUTSELECT
I_NEWFRAME => key5[4].OUTPUTSELECT
I_NEWFRAME => key5[5].OUTPUTSELECT
I_NEWFRAME => key5[6].OUTPUTSELECT
I_NEWFRAME => key5[7].OUTPUTSELECT
I_NEWFRAME => key4[0].OUTPUTSELECT
I_NEWFRAME => key4[1].OUTPUTSELECT
I_NEWFRAME => key4[2].OUTPUTSELECT
I_NEWFRAME => key4[3].OUTPUTSELECT
I_NEWFRAME => key4[4].OUTPUTSELECT
I_NEWFRAME => key4[5].OUTPUTSELECT
I_NEWFRAME => key4[6].OUTPUTSELECT
I_NEWFRAME => key4[7].OUTPUTSELECT
I_NEWFRAME => key3[0].OUTPUTSELECT
I_NEWFRAME => key3[1].OUTPUTSELECT
I_NEWFRAME => key3[2].OUTPUTSELECT
I_NEWFRAME => key3[3].OUTPUTSELECT
I_NEWFRAME => key3[4].OUTPUTSELECT
I_NEWFRAME => key3[5].OUTPUTSELECT
I_NEWFRAME => key3[6].OUTPUTSELECT
I_NEWFRAME => key3[7].OUTPUTSELECT
I_NEWFRAME => key2[0].OUTPUTSELECT
I_NEWFRAME => key2[1].OUTPUTSELECT
I_NEWFRAME => key2[2].OUTPUTSELECT
I_NEWFRAME => key2[3].OUTPUTSELECT
I_NEWFRAME => key2[4].OUTPUTSELECT
I_NEWFRAME => key2[5].OUTPUTSELECT
I_NEWFRAME => key2[6].OUTPUTSELECT
I_NEWFRAME => key2[7].OUTPUTSELECT
I_NEWFRAME => key1[0].OUTPUTSELECT
I_NEWFRAME => key1[1].OUTPUTSELECT
I_NEWFRAME => key1[2].OUTPUTSELECT
I_NEWFRAME => key1[3].OUTPUTSELECT
I_NEWFRAME => key1[4].OUTPUTSELECT
I_NEWFRAME => key1[5].OUTPUTSELECT
I_NEWFRAME => key1[6].OUTPUTSELECT
I_NEWFRAME => key1[7].OUTPUTSELECT
I_NEWFRAME => key0[0].OUTPUTSELECT
I_NEWFRAME => key0[1].OUTPUTSELECT
I_NEWFRAME => key0[2].OUTPUTSELECT
I_NEWFRAME => key0[3].OUTPUTSELECT
I_NEWFRAME => key0[4].OUTPUTSELECT
I_NEWFRAME => key0[5].OUTPUTSELECT
I_NEWFRAME => key0[6].OUTPUTSELECT
I_NEWFRAME => key0[7].OUTPUTSELECT
I_NEWFRAME => device_id[0].OUTPUTSELECT
I_NEWFRAME => device_id[1].OUTPUTSELECT
I_NEWFRAME => device_id[2].OUTPUTSELECT
I_NEWFRAME => device_id[3].OUTPUTSELECT
I_NEWFRAME => device_id[4].OUTPUTSELECT
I_NEWFRAME => device_id[5].OUTPUTSELECT
I_NEWFRAME => device_id[6].OUTPUTSELECT
I_NEWFRAME => device_id[7].OUTPUTSELECT
I_NEWFRAME => count[3].IN1
I_NEWFRAME => keys[11][4].ENA
I_NEWFRAME => keys[11][3].ENA
I_NEWFRAME => keys[11][2].ENA
I_NEWFRAME => keys[11][1].ENA
I_NEWFRAME => keys[11][0].ENA
I_NEWFRAME => keys[10][4].ENA
I_NEWFRAME => keys[10][3].ENA
I_NEWFRAME => keys[10][2].ENA
I_NEWFRAME => keys[10][1].ENA
I_NEWFRAME => keys[10][0].ENA
I_NEWFRAME => keys[9][4].ENA
I_NEWFRAME => keys[9][3].ENA
I_NEWFRAME => keys[9][2].ENA
I_NEWFRAME => keys[9][1].ENA
I_NEWFRAME => keys[9][0].ENA
I_NEWFRAME => keys[8][4].ENA
I_NEWFRAME => keys[8][3].ENA
I_NEWFRAME => keys[8][2].ENA
I_NEWFRAME => keys[8][1].ENA
I_NEWFRAME => keys[8][0].ENA
I_NEWFRAME => keys[7][4].ENA
I_NEWFRAME => keys[7][3].ENA
I_NEWFRAME => keys[7][2].ENA
I_NEWFRAME => keys[7][1].ENA
I_NEWFRAME => keys[7][0].ENA
I_NEWFRAME => keys[6][4].ENA
I_NEWFRAME => keys[6][3].ENA
I_NEWFRAME => keys[6][2].ENA
I_NEWFRAME => keys[6][1].ENA
I_NEWFRAME => keys[6][0].ENA
I_NEWFRAME => keys[5][4].ENA
I_NEWFRAME => keys[5][3].ENA
I_NEWFRAME => keys[5][2].ENA
I_NEWFRAME => keys[5][1].ENA
I_NEWFRAME => keys[5][0].ENA
I_NEWFRAME => keys[4][4].ENA
I_NEWFRAME => keys[4][3].ENA
I_NEWFRAME => keys[4][2].ENA
I_NEWFRAME => keys[4][1].ENA
I_NEWFRAME => keys[4][0].ENA
I_NEWFRAME => keys[3][4].ENA
I_NEWFRAME => keys[3][3].ENA
I_NEWFRAME => keys[3][2].ENA
I_NEWFRAME => keys[3][1].ENA
I_NEWFRAME => keys[3][0].ENA
I_NEWFRAME => keys[2][4].ENA
I_NEWFRAME => keys[2][3].ENA
I_NEWFRAME => keys[2][2].ENA
I_NEWFRAME => keys[2][1].ENA
I_NEWFRAME => keys[2][0].ENA
I_NEWFRAME => keys[1][4].ENA
I_NEWFRAME => keys[1][3].ENA
I_NEWFRAME => keys[1][2].ENA
I_NEWFRAME => keys[1][1].ENA
I_NEWFRAME => keys[1][0].ENA
I_NEWFRAME => keys[0][4].ENA
I_NEWFRAME => keys[0][3].ENA
I_NEWFRAME => keys[0][2].ENA
I_NEWFRAME => keys[0][1].ENA
I_NEWFRAME => keys[0][0].ENA
I_NEWFRAME => x0[8].ENA
I_NEWFRAME => x0[7].ENA
I_NEWFRAME => x0[6].ENA
I_NEWFRAME => x0[5].ENA
I_NEWFRAME => x0[4].ENA
I_NEWFRAME => x0[3].ENA
I_NEWFRAME => x0[2].ENA
I_NEWFRAME => x0[1].ENA
I_NEWFRAME => x0[0].ENA
I_NEWFRAME => y0[8].ENA
I_NEWFRAME => y0[7].ENA
I_NEWFRAME => y0[6].ENA
I_NEWFRAME => y0[5].ENA
I_NEWFRAME => y0[4].ENA
I_NEWFRAME => y0[3].ENA
I_NEWFRAME => y0[2].ENA
I_NEWFRAME => y0[1].ENA
I_NEWFRAME => y0[0].ENA
I_NEWFRAME => z0[8].ENA
I_NEWFRAME => z0[7].ENA
I_NEWFRAME => z0[6].ENA
I_NEWFRAME => z0[5].ENA
I_NEWFRAME => z0[4].ENA
I_NEWFRAME => z0[3].ENA
I_NEWFRAME => z0[2].ENA
I_NEWFRAME => z0[1].ENA
I_NEWFRAME => z0[0].ENA
I_NEWFRAME => b0[7].ENA
I_NEWFRAME => b0[6].ENA
I_NEWFRAME => b0[5].ENA
I_NEWFRAME => b0[4].ENA
I_NEWFRAME => b0[3].ENA
I_NEWFRAME => b0[2].ENA
I_NEWFRAME => b0[1].ENA
I_NEWFRAME => b0[0].ENA
I_NEWFRAME => x1[8].ENA
I_NEWFRAME => x1[7].ENA
I_NEWFRAME => x1[6].ENA
I_NEWFRAME => x1[5].ENA
I_NEWFRAME => x1[4].ENA
I_NEWFRAME => x1[3].ENA
I_NEWFRAME => x1[2].ENA
I_NEWFRAME => x1[1].ENA
I_NEWFRAME => x1[0].ENA
I_NEWFRAME => y1[8].ENA
I_NEWFRAME => y1[7].ENA
I_NEWFRAME => y1[6].ENA
I_NEWFRAME => y1[5].ENA
I_NEWFRAME => y1[4].ENA
I_NEWFRAME => y1[3].ENA
I_NEWFRAME => y1[2].ENA
I_NEWFRAME => y1[1].ENA
I_NEWFRAME => y1[0].ENA
I_NEWFRAME => z1[8].ENA
I_NEWFRAME => z1[7].ENA
I_NEWFRAME => z1[6].ENA
I_NEWFRAME => z1[5].ENA
I_NEWFRAME => z1[4].ENA
I_NEWFRAME => z1[3].ENA
I_NEWFRAME => z1[2].ENA
I_NEWFRAME => z1[1].ENA
I_NEWFRAME => z1[0].ENA
I_NEWFRAME => b1[7].ENA
I_NEWFRAME => b1[6].ENA
I_NEWFRAME => b1[5].ENA
I_NEWFRAME => b1[4].ENA
I_NEWFRAME => b1[3].ENA
I_NEWFRAME => b1[2].ENA
I_NEWFRAME => b1[1].ENA
I_NEWFRAME => b1[0].ENA
I_ADDR[0] => row0[4].OUTPUTSELECT
I_ADDR[0] => row0[3].OUTPUTSELECT
I_ADDR[0] => row0[2].OUTPUTSELECT
I_ADDR[0] => row0[1].OUTPUTSELECT
I_ADDR[0] => row0[0].OUTPUTSELECT
I_ADDR[1] => row1[4].OUTPUTSELECT
I_ADDR[1] => row1[3].OUTPUTSELECT
I_ADDR[1] => row1[2].OUTPUTSELECT
I_ADDR[1] => row1[1].OUTPUTSELECT
I_ADDR[1] => row1[0].OUTPUTSELECT
I_ADDR[2] => row2[4].OUTPUTSELECT
I_ADDR[2] => row2[3].OUTPUTSELECT
I_ADDR[2] => row2[2].OUTPUTSELECT
I_ADDR[2] => row2[1].OUTPUTSELECT
I_ADDR[2] => row2[0].OUTPUTSELECT
I_ADDR[3] => row3[4].OUTPUTSELECT
I_ADDR[3] => row3[3].OUTPUTSELECT
I_ADDR[3] => row3[2].OUTPUTSELECT
I_ADDR[3] => row3[1].OUTPUTSELECT
I_ADDR[3] => row3[0].OUTPUTSELECT
I_ADDR[4] => row4[4].OUTPUTSELECT
I_ADDR[4] => row4[3].OUTPUTSELECT
I_ADDR[4] => row4[2].OUTPUTSELECT
I_ADDR[4] => row4[1].OUTPUTSELECT
I_ADDR[4] => row4[0].OUTPUTSELECT
I_ADDR[5] => row5[4].OUTPUTSELECT
I_ADDR[5] => row5[3].OUTPUTSELECT
I_ADDR[5] => row5[2].OUTPUTSELECT
I_ADDR[5] => row5[1].OUTPUTSELECT
I_ADDR[5] => row5[0].OUTPUTSELECT
I_ADDR[6] => row6[4].OUTPUTSELECT
I_ADDR[6] => row6[3].OUTPUTSELECT
I_ADDR[6] => row6[2].OUTPUTSELECT
I_ADDR[6] => row6[1].OUTPUTSELECT
I_ADDR[6] => row6[0].OUTPUTSELECT
I_ADDR[7] => row7[4].OUTPUTSELECT
I_ADDR[7] => row7[3].OUTPUTSELECT
I_ADDR[7] => row7[2].OUTPUTSELECT
I_ADDR[7] => row7[1].OUTPUTSELECT
I_ADDR[7] => row7[0].OUTPUTSELECT
O_MOUSE0_X[0] <= x0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[1] <= x0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[2] <= x0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[3] <= x0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[4] <= x0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[5] <= x0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[6] <= x0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[7] <= x0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[0] <= y0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[1] <= y0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[2] <= y0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[3] <= y0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[4] <= y0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[5] <= y0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[6] <= y0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[7] <= y0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[0] <= z0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[1] <= z0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[2] <= z0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[3] <= z0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[4] <= z0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[5] <= z0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[6] <= z0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[7] <= z0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[0] <= b0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[1] <= b0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[2] <= b0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[3] <= b0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[4] <= b0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[5] <= b0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[6] <= b0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[7] <= b0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[0] <= x1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[1] <= x1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[2] <= x1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[3] <= x1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[4] <= x1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[5] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[6] <= x1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[7] <= x1[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[0] <= y1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[1] <= y1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[2] <= y1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[3] <= y1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[4] <= y1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[5] <= y1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[6] <= y1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[7] <= y1[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[0] <= z1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[1] <= z1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[2] <= z1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[3] <= z1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[4] <= z1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[5] <= z1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[6] <= z1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[7] <= z1[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[0] <= b1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[1] <= b1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[2] <= b1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[3] <= b1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[4] <= b1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[5] <= b1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[6] <= b1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[7] <= b1[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[0] <= key0[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[1] <= key0[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[2] <= key0[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[3] <= key0[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[4] <= key0[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[5] <= key0[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[6] <= key0[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[7] <= key0[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[0] <= key1[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[1] <= key1[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[2] <= key1[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[3] <= key1[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[4] <= key1[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[5] <= key1[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[6] <= key1[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[7] <= key1[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[0] <= key2[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[1] <= key2[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[2] <= key2[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[3] <= key2[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[4] <= key2[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[5] <= key2[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[6] <= key2[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[7] <= key2[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[0] <= key3[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[1] <= key3[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[2] <= key3[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[3] <= key3[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[4] <= key3[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[5] <= key3[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[6] <= key3[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[7] <= key3[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[0] <= key4[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[1] <= key4[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[2] <= key4[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[3] <= key4[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[4] <= key4[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[5] <= key4[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[6] <= key4[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[7] <= key4[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[0] <= key5[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[1] <= key5[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[2] <= key5[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[3] <= key5[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[4] <= key5[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[5] <= key5[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[6] <= key5[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[7] <= key5[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[0] <= key6[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[1] <= key6[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[2] <= key6[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[3] <= key6[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[4] <= key6[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[5] <= key6[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[6] <= key6[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[7] <= key6[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[0] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[1] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[2] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[3] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[4] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[1] <= keys[9][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[2] <= keys[9][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[3] <= keys[9][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[4] <= keys[9][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[5] <= keys[9][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[6] <= keys[10][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[7] <= keys[10][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[8] <= keys[10][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[9] <= keys[10][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[10] <= keys[10][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[11] <= keys[11][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[12] <= keys[11][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[0] <= keys[8][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[1] <= keys[8][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[2] <= keys[8][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[3] <= keys[8][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[4] <= keys[8][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[0] <= keys[11][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[1] <= keys[11][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[2] <= keys[11][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[3] <= keys[10][3].DB_MAX_OUTPUT_PORT_TYPE


|basic|deserializer:U14|receiver:inst_rx
I_CLK => rx_shift_reg[0].CLK
I_CLK => rx_shift_reg[1].CLK
I_CLK => rx_shift_reg[2].CLK
I_CLK => rx_shift_reg[3].CLK
I_CLK => rx_shift_reg[4].CLK
I_CLK => rx_shift_reg[5].CLK
I_CLK => rx_shift_reg[6].CLK
I_CLK => rx_shift_reg[7].CLK
I_CLK => rx_avail.CLK
I_CLK => rx_count[0].CLK
I_CLK => rx_count[1].CLK
I_CLK => rx_count[2].CLK
I_CLK => rx_count[3].CLK
I_CLK => rx_count[4].CLK
I_CLK => rx_count[5].CLK
I_CLK => rx_count[6].CLK
I_CLK => rx_count[7].CLK
I_CLK => rx_count[8].CLK
I_CLK => rx_bit_count[0].CLK
I_CLK => rx_bit_count[1].CLK
I_CLK => rx_bit_count[2].CLK
I_CLK => rx_bit_count[3].CLK
I_CLK => rx_buffer[0].CLK
I_CLK => rx_buffer[1].CLK
I_CLK => rx_buffer[2].CLK
I_CLK => rx_buffer[3].CLK
I_CLK => rx_buffer[4].CLK
I_CLK => rx_buffer[5].CLK
I_CLK => rx_buffer[6].CLK
I_CLK => rx_buffer[7].CLK
I_CLK => rx_bit.CLK
I_RESET => rx_bit.PRESET
I_RESET => rx_avail.ACLR
I_RESET => rx_count[0].ACLR
I_RESET => rx_count[1].ACLR
I_RESET => rx_count[2].ACLR
I_RESET => rx_count[3].ACLR
I_RESET => rx_count[4].ACLR
I_RESET => rx_count[5].ACLR
I_RESET => rx_count[6].ACLR
I_RESET => rx_count[7].ACLR
I_RESET => rx_count[8].ACLR
I_RESET => rx_bit_count[0].ACLR
I_RESET => rx_bit_count[1].ACLR
I_RESET => rx_bit_count[2].ACLR
I_RESET => rx_bit_count[3].ACLR
I_RESET => rx_buffer[0].ACLR
I_RESET => rx_buffer[1].ACLR
I_RESET => rx_buffer[2].ACLR
I_RESET => rx_buffer[3].ACLR
I_RESET => rx_buffer[4].ACLR
I_RESET => rx_buffer[5].ACLR
I_RESET => rx_buffer[6].ACLR
I_RESET => rx_buffer[7].ACLR
I_RESET => rx_shift_reg[7].ENA
I_RESET => rx_shift_reg[6].ENA
I_RESET => rx_shift_reg[5].ENA
I_RESET => rx_shift_reg[4].ENA
I_RESET => rx_shift_reg[3].ENA
I_RESET => rx_shift_reg[2].ENA
I_RESET => rx_shift_reg[1].ENA
I_RESET => rx_shift_reg[0].ENA
I_RX => rx_bit.DATAIN
O_DATA[0] <= rx_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= rx_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= rx_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= rx_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= rx_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= rx_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= rx_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= rx_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
O_READY <= rx_avail.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16
clk_sys => saa1099_tone_gen:freq_gen0.clk_sys
clk_sys => saa1099_tone_gen:freq_gen1.clk_sys
clk_sys => saa1099_tone_gen:freq_gen2.clk_sys
clk_sys => saa1099_noise_gen:noise_gen0.clk_sys
clk_sys => saa1099_tone_gen:freq_gen3.clk_sys
clk_sys => saa1099_tone_gen:freq_gen4.clk_sys
clk_sys => saa1099_tone_gen:freq_gen5.clk_sys
clk_sys => saa1099_noise_gen:noise_gen1.clk_sys
clk_sys => saa1099_envelope_gen:envelope_gen0.clk_sys
clk_sys => saa1099_envelope_gen:envelope_gen1.clk_sys
clk_sys => amplit0[0].CLK
clk_sys => amplit0[1].CLK
clk_sys => amplit0[2].CLK
clk_sys => amplit0[3].CLK
clk_sys => amplit0[4].CLK
clk_sys => amplit0[5].CLK
clk_sys => amplit0[6].CLK
clk_sys => amplit0[7].CLK
clk_sys => amplit1[0].CLK
clk_sys => amplit1[1].CLK
clk_sys => amplit1[2].CLK
clk_sys => amplit1[3].CLK
clk_sys => amplit1[4].CLK
clk_sys => amplit1[5].CLK
clk_sys => amplit1[6].CLK
clk_sys => amplit1[7].CLK
clk_sys => amplit2[0].CLK
clk_sys => amplit2[1].CLK
clk_sys => amplit2[2].CLK
clk_sys => amplit2[3].CLK
clk_sys => amplit2[4].CLK
clk_sys => amplit2[5].CLK
clk_sys => amplit2[6].CLK
clk_sys => amplit2[7].CLK
clk_sys => amplit3[0].CLK
clk_sys => amplit3[1].CLK
clk_sys => amplit3[2].CLK
clk_sys => amplit3[3].CLK
clk_sys => amplit3[4].CLK
clk_sys => amplit3[5].CLK
clk_sys => amplit3[6].CLK
clk_sys => amplit3[7].CLK
clk_sys => amplit4[0].CLK
clk_sys => amplit4[1].CLK
clk_sys => amplit4[2].CLK
clk_sys => amplit4[3].CLK
clk_sys => amplit4[4].CLK
clk_sys => amplit4[5].CLK
clk_sys => amplit4[6].CLK
clk_sys => amplit4[7].CLK
clk_sys => amplit5[0].CLK
clk_sys => amplit5[1].CLK
clk_sys => amplit5[2].CLK
clk_sys => amplit5[3].CLK
clk_sys => amplit5[4].CLK
clk_sys => amplit5[5].CLK
clk_sys => amplit5[6].CLK
clk_sys => amplit5[7].CLK
clk_sys => freq0[0].CLK
clk_sys => freq0[1].CLK
clk_sys => freq0[2].CLK
clk_sys => freq0[3].CLK
clk_sys => freq0[4].CLK
clk_sys => freq0[5].CLK
clk_sys => freq0[6].CLK
clk_sys => freq0[7].CLK
clk_sys => freq0[8].CLK
clk_sys => freq1[0].CLK
clk_sys => freq1[1].CLK
clk_sys => freq1[2].CLK
clk_sys => freq1[3].CLK
clk_sys => freq1[4].CLK
clk_sys => freq1[5].CLK
clk_sys => freq1[6].CLK
clk_sys => freq1[7].CLK
clk_sys => freq1[8].CLK
clk_sys => freq2[0].CLK
clk_sys => freq2[1].CLK
clk_sys => freq2[2].CLK
clk_sys => freq2[3].CLK
clk_sys => freq2[4].CLK
clk_sys => freq2[5].CLK
clk_sys => freq2[6].CLK
clk_sys => freq2[7].CLK
clk_sys => freq2[8].CLK
clk_sys => freq3[0].CLK
clk_sys => freq3[1].CLK
clk_sys => freq3[2].CLK
clk_sys => freq3[3].CLK
clk_sys => freq3[4].CLK
clk_sys => freq3[5].CLK
clk_sys => freq3[6].CLK
clk_sys => freq3[7].CLK
clk_sys => freq3[8].CLK
clk_sys => freq4[0].CLK
clk_sys => freq4[1].CLK
clk_sys => freq4[2].CLK
clk_sys => freq4[3].CLK
clk_sys => freq4[4].CLK
clk_sys => freq4[5].CLK
clk_sys => freq4[6].CLK
clk_sys => freq4[7].CLK
clk_sys => freq4[8].CLK
clk_sys => freq5[0].CLK
clk_sys => freq5[1].CLK
clk_sys => freq5[2].CLK
clk_sys => freq5[3].CLK
clk_sys => freq5[4].CLK
clk_sys => freq5[5].CLK
clk_sys => freq5[6].CLK
clk_sys => freq5[7].CLK
clk_sys => freq5[8].CLK
clk_sys => oct10[0].CLK
clk_sys => oct10[1].CLK
clk_sys => oct10[2].CLK
clk_sys => oct10[4].CLK
clk_sys => oct10[5].CLK
clk_sys => oct10[6].CLK
clk_sys => oct32[0].CLK
clk_sys => oct32[1].CLK
clk_sys => oct32[2].CLK
clk_sys => oct32[4].CLK
clk_sys => oct32[5].CLK
clk_sys => oct32[6].CLK
clk_sys => oct54[0].CLK
clk_sys => oct54[1].CLK
clk_sys => oct54[2].CLK
clk_sys => oct54[4].CLK
clk_sys => oct54[5].CLK
clk_sys => oct54[6].CLK
clk_sys => freqenable[0].CLK
clk_sys => freqenable[1].CLK
clk_sys => freqenable[2].CLK
clk_sys => freqenable[3].CLK
clk_sys => freqenable[4].CLK
clk_sys => freqenable[5].CLK
clk_sys => noiseenable[0].CLK
clk_sys => noiseenable[1].CLK
clk_sys => noiseenable[2].CLK
clk_sys => noiseenable[3].CLK
clk_sys => noiseenable[4].CLK
clk_sys => noiseenable[5].CLK
clk_sys => noisegen[0].CLK
clk_sys => noisegen[1].CLK
clk_sys => noisegen[4].CLK
clk_sys => noisegen[5].CLK
clk_sys => envelope0[0].CLK
clk_sys => envelope0[1].CLK
clk_sys => envelope0[2].CLK
clk_sys => envelope0[3].CLK
clk_sys => envelope0[4].CLK
clk_sys => envelope0[5].CLK
clk_sys => envelope0[6].CLK
clk_sys => envelope0[7].CLK
clk_sys => envelope1[0].CLK
clk_sys => envelope1[1].CLK
clk_sys => envelope1[2].CLK
clk_sys => envelope1[3].CLK
clk_sys => envelope1[4].CLK
clk_sys => envelope1[5].CLK
clk_sys => envelope1[6].CLK
clk_sys => envelope1[7].CLK
clk_sys => addr[0].CLK
clk_sys => addr[1].CLK
clk_sys => addr[2].CLK
clk_sys => addr[3].CLK
clk_sys => addr[4].CLK
clk_sys => ctrl[0].CLK
clk_sys => ctrl[1].CLK
clk_sys => old_wr.CLK
ce => saa1099_tone_gen:freq_gen0.ce
ce => saa1099_tone_gen:freq_gen1.ce
ce => saa1099_tone_gen:freq_gen2.ce
ce => saa1099_noise_gen:noise_gen0.ce
ce => saa1099_tone_gen:freq_gen3.ce
ce => saa1099_tone_gen:freq_gen4.ce
ce => saa1099_tone_gen:freq_gen5.ce
ce => saa1099_noise_gen:noise_gen1.ce
rst_n => rst.IN1
rst_n => ctrl.OUTPUTSELECT
rst_n => ctrl.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit4.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit3.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit1.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit0.OUTPUTSELECT
rst_n => amplit2[7].ENA
rst_n => amplit2[6].ENA
rst_n => amplit2[5].ENA
rst_n => amplit2[4].ENA
rst_n => amplit2[3].ENA
rst_n => amplit2[2].ENA
rst_n => amplit2[1].ENA
rst_n => amplit2[0].ENA
rst_n => amplit5[0].ENA
rst_n => amplit5[1].ENA
rst_n => amplit5[2].ENA
rst_n => amplit5[3].ENA
rst_n => amplit5[4].ENA
rst_n => amplit5[5].ENA
rst_n => amplit5[6].ENA
rst_n => amplit5[7].ENA
rst_n => freq0[0].ENA
rst_n => freq0[1].ENA
rst_n => freq0[2].ENA
rst_n => freq0[3].ENA
rst_n => freq0[4].ENA
rst_n => freq0[5].ENA
rst_n => freq0[6].ENA
rst_n => freq0[7].ENA
rst_n => freq0[8].ENA
rst_n => freq1[0].ENA
rst_n => freq1[1].ENA
rst_n => freq1[2].ENA
rst_n => freq1[3].ENA
rst_n => freq1[4].ENA
rst_n => freq1[5].ENA
rst_n => freq1[6].ENA
rst_n => freq1[7].ENA
rst_n => freq1[8].ENA
rst_n => freq2[0].ENA
rst_n => freq2[1].ENA
rst_n => freq2[2].ENA
rst_n => freq2[3].ENA
rst_n => freq2[4].ENA
rst_n => freq2[5].ENA
rst_n => freq2[6].ENA
rst_n => freq2[7].ENA
rst_n => freq2[8].ENA
rst_n => freq3[0].ENA
rst_n => freq3[1].ENA
rst_n => freq3[2].ENA
rst_n => freq3[3].ENA
rst_n => freq3[4].ENA
rst_n => freq3[5].ENA
rst_n => freq3[6].ENA
rst_n => freq3[7].ENA
rst_n => freq3[8].ENA
rst_n => freq4[0].ENA
rst_n => freq4[1].ENA
rst_n => freq4[2].ENA
rst_n => freq4[3].ENA
rst_n => freq4[4].ENA
rst_n => freq4[5].ENA
rst_n => freq4[6].ENA
rst_n => freq4[7].ENA
rst_n => freq4[8].ENA
rst_n => freq5[0].ENA
rst_n => freq5[1].ENA
rst_n => freq5[2].ENA
rst_n => freq5[3].ENA
rst_n => freq5[4].ENA
rst_n => freq5[5].ENA
rst_n => freq5[6].ENA
rst_n => freq5[7].ENA
rst_n => freq5[8].ENA
rst_n => oct10[0].ENA
rst_n => oct10[1].ENA
rst_n => oct10[2].ENA
rst_n => oct10[4].ENA
rst_n => oct10[5].ENA
rst_n => oct10[6].ENA
rst_n => oct32[0].ENA
rst_n => oct32[1].ENA
rst_n => oct32[2].ENA
rst_n => oct32[4].ENA
rst_n => oct32[5].ENA
rst_n => oct32[6].ENA
rst_n => oct54[0].ENA
rst_n => oct54[1].ENA
rst_n => oct54[2].ENA
rst_n => oct54[4].ENA
rst_n => oct54[5].ENA
rst_n => oct54[6].ENA
rst_n => freqenable[0].ENA
rst_n => freqenable[1].ENA
rst_n => freqenable[2].ENA
rst_n => freqenable[3].ENA
rst_n => freqenable[4].ENA
rst_n => freqenable[5].ENA
rst_n => noiseenable[0].ENA
rst_n => noiseenable[1].ENA
rst_n => noiseenable[2].ENA
rst_n => noiseenable[3].ENA
rst_n => noiseenable[4].ENA
rst_n => noiseenable[5].ENA
rst_n => noisegen[0].ENA
rst_n => noisegen[1].ENA
rst_n => noisegen[4].ENA
rst_n => noisegen[5].ENA
rst_n => envelope0[0].ENA
rst_n => envelope0[1].ENA
rst_n => envelope0[2].ENA
rst_n => envelope0[3].ENA
rst_n => envelope0[4].ENA
rst_n => envelope0[5].ENA
rst_n => envelope0[6].ENA
rst_n => envelope0[7].ENA
rst_n => envelope1[0].ENA
rst_n => envelope1[1].ENA
rst_n => envelope1[2].ENA
rst_n => envelope1[3].ENA
rst_n => envelope1[4].ENA
rst_n => envelope1[5].ENA
rst_n => envelope1[6].ENA
rst_n => envelope1[7].ENA
rst_n => addr[0].ENA
rst_n => addr[1].ENA
rst_n => addr[2].ENA
rst_n => addr[3].ENA
rst_n => addr[4].ENA
cs_n => always0.IN1
cs_n => comb.IN0
cs_n => comb.IN0
cs_n => comb.IN0
cs_n => comb.IN0
a0 => addr.OUTPUTSELECT
a0 => addr.OUTPUTSELECT
a0 => addr.OUTPUTSELECT
a0 => addr.OUTPUTSELECT
a0 => addr.OUTPUTSELECT
a0 => ctrl.OUTPUTSELECT
a0 => ctrl.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope1.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => envelope0.OUTPUTSELECT
a0 => noisegen.OUTPUTSELECT
a0 => noisegen.OUTPUTSELECT
a0 => noisegen.OUTPUTSELECT
a0 => noisegen.OUTPUTSELECT
a0 => noiseenable.OUTPUTSELECT
a0 => noiseenable.OUTPUTSELECT
a0 => noiseenable.OUTPUTSELECT
a0 => noiseenable.OUTPUTSELECT
a0 => noiseenable.OUTPUTSELECT
a0 => noiseenable.OUTPUTSELECT
a0 => freqenable.OUTPUTSELECT
a0 => freqenable.OUTPUTSELECT
a0 => freqenable.OUTPUTSELECT
a0 => freqenable.OUTPUTSELECT
a0 => freqenable.OUTPUTSELECT
a0 => freqenable.OUTPUTSELECT
a0 => oct54.OUTPUTSELECT
a0 => oct54.OUTPUTSELECT
a0 => oct54.OUTPUTSELECT
a0 => oct54.OUTPUTSELECT
a0 => oct54.OUTPUTSELECT
a0 => oct54.OUTPUTSELECT
a0 => oct32.OUTPUTSELECT
a0 => oct32.OUTPUTSELECT
a0 => oct32.OUTPUTSELECT
a0 => oct32.OUTPUTSELECT
a0 => oct32.OUTPUTSELECT
a0 => oct32.OUTPUTSELECT
a0 => oct10.OUTPUTSELECT
a0 => oct10.OUTPUTSELECT
a0 => oct10.OUTPUTSELECT
a0 => oct10.OUTPUTSELECT
a0 => oct10.OUTPUTSELECT
a0 => oct10.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq5.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq4.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq3.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq2.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq1.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => freq0.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit5.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit4.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit3.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit2.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit1.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => amplit0.OUTPUTSELECT
a0 => comb.IN1
a0 => comb.IN1
a0 => comb.IN1
a0 => comb.IN1
wr_n => old_wr.DATAIN
wr_n => always0.IN1
wr_n => comb.IN1
wr_n => comb.IN1
wr_n => comb.IN1
wr_n => comb.IN1
din[0] => ctrl.DATAB
din[0] => envelope1.DATAB
din[0] => envelope0.DATAB
din[0] => noisegen.DATAB
din[0] => noiseenable.DATAB
din[0] => freqenable.DATAB
din[0] => oct54.DATAB
din[0] => oct32.DATAB
din[0] => oct10.DATAB
din[0] => amplit5.DATAB
din[0] => amplit4.DATAB
din[0] => amplit3.DATAB
din[0] => amplit2.DATAB
din[0] => amplit1.DATAB
din[0] => amplit0.DATAB
din[0] => addr.DATAB
din[0] => Add0.IN8
din[0] => Equal1.IN31
din[0] => Equal4.IN2
din[1] => ctrl.DATAB
din[1] => envelope1.DATAB
din[1] => envelope0.DATAB
din[1] => noisegen.DATAB
din[1] => noiseenable.DATAB
din[1] => freqenable.DATAB
din[1] => oct54.DATAB
din[1] => oct32.DATAB
din[1] => oct10.DATAB
din[1] => amplit5.DATAB
din[1] => amplit4.DATAB
din[1] => amplit3.DATAB
din[1] => amplit2.DATAB
din[1] => amplit1.DATAB
din[1] => amplit0.DATAB
din[1] => addr.DATAB
din[1] => Add0.IN7
din[1] => Equal1.IN30
din[1] => Equal4.IN31
din[2] => envelope1.DATAB
din[2] => envelope0.DATAB
din[2] => noiseenable.DATAB
din[2] => freqenable.DATAB
din[2] => oct54.DATAB
din[2] => oct32.DATAB
din[2] => oct10.DATAB
din[2] => amplit5.DATAB
din[2] => amplit4.DATAB
din[2] => amplit3.DATAB
din[2] => amplit2.DATAB
din[2] => amplit1.DATAB
din[2] => amplit0.DATAB
din[2] => addr.DATAB
din[2] => Add0.IN6
din[2] => Equal1.IN29
din[2] => Equal4.IN30
din[3] => envelope1.DATAB
din[3] => envelope0.DATAB
din[3] => noiseenable.DATAB
din[3] => freqenable.DATAB
din[3] => amplit5.DATAB
din[3] => amplit4.DATAB
din[3] => amplit3.DATAB
din[3] => amplit2.DATAB
din[3] => amplit1.DATAB
din[3] => amplit0.DATAB
din[3] => addr.DATAB
din[3] => Add0.IN5
din[3] => Equal1.IN1
din[3] => Equal4.IN1
din[4] => envelope1.DATAB
din[4] => envelope0.DATAB
din[4] => noisegen.DATAB
din[4] => noiseenable.DATAB
din[4] => freqenable.DATAB
din[4] => oct54.DATAB
din[4] => oct32.DATAB
din[4] => oct10.DATAB
din[4] => amplit5.DATAB
din[4] => amplit4.DATAB
din[4] => amplit3.DATAB
din[4] => amplit2.DATAB
din[4] => amplit1.DATAB
din[4] => amplit0.DATAB
din[4] => addr.DATAB
din[4] => Add0.IN4
din[4] => Equal1.IN0
din[4] => Equal4.IN0
din[5] => envelope1.DATAB
din[5] => envelope0.DATAB
din[5] => noisegen.DATAB
din[5] => noiseenable.DATAB
din[5] => freqenable.DATAB
din[5] => oct54.DATAB
din[5] => oct32.DATAB
din[5] => oct10.DATAB
din[5] => amplit5.DATAB
din[5] => amplit4.DATAB
din[5] => amplit3.DATAB
din[5] => amplit2.DATAB
din[5] => amplit1.DATAB
din[5] => amplit0.DATAB
din[5] => Add0.IN3
din[6] => envelope1.DATAB
din[6] => envelope0.DATAB
din[6] => oct54.DATAB
din[6] => oct32.DATAB
din[6] => oct10.DATAB
din[6] => amplit5.DATAB
din[6] => amplit4.DATAB
din[6] => amplit3.DATAB
din[6] => amplit2.DATAB
din[6] => amplit1.DATAB
din[6] => amplit0.DATAB
din[6] => Add0.IN2
din[7] => envelope1.DATAB
din[7] => envelope0.DATAB
din[7] => amplit5.DATAB
din[7] => amplit4.DATAB
din[7] => amplit3.DATAB
din[7] => amplit2.DATAB
din[7] => amplit1.DATAB
din[7] => amplit0.DATAB
din[7] => Add0.IN1
out_l[0] <= saa1099_output_mixer:outmix_left.o
out_l[1] <= saa1099_output_mixer:outmix_left.o
out_l[2] <= saa1099_output_mixer:outmix_left.o
out_l[3] <= saa1099_output_mixer:outmix_left.o
out_l[4] <= saa1099_output_mixer:outmix_left.o
out_l[5] <= saa1099_output_mixer:outmix_left.o
out_l[6] <= saa1099_output_mixer:outmix_left.o
out_l[7] <= saa1099_output_mixer:outmix_left.o
out_r[0] <= saa1099_output_mixer:outmix_right.o
out_r[1] <= saa1099_output_mixer:outmix_right.o
out_r[2] <= saa1099_output_mixer:outmix_right.o
out_r[3] <= saa1099_output_mixer:outmix_right.o
out_r[4] <= saa1099_output_mixer:outmix_right.o
out_r[5] <= saa1099_output_mixer:outmix_right.o
out_r[6] <= saa1099_output_mixer:outmix_right.o
out_r[7] <= saa1099_output_mixer:outmix_right.o


|basic|saa1099:U16|saa1099_tone_gen:freq_gen0
clk_sys => out~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => cfinal[0].CLK
clk_sys => cfinal[1].CLK
clk_sys => cfinal[2].CLK
clk_sys => cfinal[3].CLK
clk_sys => cfinal[4].CLK
clk_sys => cfinal[5].CLK
clk_sys => cfinal[6].CLK
clk_sys => cfinal[7].CLK
clk_sys => cfinal[8].CLK
clk_sys => pulseout~reg0.CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => pulseout.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => out.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => out.OUTPUTSELECT
rst => pulseout.OUTPUTSELECT
octave[0] => Decoder0.IN2
octave[1] => Decoder0.IN1
octave[1] => Decoder1.IN1
octave[2] => Decoder0.IN0
octave[2] => Decoder1.IN0
octave[2] => Equal0.IN4
freq[0] => Equal1.IN8
freq[1] => Equal1.IN7
freq[2] => Equal1.IN6
freq[3] => Equal1.IN5
freq[4] => Equal1.IN4
freq[5] => Equal1.IN3
freq[6] => Equal1.IN2
freq[7] => Equal1.IN1
freq[8] => Equal1.IN0
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulseout <= pulseout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_tone_gen:freq_gen1
clk_sys => out~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => cfinal[0].CLK
clk_sys => cfinal[1].CLK
clk_sys => cfinal[2].CLK
clk_sys => cfinal[3].CLK
clk_sys => cfinal[4].CLK
clk_sys => cfinal[5].CLK
clk_sys => cfinal[6].CLK
clk_sys => cfinal[7].CLK
clk_sys => cfinal[8].CLK
clk_sys => pulseout~reg0.CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => pulseout.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => out.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => out.OUTPUTSELECT
rst => pulseout.OUTPUTSELECT
octave[0] => Decoder0.IN2
octave[1] => Decoder0.IN1
octave[1] => Decoder1.IN1
octave[2] => Decoder0.IN0
octave[2] => Decoder1.IN0
octave[2] => Equal0.IN4
freq[0] => Equal1.IN8
freq[1] => Equal1.IN7
freq[2] => Equal1.IN6
freq[3] => Equal1.IN5
freq[4] => Equal1.IN4
freq[5] => Equal1.IN3
freq[6] => Equal1.IN2
freq[7] => Equal1.IN1
freq[8] => Equal1.IN0
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulseout <= pulseout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_tone_gen:freq_gen2
clk_sys => out~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => cfinal[0].CLK
clk_sys => cfinal[1].CLK
clk_sys => cfinal[2].CLK
clk_sys => cfinal[3].CLK
clk_sys => cfinal[4].CLK
clk_sys => cfinal[5].CLK
clk_sys => cfinal[6].CLK
clk_sys => cfinal[7].CLK
clk_sys => cfinal[8].CLK
clk_sys => pulseout~reg0.CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => pulseout.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => out.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => out.OUTPUTSELECT
rst => pulseout.OUTPUTSELECT
octave[0] => Decoder0.IN2
octave[1] => Decoder0.IN1
octave[1] => Decoder1.IN1
octave[2] => Decoder0.IN0
octave[2] => Decoder1.IN0
octave[2] => Equal0.IN4
freq[0] => Equal1.IN8
freq[1] => Equal1.IN7
freq[2] => Equal1.IN6
freq[3] => Equal1.IN5
freq[4] => Equal1.IN4
freq[5] => Equal1.IN3
freq[6] => Equal1.IN2
freq[7] => Equal1.IN1
freq[8] => Equal1.IN0
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulseout <= pulseout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_noise_gen:noise_gen0
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => count[8].CLK
clk_sys => count[9].CLK
clk_sys => count[10].CLK
clk_sys => lfsr[0].CLK
clk_sys => lfsr[1].CLK
clk_sys => lfsr[2].CLK
clk_sys => lfsr[3].CLK
clk_sys => lfsr[4].CLK
clk_sys => lfsr[5].CLK
clk_sys => lfsr[6].CLK
clk_sys => lfsr[7].CLK
clk_sys => lfsr[8].CLK
clk_sys => lfsr[9].CLK
clk_sys => lfsr[10].CLK
clk_sys => lfsr[11].CLK
clk_sys => lfsr[12].CLK
clk_sys => lfsr[13].CLK
clk_sys => lfsr[14].CLK
clk_sys => lfsr[15].CLK
clk_sys => lfsr[16].CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
pulse_from_gen => always1.IN1
noise_freq[0] => Decoder0.IN1
noise_freq[0] => Equal1.IN61
noise_freq[1] => Decoder0.IN0
noise_freq[1] => Equal0.IN9
noise_freq[1] => Equal1.IN60
out <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_tone_gen:freq_gen3
clk_sys => out~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => cfinal[0].CLK
clk_sys => cfinal[1].CLK
clk_sys => cfinal[2].CLK
clk_sys => cfinal[3].CLK
clk_sys => cfinal[4].CLK
clk_sys => cfinal[5].CLK
clk_sys => cfinal[6].CLK
clk_sys => cfinal[7].CLK
clk_sys => cfinal[8].CLK
clk_sys => pulseout~reg0.CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => pulseout.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => out.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => out.OUTPUTSELECT
rst => pulseout.OUTPUTSELECT
octave[0] => Decoder0.IN2
octave[1] => Decoder0.IN1
octave[1] => Decoder1.IN1
octave[2] => Decoder0.IN0
octave[2] => Decoder1.IN0
octave[2] => Equal0.IN4
freq[0] => Equal1.IN8
freq[1] => Equal1.IN7
freq[2] => Equal1.IN6
freq[3] => Equal1.IN5
freq[4] => Equal1.IN4
freq[5] => Equal1.IN3
freq[6] => Equal1.IN2
freq[7] => Equal1.IN1
freq[8] => Equal1.IN0
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulseout <= pulseout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_tone_gen:freq_gen4
clk_sys => out~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => cfinal[0].CLK
clk_sys => cfinal[1].CLK
clk_sys => cfinal[2].CLK
clk_sys => cfinal[3].CLK
clk_sys => cfinal[4].CLK
clk_sys => cfinal[5].CLK
clk_sys => cfinal[6].CLK
clk_sys => cfinal[7].CLK
clk_sys => cfinal[8].CLK
clk_sys => pulseout~reg0.CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => pulseout.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => out.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => out.OUTPUTSELECT
rst => pulseout.OUTPUTSELECT
octave[0] => Decoder0.IN2
octave[1] => Decoder0.IN1
octave[1] => Decoder1.IN1
octave[2] => Decoder0.IN0
octave[2] => Decoder1.IN0
octave[2] => Equal0.IN4
freq[0] => Equal1.IN8
freq[1] => Equal1.IN7
freq[2] => Equal1.IN6
freq[3] => Equal1.IN5
freq[4] => Equal1.IN4
freq[5] => Equal1.IN3
freq[6] => Equal1.IN2
freq[7] => Equal1.IN1
freq[8] => Equal1.IN0
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulseout <= pulseout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_tone_gen:freq_gen5
clk_sys => out~reg0.CLK
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => cfinal[0].CLK
clk_sys => cfinal[1].CLK
clk_sys => cfinal[2].CLK
clk_sys => cfinal[3].CLK
clk_sys => cfinal[4].CLK
clk_sys => cfinal[5].CLK
clk_sys => cfinal[6].CLK
clk_sys => cfinal[7].CLK
clk_sys => cfinal[8].CLK
clk_sys => pulseout~reg0.CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => pulseout.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => cfinal.OUTPUTSELECT
ce => out.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => cfinal.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => out.OUTPUTSELECT
rst => pulseout.OUTPUTSELECT
octave[0] => Decoder0.IN2
octave[1] => Decoder0.IN1
octave[1] => Decoder1.IN1
octave[2] => Decoder0.IN0
octave[2] => Decoder1.IN0
octave[2] => Equal0.IN4
freq[0] => Equal1.IN8
freq[1] => Equal1.IN7
freq[2] => Equal1.IN6
freq[3] => Equal1.IN5
freq[4] => Equal1.IN4
freq[5] => Equal1.IN3
freq[6] => Equal1.IN2
freq[7] => Equal1.IN1
freq[8] => Equal1.IN0
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulseout <= pulseout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_noise_gen:noise_gen1
clk_sys => count[0].CLK
clk_sys => count[1].CLK
clk_sys => count[2].CLK
clk_sys => count[3].CLK
clk_sys => count[4].CLK
clk_sys => count[5].CLK
clk_sys => count[6].CLK
clk_sys => count[7].CLK
clk_sys => count[8].CLK
clk_sys => count[9].CLK
clk_sys => count[10].CLK
clk_sys => lfsr[0].CLK
clk_sys => lfsr[1].CLK
clk_sys => lfsr[2].CLK
clk_sys => lfsr[3].CLK
clk_sys => lfsr[4].CLK
clk_sys => lfsr[5].CLK
clk_sys => lfsr[6].CLK
clk_sys => lfsr[7].CLK
clk_sys => lfsr[8].CLK
clk_sys => lfsr[9].CLK
clk_sys => lfsr[10].CLK
clk_sys => lfsr[11].CLK
clk_sys => lfsr[12].CLK
clk_sys => lfsr[13].CLK
clk_sys => lfsr[14].CLK
clk_sys => lfsr[15].CLK
clk_sys => lfsr[16].CLK
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => count.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
ce => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => lfsr.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
pulse_from_gen => always1.IN1
noise_freq[0] => Decoder0.IN1
noise_freq[0] => Equal1.IN61
noise_freq[1] => Decoder0.IN0
noise_freq[1] => Equal0.IN9
noise_freq[1] => Equal1.IN60
out <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer0
env => concat.IN1
tone => concat.IN0
noise => concat.IN1
amplitude_l[0] => concat.DATAB
amplitude_l[1] => concat.DATAB
amplitude_l[2] => concat.DATAB
amplitude_l[3] => concat.DATAB
amplitude_r[0] => concat.DATAB
amplitude_r[1] => concat.DATAB
amplitude_r[2] => concat.DATAB
amplitude_r[3] => concat.DATAB
out_l[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer1
env => concat.IN1
tone => concat.IN0
noise => concat.IN1
amplitude_l[0] => concat.DATAB
amplitude_l[1] => concat.DATAB
amplitude_l[2] => concat.DATAB
amplitude_l[3] => concat.DATAB
amplitude_r[0] => concat.DATAB
amplitude_r[1] => concat.DATAB
amplitude_r[2] => concat.DATAB
amplitude_r[3] => concat.DATAB
out_l[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0
clk_sys => pending_data.CLK
clk_sys => write_to_data_prev.CLK
clk_sys => write_to_address_prev.CLK
clk_sys => envclock.CLK
clk_sys => envshape[0].CLK
clk_sys => envshape[1].CLK
clk_sys => envshape[2].CLK
clk_sys => stereoshape.CLK
clk_sys => envcounter[0].CLK
clk_sys => envcounter[1].CLK
clk_sys => envcounter[2].CLK
clk_sys => envcounter[3].CLK
clk_sys => envcounter[4].CLK
clk_sys => envcounter[5].CLK
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => stereoshape.OUTPUTSELECT
rst => envshape.OUTPUTSELECT
rst => envshape.OUTPUTSELECT
rst => envshape.OUTPUTSELECT
rst => envclock.OUTPUTSELECT
rst => write_to_address_prev.OUTPUTSELECT
rst => write_to_data_prev.OUTPUTSELECT
rst => pending_data.OUTPUTSELECT
envreg[0] => stereoshape.DATAB
envreg[1] => envshape.DATAB
envreg[2] => envshape.DATAB
envreg[3] => envshape.DATAB
envreg[4] => envchk[0].IN1
envreg[4] => Add0.IN6
envreg[5] => envclock.DATAB
envreg[6] => ~NO_FANOUT~
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envshape.OUTPUTSELECT
envreg[7] => envshape.OUTPUTSELECT
envreg[7] => envshape.OUTPUTSELECT
envreg[7] => stereoshape.OUTPUTSELECT
envreg[7] => envclock.OUTPUTSELECT
envreg[7] => pending_data.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
write_to_envreg_addr => write_to_address_edge.IN1
write_to_envreg_addr => write_to_address_prev.DATAA
write_to_envreg_data => write_to_data_edge.IN1
write_to_envreg_data => write_to_data_prev.DATAA
pulse_from_tonegen => always0.DATAA
sound_in_left[0] => sound_in_left[0].IN1
sound_in_left[1] => sound_in_left[1].IN1
sound_in_left[2] => sound_in_left[2].IN1
sound_in_left[3] => sound_in_left[3].IN1
sound_in_right[0] => sound_in_right[0].IN1
sound_in_right[1] => sound_in_right[1].IN1
sound_in_right[2] => sound_in_right[2].IN1
sound_in_right[3] => sound_in_right[3].IN1
sound_out_left[0] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_left[1] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_left[2] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_left[3] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[0] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[1] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[2] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[3] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0|saa1099_mul4x4:modulate_left
a[0] => comb.DATAB
a[0] => comb.DATAB
a[0] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_envelope_gen:envelope_gen0|saa1099_mul4x4:modulate_right
a[0] => comb.DATAB
a[0] => comb.DATAB
a[0] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer2
env => concat.IN1
tone => concat.IN0
noise => concat.IN1
amplitude_l[0] => concat.DATAB
amplitude_l[1] => concat.DATAB
amplitude_l[2] => concat.DATAB
amplitude_l[3] => concat.DATAB
amplitude_r[0] => concat.DATAB
amplitude_r[1] => concat.DATAB
amplitude_r[2] => concat.DATAB
amplitude_r[3] => concat.DATAB
out_l[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer3
env => concat.IN1
tone => concat.IN0
noise => concat.IN1
amplitude_l[0] => concat.DATAB
amplitude_l[1] => concat.DATAB
amplitude_l[2] => concat.DATAB
amplitude_l[3] => concat.DATAB
amplitude_r[0] => concat.DATAB
amplitude_r[1] => concat.DATAB
amplitude_r[2] => concat.DATAB
amplitude_r[3] => concat.DATAB
out_l[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer4
env => concat.IN1
tone => concat.IN0
noise => concat.IN1
amplitude_l[0] => concat.DATAB
amplitude_l[1] => concat.DATAB
amplitude_l[2] => concat.DATAB
amplitude_l[3] => concat.DATAB
amplitude_r[0] => concat.DATAB
amplitude_r[1] => concat.DATAB
amplitude_r[2] => concat.DATAB
amplitude_r[3] => concat.DATAB
out_l[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1
clk_sys => pending_data.CLK
clk_sys => write_to_data_prev.CLK
clk_sys => write_to_address_prev.CLK
clk_sys => envclock.CLK
clk_sys => envshape[0].CLK
clk_sys => envshape[1].CLK
clk_sys => envshape[2].CLK
clk_sys => stereoshape.CLK
clk_sys => envcounter[0].CLK
clk_sys => envcounter[1].CLK
clk_sys => envcounter[2].CLK
clk_sys => envcounter[3].CLK
clk_sys => envcounter[4].CLK
clk_sys => envcounter[5].CLK
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => envcounter.OUTPUTSELECT
rst => stereoshape.OUTPUTSELECT
rst => envshape.OUTPUTSELECT
rst => envshape.OUTPUTSELECT
rst => envshape.OUTPUTSELECT
rst => envclock.OUTPUTSELECT
rst => write_to_address_prev.OUTPUTSELECT
rst => write_to_data_prev.OUTPUTSELECT
rst => pending_data.OUTPUTSELECT
envreg[0] => stereoshape.DATAB
envreg[1] => envshape.DATAB
envreg[2] => envshape.DATAB
envreg[3] => envshape.DATAB
envreg[4] => envchk[0].IN1
envreg[4] => Add0.IN6
envreg[5] => envclock.DATAB
envreg[6] => ~NO_FANOUT~
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envcounter.OUTPUTSELECT
envreg[7] => envshape.OUTPUTSELECT
envreg[7] => envshape.OUTPUTSELECT
envreg[7] => envshape.OUTPUTSELECT
envreg[7] => stereoshape.OUTPUTSELECT
envreg[7] => envclock.OUTPUTSELECT
envreg[7] => pending_data.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_left.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
envreg[7] => sound_out_right.OUTPUTSELECT
write_to_envreg_addr => write_to_address_edge.IN1
write_to_envreg_addr => write_to_address_prev.DATAA
write_to_envreg_data => write_to_data_edge.IN1
write_to_envreg_data => write_to_data_prev.DATAA
pulse_from_tonegen => always0.DATAA
sound_in_left[0] => sound_in_left[0].IN1
sound_in_left[1] => sound_in_left[1].IN1
sound_in_left[2] => sound_in_left[2].IN1
sound_in_left[3] => sound_in_left[3].IN1
sound_in_right[0] => sound_in_right[0].IN1
sound_in_right[1] => sound_in_right[1].IN1
sound_in_right[2] => sound_in_right[2].IN1
sound_in_right[3] => sound_in_right[3].IN1
sound_out_left[0] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_left[1] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_left[2] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_left[3] <= sound_out_left.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[0] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[1] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[2] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE
sound_out_right[3] <= sound_out_right.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1|saa1099_mul4x4:modulate_left
a[0] => comb.DATAB
a[0] => comb.DATAB
a[0] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_envelope_gen:envelope_gen1|saa1099_mul4x4:modulate_right
a[0] => comb.DATAB
a[0] => comb.DATAB
a[0] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[1] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[2] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
a[3] => comb.DATAB
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[0] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[1] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[2] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
b[3] => comb.OUTPUTSELECT
o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|sa1099_mixer_and_amplitude:mixer5
env => concat.IN1
tone => concat.IN0
noise => concat.IN1
amplitude_l[0] => concat.DATAB
amplitude_l[1] => concat.DATAB
amplitude_l[2] => concat.DATAB
amplitude_l[3] => concat.DATAB
amplitude_r[0] => concat.DATAB
amplitude_r[1] => concat.DATAB
amplitude_r[2] => concat.DATAB
amplitude_r[3] => concat.DATAB
out_l[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
out_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_output_mixer:outmix_left
sound_enable => mix[6].OUTPUTSELECT
sound_enable => mix[5].OUTPUTSELECT
sound_enable => mix[4].OUTPUTSELECT
sound_enable => mix[3].OUTPUTSELECT
sound_enable => mix[2].OUTPUTSELECT
sound_enable => mix[1].OUTPUTSELECT
sound_enable => mix[0].OUTPUTSELECT
i0[0] => Add0.IN4
i0[1] => Add0.IN3
i0[2] => Add0.IN2
i0[3] => Add0.IN1
i1[0] => Add0.IN8
i1[1] => Add0.IN7
i1[2] => Add0.IN6
i1[3] => Add0.IN5
i2[0] => Add1.IN10
i2[1] => Add1.IN9
i2[2] => Add1.IN8
i2[3] => Add1.IN7
i3[0] => Add2.IN12
i3[1] => Add2.IN11
i3[2] => Add2.IN10
i3[3] => Add2.IN9
i4[0] => Add3.IN14
i4[1] => Add3.IN13
i4[2] => Add3.IN12
i4[3] => Add3.IN11
i5[0] => Add4.IN14
i5[1] => Add4.IN13
i5[2] => Add4.IN12
i5[3] => Add4.IN11
o[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|basic|saa1099:U16|saa1099_output_mixer:outmix_right
sound_enable => mix[6].OUTPUTSELECT
sound_enable => mix[5].OUTPUTSELECT
sound_enable => mix[4].OUTPUTSELECT
sound_enable => mix[3].OUTPUTSELECT
sound_enable => mix[2].OUTPUTSELECT
sound_enable => mix[1].OUTPUTSELECT
sound_enable => mix[0].OUTPUTSELECT
i0[0] => Add0.IN4
i0[1] => Add0.IN3
i0[2] => Add0.IN2
i0[3] => Add0.IN1
i1[0] => Add0.IN8
i1[1] => Add0.IN7
i1[2] => Add0.IN6
i1[3] => Add0.IN5
i2[0] => Add1.IN10
i2[1] => Add1.IN9
i2[2] => Add1.IN8
i2[3] => Add1.IN7
i3[0] => Add2.IN12
i3[1] => Add2.IN11
i3[2] => Add2.IN10
i3[3] => Add2.IN9
i4[0] => Add3.IN14
i4[1] => Add3.IN13
i4[2] => Add3.IN12
i4[3] => Add3.IN11
i5[0] => Add4.IN14
i5[1] => Add4.IN13
i5[2] => Add4.IN12
i5[3] => Add4.IN11
o[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


