Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 44a83cb88d76413499e6a5f4729a0b39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot egokitu_tb_behav xil_defaultlib.egokitu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.qpsk_egokitu [qpsk_egokitu_default]
Compiling architecture behavior of entity xil_defaultlib.egokitu_tb
Built simulation snapshot egokitu_tb_behav
