# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab6_deadline_mealy.srcs/sources_1/new/FSM_mealy_10101.v"
verilog xil_defaultlib  "../../../lab6_deadline_mealy.srcs/sources_1/imports/sources_1/imports/new/frequency_divider.v"
verilog xil_defaultlib  "../../../lab6_deadline_mealy.srcs/sources_1/imports/sources_1/imports/new/debouncer.v"
verilog xil_defaultlib  "../../../lab6_deadline_mealy.srcs/sources_1/imports/sources_1/new/clock_pulse.v"
verilog xil_defaultlib  "../../../lab6_deadline_mealy.srcs/sources_1/new/top.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
