#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep  9 14:59:32 2019
# Process ID: 15100
# Current directory: D:/xilinxpro/course_s1/course_s1/11_linux_base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19400 D:\xilinxpro\course_s1\course_s1\11_linux_base\linux_base.xpr
# Log file: D:/xilinxpro/course_s1/course_s1/11_linux_base/vivado.log
# Journal file: D:/xilinxpro/course_s1/course_s1/11_linux_base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinxpro/course_s1/course_s1/11_linux_base/linux_base.xpr
INFO: [Project 1-313] Project file moved from 'F:/ax7010/2017/course_s1/11_linux_base' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinxpro/course_s1/course_s1/11_linux_base/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 878.020 ; gain = 215.957
update_compile_order -fileset sources_1
open_bd_design {D:/xilinxpro/course_s1/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/xilinxpro/course_s1/course_s1/11_linux_base/linux_base.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 976.145 ; gain = 91.152
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
