;redcode
;assert 1
	SPL 0, #10
	CMP -207, <-126
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SPL 100, 200
	SLT 302, @-240
	SPL 0, #10
	ADD 210, 60
	ADD 160, 90
	SUB -0, 0
	SUB -0, 0
	ADD @3, 6
	JMP <121, 106
	MOV 600, 900
	SUB #0, -3
	ADD 210, 65
	SLT 24, @14
	DJN 160, 50
	JMZ 0, #2
	SLT 24, @14
	ADD 30, 5
	ADD 30, 5
	ADD 3, 20
	ADD 30, 9
	MOV 572, -1
	ADD 30, 9
	CMP #274, <1
	ADD @70, 9
	JMZ 0, #2
	JMP 0, #2
	ADD 210, 65
	JMN 160, 90
	SLT 100, 90
	SLT 1, <20
	ADD @70, 9
	ADD 210, 30
	ADD #0, -3
	DAT <270, #1
	ADD 210, 65
	ADD 210, 65
	CMP -207, <-126
	CMP -207, <-126
	ADD 210, 65
	ADD 210, 65
	SPL 0, #10
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -616, <-20
	MOV -1, <-20
	MOV -16, <-20
