Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  2 16:46:16 2020
| Host         : DESKTOP-OTGA496 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (13)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.953        0.000                      0                   70        0.221        0.000                      0                   70        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.953        0.000                      0                   70        0.221        0.000                      0                   70        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 2.194ns (54.661%)  route 1.820ns (45.339%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.876     6.376    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.324     6.700 r  inst_circuito/inst_control/__5_carry_i_1/O
                         net (fo=1, routed)           0.598     7.297    inst_circuito/inst_datapath/DI[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.829     8.126 r  inst_circuito/inst_datapath/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.126    inst_circuito/inst_datapath/__5_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.441 r  inst_circuito/inst_datapath/__5_carry__0/O[3]
                         net (fo=1, routed)           0.347     8.788    inst_circuito/inst_datapath/addsub_sg[7]
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.307     9.095 r  inst_circuito/inst_datapath/accum[7]_i_1/O
                         net (fo=1, routed)           0.000     9.095    inst_circuito/inst_datapath/res_alu[7]
    SLICE_X13Y20         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.780    inst_circuito/inst_datapath/CLK
    SLICE_X13Y20         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[7]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.029    15.048    inst_circuito/inst_datapath/accum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 2.112ns (52.579%)  route 1.905ns (47.421%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.876     6.376    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.324     6.700 r  inst_circuito/inst_control/__5_carry_i_1/O
                         net (fo=1, routed)           0.598     7.297    inst_circuito/inst_datapath/DI[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.829     8.126 r  inst_circuito/inst_datapath/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.126    inst_circuito/inst_datapath/__5_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.365 r  inst_circuito/inst_datapath/__5_carry__0/O[2]
                         net (fo=1, routed)           0.432     8.797    inst_circuito/inst_datapath/addsub_sg[6]
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.301     9.098 r  inst_circuito/inst_datapath/accum[6]_i_1/O
                         net (fo=1, routed)           0.000     9.098    inst_circuito/inst_datapath/res_alu[6]
    SLICE_X12Y21         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.438    14.779    inst_circuito/inst_datapath/CLK
    SLICE_X12Y21         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[6]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.081    15.099    inst_circuito/inst_datapath/accum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.201ns (55.241%)  route 1.783ns (44.759%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.876     6.376    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.324     6.700 r  inst_circuito/inst_control/__5_carry_i_1/O
                         net (fo=1, routed)           0.598     7.297    inst_circuito/inst_datapath/DI[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.829     8.126 r  inst_circuito/inst_datapath/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.126    inst_circuito/inst_datapath/__5_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.449 r  inst_circuito/inst_datapath/__5_carry__0/O[1]
                         net (fo=1, routed)           0.310     8.760    inst_circuito/inst_datapath/addsub_sg[5]
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.306     9.066 r  inst_circuito/inst_datapath/accum[5]_i_1/O
                         net (fo=1, routed)           0.000     9.066    inst_circuito/inst_datapath/res_alu[5]
    SLICE_X12Y21         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.438    14.779    inst_circuito/inst_datapath/CLK
    SLICE_X12Y21         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[5]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077    15.095    inst_circuito/inst_datapath/accum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.916ns (49.313%)  route 1.969ns (50.687%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.876     6.376    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.324     6.700 r  inst_circuito/inst_control/__5_carry_i_1/O
                         net (fo=1, routed)           0.598     7.297    inst_circuito/inst_datapath/DI[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.872     8.169 r  inst_circuito/inst_datapath/__5_carry/O[2]
                         net (fo=1, routed)           0.496     8.666    inst_circuito/inst_datapath/addsub_sg[2]
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.301     8.967 r  inst_circuito/inst_datapath/accum[2]_i_1/O
                         net (fo=1, routed)           0.000     8.967    inst_circuito/inst_datapath/res_alu[2]
    SLICE_X13Y19         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.780    inst_circuito/inst_datapath/CLK
    SLICE_X13Y19         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.029    15.048    inst_circuito/inst_datapath/accum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.086ns (54.073%)  route 1.772ns (45.927%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.876     6.376    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.324     6.700 r  inst_circuito/inst_control/__5_carry_i_1/O
                         net (fo=1, routed)           0.598     7.297    inst_circuito/inst_datapath/DI[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.829     8.126 r  inst_circuito/inst_datapath/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.126    inst_circuito/inst_datapath/__5_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.345 r  inst_circuito/inst_datapath/__5_carry__0/O[0]
                         net (fo=1, routed)           0.299     8.644    inst_circuito/inst_datapath/addsub_sg[4]
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.295     8.939 r  inst_circuito/inst_datapath/accum[4]_i_1/O
                         net (fo=1, routed)           0.000     8.939    inst_circuito/inst_datapath/res_alu[4]
    SLICE_X13Y21         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.438    14.779    inst_circuito/inst_datapath/CLK
    SLICE_X13Y21         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[4]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.029    15.047    inst_circuito/inst_datapath/accum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.984ns (52.199%)  route 1.817ns (47.801%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.876     6.376    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.324     6.700 r  inst_circuito/inst_control/__5_carry_i_1/O
                         net (fo=1, routed)           0.598     7.297    inst_circuito/inst_datapath/DI[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.934     8.231 r  inst_circuito/inst_datapath/__5_carry/O[3]
                         net (fo=1, routed)           0.344     8.575    inst_circuito/inst_datapath/addsub_sg[3]
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.307     8.882 r  inst_circuito/inst_datapath/accum[3]_i_1/O
                         net (fo=1, routed)           0.000     8.882    inst_circuito/inst_datapath/res_alu[3]
    SLICE_X13Y19         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.780    inst_circuito/inst_datapath/CLK
    SLICE_X13Y19         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.031    15.050    inst_circuito/inst_datapath/accum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 inst_clkdiv/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.766ns (24.255%)  route 2.392ns (75.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.564     5.085    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inst_clkdiv/cnt_reg[5]/Q
                         net (fo=2, routed)           0.808     6.411    inst_clkdiv/cnt_reg[5]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.535 r  inst_clkdiv/cnt[0]_i_6/O
                         net (fo=1, routed)           0.923     7.459    inst_clkdiv/cnt[0]_i_6_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.583 r  inst_clkdiv/cnt[0]_i_1/O
                         net (fo=24, routed)          0.661     8.243    inst_clkdiv/clear
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.444    14.785    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    inst_clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 inst_clkdiv/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.766ns (24.255%)  route 2.392ns (75.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.564     5.085    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inst_clkdiv/cnt_reg[5]/Q
                         net (fo=2, routed)           0.808     6.411    inst_clkdiv/cnt_reg[5]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.535 r  inst_clkdiv/cnt[0]_i_6/O
                         net (fo=1, routed)           0.923     7.459    inst_clkdiv/cnt[0]_i_6_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.583 r  inst_clkdiv/cnt[0]_i_1/O
                         net (fo=24, routed)          0.661     8.243    inst_clkdiv/clear
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.444    14.785    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    inst_clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 inst_clkdiv/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.766ns (24.255%)  route 2.392ns (75.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.564     5.085    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inst_clkdiv/cnt_reg[5]/Q
                         net (fo=2, routed)           0.808     6.411    inst_clkdiv/cnt_reg[5]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.535 r  inst_clkdiv/cnt[0]_i_6/O
                         net (fo=1, routed)           0.923     7.459    inst_clkdiv/cnt[0]_i_6_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.583 r  inst_clkdiv/cnt[0]_i_1/O
                         net (fo=24, routed)          0.661     8.243    inst_clkdiv/clear
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.444    14.785    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    inst_clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 inst_clkdiv/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.766ns (24.255%)  route 2.392ns (75.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.564     5.085    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inst_clkdiv/cnt_reg[5]/Q
                         net (fo=2, routed)           0.808     6.411    inst_clkdiv/cnt_reg[5]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.535 r  inst_clkdiv/cnt[0]_i_6/O
                         net (fo=1, routed)           0.923     7.459    inst_clkdiv/cnt[0]_i_6_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.583 r  inst_clkdiv/cnt[0]_i_1/O
                         net (fo=24, routed)          0.661     8.243    inst_clkdiv/clear
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.444    14.785    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    inst_clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.140%)  route 0.140ns (42.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.560     1.443    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/Q
                         net (fo=20, routed)          0.140     1.724    inst_circuito/inst_datapath/accum_reg[7]_7[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.769 r  inst_circuito/inst_datapath/accum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    inst_circuito/inst_datapath/res_alu[1]
    SLICE_X13Y18         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.827     1.954    inst_circuito/inst_datapath/CLK
    SLICE_X13Y18         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[1]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.092     1.548    inst_circuito/inst_datapath/accum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.892%)  route 0.194ns (51.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.560     1.443    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/Q
                         net (fo=20, routed)          0.194     1.779    inst_circuito/inst_datapath/accum_reg[7]_7[0]
    SLICE_X12Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  inst_circuito/inst_datapath/accum[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    inst_circuito/inst_datapath/res_alu[0]
    SLICE_X12Y18         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.827     1.954    inst_circuito/inst_datapath/CLK
    SLICE_X12Y18         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[0]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     1.576    inst_circuito/inst_datapath/accum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.560     1.443    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.128     1.571 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.114     1.685    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.099     1.784 r  inst_circuito/inst_control/FSM_sequential_currstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    inst_circuito/inst_control/nextstate[0]
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.828     1.955    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.092     1.535    inst_circuito/inst_control/FSM_sequential_currstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.412%)  route 0.115ns (33.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.560     1.443    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.128     1.571 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=12, routed)          0.115     1.686    inst_circuito/inst_control/currstate[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.099     1.785 r  inst_circuito/inst_control/FSM_sequential_currstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    inst_circuito/inst_control/nextstate[1]
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.828     1.955    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.091     1.534    inst_circuito/inst_control/FSM_sequential_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/accum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.813%)  route 0.173ns (48.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.560     1.443    inst_circuito/inst_control/CLK
    SLICE_X13Y17         FDCE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=20, routed)          0.173     1.757    inst_circuito/inst_datapath/accum_reg[7]_7[1]
    SLICE_X13Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  inst_circuito/inst_datapath/accum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    inst_circuito/inst_datapath/res_alu[2]
    SLICE_X13Y19         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     1.953    inst_circuito/inst_datapath/CLK
    SLICE_X13Y19         FDRE                                         r  inst_circuito/inst_datapath/accum_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.091     1.546    inst_circuito/inst_datapath/accum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.735    inst_clkdiv/cnt_reg[18]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  inst_clkdiv/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    inst_clkdiv/cnt_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.446    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inst_clkdiv/cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    inst_clkdiv/cnt_reg[22]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  inst_clkdiv/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    inst_clkdiv/cnt_reg[20]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     1.959    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    inst_clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   inst_circuito/inst_datapath/accum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   inst_circuito/inst_datapath/accum_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   inst_circuito/inst_datapath/accum_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   inst_circuito/inst_datapath/accum_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   inst_circuito/inst_datapath/accum_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   inst_circuito/inst_datapath/accum_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   inst_circuito/inst_datapath/accum_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   inst_circuito/inst_datapath/accum_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   inst_circuito/inst_datapath/accum_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   inst_clkdiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_clkdiv/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_clkdiv/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_clkdiv/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_clkdiv/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inst_clkdiv/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inst_clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   inst_circuito/inst_datapath/accum_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   inst_circuito/inst_datapath/accum_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   inst_circuito/inst_datapath/accum_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   inst_circuito/inst_datapath/accum_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   inst_circuito/inst_datapath/accum_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y17   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C



