#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffeb64d5a0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffeb622a40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffeb622a80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffeb622ac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffeb622b00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffeb622b40 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffeb622b80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x7fffeb622bc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x7fffeb622c00 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffeb622c40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffeb67d290_0 .var/i "address_file", 31 0;
v0x7fffeb67d390_0 .var "address_in", 31 0;
v0x7fffeb67d480_0 .var "clk", 0 0;
v0x7fffeb67d550_0 .var "data_in", 31 0;
v0x7fffeb67d5f0_0 .net "data_out", 31 0, v0x7fffeb67c6c0_0;  1 drivers
v0x7fffeb67d690_0 .var "enable", 0 0;
v0x7fffeb67d780_0 .net "hit", 0 0, L_0x7fffeb67f020;  1 drivers
v0x7fffeb67d820_0 .var/i "miss_count", 31 0;
v0x7fffeb67d8c0_0 .var "rst", 0 0;
v0x7fffeb67d9f0_0 .var/i "scan_file", 31 0;
v0x7fffeb67dad0_0 .var/i "total_count", 31 0;
E_0x7fffeb61d7c0 .event negedge, v0x7fffeb678140_0;
S_0x7fffeb64e270 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffeb64d5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffeb6378a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffeb6378e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffeb637920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffeb637960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffeb6379a0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffeb6379e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x7fffeb637a20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x7fffeb637a60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffeb67c1d0_0 .net *"_ivl_5", 8 0, L_0x7fffeb67f160;  1 drivers
v0x7fffeb67c2b0_0 .net "address_in", 31 0, v0x7fffeb67d390_0;  1 drivers
v0x7fffeb67c390_0 .net "clk", 0 0, v0x7fffeb67d480_0;  1 drivers
v0x7fffeb67c460 .array "data", 0 1;
v0x7fffeb67c460_0 .net v0x7fffeb67c460 0, 31 0, L_0x7fffeb654780; 1 drivers
v0x7fffeb67c460_1 .net v0x7fffeb67c460 1, 31 0, L_0x7fffeb67ee20; 1 drivers
v0x7fffeb67c580_0 .net "data_in", 31 0, v0x7fffeb67d550_0;  1 drivers
v0x7fffeb67c6c0_0 .var "data_out", 31 0;
v0x7fffeb67c780_0 .net "enable", 0 0, v0x7fffeb67d690_0;  1 drivers
v0x7fffeb67c820_0 .var "enables", 1 0;
v0x7fffeb67c8e0_0 .net "hit_out", 0 0, L_0x7fffeb67f020;  alias, 1 drivers
v0x7fffeb67c9a0_0 .var "hits", 1 0;
v0x7fffeb67ca60_0 .net "match", 1 0, v0x7fffeb67c0a0_0;  1 drivers
v0x7fffeb67cb00_0 .net "rst", 0 0, v0x7fffeb67d8c0_0;  1 drivers
v0x7fffeb67cba0_0 .net "set_idx", 7 0, L_0x7fffeb67f250;  1 drivers
v0x7fffeb67cc60_0 .net "tag", 19 0, L_0x7fffeb67f340;  1 drivers
v0x7fffeb67cd70 .array "tags", 0 1;
v0x7fffeb67cd70_0 .net v0x7fffeb67cd70 0, 19 0, L_0x7fffeb65c9d0; 1 drivers
v0x7fffeb67cd70_1 .net v0x7fffeb67cd70 1, 19 0, L_0x7fffeb64b5d0; 1 drivers
v0x7fffeb67ce50 .array "valids", 0 1;
v0x7fffeb67ce50_0 .net v0x7fffeb67ce50 0, 0 0, L_0x7fffeb65b6d0; 1 drivers
v0x7fffeb67ce50_1 .net v0x7fffeb67ce50 1, 0 0, L_0x7fffeb650530; 1 drivers
v0x7fffeb67cf50_0 .var/i "w", 31 0;
v0x7fffeb67d100_0 .net "way", 1 0, L_0x7fffeb67dbb0;  1 drivers
E_0x7fffeb61b990 .event edge, v0x7fffeb678060_0, v0x7fffeb65cb30_0;
E_0x7fffeb616b70 .event edge, v0x7fffeb678200_0, v0x7fffeb679cc0_0;
L_0x7fffeb67e4d0 .part v0x7fffeb67c820_0, 0, 1;
L_0x7fffeb67ef30 .part v0x7fffeb67c820_0, 1, 1;
L_0x7fffeb67f020 .reduce/or v0x7fffeb67c9a0_0;
L_0x7fffeb67f160 .part v0x7fffeb67d390_0, 4, 9;
L_0x7fffeb67f250 .part L_0x7fffeb67f160, 0, 8;
L_0x7fffeb67f340 .part v0x7fffeb67d390_0, 12, 20;
S_0x7fffeb64efd0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffeb64e270;
 .timescale -9 -12;
S_0x7fffeb6433e0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffeb64efd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffeb5dd620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffeb5dd660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001000>;
P_0x7fffeb5dd6a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffeb630710_0 .net "clk", 0 0, v0x7fffeb67d480_0;  alias, 1 drivers
v0x7fffeb65ad80 .array/i "counts", 511 0, 31 0;
v0x7fffeb65cb30_0 .net "enable", 0 0, v0x7fffeb67d690_0;  alias, 1 drivers
v0x7fffeb654920_0 .var/i "i", 31 0;
v0x7fffeb64f830_0 .var/i "j", 31 0;
v0x7fffeb64a8d0_0 .var "min_idx", 7 0;
v0x7fffeb677f80_0 .var "new_idx", 7 0;
v0x7fffeb678060_0 .net "next_out", 1 0, L_0x7fffeb67dbb0;  alias, 1 drivers
v0x7fffeb678140_0 .net "rst", 0 0, v0x7fffeb67d8c0_0;  alias, 1 drivers
v0x7fffeb678200_0 .net "set_in", 7 0, L_0x7fffeb67f250;  alias, 1 drivers
v0x7fffeb6782e0_0 .var/i "tick", 31 0;
v0x7fffeb6783c0_0 .net "way_in", 1 0, v0x7fffeb67c0a0_0;  alias, 1 drivers
E_0x7fffeb65caa0 .event edge, v0x7fffeb65cb30_0, v0x7fffeb6783c0_0, v0x7fffeb678200_0;
E_0x7fffeb64c450 .event posedge, v0x7fffeb630710_0;
L_0x7fffeb67dbb0 .part v0x7fffeb677f80_0, 0, 2;
S_0x7fffeb678560 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffeb64e270;
 .timescale -9 -12;
P_0x7fffeb678730 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffeb6787f0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffeb678560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffeb6789d0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffeb678a10 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffeb678a50 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffeb65b6d0 .functor BUFZ 1, L_0x7fffeb67dc50, C4<0>, C4<0>, C4<0>;
L_0x7fffeb65c9d0 .functor BUFZ 20, L_0x7fffeb67df60, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffeb654780 .functor BUFZ 32, L_0x7fffeb67e210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffeb678bc0_0 .net *"_ivl_0", 0 0, L_0x7fffeb67dc50;  1 drivers
v0x7fffeb678e60_0 .net *"_ivl_10", 9 0, L_0x7fffeb67e000;  1 drivers
L_0x7f6211d20060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeb678f40_0 .net *"_ivl_13", 1 0, L_0x7f6211d20060;  1 drivers
v0x7fffeb679030_0 .net *"_ivl_16", 31 0, L_0x7fffeb67e210;  1 drivers
v0x7fffeb679110_0 .net *"_ivl_18", 9 0, L_0x7fffeb67e2b0;  1 drivers
v0x7fffeb679240_0 .net *"_ivl_2", 9 0, L_0x7fffeb67dd70;  1 drivers
L_0x7f6211d200a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeb679320_0 .net *"_ivl_21", 1 0, L_0x7f6211d200a8;  1 drivers
L_0x7f6211d20018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeb679400_0 .net *"_ivl_5", 1 0, L_0x7f6211d20018;  1 drivers
v0x7fffeb6794e0_0 .net *"_ivl_8", 19 0, L_0x7fffeb67df60;  1 drivers
v0x7fffeb6795c0_0 .var/i "block", 31 0;
v0x7fffeb6796a0_0 .net "clk", 0 0, v0x7fffeb67d480_0;  alias, 1 drivers
v0x7fffeb679740 .array "data", 0 255, 31 0;
v0x7fffeb6797e0_0 .net "data_in", 31 0, v0x7fffeb67d550_0;  alias, 1 drivers
v0x7fffeb6798c0_0 .net "data_out", 31 0, L_0x7fffeb654780;  alias, 1 drivers
v0x7fffeb6799a0_0 .net "enable", 0 0, L_0x7fffeb67e4d0;  1 drivers
v0x7fffeb679a60_0 .net "index_in", 7 0, L_0x7fffeb67f250;  alias, 1 drivers
v0x7fffeb679b50_0 .net "rst", 0 0, v0x7fffeb67d8c0_0;  alias, 1 drivers
v0x7fffeb679c20 .array "tag", 0 255, 19 0;
v0x7fffeb679cc0_0 .net "tag_in", 19 0, L_0x7fffeb67f340;  alias, 1 drivers
v0x7fffeb679d80_0 .net "tag_out", 19 0, L_0x7fffeb65c9d0;  alias, 1 drivers
v0x7fffeb679e60 .array "valid", 0 255, 0 0;
v0x7fffeb679f00_0 .net "valid_out", 0 0, L_0x7fffeb65b6d0;  alias, 1 drivers
E_0x7fffeb5ffb80 .event posedge, v0x7fffeb6799a0_0;
L_0x7fffeb67dc50 .array/port v0x7fffeb679e60, L_0x7fffeb67dd70;
L_0x7fffeb67dd70 .concat [ 8 2 0 0], L_0x7fffeb67f250, L_0x7f6211d20018;
L_0x7fffeb67df60 .array/port v0x7fffeb679c20, L_0x7fffeb67e000;
L_0x7fffeb67e000 .concat [ 8 2 0 0], L_0x7fffeb67f250, L_0x7f6211d20060;
L_0x7fffeb67e210 .array/port v0x7fffeb679740, L_0x7fffeb67e2b0;
L_0x7fffeb67e2b0 .concat [ 8 2 0 0], L_0x7fffeb67f250, L_0x7f6211d200a8;
S_0x7fffeb67a0e0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffeb64e270;
 .timescale -9 -12;
P_0x7fffeb67a2c0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffeb67a380 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffeb67a0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffeb67a560 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffeb67a5a0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffeb67a5e0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffeb650530 .functor BUFZ 1, L_0x7fffeb67e570, C4<0>, C4<0>, C4<0>;
L_0x7fffeb64b5d0 .functor BUFZ 20, L_0x7fffeb67e7f0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffeb67ee20 .functor BUFZ 32, L_0x7fffeb67ec00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffeb67a780_0 .net *"_ivl_0", 0 0, L_0x7fffeb67e570;  1 drivers
v0x7fffeb67aa20_0 .net *"_ivl_10", 9 0, L_0x7fffeb67e890;  1 drivers
L_0x7f6211d20138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeb67ab00_0 .net *"_ivl_13", 1 0, L_0x7f6211d20138;  1 drivers
v0x7fffeb67abf0_0 .net *"_ivl_16", 31 0, L_0x7fffeb67ec00;  1 drivers
v0x7fffeb67acd0_0 .net *"_ivl_18", 9 0, L_0x7fffeb67eca0;  1 drivers
v0x7fffeb67ae00_0 .net *"_ivl_2", 9 0, L_0x7fffeb67e610;  1 drivers
L_0x7f6211d20180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeb67aee0_0 .net *"_ivl_21", 1 0, L_0x7f6211d20180;  1 drivers
L_0x7f6211d200f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeb67afc0_0 .net *"_ivl_5", 1 0, L_0x7f6211d200f0;  1 drivers
v0x7fffeb67b0a0_0 .net *"_ivl_8", 19 0, L_0x7fffeb67e7f0;  1 drivers
v0x7fffeb67b180_0 .var/i "block", 31 0;
v0x7fffeb67b260_0 .net "clk", 0 0, v0x7fffeb67d480_0;  alias, 1 drivers
v0x7fffeb67b300 .array "data", 0 255, 31 0;
v0x7fffeb67b3c0_0 .net "data_in", 31 0, v0x7fffeb67d550_0;  alias, 1 drivers
v0x7fffeb67b480_0 .net "data_out", 31 0, L_0x7fffeb67ee20;  alias, 1 drivers
v0x7fffeb67b540_0 .net "enable", 0 0, L_0x7fffeb67ef30;  1 drivers
v0x7fffeb67b600_0 .net "index_in", 7 0, L_0x7fffeb67f250;  alias, 1 drivers
v0x7fffeb67b710_0 .net "rst", 0 0, v0x7fffeb67d8c0_0;  alias, 1 drivers
v0x7fffeb67b800 .array "tag", 0 255, 19 0;
v0x7fffeb67b8c0_0 .net "tag_in", 19 0, L_0x7fffeb67f340;  alias, 1 drivers
v0x7fffeb67b980_0 .net "tag_out", 19 0, L_0x7fffeb64b5d0;  alias, 1 drivers
v0x7fffeb67ba40 .array "valid", 0 255, 0 0;
v0x7fffeb67bae0_0 .net "valid_out", 0 0, L_0x7fffeb650530;  alias, 1 drivers
E_0x7fffeb6263c0 .event posedge, v0x7fffeb67b540_0;
L_0x7fffeb67e570 .array/port v0x7fffeb67ba40, L_0x7fffeb67e610;
L_0x7fffeb67e610 .concat [ 8 2 0 0], L_0x7fffeb67f250, L_0x7f6211d200f0;
L_0x7fffeb67e7f0 .array/port v0x7fffeb67b800, L_0x7fffeb67e890;
L_0x7fffeb67e890 .concat [ 8 2 0 0], L_0x7fffeb67f250, L_0x7f6211d20138;
L_0x7fffeb67ec00 .array/port v0x7fffeb67b300, L_0x7fffeb67eca0;
L_0x7fffeb67eca0 .concat [ 8 2 0 0], L_0x7fffeb67f250, L_0x7f6211d20180;
S_0x7fffeb67bd10 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffeb64e270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffeb65bc80 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffeb65bcc0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffeb67bfa0_0 .net "in", 1 0, v0x7fffeb67c9a0_0;  1 drivers
v0x7fffeb67c0a0_0 .var "out", 1 0;
E_0x7fffeb60ee80 .event edge, v0x7fffeb67bfa0_0;
    .scope S_0x7fffeb6433e0;
T_0 ;
    %wait E_0x7fffeb64c450;
    %load/vec4 v0x7fffeb678140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb6782e0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffeb677f80_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb654920_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffeb654920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb64f830_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffeb64f830_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffeb654920_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffeb64f830_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffeb65ad80, 4, 0;
    %load/vec4 v0x7fffeb64f830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb64f830_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffeb654920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb654920_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffeb6782e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb6782e0_0, 0, 32;
    %load/vec4 v0x7fffeb6783c0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffeb6782e0_0;
    %load/vec4 v0x7fffeb678200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffeb6783c0_0;
    %pad/u 3;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffeb65ad80, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffeb6433e0;
T_1 ;
    %wait E_0x7fffeb65caa0;
    %load/vec4 v0x7fffeb65cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffeb6783c0_0;
    %pad/u 8;
    %store/vec4 v0x7fffeb677f80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffeb64a8d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb654920_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffeb654920_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffeb678200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffeb654920_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffeb65ad80, 4;
    %load/vec4 v0x7fffeb678200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffeb64a8d0_0;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffeb65ad80, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffeb654920_0;
    %pad/s 8;
    %store/vec4 v0x7fffeb64a8d0_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x7fffeb654920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb654920_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffeb6782e0_0;
    %load/vec4 v0x7fffeb678200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffeb64a8d0_0;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb65ad80, 0, 4;
    %load/vec4 v0x7fffeb64a8d0_0;
    %assign/vec4 v0x7fffeb677f80_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffeb6787f0;
T_2 ;
    %wait E_0x7fffeb64c450;
    %load/vec4 v0x7fffeb679b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb6795c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffeb6795c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffeb6795c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb679e60, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffeb6795c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb679c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffeb6795c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb679740, 0, 4;
    %load/vec4 v0x7fffeb6795c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb6795c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffeb6787f0;
T_3 ;
    %wait E_0x7fffeb5ffb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffeb679a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb679e60, 0, 4;
    %load/vec4 v0x7fffeb679cc0_0;
    %load/vec4 v0x7fffeb679a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb679c20, 0, 4;
    %load/vec4 v0x7fffeb6797e0_0;
    %load/vec4 v0x7fffeb679a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb679740, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffeb67a380;
T_4 ;
    %wait E_0x7fffeb64c450;
    %load/vec4 v0x7fffeb67b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb67b180_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffeb67b180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffeb67b180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb67ba40, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffeb67b180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb67b800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffeb67b180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb67b300, 0, 4;
    %load/vec4 v0x7fffeb67b180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb67b180_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffeb67a380;
T_5 ;
    %wait E_0x7fffeb6263c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffeb67b600_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb67ba40, 0, 4;
    %load/vec4 v0x7fffeb67b8c0_0;
    %load/vec4 v0x7fffeb67b600_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb67b800, 0, 4;
    %load/vec4 v0x7fffeb67b3c0_0;
    %load/vec4 v0x7fffeb67b600_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeb67b300, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffeb67bd10;
T_6 ;
    %wait E_0x7fffeb60ee80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffeb67c0a0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffeb67c0a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffeb67bfa0_0;
    %load/vec4 v0x7fffeb67c0a0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffeb67c0a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffeb67c0a0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffeb64e270;
T_7 ;
    %wait E_0x7fffeb64c450;
    %load/vec4 v0x7fffeb67cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeb67c9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeb67c820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeb67c6c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffeb67c780_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffeb67d100_0;
    %shiftl 4;
    %assign/vec4 v0x7fffeb67c820_0, 0;
    %load/vec4 v0x7fffeb67c780_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffeb67d100_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffeb67ca60_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffeb67c460, 4;
    %assign/vec4 v0x7fffeb67c6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb67cf50_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffeb67cf50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffeb67cc60_0;
    %ix/getv/s 4, v0x7fffeb67cf50_0;
    %load/vec4a v0x7fffeb67cd70, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffeb67cf50_0;
    %load/vec4a v0x7fffeb67ce50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffeb67cf50_0;
    %store/vec4 v0x7fffeb67c9a0_0, 4, 1;
    %load/vec4 v0x7fffeb67cf50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb67cf50_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffeb64e270;
T_8 ;
    %wait E_0x7fffeb616b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb67cf50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffeb67cf50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffeb67cc60_0;
    %ix/getv/s 4, v0x7fffeb67cf50_0;
    %load/vec4a v0x7fffeb67cd70, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffeb67cf50_0;
    %load/vec4a v0x7fffeb67ce50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffeb67cf50_0;
    %store/vec4 v0x7fffeb67c9a0_0, 4, 1;
    %load/vec4 v0x7fffeb67cf50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb67cf50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffeb64e270;
T_9 ;
    %wait E_0x7fffeb61b990;
    %load/vec4 v0x7fffeb67c780_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffeb67d100_0;
    %shiftl 4;
    %assign/vec4 v0x7fffeb67c820_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffeb64d5a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb67d820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb67dad0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffeb64d5a0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeb64e270 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffeb64d5a0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb67d480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb67d8c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb67d480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb67d8c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb67d480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb67d8c0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffeb67d480_0;
    %inv;
    %store/vec4 v0x7fffeb67d480_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffeb64d5a0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffeb622c00, "r" {0 0 0};
    %store/vec4 v0x7fffeb67d290_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffeb67d290_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffeb67d290_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffeb64d5a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeb67d690_0, 0;
    %wait E_0x7fffeb61d7c0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffeb67d290_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffeb67d820_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffeb67dad0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffeb67d820_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffeb67dad0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffeb637a60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffeb6379e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffeb637a20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffeb622a80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffeb622b40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffeb67d290_0, "%x\012", v0x7fffeb67d390_0 {0 0 0};
    %store/vec4 v0x7fffeb67d9f0_0, 0, 32;
    %wait E_0x7fffeb64c450;
    %load/vec4 v0x7fffeb67dad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffeb67dad0_0, 0;
    %load/vec4 v0x7fffeb67d780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffeb67d820_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffeb67d820_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffeb67d550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeb67d690_0, 0;
T_14.3 ;
    %wait E_0x7fffeb64c450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb67d690_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
