# 32-Bit-ALU
A 32-bit Arithmetic Logic Unit (ALU) designed in Verilog, supporting arithmetic and logical operations. Synthesized using Cadence Genus and implemented with Innovus for Place &amp; Route, Clock Tree Synthesis, and Static Timing Analysis.
