<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="TOP_BLOCK_axis_data_fifo_0_0_synth_1" LaunchDir="C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.runs/TOP_BLOCK_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_BLOCK_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.runs/TOP_BLOCK_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_1" LaunchDir="C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="write_bitstream" ToStepId="write_bitstream">
		<Parent Id="TOP_BLOCK_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="TOP_BLOCK_blk_mem_gen_0_0_synth_1"/>
	</Run>
</Runs>

