{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-704,-537",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1590 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1590 -y 190 -defaultsOSRD
preplace port clock_out1_pin -pg 1 -lvl 5 -x 1590 -y 610 -defaultsOSRD
preplace port spi0_clk -pg 1 -lvl 5 -x 1590 -y 580 -defaultsOSRD
preplace port spi0_miso -pg 1 -lvl 5 -x 1590 -y 220 -defaultsOSRD -right
preplace port spi0_mosi -pg 1 -lvl 5 -x 1590 -y 550 -defaultsOSRD
preplace portBus dds_addr2_pin -pg 1 -lvl 5 -x 1590 -y 310 -defaultsOSRD
preplace portBus dds_addr_pin -pg 1 -lvl 5 -x 1590 -y 280 -defaultsOSRD
preplace portBus dds_control2_pin -pg 1 -lvl 5 -x 1590 -y 430 -defaultsOSRD
preplace portBus dds_control_pin -pg 1 -lvl 5 -x 1590 -y 400 -defaultsOSRD
preplace portBus dds_cs_pin -pg 1 -lvl 5 -x 1590 -y 490 -defaultsOSRD
preplace portBus dds_data2_pin -pg 1 -lvl 5 -x 1590 -y 370 -defaultsOSRD
preplace portBus dds_data_pin -pg 1 -lvl 5 -x 1590 -y 340 -defaultsOSRD
preplace portBus dds_FUD_pin -pg 1 -lvl 5 -x 1590 -y 460 -defaultsOSRD
preplace portBus pulse_io_pin -pg 1 -lvl 5 -x 1590 -y 250 -defaultsOSRD
preplace portBus spi0_cs -pg 1 -lvl 5 -x 1590 -y 520 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 260 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 500 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 4 -x 1320 -y 90 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 640 -y 350 -defaultsOSRD
preplace inst result_fifo_0 -pg 1 -lvl 4 -x 1320 -y 290 -defaultsOSRD
preplace inst pulse_controller_0 -pg 1 -lvl 3 -x 960 -y 450 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 120 450 230 800 230 1140
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 400 440
preplace netloc spi0_miso_1 1 2 3 810 200 NJ 200 1460J
preplace netloc pulse_controller_0_pulse_io 1 3 2 1130J 380 1460J
preplace netloc pulse_controller_0_dds_addr 1 3 2 NJ 390 1470J
preplace netloc pulse_controller_0_dds_addr2 1 3 2 NJ 410 1480J
preplace netloc Net 1 3 2 1110J 420 1500J
preplace netloc Net1 1 3 2 1100J 400 1490J
preplace netloc pulse_controller_0_dds_control 1 3 2 NJ 470 1510J
preplace netloc pulse_controller_0_dds_control2 1 3 2 1120J 430 NJ
preplace netloc pulse_controller_0_dds_FUD 1 3 2 1130J 460 NJ
preplace netloc pulse_controller_0_dds_cs 1 3 2 1140J 490 NJ
preplace netloc pulse_controller_0_spi_cs 1 3 2 1150J 520 NJ
preplace netloc pulse_controller_0_spi_mosi 1 3 2 1160J 550 NJ
preplace netloc pulse_controller_0_spi_clk 1 3 2 1130J 580 NJ
preplace netloc pulse_controller_0_clock_out 1 3 2 NJ 610 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 470 480 NJ
preplace netloc rst_ps7_0_100M_peripheral_reset 1 1 3 460 220 NJ 220 1150
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 790 350n
preplace netloc pulse_controller_0_inst_fifo_rd 1 3 1 1110 80n
preplace netloc processing_system7_0_FIXED_IO 1 1 4 440J 190 NJ 190 NJ 190 NJ
preplace netloc processing_system7_0_DDR 1 1 4 NJ 180 NJ 180 NJ 180 1460J
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 440 240n
preplace netloc pulse_controller_0_result_fifo_rd 1 3 1 1130 280n
preplace netloc pulse_controller_0_result_fifo_wr 1 3 1 1120 260n
preplace netloc pulse_controller_0_inst_fifo_wr 1 3 1 1100 60n
levelinfo -pg 1 0 240 640 960 1320 1590
pagesize -pg 1 -db -bbox -sgen 0 0 1790 670
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
