<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>python2verilog.optimizer package &#8212; python2verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=039e1c02" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="python2verilog.simulation package" href="python2verilog.simulation.html" />
    <link rel="prev" title="python2verilog.ir package" href="python2verilog.ir.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="python2verilog-optimizer-package">
<h1>python2verilog.optimizer package<a class="headerlink" href="#python2verilog-optimizer-package" title="Link to this heading">¶</a></h1>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Link to this heading">¶</a></h2>
</section>
<section id="module-python2verilog.optimizer.helpers">
<span id="python2verilog-optimizer-helpers-module"></span><h2>python2verilog.optimizer.helpers module<a class="headerlink" href="#module-python2verilog.optimizer.helpers" title="Link to this heading">¶</a></h2>
<p>Optimizer helper functions</p>
<dl class="py function">
<dt class="sig sig-object py" id="python2verilog.optimizer.helpers.backwards_replace">
<span class="sig-name descname"><span class="pre">backwards_replace</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">expr</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">mapping</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></span><a class="reference internal" href="_modules/python2verilog/optimizer/helpers.html#backwards_replace"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.helpers.backwards_replace" title="Link to this definition">¶</a></dt>
<dd><p>If the expression matches a key in the mapping, it is replaced with
the corresponding value in the mapping.</p>
<p>Note: ignores exclusive vars in replacement process</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>a copy of the updated expression.</p>
</dd>
</dl>
</dd></dl>

</section>
<section id="module-python2verilog.optimizer.increase_work">
<span id="python2verilog-optimizer-increase-work-module"></span><h2>python2verilog.optimizer.increase_work module<a class="headerlink" href="#module-python2verilog.optimizer.increase_work" title="Link to this heading">¶</a></h2>
<p>IncreaseWorkPerClockCycle</p>
<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">IncreaseWorkPerClockCycle</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">root</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.graph.Node" title="python2verilog.ir.graph.Node"><span class="pre">Node</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">threshold</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/optimizer/increase_work.html#IncreaseWorkPerClockCycle"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>A closure for the increase work per clock cycle optimizer</p>
<p><cite>threshold</cite> (an integer &gt;= 0) tunes
how much the code can be unrolled (and duplicated)</p>
<p>A larger <cite>threshold</cite> will result in a reduction in clock cycles,
but an increase in hardware usage</p>
<p>If a python generator function generates all of its outputs in O(n) time:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>hardware optimized with <cite>threshold=0</cite> completes in O(n) cycles</p></li>
<li><p>hardware optimized with <cite>threshold=x</cite> for <cite>x &gt; 0</cite> completes in O(n/(x+1)) cycles</p></li>
</ol>
</div></blockquote>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.apply">
<span class="sig-name descname"><span class="pre">apply</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">root</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.graph.Node" title="python2verilog.ir.graph.Node"><span class="pre">Node</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="reference internal" href="_modules/python2verilog/optimizer/increase_work.html#IncreaseWorkPerClockCycle.apply"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.apply" title="Link to this definition">¶</a></dt>
<dd><p>Optimizes a node, by increasing amount of work done in a cycle.
Creates an optimal path that maximizes nonclocked edges.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.apply_recursive">
<span class="sig-name descname"><span class="pre">apply_recursive</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">edge</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><span class="pre">Edge</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">new_mapping</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">old_mapping</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">visited_path</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="pre">int</span><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><span class="pre">Edge</span></a></span></span><a class="reference internal" href="_modules/python2verilog/optimizer/increase_work.html#IncreaseWorkPerClockCycle.apply_recursive"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.apply_recursive" title="Link to this definition">¶</a></dt>
<dd><p>Recursively visits the children, conditionally adding them to an optimal path</p>
<p>The concept of mapping is as follows:</p>
<p>If
a = 1
b = a
then b == 1, if no clock cycle occurs in-between,
at the end of this block, mapping would be
{a: 1, b: 1}</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>mapping</strong> – values of variables, given the previous logic</p></li>
<li><p><strong>visited</strong> – visited unique_ids and exclusive vars for this nonclocked sequence</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.chain_generators">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">chain_generators</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">iterable</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Iterator</span><span class="p"><span class="pre">[</span></span><span class="pre">Any</span><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">functions</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Callable</span><span class="p"><span class="pre">[</span></span><span class="p"><span class="pre">[</span></span><span class="pre">Iterator</span><span class="p"><span class="pre">[</span></span><span class="pre">Any</span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="pre">Iterator</span><span class="p"><span class="pre">[</span></span><span class="pre">Any</span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Iterator</span><span class="p"><span class="pre">[</span></span><span class="pre">Any</span><span class="p"><span class="pre">]</span></span></span></span><a class="reference internal" href="_modules/python2verilog/optimizer/increase_work.html#IncreaseWorkPerClockCycle.chain_generators"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.chain_generators" title="Link to this definition">¶</a></dt>
<dd><p>Applies transformations to iterators</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.exclusive_vars">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">exclusive_vars</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">variables</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Iterator</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="python2verilog.ir.html#python2verilog.ir.expressions.ExclusiveVar" title="python2verilog.ir.expressions.ExclusiveVar"><span class="pre">ExclusiveVar</span></a><span class="p"><span class="pre">]</span></span></span></span><a class="reference internal" href="_modules/python2verilog/optimizer/increase_work.html#IncreaseWorkPerClockCycle.exclusive_vars"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.exclusive_vars" title="Link to this definition">¶</a></dt>
<dd><p>Filters for exclusive variables</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.map_to_ver_name">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">map_to_ver_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">variables</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Iterator</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="reference internal" href="_modules/python2verilog/optimizer/increase_work.html#IncreaseWorkPerClockCycle.map_to_ver_name"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.optimizer.increase_work.IncreaseWorkPerClockCycle.map_to_ver_name" title="Link to this definition">¶</a></dt>
<dd><p>Maps a variable to its ver_name</p>
</dd></dl>

</dd></dl>

</section>
<section id="module-python2verilog.optimizer">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-python2verilog.optimizer" title="Link to this heading">¶</a></h2>
<p>Optimizer Functions</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">python2verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="python2verilog.html">python2verilog package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="python2verilog.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="python2verilog.api.html">python2verilog.api package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.backend.html">python2verilog.backend package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.exceptions.html">python2verilog.exceptions package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.frontend.html">python2verilog.frontend package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.ir.html">python2verilog.ir package</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">python2verilog.optimizer package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.optimizer.helpers">python2verilog.optimizer.helpers module</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.optimizer.increase_work">python2verilog.optimizer.increase_work module</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.optimizer">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.simulation.html">python2verilog.simulation package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.utils.html">python2verilog.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="python2verilog.html#module-contents">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="python2verilog.html">python2verilog package</a><ul>
      <li>Previous: <a href="python2verilog.ir.html" title="previous chapter">python2verilog.ir package</a></li>
      <li>Next: <a href="python2verilog.simulation.html" title="next chapter">python2verilog.simulation package</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2023, Kerry Wang.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
      |
      <a href="_sources/python2verilog.optimizer.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>