# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../booth-sora.srcs/sources_1/imports/booth-sora/booth.v" \
"../../../../booth-sora.srcs/sim_1/imports/booth-sora/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
