<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='760' ll='766' type='llvm::SDValue llvm::SelectionDAG::getCopyToReg(llvm::SDValue Chain, const llvm::SDLoc &amp; dl, llvm::SDValue Reg, llvm::SDValue N, llvm::SDValue Glue)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='759'>// Similar to last getCopyToReg() except parameter Reg is a SDValue</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2488' u='c' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3112' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4971' u='c' c='_ZNK4llvm16SITargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5109' u='c' c='_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10967' u='c' c='_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10970' u='c' c='_ZNK4llvm16SITargetLowering29legalizeTargetIndependentNodeEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11035' u='c' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp' l='218' u='c' c='_ZN12_GLOBAL__N_115BPFDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4180' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8trySETCCEPN4llvm6SDNodeE'/>
