module TopModule (
    input clk,
    input reset,
    input slowena,
    output [3:0] q
);
    reg [3:0] count;

    always @(posedge clk) begin
        if (reset) begin
            count <= 4'd0;
        end else if (slowena) begin
            if (count == 4'd9) begin
                count <= 4'd0;
            end else begin
                count <= count + 1'b1;
            end
        end
    end

    assign q = count;
endmodule
