

================================================================
== Vivado HLS Report for 'mcalcE'
================================================================
* Date:           Sat Oct 05 17:13:01 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_Decoder3U
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.54|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     408|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      23|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      23|     408|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |mf5_fu_666_p2                   |     -    |      0|  0|   8|           1|           8|
    |mf7_fu_632_p2                   |     -    |      0|  0|   8|           1|           8|
    |mf_fu_700_p2                    |     -    |      0|  0|   8|           1|           8|
    |vArg_V_1_fu_160_p2              |     -    |      0|  0|  12|          12|          12|
    |vArg_V_2_fu_240_p2              |     -    |      0|  0|  12|          12|          12|
    |vArg_V_3_1_fu_174_p2            |     -    |      0|  0|  12|           1|          12|
    |vArg_V_3_2_fu_254_p2            |     -    |      0|  0|  12|           1|          12|
    |vArg_V_3_fu_94_p2               |     -    |      0|  0|  12|           1|          12|
    |vArg_V_fu_80_p2                 |     -    |      0|  0|  12|          12|          12|
    |r_V_95_fu_656_p2                |    and   |      0|  0|  10|           7|           7|
    |r_V_96_fu_690_p2                |    and   |      0|  0|  10|           7|           7|
    |r_V_fu_622_p2                   |    and   |      0|  0|  10|           7|           7|
    |sel_tmp14_fu_369_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp23_fu_379_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp27_fu_429_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_327_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp32_fu_439_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp39_fu_471_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp48_fu_481_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp52_fu_531_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp57_fu_541_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp64_fu_573_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp73_fu_583_p2             |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_337_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_1064_1_fu_188_p2            |   icmp   |      0|  0|   5|          12|           7|
    |tmp_1064_2_fu_268_p2            |   icmp   |      0|  0|   5|          12|           7|
    |tmp_1065_1_fu_194_p2            |   icmp   |      0|  0|   5|          12|           6|
    |tmp_1065_2_fu_274_p2            |   icmp   |      0|  0|   5|          12|           6|
    |tmp_1066_1_fu_200_p2            |   icmp   |      0|  0|   5|          12|           5|
    |tmp_1066_2_fu_280_p2            |   icmp   |      0|  0|   5|          12|           5|
    |tmp_1067_1_fu_206_p2            |   icmp   |      0|  0|   5|          12|           4|
    |tmp_1067_2_fu_286_p2            |   icmp   |      0|  0|   5|          12|           4|
    |tmp_1068_1_fu_212_p2            |   icmp   |      0|  0|   5|          12|           3|
    |tmp_1068_2_fu_292_p2            |   icmp   |      0|  0|   5|          12|           3|
    |tmp_1069_1_fu_218_p2            |   icmp   |      0|  0|   5|          12|           2|
    |tmp_1069_2_fu_298_p2            |   icmp   |      0|  0|   5|          12|           2|
    |tmp_556_fu_108_p2               |   icmp   |      0|  0|   5|          12|           7|
    |tmp_557_fu_114_p2               |   icmp   |      0|  0|   5|          12|           6|
    |tmp_558_fu_120_p2               |   icmp   |      0|  0|   5|          12|           5|
    |tmp_559_fu_126_p2               |   icmp   |      0|  0|   5|          12|           4|
    |tmp_560_fu_132_p2               |   icmp   |      0|  0|   5|          12|           3|
    |tmp_561_fu_138_p2               |   icmp   |      0|  0|   5|          12|           2|
    |tmp_562_fu_392_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_563_fu_452_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_564_fu_494_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_565_fu_554_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_566_fu_596_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_fu_350_p2                   |    or    |      0|  0|   1|           1|           1|
    |lhs_V_34_fu_398_p3              |  select  |      0|  0|   7|           1|           7|
    |lhs_V_fu_500_p3                 |  select  |      0|  0|   7|           1|           7|
    |p_1_fu_180_p3                   |  select  |      0|  0|  12|           1|          12|
    |p_2_fu_260_p3                   |  select  |      0|  0|  12|           1|          12|
    |p_s_fu_100_p3                   |  select  |      0|  0|  12|           1|          12|
    |rhs_V_fu_602_p3                 |  select  |      0|  0|   7|           1|           7|
    |sel_tmp15_cast_fu_384_p3        |  select  |      0|  0|   4|           1|           3|
    |sel_tmp25_fu_413_p3             |  select  |      0|  0|   3|           1|           3|
    |sel_tmp28_cast_fu_444_p3        |  select  |      0|  0|   6|           1|           5|
    |sel_tmp33_fu_458_p3             |  select  |      0|  0|   7|           1|           7|
    |sel_tmp3_cast_fu_342_p3         |  select  |      0|  0|   6|           1|           5|
    |sel_tmp40_cast_fu_486_p3        |  select  |      0|  0|   4|           1|           3|
    |sel_tmp50_fu_515_p3             |  select  |      0|  0|   3|           1|           3|
    |sel_tmp53_cast_fu_546_p3        |  select  |      0|  0|   6|           1|           5|
    |sel_tmp58_fu_560_p3             |  select  |      0|  0|   7|           1|           7|
    |sel_tmp65_cast_fu_588_p3        |  select  |      0|  0|   4|           1|           3|
    |sel_tmp8_fu_356_p3              |  select  |      0|  0|   7|           1|           7|
    |sel_tmp_fu_311_p3               |  select  |      0|  0|   3|           1|           3|
    |storemerge_1_cast_ca_fu_406_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge_2_cast_ca_fu_508_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge_cast_cast_fu_304_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_569_fu_638_p3               |  select  |      0|  0|   8|           1|           8|
    |tmp_570_fu_672_p3               |  select  |      0|  0|   8|           1|           8|
    |tmp_571_fu_706_p3               |  select  |      0|  0|   8|           1|           8|
    |sel_tmp13_fu_364_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_322_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp22_fu_374_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp26_fu_424_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp31_fu_434_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp38_fu_466_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp47_fu_476_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp51_fu_526_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp56_fu_536_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp63_fu_568_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_332_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp72_fu_578_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_567_fu_614_p2               |    xor   |      0|  0|   1|           1|           1|
    |tmp_568_fu_618_p2               |    xor   |      0|  0|   1|           1|           1|
    |tmp_s_fu_610_p2                 |    xor   |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 408|         336|         384|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |tmp_1064_1_reg_770       |  1|   0|    1|          0|
    |tmp_1064_2_reg_810       |  1|   0|    1|          0|
    |tmp_1065_1_reg_776       |  1|   0|    1|          0|
    |tmp_1065_2_reg_816       |  1|   0|    1|          0|
    |tmp_1066_1_reg_782       |  1|   0|    1|          0|
    |tmp_1066_2_reg_822       |  1|   0|    1|          0|
    |tmp_1067_1_reg_788       |  1|   0|    1|          0|
    |tmp_1067_2_reg_828       |  1|   0|    1|          0|
    |tmp_1068_1_reg_794       |  1|   0|    1|          0|
    |tmp_1068_2_reg_834       |  1|   0|    1|          0|
    |tmp_1069_1_reg_799       |  1|   0|    1|          0|
    |tmp_1069_2_reg_839       |  1|   0|    1|          0|
    |tmp_556_reg_730          |  1|   0|    1|          0|
    |tmp_557_reg_736          |  1|   0|    1|          0|
    |tmp_558_reg_742          |  1|   0|    1|          0|
    |tmp_559_reg_748          |  1|   0|    1|          0|
    |tmp_560_reg_754          |  1|   0|    1|          0|
    |tmp_561_reg_759          |  1|   0|    1|          0|
    |tmp_624_reg_724          |  1|   0|    1|          0|
    |tmp_627_reg_764          |  1|   0|    1|          0|
    |tmp_630_reg_804          |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   23|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    mcalcE    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    mcalcE    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    mcalcE    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    mcalcE    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    mcalcE    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    mcalcE    | return value |
|ap_ce               |  in |    1| ap_ctrl_hs |    mcalcE    | return value |
|Lam_tabe_0          |  in |   16|   ap_none  |  Lam_tabe_0  |    pointer   |
|Peta_tabe_0         |  in |   16|   ap_none  |  Peta_tabe_0 |    pointer   |
|Lam_tabe_1          |  in |   16|   ap_none  |  Lam_tabe_1  |    pointer   |
|Peta_tabe_1         |  in |   16|   ap_none  |  Peta_tabe_1 |    pointer   |
|Lam_tabe_2          |  in |   16|   ap_none  |  Lam_tabe_2  |    pointer   |
|Peta_tabe_2         |  in |   16|   ap_none  |  Peta_tabe_2 |    pointer   |
|Eta_ans_3_0         | out |   16|   ap_vld   |  Eta_ans_3_0 |    pointer   |
|Eta_ans_3_0_ap_vld  | out |    1|   ap_vld   |  Eta_ans_3_0 |    pointer   |
|Eta_ans_3_1         | out |   16|   ap_vld   |  Eta_ans_3_1 |    pointer   |
|Eta_ans_3_1_ap_vld  | out |    1|   ap_vld   |  Eta_ans_3_1 |    pointer   |
|Eta_ans_3_2         | out |   16|   ap_vld   |  Eta_ans_3_2 |    pointer   |
|Eta_ans_3_2_ap_vld  | out |    1|   ap_vld   |  Eta_ans_3_2 |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.11ns
ST_1: Lam_tabe_0_load (11)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:1  %Lam_tabe_0_load = load i16* @Lam_tabe_0, align 2

ST_1: tmp_622 (12)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:2  %tmp_622 = trunc i16 %Lam_tabe_0_load to i12

ST_1: Peta_tabe_0_load (13)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:3  %Peta_tabe_0_load = load i16* @Peta_tabe_0, align 2

ST_1: tmp_623 (14)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:4  %tmp_623 = trunc i16 %Peta_tabe_0_load to i12

ST_1: vArg_V (15)  [1/1] 1.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:5  %vArg_V = sub i12 %tmp_623, %tmp_622

ST_1: tmp_624 (16)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4005
.preheader.preheader_ifconv:6  %tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %vArg_V, i32 11)

ST_1: vArg_V_3 (17)  [1/1] 1.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4010
.preheader.preheader_ifconv:7  %vArg_V_3 = sub i12 0, %vArg_V

ST_1: p_s (18)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4005
.preheader.preheader_ifconv:8  %p_s = select i1 %tmp_624, i12 %vArg_V_3, i12 %vArg_V

ST_1: tmp_556 (19)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4013
.preheader.preheader_ifconv:9  %tmp_556 = icmp sgt i12 %p_s, 126

ST_1: tmp_557 (20)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015
.preheader.preheader_ifconv:10  %tmp_557 = icmp sgt i12 %p_s, 62

ST_1: tmp_558 (21)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017
.preheader.preheader_ifconv:11  %tmp_558 = icmp sgt i12 %p_s, 30

ST_1: tmp_559 (22)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019
.preheader.preheader_ifconv:12  %tmp_559 = icmp sgt i12 %p_s, 14

ST_1: tmp_560 (23)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4021
.preheader.preheader_ifconv:13  %tmp_560 = icmp sgt i12 %p_s, 6

ST_1: tmp_561 (24)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4023
.preheader.preheader_ifconv:14  %tmp_561 = icmp sgt i12 %p_s, 2

ST_1: Lam_tabe_1_load (42)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:32  %Lam_tabe_1_load = load i16* @Lam_tabe_1, align 2

ST_1: tmp_625 (43)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:33  %tmp_625 = trunc i16 %Lam_tabe_1_load to i12

ST_1: Peta_tabe_1_load (44)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:34  %Peta_tabe_1_load = load i16* @Peta_tabe_1, align 2

ST_1: tmp_626 (45)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:35  %tmp_626 = trunc i16 %Peta_tabe_1_load to i12

ST_1: vArg_V_1 (46)  [1/1] 1.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:36  %vArg_V_1 = sub i12 %tmp_626, %tmp_625

ST_1: tmp_627 (47)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4005
.preheader.preheader_ifconv:37  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %vArg_V_1, i32 11)

ST_1: vArg_V_3_1 (48)  [1/1] 1.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4010
.preheader.preheader_ifconv:38  %vArg_V_3_1 = sub i12 0, %vArg_V_1

ST_1: p_1 (49)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4005
.preheader.preheader_ifconv:39  %p_1 = select i1 %tmp_627, i12 %vArg_V_3_1, i12 %vArg_V_1

ST_1: tmp_1064_1 (50)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4013
.preheader.preheader_ifconv:40  %tmp_1064_1 = icmp sgt i12 %p_1, 126

ST_1: tmp_1065_1 (51)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015
.preheader.preheader_ifconv:41  %tmp_1065_1 = icmp sgt i12 %p_1, 62

ST_1: tmp_1066_1 (52)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017
.preheader.preheader_ifconv:42  %tmp_1066_1 = icmp sgt i12 %p_1, 30

ST_1: tmp_1067_1 (53)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019
.preheader.preheader_ifconv:43  %tmp_1067_1 = icmp sgt i12 %p_1, 14

ST_1: tmp_1068_1 (54)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4021
.preheader.preheader_ifconv:44  %tmp_1068_1 = icmp sgt i12 %p_1, 6

ST_1: tmp_1069_1 (55)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4023
.preheader.preheader_ifconv:45  %tmp_1069_1 = icmp sgt i12 %p_1, 2

ST_1: Lam_tabe_2_load (73)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:63  %Lam_tabe_2_load = load i16* @Lam_tabe_2, align 2

ST_1: tmp_628 (74)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:64  %tmp_628 = trunc i16 %Lam_tabe_2_load to i12

ST_1: Peta_tabe_2_load (75)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:65  %Peta_tabe_2_load = load i16* @Peta_tabe_2, align 2

ST_1: tmp_629 (76)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:66  %tmp_629 = trunc i16 %Peta_tabe_2_load to i12

ST_1: vArg_V_2 (77)  [1/1] 1.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4002
.preheader.preheader_ifconv:67  %vArg_V_2 = sub i12 %tmp_629, %tmp_628

ST_1: tmp_630 (78)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4005
.preheader.preheader_ifconv:68  %tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %vArg_V_2, i32 11)

ST_1: vArg_V_3_2 (79)  [1/1] 1.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4010
.preheader.preheader_ifconv:69  %vArg_V_3_2 = sub i12 0, %vArg_V_2

ST_1: p_2 (80)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4005
.preheader.preheader_ifconv:70  %p_2 = select i1 %tmp_630, i12 %vArg_V_3_2, i12 %vArg_V_2

ST_1: tmp_1064_2 (81)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4013
.preheader.preheader_ifconv:71  %tmp_1064_2 = icmp sgt i12 %p_2, 126

ST_1: tmp_1065_2 (82)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015
.preheader.preheader_ifconv:72  %tmp_1065_2 = icmp sgt i12 %p_2, 62

ST_1: tmp_1066_2 (83)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017
.preheader.preheader_ifconv:73  %tmp_1066_2 = icmp sgt i12 %p_2, 30

ST_1: tmp_1067_2 (84)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019
.preheader.preheader_ifconv:74  %tmp_1067_2 = icmp sgt i12 %p_2, 14

ST_1: tmp_1068_2 (85)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4021
.preheader.preheader_ifconv:75  %tmp_1068_2 = icmp sgt i12 %p_2, 6

ST_1: tmp_1069_2 (86)  [1/1] 1.47ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4023
.preheader.preheader_ifconv:76  %tmp_1069_2 = icmp sgt i12 %p_2, 2


 <State 2>: 5.54ns
ST_2: StgValue_45 (10)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3993
.preheader.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_2: storemerge_cast_cast (25)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:15  %storemerge_cast_cast = select i1 %tmp_556, i3 -1, i3 3

ST_2: sel_tmp (26)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:16  %sel_tmp = select i1 %tmp_561, i3 %storemerge_cast_cast, i3 1

ST_2: sel_tmp_cast (27)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:17  %sel_tmp_cast = sext i3 %sel_tmp to i7

ST_2: sel_tmp1 (28)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4013 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:18  %sel_tmp1 = xor i1 %tmp_556, true

ST_2: sel_tmp2 (29)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:19  %sel_tmp2 = and i1 %tmp_557, %sel_tmp1

ST_2: sel_tmp6 (30)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015 (grouped into LUT with out node sel_tmp7)
.preheader.preheader_ifconv:20  %sel_tmp6 = xor i1 %tmp_557, true

ST_2: sel_tmp7 (31)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017 (out node of the LUT)
.preheader.preheader_ifconv:21  %sel_tmp7 = and i1 %tmp_558, %sel_tmp6

ST_2: sel_tmp3_cast (32)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:22  %sel_tmp3_cast = select i1 %sel_tmp7, i7 31, i7 63

ST_2: tmp (33)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node sel_tmp8)
.preheader.preheader_ifconv:23  %tmp = or i1 %sel_tmp7, %sel_tmp2

ST_2: sel_tmp8 (34)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (out node of the LUT)
.preheader.preheader_ifconv:24  %sel_tmp8 = select i1 %tmp, i7 %sel_tmp3_cast, i7 %sel_tmp_cast

ST_2: sel_tmp13 (35)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017 (grouped into LUT with out node lhs_V_34)
.preheader.preheader_ifconv:25  %sel_tmp13 = xor i1 %tmp_558, true

ST_2: sel_tmp14 (36)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019 (grouped into LUT with out node lhs_V_34)
.preheader.preheader_ifconv:26  %sel_tmp14 = and i1 %tmp_559, %sel_tmp13

ST_2: sel_tmp22 (37)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019 (grouped into LUT with out node sel_tmp23)
.preheader.preheader_ifconv:27  %sel_tmp22 = xor i1 %tmp_559, true

ST_2: sel_tmp23 (38)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4021 (out node of the LUT)
.preheader.preheader_ifconv:28  %sel_tmp23 = and i1 %tmp_560, %sel_tmp22

ST_2: sel_tmp15_cast (39)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node lhs_V_34)
.preheader.preheader_ifconv:29  %sel_tmp15_cast = select i1 %sel_tmp23, i7 7, i7 15

ST_2: tmp_562 (40)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (grouped into LUT with out node lhs_V_34)
.preheader.preheader_ifconv:30  %tmp_562 = or i1 %sel_tmp23, %sel_tmp14

ST_2: lhs_V_34 (41)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041 (out node of the LUT)
.preheader.preheader_ifconv:31  %lhs_V_34 = select i1 %tmp_562, i7 %sel_tmp15_cast, i7 %sel_tmp8

ST_2: storemerge_1_cast_ca (56)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:46  %storemerge_1_cast_ca = select i1 %tmp_1064_1, i3 -1, i3 3

ST_2: sel_tmp25 (57)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:47  %sel_tmp25 = select i1 %tmp_1069_1, i3 %storemerge_1_cast_ca, i3 1

ST_2: sel_tmp25_cast (58)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:48  %sel_tmp25_cast = sext i3 %sel_tmp25 to i7

ST_2: sel_tmp26 (59)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4013 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:49  %sel_tmp26 = xor i1 %tmp_1064_1, true

ST_2: sel_tmp27 (60)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:50  %sel_tmp27 = and i1 %tmp_1065_1, %sel_tmp26

ST_2: sel_tmp31 (61)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015 (grouped into LUT with out node sel_tmp32)
.preheader.preheader_ifconv:51  %sel_tmp31 = xor i1 %tmp_1065_1, true

ST_2: sel_tmp32 (62)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017 (out node of the LUT)
.preheader.preheader_ifconv:52  %sel_tmp32 = and i1 %tmp_1066_1, %sel_tmp31

ST_2: sel_tmp28_cast (63)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:53  %sel_tmp28_cast = select i1 %sel_tmp32, i7 31, i7 63

ST_2: tmp_563 (64)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node sel_tmp33)
.preheader.preheader_ifconv:54  %tmp_563 = or i1 %sel_tmp32, %sel_tmp27

ST_2: sel_tmp33 (65)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (out node of the LUT)
.preheader.preheader_ifconv:55  %sel_tmp33 = select i1 %tmp_563, i7 %sel_tmp28_cast, i7 %sel_tmp25_cast

ST_2: sel_tmp38 (66)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017 (grouped into LUT with out node lhs_V)
.preheader.preheader_ifconv:56  %sel_tmp38 = xor i1 %tmp_1066_1, true

ST_2: sel_tmp39 (67)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019 (grouped into LUT with out node lhs_V)
.preheader.preheader_ifconv:57  %sel_tmp39 = and i1 %tmp_1067_1, %sel_tmp38

ST_2: sel_tmp47 (68)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019 (grouped into LUT with out node sel_tmp48)
.preheader.preheader_ifconv:58  %sel_tmp47 = xor i1 %tmp_1067_1, true

ST_2: sel_tmp48 (69)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4021 (out node of the LUT)
.preheader.preheader_ifconv:59  %sel_tmp48 = and i1 %tmp_1068_1, %sel_tmp47

ST_2: sel_tmp40_cast (70)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node lhs_V)
.preheader.preheader_ifconv:60  %sel_tmp40_cast = select i1 %sel_tmp48, i7 7, i7 15

ST_2: tmp_564 (71)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (grouped into LUT with out node lhs_V)
.preheader.preheader_ifconv:61  %tmp_564 = or i1 %sel_tmp48, %sel_tmp39

ST_2: lhs_V (72)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043 (out node of the LUT)
.preheader.preheader_ifconv:62  %lhs_V = select i1 %tmp_564, i7 %sel_tmp40_cast, i7 %sel_tmp33

ST_2: storemerge_2_cast_ca (87)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:77  %storemerge_2_cast_ca = select i1 %tmp_1064_2, i3 -1, i3 3

ST_2: sel_tmp50 (88)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:78  %sel_tmp50 = select i1 %tmp_1069_2, i3 %storemerge_2_cast_ca, i3 1

ST_2: sel_tmp50_cast (89)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:79  %sel_tmp50_cast = sext i3 %sel_tmp50 to i7

ST_2: sel_tmp51 (90)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4013 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:80  %sel_tmp51 = xor i1 %tmp_1064_2, true

ST_2: sel_tmp52 (91)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:81  %sel_tmp52 = and i1 %tmp_1065_2, %sel_tmp51

ST_2: sel_tmp56 (92)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4015 (grouped into LUT with out node sel_tmp57)
.preheader.preheader_ifconv:82  %sel_tmp56 = xor i1 %tmp_1065_2, true

ST_2: sel_tmp57 (93)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017 (out node of the LUT)
.preheader.preheader_ifconv:83  %sel_tmp57 = and i1 %tmp_1066_2, %sel_tmp56

ST_2: sel_tmp53_cast (94)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:84  %sel_tmp53_cast = select i1 %sel_tmp57, i7 31, i7 63

ST_2: tmp_565 (95)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node sel_tmp58)
.preheader.preheader_ifconv:85  %tmp_565 = or i1 %sel_tmp57, %sel_tmp52

ST_2: sel_tmp58 (96)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (out node of the LUT)
.preheader.preheader_ifconv:86  %sel_tmp58 = select i1 %tmp_565, i7 %sel_tmp53_cast, i7 %sel_tmp50_cast

ST_2: sel_tmp63 (97)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4017 (grouped into LUT with out node rhs_V)
.preheader.preheader_ifconv:87  %sel_tmp63 = xor i1 %tmp_1066_2, true

ST_2: sel_tmp64 (98)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019 (grouped into LUT with out node rhs_V)
.preheader.preheader_ifconv:88  %sel_tmp64 = and i1 %tmp_1067_2, %sel_tmp63

ST_2: sel_tmp72 (99)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4019 (grouped into LUT with out node sel_tmp73)
.preheader.preheader_ifconv:89  %sel_tmp72 = xor i1 %tmp_1067_2, true

ST_2: sel_tmp73 (100)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4021 (out node of the LUT)
.preheader.preheader_ifconv:90  %sel_tmp73 = and i1 %tmp_1068_2, %sel_tmp72

ST_2: sel_tmp65_cast (101)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node rhs_V)
.preheader.preheader_ifconv:91  %sel_tmp65_cast = select i1 %sel_tmp73, i7 7, i7 15

ST_2: tmp_566 (102)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (grouped into LUT with out node rhs_V)
.preheader.preheader_ifconv:92  %tmp_566 = or i1 %sel_tmp73, %sel_tmp64

ST_2: rhs_V (103)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039 (out node of the LUT)
.preheader.preheader_ifconv:93  %rhs_V = select i1 %tmp_566, i7 %sel_tmp65_cast, i7 %sel_tmp58

ST_2: tmp_s (104)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4030 (grouped into LUT with out node tmp_569)
.preheader.preheader_ifconv:94  %tmp_s = xor i1 %tmp_627, %tmp_630

ST_2: tmp_567 (105)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4033 (grouped into LUT with out node tmp_570)
.preheader.preheader_ifconv:95  %tmp_567 = xor i1 %tmp_624, %tmp_630

ST_2: tmp_568 (106)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4036 (grouped into LUT with out node tmp_571)
.preheader.preheader_ifconv:96  %tmp_568 = xor i1 %tmp_624, %tmp_627

ST_2: r_V (107)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039
.preheader.preheader_ifconv:97  %r_V = and i7 %rhs_V, %lhs_V

ST_2: tmp_995_cast (108)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039
.preheader.preheader_ifconv:98  %tmp_995_cast = zext i7 %r_V to i8

ST_2: mf7 (109)  [1/1] 1.34ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039
.preheader.preheader_ifconv:99  %mf7 = sub i8 0, %tmp_995_cast

ST_2: tmp_569 (110)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4030 (out node of the LUT)
.preheader.preheader_ifconv:100  %tmp_569 = select i1 %tmp_s, i8 %tmp_995_cast, i8 %mf7

ST_2: tmp_996_cast (111)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4030
.preheader.preheader_ifconv:101  %tmp_996_cast = sext i8 %tmp_569 to i16

ST_2: StgValue_105 (112)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4039
.preheader.preheader_ifconv:102  store i16 %tmp_996_cast, i16* @Eta_ans_3_0, align 2

ST_2: r_V_95 (113)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041
.preheader.preheader_ifconv:103  %r_V_95 = and i7 %lhs_V_34, %rhs_V

ST_2: tmp_997_cast (114)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041
.preheader.preheader_ifconv:104  %tmp_997_cast = zext i7 %r_V_95 to i8

ST_2: mf5 (115)  [1/1] 1.34ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041
.preheader.preheader_ifconv:105  %mf5 = sub i8 0, %tmp_997_cast

ST_2: tmp_570 (116)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4033 (out node of the LUT)
.preheader.preheader_ifconv:106  %tmp_570 = select i1 %tmp_567, i8 %tmp_997_cast, i8 %mf5

ST_2: tmp_998_cast (117)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4033
.preheader.preheader_ifconv:107  %tmp_998_cast = sext i8 %tmp_570 to i16

ST_2: StgValue_111 (118)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4041
.preheader.preheader_ifconv:108  store i16 %tmp_998_cast, i16* @Eta_ans_3_1, align 2

ST_2: r_V_96 (119)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043
.preheader.preheader_ifconv:109  %r_V_96 = and i7 %lhs_V_34, %lhs_V

ST_2: tmp_999_cast (120)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043
.preheader.preheader_ifconv:110  %tmp_999_cast = zext i7 %r_V_96 to i8

ST_2: mf (121)  [1/1] 1.34ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043
.preheader.preheader_ifconv:111  %mf = sub i8 0, %tmp_999_cast

ST_2: tmp_571 (122)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4036 (out node of the LUT)
.preheader.preheader_ifconv:112  %tmp_571 = select i1 %tmp_568, i8 %tmp_999_cast, i8 %mf

ST_2: tmp_1000_cast (123)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4036
.preheader.preheader_ifconv:113  %tmp_1000_cast = sext i8 %tmp_571 to i16

ST_2: StgValue_117 (124)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4043
.preheader.preheader_ifconv:114  store i16 %tmp_1000_cast, i16* @Eta_ans_3_2, align 2

ST_2: StgValue_118 (125)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:4056
.preheader.preheader_ifconv:115  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Lam_tabe_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Peta_tabe_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Lam_tabe_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Peta_tabe_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Lam_tabe_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Peta_tabe_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Eta_ans_3_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ Eta_ans_3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ Eta_ans_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Lam_tabe_0_load      (load        ) [ 000]
tmp_622              (trunc       ) [ 000]
Peta_tabe_0_load     (load        ) [ 000]
tmp_623              (trunc       ) [ 000]
vArg_V               (sub         ) [ 000]
tmp_624              (bitselect   ) [ 011]
vArg_V_3             (sub         ) [ 000]
p_s                  (select      ) [ 000]
tmp_556              (icmp        ) [ 011]
tmp_557              (icmp        ) [ 011]
tmp_558              (icmp        ) [ 011]
tmp_559              (icmp        ) [ 011]
tmp_560              (icmp        ) [ 011]
tmp_561              (icmp        ) [ 011]
Lam_tabe_1_load      (load        ) [ 000]
tmp_625              (trunc       ) [ 000]
Peta_tabe_1_load     (load        ) [ 000]
tmp_626              (trunc       ) [ 000]
vArg_V_1             (sub         ) [ 000]
tmp_627              (bitselect   ) [ 011]
vArg_V_3_1           (sub         ) [ 000]
p_1                  (select      ) [ 000]
tmp_1064_1           (icmp        ) [ 011]
tmp_1065_1           (icmp        ) [ 011]
tmp_1066_1           (icmp        ) [ 011]
tmp_1067_1           (icmp        ) [ 011]
tmp_1068_1           (icmp        ) [ 011]
tmp_1069_1           (icmp        ) [ 011]
Lam_tabe_2_load      (load        ) [ 000]
tmp_628              (trunc       ) [ 000]
Peta_tabe_2_load     (load        ) [ 000]
tmp_629              (trunc       ) [ 000]
vArg_V_2             (sub         ) [ 000]
tmp_630              (bitselect   ) [ 011]
vArg_V_3_2           (sub         ) [ 000]
p_2                  (select      ) [ 000]
tmp_1064_2           (icmp        ) [ 011]
tmp_1065_2           (icmp        ) [ 011]
tmp_1066_2           (icmp        ) [ 011]
tmp_1067_2           (icmp        ) [ 011]
tmp_1068_2           (icmp        ) [ 011]
tmp_1069_2           (icmp        ) [ 011]
StgValue_45          (specpipeline) [ 000]
storemerge_cast_cast (select      ) [ 000]
sel_tmp              (select      ) [ 000]
sel_tmp_cast         (sext        ) [ 000]
sel_tmp1             (xor         ) [ 000]
sel_tmp2             (and         ) [ 000]
sel_tmp6             (xor         ) [ 000]
sel_tmp7             (and         ) [ 000]
sel_tmp3_cast        (select      ) [ 000]
tmp                  (or          ) [ 000]
sel_tmp8             (select      ) [ 000]
sel_tmp13            (xor         ) [ 000]
sel_tmp14            (and         ) [ 000]
sel_tmp22            (xor         ) [ 000]
sel_tmp23            (and         ) [ 000]
sel_tmp15_cast       (select      ) [ 000]
tmp_562              (or          ) [ 000]
lhs_V_34             (select      ) [ 000]
storemerge_1_cast_ca (select      ) [ 000]
sel_tmp25            (select      ) [ 000]
sel_tmp25_cast       (sext        ) [ 000]
sel_tmp26            (xor         ) [ 000]
sel_tmp27            (and         ) [ 000]
sel_tmp31            (xor         ) [ 000]
sel_tmp32            (and         ) [ 000]
sel_tmp28_cast       (select      ) [ 000]
tmp_563              (or          ) [ 000]
sel_tmp33            (select      ) [ 000]
sel_tmp38            (xor         ) [ 000]
sel_tmp39            (and         ) [ 000]
sel_tmp47            (xor         ) [ 000]
sel_tmp48            (and         ) [ 000]
sel_tmp40_cast       (select      ) [ 000]
tmp_564              (or          ) [ 000]
lhs_V                (select      ) [ 000]
storemerge_2_cast_ca (select      ) [ 000]
sel_tmp50            (select      ) [ 000]
sel_tmp50_cast       (sext        ) [ 000]
sel_tmp51            (xor         ) [ 000]
sel_tmp52            (and         ) [ 000]
sel_tmp56            (xor         ) [ 000]
sel_tmp57            (and         ) [ 000]
sel_tmp53_cast       (select      ) [ 000]
tmp_565              (or          ) [ 000]
sel_tmp58            (select      ) [ 000]
sel_tmp63            (xor         ) [ 000]
sel_tmp64            (and         ) [ 000]
sel_tmp72            (xor         ) [ 000]
sel_tmp73            (and         ) [ 000]
sel_tmp65_cast       (select      ) [ 000]
tmp_566              (or          ) [ 000]
rhs_V                (select      ) [ 000]
tmp_s                (xor         ) [ 000]
tmp_567              (xor         ) [ 000]
tmp_568              (xor         ) [ 000]
r_V                  (and         ) [ 000]
tmp_995_cast         (zext        ) [ 000]
mf7                  (sub         ) [ 000]
tmp_569              (select      ) [ 000]
tmp_996_cast         (sext        ) [ 000]
StgValue_105         (store       ) [ 000]
r_V_95               (and         ) [ 000]
tmp_997_cast         (zext        ) [ 000]
mf5                  (sub         ) [ 000]
tmp_570              (select      ) [ 000]
tmp_998_cast         (sext        ) [ 000]
StgValue_111         (store       ) [ 000]
r_V_96               (and         ) [ 000]
tmp_999_cast         (zext        ) [ 000]
mf                   (sub         ) [ 000]
tmp_571              (select      ) [ 000]
tmp_1000_cast        (sext        ) [ 000]
StgValue_117         (store       ) [ 000]
StgValue_118         (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Lam_tabe_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Lam_tabe_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Peta_tabe_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Peta_tabe_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Lam_tabe_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Lam_tabe_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Peta_tabe_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Peta_tabe_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Lam_tabe_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Lam_tabe_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Peta_tabe_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Peta_tabe_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Eta_ans_3_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Eta_ans_3_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Eta_ans_3_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Eta_ans_3_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Eta_ans_3_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Eta_ans_3_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="Lam_tabe_0_load_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Lam_tabe_0_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_622_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_622/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Peta_tabe_0_load_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Peta_tabe_0_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_623_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_623/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="vArg_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vArg_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_624_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_624/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="vArg_V_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vArg_V_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_556_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_556/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_557_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_557/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_558_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_558/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_559_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_559/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_560_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_560/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_561_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_561/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Lam_tabe_1_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Lam_tabe_1_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_625_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_625/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Peta_tabe_1_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Peta_tabe_1_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_626_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_626/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="vArg_V_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="0"/>
<pin id="163" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vArg_V_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_627_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_627/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="vArg_V_3_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vArg_V_3_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1064_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1064_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_1065_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="12" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1065_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1066_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1066_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1067_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1067_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1068_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1068_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1069_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1069_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Lam_tabe_2_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Lam_tabe_2_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_628_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_628/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Peta_tabe_2_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Peta_tabe_2_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_629_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_629/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="vArg_V_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vArg_V_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_630_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_630/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="vArg_V_3_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vArg_V_3_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="0" index="2" bw="12" slack="0"/>
<pin id="264" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_1064_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="12" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1064_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1065_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1065_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1066_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1066_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_1067_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="12" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1067_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_1068_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="12" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1068_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_1069_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1069_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="storemerge_cast_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_cast_cast/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sel_tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sel_tmp_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sel_tmp1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sel_tmp2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sel_tmp6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sel_tmp7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sel_tmp3_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sel_tmp8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sel_tmp13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sel_tmp14_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sel_tmp22_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp22/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sel_tmp23_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp23/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sel_tmp15_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp15_cast/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_562_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_562/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lhs_V_34_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_34/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="storemerge_1_cast_ca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_1_cast_ca/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sel_tmp25_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp25/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sel_tmp25_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp25_cast/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sel_tmp26_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp26/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sel_tmp27_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp27/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sel_tmp31_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp31/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sel_tmp32_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp32/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sel_tmp28_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp28_cast/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_563_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_563/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sel_tmp33_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp33/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sel_tmp38_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp38/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sel_tmp39_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp39/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sel_tmp47_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp47/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sel_tmp48_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp48/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sel_tmp40_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp40_cast/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_564_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_564/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="lhs_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="0" index="2" bw="7" slack="0"/>
<pin id="504" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="storemerge_2_cast_ca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_2_cast_ca/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sel_tmp50_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp50/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sel_tmp50_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp50_cast/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sel_tmp51_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp51/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sel_tmp52_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp52/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sel_tmp56_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp56/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sel_tmp57_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp57/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sel_tmp53_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp53_cast/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_565_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_565/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sel_tmp58_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp58/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sel_tmp63_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp63/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sel_tmp64_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp64/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sel_tmp72_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp72/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sel_tmp73_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp73/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sel_tmp65_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="0"/>
<pin id="591" dir="0" index="2" bw="7" slack="0"/>
<pin id="592" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp65_cast/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_566_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_566/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="rhs_V_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="7" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="0"/>
<pin id="606" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_s_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_567_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="1" slack="1"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_567/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_568_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="1"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_568/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="r_V_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="7" slack="0"/>
<pin id="625" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_995_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_995_cast/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="mf7_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="7" slack="0"/>
<pin id="635" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mf7/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_569_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_569/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_996_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_996_cast/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="StgValue_105_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="r_V_95_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="7" slack="0"/>
<pin id="659" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V_95/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_997_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_997_cast/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="mf5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="7" slack="0"/>
<pin id="669" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mf5/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_570_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="0" index="2" bw="8" slack="0"/>
<pin id="676" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_570/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_998_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_998_cast/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="StgValue_111_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="r_V_96_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="0" index="1" bw="7" slack="0"/>
<pin id="693" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V_96/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_999_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_999_cast/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="mf_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="7" slack="0"/>
<pin id="703" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mf/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_571_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="8" slack="0"/>
<pin id="710" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_571/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_1000_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1000_cast/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="StgValue_117_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="0"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_624_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_624 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_556_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_556 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_557_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_557 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_558_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_558 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_559_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_559 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_560_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_560 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_561_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_561 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_627_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_627 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_1064_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1064_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_1065_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1065_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_1066_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1066_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_1067_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1067_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_1068_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1068_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_1069_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1069_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_630_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_630 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_1064_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1064_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_1065_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1065_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_1066_2_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1066_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_1067_2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1067_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_1068_2_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1068_2 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_1069_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1069_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="68" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="80" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="94" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="80" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="100" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="100" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="100" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="100" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="160" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="166" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="160" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="180" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="180" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="180" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="180" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="180" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="228" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="240" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="246" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="240" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="260" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="260" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="260" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="260" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="260" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="337" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="327" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="342" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="318" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="379" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="369" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="384" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="356" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="439" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="429" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="444" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="420" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="481" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="471" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="486" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="458" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="46" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="48" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="515" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="52" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="52" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="54" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="56" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="541" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="531" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="546" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="522" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="60" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="583" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="573" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="588" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="560" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="626"><net_src comp="602" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="500" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="610" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="628" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="632" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="12" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="398" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="602" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="62" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="614" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="662" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="666" pin="2"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="14" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="398" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="500" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="62" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="618" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="696" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="700" pin="2"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="706" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="16" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="86" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="733"><net_src comp="108" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="739"><net_src comp="114" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="745"><net_src comp="120" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="751"><net_src comp="126" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="757"><net_src comp="132" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="762"><net_src comp="138" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="767"><net_src comp="166" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="773"><net_src comp="188" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="779"><net_src comp="194" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="785"><net_src comp="200" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="791"><net_src comp="206" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="797"><net_src comp="212" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="802"><net_src comp="218" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="807"><net_src comp="246" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="813"><net_src comp="268" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="819"><net_src comp="274" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="825"><net_src comp="280" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="831"><net_src comp="286" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="837"><net_src comp="292" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="842"><net_src comp="298" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="515" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Lam_tabe_0 | {}
	Port: Peta_tabe_0 | {}
	Port: Lam_tabe_1 | {}
	Port: Peta_tabe_1 | {}
	Port: Lam_tabe_2 | {}
	Port: Peta_tabe_2 | {}
	Port: Eta_ans_3_0 | {2 }
	Port: Eta_ans_3_1 | {2 }
	Port: Eta_ans_3_2 | {2 }
 - Input state : 
	Port: mcalcE : Lam_tabe_0 | {1 }
	Port: mcalcE : Peta_tabe_0 | {1 }
	Port: mcalcE : Lam_tabe_1 | {1 }
	Port: mcalcE : Peta_tabe_1 | {1 }
	Port: mcalcE : Lam_tabe_2 | {1 }
	Port: mcalcE : Peta_tabe_2 | {1 }
	Port: mcalcE : Eta_ans_3_0 | {}
	Port: mcalcE : Eta_ans_3_1 | {}
	Port: mcalcE : Eta_ans_3_2 | {}
  - Chain level:
	State 1
		tmp_622 : 1
		tmp_623 : 1
		vArg_V : 2
		tmp_624 : 3
		vArg_V_3 : 3
		p_s : 4
		tmp_556 : 5
		tmp_557 : 5
		tmp_558 : 5
		tmp_559 : 5
		tmp_560 : 5
		tmp_561 : 5
		tmp_625 : 1
		tmp_626 : 1
		vArg_V_1 : 2
		tmp_627 : 3
		vArg_V_3_1 : 3
		p_1 : 4
		tmp_1064_1 : 5
		tmp_1065_1 : 5
		tmp_1066_1 : 5
		tmp_1067_1 : 5
		tmp_1068_1 : 5
		tmp_1069_1 : 5
		tmp_628 : 1
		tmp_629 : 1
		vArg_V_2 : 2
		tmp_630 : 3
		vArg_V_3_2 : 3
		p_2 : 4
		tmp_1064_2 : 5
		tmp_1065_2 : 5
		tmp_1066_2 : 5
		tmp_1067_2 : 5
		tmp_1068_2 : 5
		tmp_1069_2 : 5
	State 2
		sel_tmp : 1
		sel_tmp_cast : 2
		lhs_V_34 : 1
		sel_tmp25 : 1
		sel_tmp25_cast : 2
		lhs_V : 1
		sel_tmp50 : 1
		sel_tmp50_cast : 2
		rhs_V : 1
		r_V : 2
		tmp_995_cast : 2
		mf7 : 3
		tmp_569 : 4
		tmp_996_cast : 5
		StgValue_105 : 6
		r_V_95 : 2
		tmp_997_cast : 2
		mf5 : 3
		tmp_570 : 4
		tmp_998_cast : 5
		StgValue_111 : 6
		r_V_96 : 2
		tmp_999_cast : 2
		mf : 3
		tmp_571 : 4
		tmp_1000_cast : 5
		StgValue_117 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_100         |    0    |    12   |
|          |          p_1_fu_180         |    0    |    12   |
|          |          p_2_fu_260         |    0    |    12   |
|          | storemerge_cast_cast_fu_304 |    0    |    3    |
|          |        sel_tmp_fu_311       |    0    |    3    |
|          |     sel_tmp3_cast_fu_342    |    0    |    7    |
|          |       sel_tmp8_fu_356       |    0    |    7    |
|          |    sel_tmp15_cast_fu_384    |    0    |    7    |
|          |       lhs_V_34_fu_398       |    0    |    7    |
|          | storemerge_1_cast_ca_fu_406 |    0    |    3    |
|          |       sel_tmp25_fu_413      |    0    |    3    |
|  select  |    sel_tmp28_cast_fu_444    |    0    |    7    |
|          |       sel_tmp33_fu_458      |    0    |    7    |
|          |    sel_tmp40_cast_fu_486    |    0    |    7    |
|          |         lhs_V_fu_500        |    0    |    7    |
|          | storemerge_2_cast_ca_fu_508 |    0    |    3    |
|          |       sel_tmp50_fu_515      |    0    |    3    |
|          |    sel_tmp53_cast_fu_546    |    0    |    7    |
|          |       sel_tmp58_fu_560      |    0    |    7    |
|          |    sel_tmp65_cast_fu_588    |    0    |    7    |
|          |         rhs_V_fu_602        |    0    |    7    |
|          |        tmp_569_fu_638       |    0    |    8    |
|          |        tmp_570_fu_672       |    0    |    8    |
|          |        tmp_571_fu_706       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |         vArg_V_fu_80        |    0    |    12   |
|          |        vArg_V_3_fu_94       |    0    |    12   |
|          |       vArg_V_1_fu_160       |    0    |    12   |
|          |      vArg_V_3_1_fu_174      |    0    |    12   |
|    sub   |       vArg_V_2_fu_240       |    0    |    12   |
|          |      vArg_V_3_2_fu_254      |    0    |    12   |
|          |          mf7_fu_632         |    0    |    7    |
|          |          mf5_fu_666         |    0    |    7    |
|          |          mf_fu_700          |    0    |    7    |
|----------|-----------------------------|---------|---------|
|          |        tmp_556_fu_108       |    0    |    5    |
|          |        tmp_557_fu_114       |    0    |    5    |
|          |        tmp_558_fu_120       |    0    |    5    |
|          |        tmp_559_fu_126       |    0    |    5    |
|          |        tmp_560_fu_132       |    0    |    5    |
|          |        tmp_561_fu_138       |    0    |    5    |
|          |      tmp_1064_1_fu_188      |    0    |    5    |
|          |      tmp_1065_1_fu_194      |    0    |    5    |
|   icmp   |      tmp_1066_1_fu_200      |    0    |    5    |
|          |      tmp_1067_1_fu_206      |    0    |    5    |
|          |      tmp_1068_1_fu_212      |    0    |    5    |
|          |      tmp_1069_1_fu_218      |    0    |    5    |
|          |      tmp_1064_2_fu_268      |    0    |    5    |
|          |      tmp_1065_2_fu_274      |    0    |    5    |
|          |      tmp_1066_2_fu_280      |    0    |    5    |
|          |      tmp_1067_2_fu_286      |    0    |    5    |
|          |      tmp_1068_2_fu_292      |    0    |    5    |
|          |      tmp_1069_2_fu_298      |    0    |    5    |
|----------|-----------------------------|---------|---------|
|          |       sel_tmp2_fu_327       |    0    |    1    |
|          |       sel_tmp7_fu_337       |    0    |    1    |
|          |       sel_tmp14_fu_369      |    0    |    1    |
|          |       sel_tmp23_fu_379      |    0    |    1    |
|          |       sel_tmp27_fu_429      |    0    |    1    |
|          |       sel_tmp32_fu_439      |    0    |    1    |
|          |       sel_tmp39_fu_471      |    0    |    1    |
|    and   |       sel_tmp48_fu_481      |    0    |    1    |
|          |       sel_tmp52_fu_531      |    0    |    1    |
|          |       sel_tmp57_fu_541      |    0    |    1    |
|          |       sel_tmp64_fu_573      |    0    |    1    |
|          |       sel_tmp73_fu_583      |    0    |    1    |
|          |          r_V_fu_622         |    0    |    10   |
|          |        r_V_95_fu_656        |    0    |    10   |
|          |        r_V_96_fu_690        |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |       sel_tmp1_fu_322       |    0    |    1    |
|          |       sel_tmp6_fu_332       |    0    |    1    |
|          |       sel_tmp13_fu_364      |    0    |    1    |
|          |       sel_tmp22_fu_374      |    0    |    1    |
|          |       sel_tmp26_fu_424      |    0    |    1    |
|          |       sel_tmp31_fu_434      |    0    |    1    |
|          |       sel_tmp38_fu_466      |    0    |    1    |
|    xor   |       sel_tmp47_fu_476      |    0    |    1    |
|          |       sel_tmp51_fu_526      |    0    |    1    |
|          |       sel_tmp56_fu_536      |    0    |    1    |
|          |       sel_tmp63_fu_568      |    0    |    1    |
|          |       sel_tmp72_fu_578      |    0    |    1    |
|          |         tmp_s_fu_610        |    0    |    1    |
|          |        tmp_567_fu_614       |    0    |    1    |
|          |        tmp_568_fu_618       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_350         |    0    |    1    |
|          |        tmp_562_fu_392       |    0    |    1    |
|    or    |        tmp_563_fu_452       |    0    |    1    |
|          |        tmp_564_fu_494       |    0    |    1    |
|          |        tmp_565_fu_554       |    0    |    1    |
|          |        tmp_566_fu_596       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |        tmp_622_fu_68        |    0    |    0    |
|          |        tmp_623_fu_76        |    0    |    0    |
|   trunc  |        tmp_625_fu_148       |    0    |    0    |
|          |        tmp_626_fu_156       |    0    |    0    |
|          |        tmp_628_fu_228       |    0    |    0    |
|          |        tmp_629_fu_236       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_624_fu_86        |    0    |    0    |
| bitselect|        tmp_627_fu_166       |    0    |    0    |
|          |        tmp_630_fu_246       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     sel_tmp_cast_fu_318     |    0    |    0    |
|          |    sel_tmp25_cast_fu_420    |    0    |    0    |
|   sext   |    sel_tmp50_cast_fu_522    |    0    |    0    |
|          |     tmp_996_cast_fu_646     |    0    |    0    |
|          |     tmp_998_cast_fu_680     |    0    |    0    |
|          |     tmp_1000_cast_fu_714    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     tmp_995_cast_fu_628     |    0    |    0    |
|   zext   |     tmp_997_cast_fu_662     |    0    |    0    |
|          |     tmp_999_cast_fu_696     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   408   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|tmp_1064_1_reg_770|    1   |
|tmp_1064_2_reg_810|    1   |
|tmp_1065_1_reg_776|    1   |
|tmp_1065_2_reg_816|    1   |
|tmp_1066_1_reg_782|    1   |
|tmp_1066_2_reg_822|    1   |
|tmp_1067_1_reg_788|    1   |
|tmp_1067_2_reg_828|    1   |
|tmp_1068_1_reg_794|    1   |
|tmp_1068_2_reg_834|    1   |
|tmp_1069_1_reg_799|    1   |
|tmp_1069_2_reg_839|    1   |
|  tmp_556_reg_730 |    1   |
|  tmp_557_reg_736 |    1   |
|  tmp_558_reg_742 |    1   |
|  tmp_559_reg_748 |    1   |
|  tmp_560_reg_754 |    1   |
|  tmp_561_reg_759 |    1   |
|  tmp_624_reg_724 |    1   |
|  tmp_627_reg_764 |    1   |
|  tmp_630_reg_804 |    1   |
+------------------+--------+
|       Total      |   21   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   408  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   408  |
+-----------+--------+--------+
