// Seed: 3554248980
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    output wand id_11,
    output uwire id_12,
    input wire id_13,
    output wor id_14,
    input wand id_15,
    output tri1 id_16,
    output tri id_17
    , id_23,
    input uwire id_18,
    output supply1 id_19,
    output logic id_20,
    output supply1 id_21
);
  assign id_12 = -1;
  module_0 modCall_1 ();
  parameter id_24 = -1;
  id_25 :
  assert property (@(posedge id_14++) 1)
  else id_20 = id_13;
endmodule
