#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002615d3321c0 .scope module, "Top_tb" "Top_tb" 2 10;
 .timescale -9 -12;
v000002615d3a44a0_0 .net "DataAdr", 15 0, v000002615d398970_0;  1 drivers
v000002615d3a42c0_0 .var "clk", 0 0;
v000002615d3a4720_0 .net "memwrite", 0 0, v000002615d3977f0_0;  1 drivers
v000002615d3a47c0_0 .var "reset", 0 0;
v000002615d3a3a00_0 .net "writeData", 15 0, v000002615d3981f0_0;  1 drivers
S_000002615d335b70 .scope module, "uut" "Top" 2 19, 2 60 0, S_000002615d3321c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "writeData";
    .port_info 3 /OUTPUT 16 "DataAdr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000002615d3a3be0_0 .net "DataAdr", 15 0, v000002615d398970_0;  alias, 1 drivers
v000002615d3a4ea0_0 .net "PC", 15 0, v000002615d3a0ad0_0;  1 drivers
v000002615d3a3f00_0 .net "clk", 0 0, v000002615d3a42c0_0;  1 drivers
v000002615d3a3820_0 .net "instr", 15 0, v000002615d3276f0_0;  1 drivers
v000002615d3a4d60_0 .net "memwrite", 0 0, v000002615d3977f0_0;  alias, 1 drivers
v000002615d3a4540_0 .net "readData", 15 0, v000002615d328410_0;  1 drivers
v000002615d3a40e0_0 .net "reset", 0 0, v000002615d3a47c0_0;  1 drivers
v000002615d3a49a0_0 .net "writeData", 15 0, v000002615d3981f0_0;  alias, 1 drivers
S_000002615d335d00 .scope module, "dmem" "DataMemory" 2 68, 3 30 0, S_000002615d335b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "WD";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 16 "RD";
v000002615d327150_0 .net "A", 15 0, v000002615d398970_0;  alias, 1 drivers
v000002615d327790_0 .net "CLK", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d328410_0 .var "RD", 15 0;
v000002615d327330_0 .net "WD", 15 0, v000002615d3981f0_0;  alias, 1 drivers
v000002615d3289b0_0 .net "WE", 0 0, v000002615d3977f0_0;  alias, 1 drivers
v000002615d328a50 .array "memory", 63 0, 15 0;
E_000002615d2f3a10 .event negedge, v000002615d327790_0;
v000002615d328a50_0 .array/port v000002615d328a50, 0;
v000002615d328a50_1 .array/port v000002615d328a50, 1;
v000002615d328a50_2 .array/port v000002615d328a50, 2;
E_000002615d2f3f10/0 .event anyedge, v000002615d327150_0, v000002615d328a50_0, v000002615d328a50_1, v000002615d328a50_2;
v000002615d328a50_3 .array/port v000002615d328a50, 3;
v000002615d328a50_4 .array/port v000002615d328a50, 4;
v000002615d328a50_5 .array/port v000002615d328a50, 5;
v000002615d328a50_6 .array/port v000002615d328a50, 6;
E_000002615d2f3f10/1 .event anyedge, v000002615d328a50_3, v000002615d328a50_4, v000002615d328a50_5, v000002615d328a50_6;
v000002615d328a50_7 .array/port v000002615d328a50, 7;
v000002615d328a50_8 .array/port v000002615d328a50, 8;
v000002615d328a50_9 .array/port v000002615d328a50, 9;
v000002615d328a50_10 .array/port v000002615d328a50, 10;
E_000002615d2f3f10/2 .event anyedge, v000002615d328a50_7, v000002615d328a50_8, v000002615d328a50_9, v000002615d328a50_10;
v000002615d328a50_11 .array/port v000002615d328a50, 11;
v000002615d328a50_12 .array/port v000002615d328a50, 12;
v000002615d328a50_13 .array/port v000002615d328a50, 13;
v000002615d328a50_14 .array/port v000002615d328a50, 14;
E_000002615d2f3f10/3 .event anyedge, v000002615d328a50_11, v000002615d328a50_12, v000002615d328a50_13, v000002615d328a50_14;
v000002615d328a50_15 .array/port v000002615d328a50, 15;
v000002615d328a50_16 .array/port v000002615d328a50, 16;
v000002615d328a50_17 .array/port v000002615d328a50, 17;
v000002615d328a50_18 .array/port v000002615d328a50, 18;
E_000002615d2f3f10/4 .event anyedge, v000002615d328a50_15, v000002615d328a50_16, v000002615d328a50_17, v000002615d328a50_18;
v000002615d328a50_19 .array/port v000002615d328a50, 19;
v000002615d328a50_20 .array/port v000002615d328a50, 20;
v000002615d328a50_21 .array/port v000002615d328a50, 21;
v000002615d328a50_22 .array/port v000002615d328a50, 22;
E_000002615d2f3f10/5 .event anyedge, v000002615d328a50_19, v000002615d328a50_20, v000002615d328a50_21, v000002615d328a50_22;
v000002615d328a50_23 .array/port v000002615d328a50, 23;
v000002615d328a50_24 .array/port v000002615d328a50, 24;
v000002615d328a50_25 .array/port v000002615d328a50, 25;
v000002615d328a50_26 .array/port v000002615d328a50, 26;
E_000002615d2f3f10/6 .event anyedge, v000002615d328a50_23, v000002615d328a50_24, v000002615d328a50_25, v000002615d328a50_26;
v000002615d328a50_27 .array/port v000002615d328a50, 27;
v000002615d328a50_28 .array/port v000002615d328a50, 28;
v000002615d328a50_29 .array/port v000002615d328a50, 29;
v000002615d328a50_30 .array/port v000002615d328a50, 30;
E_000002615d2f3f10/7 .event anyedge, v000002615d328a50_27, v000002615d328a50_28, v000002615d328a50_29, v000002615d328a50_30;
v000002615d328a50_31 .array/port v000002615d328a50, 31;
v000002615d328a50_32 .array/port v000002615d328a50, 32;
v000002615d328a50_33 .array/port v000002615d328a50, 33;
v000002615d328a50_34 .array/port v000002615d328a50, 34;
E_000002615d2f3f10/8 .event anyedge, v000002615d328a50_31, v000002615d328a50_32, v000002615d328a50_33, v000002615d328a50_34;
v000002615d328a50_35 .array/port v000002615d328a50, 35;
v000002615d328a50_36 .array/port v000002615d328a50, 36;
v000002615d328a50_37 .array/port v000002615d328a50, 37;
v000002615d328a50_38 .array/port v000002615d328a50, 38;
E_000002615d2f3f10/9 .event anyedge, v000002615d328a50_35, v000002615d328a50_36, v000002615d328a50_37, v000002615d328a50_38;
v000002615d328a50_39 .array/port v000002615d328a50, 39;
v000002615d328a50_40 .array/port v000002615d328a50, 40;
v000002615d328a50_41 .array/port v000002615d328a50, 41;
v000002615d328a50_42 .array/port v000002615d328a50, 42;
E_000002615d2f3f10/10 .event anyedge, v000002615d328a50_39, v000002615d328a50_40, v000002615d328a50_41, v000002615d328a50_42;
v000002615d328a50_43 .array/port v000002615d328a50, 43;
v000002615d328a50_44 .array/port v000002615d328a50, 44;
v000002615d328a50_45 .array/port v000002615d328a50, 45;
v000002615d328a50_46 .array/port v000002615d328a50, 46;
E_000002615d2f3f10/11 .event anyedge, v000002615d328a50_43, v000002615d328a50_44, v000002615d328a50_45, v000002615d328a50_46;
v000002615d328a50_47 .array/port v000002615d328a50, 47;
v000002615d328a50_48 .array/port v000002615d328a50, 48;
v000002615d328a50_49 .array/port v000002615d328a50, 49;
v000002615d328a50_50 .array/port v000002615d328a50, 50;
E_000002615d2f3f10/12 .event anyedge, v000002615d328a50_47, v000002615d328a50_48, v000002615d328a50_49, v000002615d328a50_50;
v000002615d328a50_51 .array/port v000002615d328a50, 51;
v000002615d328a50_52 .array/port v000002615d328a50, 52;
v000002615d328a50_53 .array/port v000002615d328a50, 53;
v000002615d328a50_54 .array/port v000002615d328a50, 54;
E_000002615d2f3f10/13 .event anyedge, v000002615d328a50_51, v000002615d328a50_52, v000002615d328a50_53, v000002615d328a50_54;
v000002615d328a50_55 .array/port v000002615d328a50, 55;
v000002615d328a50_56 .array/port v000002615d328a50, 56;
v000002615d328a50_57 .array/port v000002615d328a50, 57;
v000002615d328a50_58 .array/port v000002615d328a50, 58;
E_000002615d2f3f10/14 .event anyedge, v000002615d328a50_55, v000002615d328a50_56, v000002615d328a50_57, v000002615d328a50_58;
v000002615d328a50_59 .array/port v000002615d328a50, 59;
v000002615d328a50_60 .array/port v000002615d328a50, 60;
v000002615d328a50_61 .array/port v000002615d328a50, 61;
v000002615d328a50_62 .array/port v000002615d328a50, 62;
E_000002615d2f3f10/15 .event anyedge, v000002615d328a50_59, v000002615d328a50_60, v000002615d328a50_61, v000002615d328a50_62;
v000002615d328a50_63 .array/port v000002615d328a50, 63;
E_000002615d2f3f10/16 .event anyedge, v000002615d328a50_63;
E_000002615d2f3f10 .event/or E_000002615d2f3f10/0, E_000002615d2f3f10/1, E_000002615d2f3f10/2, E_000002615d2f3f10/3, E_000002615d2f3f10/4, E_000002615d2f3f10/5, E_000002615d2f3f10/6, E_000002615d2f3f10/7, E_000002615d2f3f10/8, E_000002615d2f3f10/9, E_000002615d2f3f10/10, E_000002615d2f3f10/11, E_000002615d2f3f10/12, E_000002615d2f3f10/13, E_000002615d2f3f10/14, E_000002615d2f3f10/15, E_000002615d2f3f10/16;
S_000002615d3336f0 .scope task, "printMemory" "printMemory" 3 49, 3 49 0, S_000002615d335d00;
 .timescale -9 -12;
v000002615d328730_0 .var/i "i", 31 0;
TD_Top_tb.uut.dmem.printMemory ;
    %vpi_call 3 52 "$display", "\012----- Memory Contents -----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002615d328730_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002615d328730_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v000002615d328730_0;
    %load/vec4a v000002615d328a50, 4;
    %vpi_call 3 54 "$display", "Memory[%0d] = %0d", v000002615d328730_0, S<0,vec4,s16> {1 0 0};
    %load/vec4 v000002615d328730_0;
    %addi 1, 0, 32;
    %store/vec4 v000002615d328730_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 3 56 "$display", "---------------------------" {0 0 0};
    %end;
S_000002615d211980 .scope module, "imem" "InstructionMemory" 2 67, 3 1 0, S_000002615d335b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /OUTPUT 16 "RD";
v000002615d326c50_0 .net "A", 15 0, v000002615d3a0ad0_0;  alias, 1 drivers
v000002615d3276f0_0 .var "RD", 15 0;
v000002615d327f10 .array "memory", 63 0, 15 0;
v000002615d327f10_0 .array/port v000002615d327f10, 0;
v000002615d327f10_1 .array/port v000002615d327f10, 1;
v000002615d327f10_2 .array/port v000002615d327f10, 2;
E_000002615d2f4050/0 .event anyedge, v000002615d326c50_0, v000002615d327f10_0, v000002615d327f10_1, v000002615d327f10_2;
v000002615d327f10_3 .array/port v000002615d327f10, 3;
v000002615d327f10_4 .array/port v000002615d327f10, 4;
v000002615d327f10_5 .array/port v000002615d327f10, 5;
v000002615d327f10_6 .array/port v000002615d327f10, 6;
E_000002615d2f4050/1 .event anyedge, v000002615d327f10_3, v000002615d327f10_4, v000002615d327f10_5, v000002615d327f10_6;
v000002615d327f10_7 .array/port v000002615d327f10, 7;
v000002615d327f10_8 .array/port v000002615d327f10, 8;
v000002615d327f10_9 .array/port v000002615d327f10, 9;
v000002615d327f10_10 .array/port v000002615d327f10, 10;
E_000002615d2f4050/2 .event anyedge, v000002615d327f10_7, v000002615d327f10_8, v000002615d327f10_9, v000002615d327f10_10;
v000002615d327f10_11 .array/port v000002615d327f10, 11;
v000002615d327f10_12 .array/port v000002615d327f10, 12;
v000002615d327f10_13 .array/port v000002615d327f10, 13;
v000002615d327f10_14 .array/port v000002615d327f10, 14;
E_000002615d2f4050/3 .event anyedge, v000002615d327f10_11, v000002615d327f10_12, v000002615d327f10_13, v000002615d327f10_14;
v000002615d327f10_15 .array/port v000002615d327f10, 15;
v000002615d327f10_16 .array/port v000002615d327f10, 16;
v000002615d327f10_17 .array/port v000002615d327f10, 17;
v000002615d327f10_18 .array/port v000002615d327f10, 18;
E_000002615d2f4050/4 .event anyedge, v000002615d327f10_15, v000002615d327f10_16, v000002615d327f10_17, v000002615d327f10_18;
v000002615d327f10_19 .array/port v000002615d327f10, 19;
v000002615d327f10_20 .array/port v000002615d327f10, 20;
v000002615d327f10_21 .array/port v000002615d327f10, 21;
v000002615d327f10_22 .array/port v000002615d327f10, 22;
E_000002615d2f4050/5 .event anyedge, v000002615d327f10_19, v000002615d327f10_20, v000002615d327f10_21, v000002615d327f10_22;
v000002615d327f10_23 .array/port v000002615d327f10, 23;
v000002615d327f10_24 .array/port v000002615d327f10, 24;
v000002615d327f10_25 .array/port v000002615d327f10, 25;
v000002615d327f10_26 .array/port v000002615d327f10, 26;
E_000002615d2f4050/6 .event anyedge, v000002615d327f10_23, v000002615d327f10_24, v000002615d327f10_25, v000002615d327f10_26;
v000002615d327f10_27 .array/port v000002615d327f10, 27;
v000002615d327f10_28 .array/port v000002615d327f10, 28;
v000002615d327f10_29 .array/port v000002615d327f10, 29;
v000002615d327f10_30 .array/port v000002615d327f10, 30;
E_000002615d2f4050/7 .event anyedge, v000002615d327f10_27, v000002615d327f10_28, v000002615d327f10_29, v000002615d327f10_30;
v000002615d327f10_31 .array/port v000002615d327f10, 31;
v000002615d327f10_32 .array/port v000002615d327f10, 32;
v000002615d327f10_33 .array/port v000002615d327f10, 33;
v000002615d327f10_34 .array/port v000002615d327f10, 34;
E_000002615d2f4050/8 .event anyedge, v000002615d327f10_31, v000002615d327f10_32, v000002615d327f10_33, v000002615d327f10_34;
v000002615d327f10_35 .array/port v000002615d327f10, 35;
v000002615d327f10_36 .array/port v000002615d327f10, 36;
v000002615d327f10_37 .array/port v000002615d327f10, 37;
v000002615d327f10_38 .array/port v000002615d327f10, 38;
E_000002615d2f4050/9 .event anyedge, v000002615d327f10_35, v000002615d327f10_36, v000002615d327f10_37, v000002615d327f10_38;
v000002615d327f10_39 .array/port v000002615d327f10, 39;
v000002615d327f10_40 .array/port v000002615d327f10, 40;
v000002615d327f10_41 .array/port v000002615d327f10, 41;
v000002615d327f10_42 .array/port v000002615d327f10, 42;
E_000002615d2f4050/10 .event anyedge, v000002615d327f10_39, v000002615d327f10_40, v000002615d327f10_41, v000002615d327f10_42;
v000002615d327f10_43 .array/port v000002615d327f10, 43;
v000002615d327f10_44 .array/port v000002615d327f10, 44;
v000002615d327f10_45 .array/port v000002615d327f10, 45;
v000002615d327f10_46 .array/port v000002615d327f10, 46;
E_000002615d2f4050/11 .event anyedge, v000002615d327f10_43, v000002615d327f10_44, v000002615d327f10_45, v000002615d327f10_46;
v000002615d327f10_47 .array/port v000002615d327f10, 47;
v000002615d327f10_48 .array/port v000002615d327f10, 48;
v000002615d327f10_49 .array/port v000002615d327f10, 49;
v000002615d327f10_50 .array/port v000002615d327f10, 50;
E_000002615d2f4050/12 .event anyedge, v000002615d327f10_47, v000002615d327f10_48, v000002615d327f10_49, v000002615d327f10_50;
v000002615d327f10_51 .array/port v000002615d327f10, 51;
v000002615d327f10_52 .array/port v000002615d327f10, 52;
v000002615d327f10_53 .array/port v000002615d327f10, 53;
v000002615d327f10_54 .array/port v000002615d327f10, 54;
E_000002615d2f4050/13 .event anyedge, v000002615d327f10_51, v000002615d327f10_52, v000002615d327f10_53, v000002615d327f10_54;
v000002615d327f10_55 .array/port v000002615d327f10, 55;
v000002615d327f10_56 .array/port v000002615d327f10, 56;
v000002615d327f10_57 .array/port v000002615d327f10, 57;
v000002615d327f10_58 .array/port v000002615d327f10, 58;
E_000002615d2f4050/14 .event anyedge, v000002615d327f10_55, v000002615d327f10_56, v000002615d327f10_57, v000002615d327f10_58;
v000002615d327f10_59 .array/port v000002615d327f10, 59;
v000002615d327f10_60 .array/port v000002615d327f10, 60;
v000002615d327f10_61 .array/port v000002615d327f10, 61;
v000002615d327f10_62 .array/port v000002615d327f10, 62;
E_000002615d2f4050/15 .event anyedge, v000002615d327f10_59, v000002615d327f10_60, v000002615d327f10_61, v000002615d327f10_62;
v000002615d327f10_63 .array/port v000002615d327f10, 63;
E_000002615d2f4050/16 .event anyedge, v000002615d327f10_63;
E_000002615d2f4050 .event/or E_000002615d2f4050/0, E_000002615d2f4050/1, E_000002615d2f4050/2, E_000002615d2f4050/3, E_000002615d2f4050/4, E_000002615d2f4050/5, E_000002615d2f4050/6, E_000002615d2f4050/7, E_000002615d2f4050/8, E_000002615d2f4050/9, E_000002615d2f4050/10, E_000002615d2f4050/11, E_000002615d2f4050/12, E_000002615d2f4050/13, E_000002615d2f4050/14, E_000002615d2f4050/15, E_000002615d2f4050/16;
S_000002615d24d930 .scope task, "print_memory" "print_memory" 3 14, 3 14 0, S_000002615d211980;
 .timescale -9 -12;
v000002615d328050_0 .var/i "i", 31 0;
TD_Top_tb.uut.imem.print_memory ;
    %vpi_call 3 18 "$display", "\012----------Instruction Memory-----------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002615d328050_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002615d328050_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 1000, 0;
    %vpi_call 3 22 "$display", "MemoryInstr[%0d] = %b", v000002615d328050_0, &A<v000002615d327f10, v000002615d328050_0 > {0 0 0};
    %load/vec4 v000002615d328050_0;
    %addi 1, 0, 32;
    %store/vec4 v000002615d328050_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 3 24 "$display", "----------------------------------------------" {0 0 0};
    %end;
S_000002615d2257c0 .scope module, "p1" "MainProcessor" 2 66, 2 71 0, S_000002615d335b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 16 "PC";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "memM";
    .port_info 5 /INPUT 16 "readData";
    .port_info 6 /OUTPUT 16 "AluOut";
    .port_info 7 /OUTPUT 16 "WriteData";
v000002615d3a2100_0 .net "A", 2 0, v000002615d398fe0_0;  1 drivers
v000002615d3a10c0_0 .net "AluControl", 2 0, v000002615d327830_0;  1 drivers
v000002615d3a2240_0 .net "AluOut", 15 0, v000002615d398970_0;  alias, 1 drivers
v000002615d3a18e0_0 .net "B", 2 0, L_000002615d3f1060;  1 drivers
v000002615d3a1ca0_0 .net "BNE", 0 0, L_000002615d3f4c60;  1 drivers
v000002615d3a2920_0 .net "Branch", 0 0, L_000002615d3ef660;  1 drivers
v000002615d3a13e0_0 .net "ForSignal", 0 0, L_000002615d3a3e60;  1 drivers
v000002615d3a1480_0 .net "ForwardA", 1 0, v000002615d3a1f20_0;  1 drivers
v000002615d3a2380_0 .net "ForwardB", 1 0, v000002615d3a3320_0;  1 drivers
v000002615d3a2560_0 .net "IMM", 0 0, L_000002615d3efc80;  1 drivers
v000002615d3a1a20_0 .net "JMP", 0 0, L_000002615d279f50;  1 drivers
v000002615d3a1160_0 .net "Load", 0 0, L_000002615d3a3dc0;  1 drivers
v000002615d3a2420_0 .net "Logical", 0 0, L_000002615d3a4ae0;  1 drivers
v000002615d3a24c0_0 .net "PC", 15 0, v000002615d3a0ad0_0;  alias, 1 drivers
v000002615d3a1520_0 .net "RegWriteM", 0 0, v000002615d398ab0_0;  1 drivers
v000002615d3a31e0_0 .net "RegWriteW", 0 0, v000002615d399a80_0;  1 drivers
v000002615d3a27e0_0 .net "Rtype", 0 0, L_000002615d3a3c80;  1 drivers
v000002615d3a2f60_0 .net "SelectPCSrc", 0 0, L_000002615d3a3b40;  1 drivers
v000002615d3a15c0_0 .net "Stall", 0 0, v000002615d3a3780_0;  1 drivers
v000002615d3a3140_0 .net "UpdateRR", 0 0, L_000002615d305220;  1 drivers
v000002615d3a2a60_0 .net "WB1", 2 0, v000002615d398150_0;  1 drivers
v000002615d3a3000_0 .net "WB2", 2 0, v000002615d397390_0;  1 drivers
v000002615d3a1660_0 .net "WB3", 2 0, v000002615d39fe50_0;  1 drivers
v000002615d3a2ce0_0 .net "WriteData", 15 0, v000002615d3981f0_0;  alias, 1 drivers
v000002615d3a2b00_0 .net "WriteToMEM", 0 0, L_000002615d3f3ea0;  1 drivers
v000002615d3a2ba0_0 .net "WriteToReg", 0 0, L_000002615d3f08c0;  1 drivers
v000002615d3a2d80_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d3a2e20_0 .net "instr", 15 0, v000002615d3276f0_0;  alias, 1 drivers
v000002615d3a4900_0 .net "instructionToDecode", 15 0, v000002615d3895e0_0;  1 drivers
v000002615d3a3aa0_0 .net "loadM", 0 0, v000002615d397e30_0;  1 drivers
v000002615d3a4c20_0 .net "memM", 0 0, v000002615d3977f0_0;  alias, 1 drivers
v000002615d3a3fa0_0 .net "readData", 15 0, v000002615d328410_0;  alias, 1 drivers
v000002615d3a4680_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d3a3d20_0 .net "writeToMemE", 0 0, v000002615d397c50_0;  1 drivers
L_000002615d3f4300 .part v000002615d3276f0_0, 12, 4;
L_000002615d3f4bc0 .part v000002615d3276f0_0, 0, 3;
S_000002615d21fe40 .scope module, "c" "controller" 2 94, 4 1 0, S_000002615d2257c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 3 "func";
    .port_info 2 /OUTPUT 1 "ForSignal";
    .port_info 3 /OUTPUT 1 "UpdateRR";
    .port_info 4 /OUTPUT 1 "JMP";
    .port_info 5 /OUTPUT 1 "SelectPCSrc";
    .port_info 6 /OUTPUT 1 "Load";
    .port_info 7 /OUTPUT 1 "RType";
    .port_info 8 /OUTPUT 1 "Logical";
    .port_info 9 /OUTPUT 1 "WriteToReg";
    .port_info 10 /OUTPUT 1 "IMM";
    .port_info 11 /OUTPUT 1 "BNE";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "WriteToMEM";
    .port_info 14 /OUTPUT 3 "AluControl";
v000002615d385a50_0 .net "AluControl", 2 0, v000002615d327830_0;  alias, 1 drivers
v000002615d387a60_0 .net "BNE", 0 0, L_000002615d3f4c60;  alias, 1 drivers
v000002615d386f20_0 .net "Branch", 0 0, L_000002615d3ef660;  alias, 1 drivers
v000002615d387060_0 .net "ForSignal", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d387100_0 .net "IMM", 0 0, L_000002615d3efc80;  alias, 1 drivers
v000002615d386480_0 .net "JMP", 0 0, L_000002615d279f50;  alias, 1 drivers
v000002615d386520_0 .net "Load", 0 0, L_000002615d3a3dc0;  alias, 1 drivers
v000002615d387740_0 .net "Logical", 0 0, L_000002615d3a4ae0;  alias, 1 drivers
v000002615d386a20_0 .net "RType", 0 0, L_000002615d3a3c80;  alias, 1 drivers
v000002615d387ce0_0 .net "SelectPCSrc", 0 0, L_000002615d3a3b40;  alias, 1 drivers
v000002615d3871a0_0 .net "UpdateRR", 0 0, L_000002615d305220;  alias, 1 drivers
v000002615d387d80_0 .net "WriteToMEM", 0 0, L_000002615d3f3ea0;  alias, 1 drivers
v000002615d386ca0_0 .net "WriteToReg", 0 0, L_000002615d3f08c0;  alias, 1 drivers
v000002615d386d40_0 .net "aluop", 1 0, L_000002615d3f3860;  1 drivers
v000002615d386980_0 .net "func", 2 0, L_000002615d3f4bc0;  1 drivers
v000002615d387380_0 .net "opcode", 3 0, L_000002615d3f4300;  1 drivers
S_000002615d21ffd0 .scope module, "alu1" "AluDecoder" 4 20, 4 75 0, S_000002615d21fe40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 3 "func";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000002615d327830_0 .var "alucontrol", 2 0;
v000002615d3275b0_0 .net "aluop", 1 0, L_000002615d3f3860;  alias, 1 drivers
v000002615d327290_0 .net "func", 2 0, L_000002615d3f4bc0;  alias, 1 drivers
E_000002615d2f4190 .event anyedge, v000002615d3275b0_0, v000002615d327290_0;
S_000002615d220160 .scope module, "main1" "mainDec" 4 19, 4 37 0, S_000002615d21fe40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 3 "func";
    .port_info 2 /OUTPUT 1 "ForSignal";
    .port_info 3 /OUTPUT 1 "UpdateRR";
    .port_info 4 /OUTPUT 1 "JMP";
    .port_info 5 /OUTPUT 1 "SelectPCSrc";
    .port_info 6 /OUTPUT 1 "Load";
    .port_info 7 /OUTPUT 1 "RType";
    .port_info 8 /OUTPUT 1 "Logical";
    .port_info 9 /OUTPUT 1 "WriteToReg";
    .port_info 10 /OUTPUT 1 "IMM";
    .port_info 11 /OUTPUT 1 "BNE";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "WriteToMEM";
    .port_info 14 /OUTPUT 2 "AluOp";
L_000002615d305ed0 .functor AND 1, L_000002615d3a38c0, L_000002615d3a4e00, C4<1>, C4<1>;
L_000002615d305220 .functor OR 1, L_000002615d3a4860, L_000002615d305ed0, C4<0>, C4<0>;
L_000002615d305370 .functor OR 1, L_000002615d3a3960, L_000002615d3a4360, C4<0>, C4<0>;
L_000002615d279f50 .functor AND 1, L_000002615d3a4a40, L_000002615d305370, C4<1>, C4<1>;
L_000002615d3ef970 .functor AND 1, L_000002615d3a4040, L_000002615d3a4b80, C4<1>, C4<1>;
L_000002615d3efd60 .functor AND 1, L_000002615d3ef970, L_000002615d3a4180, C4<1>, C4<1>;
L_000002615d3f08c0 .functor AND 1, L_000002615d3efd60, L_000002615d3a4220, C4<1>, C4<1>;
L_000002615d3efc10 .functor OR 1, L_000002615d3a4400, L_000002615d3f3b80, C4<0>, C4<0>;
L_000002615d3ef9e0 .functor OR 1, L_000002615d3efc10, L_000002615d3f39a0, C4<0>, C4<0>;
L_000002615d3efc80 .functor OR 1, L_000002615d3ef9e0, L_000002615d3f4e40, C4<0>, C4<0>;
L_000002615d3ef660 .functor OR 1, L_000002615d3f4620, L_000002615d3f43a0, C4<0>, C4<0>;
L_000002615d3ef4a0 .functor OR 1, L_000002615d3f4120, L_000002615d3f4ee0, C4<0>, C4<0>;
L_000002615d3f0310 .functor OR 1, L_000002615d3ef4a0, L_000002615d3f48a0, C4<0>, C4<0>;
v000002615d326cf0_0 .net "AluOp", 1 0, L_000002615d3f3860;  alias, 1 drivers
v000002615d327470_0 .net "BNE", 0 0, L_000002615d3f4c60;  alias, 1 drivers
v000002615d3270b0_0 .net "Branch", 0 0, L_000002615d3ef660;  alias, 1 drivers
v000002615d3273d0_0 .net "ForSignal", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d3278d0_0 .net "IMM", 0 0, L_000002615d3efc80;  alias, 1 drivers
v000002615d326d90_0 .net "JMP", 0 0, L_000002615d279f50;  alias, 1 drivers
v000002615d326f70_0 .net "Load", 0 0, L_000002615d3a3dc0;  alias, 1 drivers
v000002615d3280f0_0 .net "Logical", 0 0, L_000002615d3a4ae0;  alias, 1 drivers
v000002615d328550_0 .net "RType", 0 0, L_000002615d3a3c80;  alias, 1 drivers
v000002615d327970_0 .net "SelectPCSrc", 0 0, L_000002615d3a3b40;  alias, 1 drivers
v000002615d327ab0_0 .net "UpdateRR", 0 0, L_000002615d305220;  alias, 1 drivers
v000002615d3285f0_0 .net "WriteToMEM", 0 0, L_000002615d3f3ea0;  alias, 1 drivers
v000002615d326e30_0 .net "WriteToReg", 0 0, L_000002615d3f08c0;  alias, 1 drivers
L_000002615d3a6fe8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002615d326ed0_0 .net/2u *"_ivl_0", 3 0, L_000002615d3a6fe8;  1 drivers
v000002615d327010_0 .net *"_ivl_10", 0 0, L_000002615d3a38c0;  1 drivers
L_000002615d3a7588 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000002615d327510_0 .net/2u *"_ivl_100", 3 0, L_000002615d3a7588;  1 drivers
v000002615d327650_0 .net *"_ivl_102", 0 0, L_000002615d3f4620;  1 drivers
L_000002615d3a75d0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000002615d327b50_0 .net/2u *"_ivl_104", 3 0, L_000002615d3a75d0;  1 drivers
v000002615d327bf0_0 .net *"_ivl_106", 0 0, L_000002615d3f43a0;  1 drivers
L_000002615d3a7618 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000002615d327c90_0 .net/2u *"_ivl_110", 3 0, L_000002615d3a7618;  1 drivers
L_000002615d3a7660 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002615d327d30_0 .net/2u *"_ivl_114", 3 0, L_000002615d3a7660;  1 drivers
v000002615d3134f0_0 .net *"_ivl_116", 0 0, L_000002615d3f4da0;  1 drivers
L_000002615d3a76a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002615d313090_0 .net/2u *"_ivl_118", 1 0, L_000002615d3a76a8;  1 drivers
L_000002615d3a70c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002615d3139f0_0 .net/2u *"_ivl_12", 2 0, L_000002615d3a70c0;  1 drivers
L_000002615d3a76f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002615d312370_0 .net/2u *"_ivl_120", 3 0, L_000002615d3a76f0;  1 drivers
v000002615d313a90_0 .net *"_ivl_122", 0 0, L_000002615d3f4440;  1 drivers
L_000002615d3a7738 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002615d313d10_0 .net/2u *"_ivl_124", 1 0, L_000002615d3a7738;  1 drivers
L_000002615d3a7780 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000002615d3125f0_0 .net/2u *"_ivl_126", 3 0, L_000002615d3a7780;  1 drivers
v000002615d2fd1a0_0 .net *"_ivl_128", 0 0, L_000002615d3f4120;  1 drivers
L_000002615d3a77c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002615d384330_0 .net/2u *"_ivl_130", 3 0, L_000002615d3a77c8;  1 drivers
v000002615d3852d0_0 .net *"_ivl_132", 0 0, L_000002615d3f4ee0;  1 drivers
v000002615d384290_0 .net *"_ivl_135", 0 0, L_000002615d3ef4a0;  1 drivers
L_000002615d3a7810 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000002615d385050_0 .net/2u *"_ivl_136", 3 0, L_000002615d3a7810;  1 drivers
v000002615d384970_0 .net *"_ivl_138", 0 0, L_000002615d3f48a0;  1 drivers
v000002615d384150_0 .net *"_ivl_14", 0 0, L_000002615d3a4e00;  1 drivers
v000002615d384790_0 .net *"_ivl_141", 0 0, L_000002615d3f0310;  1 drivers
L_000002615d3a7858 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002615d385b90_0 .net/2u *"_ivl_142", 1 0, L_000002615d3a7858;  1 drivers
L_000002615d3a78a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002615d3850f0_0 .net/2u *"_ivl_144", 1 0, L_000002615d3a78a0;  1 drivers
v000002615d384a10_0 .net *"_ivl_146", 1 0, L_000002615d3f3ae0;  1 drivers
v000002615d3846f0_0 .net *"_ivl_148", 1 0, L_000002615d3f3f40;  1 drivers
v000002615d385d70_0 .net *"_ivl_17", 0 0, L_000002615d305ed0;  1 drivers
L_000002615d3a7108 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002615d385190_0 .net/2u *"_ivl_20", 3 0, L_000002615d3a7108;  1 drivers
v000002615d385af0_0 .net *"_ivl_22", 0 0, L_000002615d3a4a40;  1 drivers
L_000002615d3a7150 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002615d3859b0_0 .net/2u *"_ivl_24", 2 0, L_000002615d3a7150;  1 drivers
v000002615d385370_0 .net *"_ivl_26", 0 0, L_000002615d3a3960;  1 drivers
L_000002615d3a7198 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002615d385cd0_0 .net/2u *"_ivl_28", 2 0, L_000002615d3a7198;  1 drivers
v000002615d385c30_0 .net *"_ivl_30", 0 0, L_000002615d3a4360;  1 drivers
v000002615d385410_0 .net *"_ivl_33", 0 0, L_000002615d305370;  1 drivers
L_000002615d3a71e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002615d385230_0 .net/2u *"_ivl_36", 3 0, L_000002615d3a71e0;  1 drivers
L_000002615d3a7030 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002615d385e10_0 .net/2u *"_ivl_4", 3 0, L_000002615d3a7030;  1 drivers
L_000002615d3a7228 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002615d384510_0 .net/2u *"_ivl_40", 3 0, L_000002615d3a7228;  1 drivers
L_000002615d3a7270 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002615d3854b0_0 .net/2u *"_ivl_44", 3 0, L_000002615d3a7270;  1 drivers
L_000002615d3a72b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002615d3843d0_0 .net/2u *"_ivl_48", 3 0, L_000002615d3a72b8;  1 drivers
L_000002615d3a7300 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002615d385550_0 .net/2u *"_ivl_52", 3 0, L_000002615d3a7300;  1 drivers
v000002615d384470_0 .net *"_ivl_54", 0 0, L_000002615d3a4040;  1 drivers
L_000002615d3a7348 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000002615d3845b0_0 .net/2u *"_ivl_56", 3 0, L_000002615d3a7348;  1 drivers
v000002615d384f10_0 .net *"_ivl_58", 0 0, L_000002615d3a4b80;  1 drivers
v000002615d384650_0 .net *"_ivl_6", 0 0, L_000002615d3a4860;  1 drivers
v000002615d384830_0 .net *"_ivl_61", 0 0, L_000002615d3ef970;  1 drivers
L_000002615d3a7390 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000002615d3848d0_0 .net/2u *"_ivl_62", 3 0, L_000002615d3a7390;  1 drivers
v000002615d384fb0_0 .net *"_ivl_64", 0 0, L_000002615d3a4180;  1 drivers
v000002615d383f70_0 .net *"_ivl_67", 0 0, L_000002615d3efd60;  1 drivers
L_000002615d3a73d8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000002615d384010_0 .net/2u *"_ivl_68", 3 0, L_000002615d3a73d8;  1 drivers
v000002615d3855f0_0 .net *"_ivl_70", 0 0, L_000002615d3a4220;  1 drivers
L_000002615d3a7420 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000002615d385690_0 .net/2u *"_ivl_74", 3 0, L_000002615d3a7420;  1 drivers
v000002615d384ab0_0 .net *"_ivl_76", 0 0, L_000002615d3a4400;  1 drivers
L_000002615d3a7468 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002615d385730_0 .net/2u *"_ivl_78", 3 0, L_000002615d3a7468;  1 drivers
L_000002615d3a7078 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002615d384b50_0 .net/2u *"_ivl_8", 3 0, L_000002615d3a7078;  1 drivers
v000002615d384bf0_0 .net *"_ivl_80", 0 0, L_000002615d3f3b80;  1 drivers
v000002615d384c90_0 .net *"_ivl_83", 0 0, L_000002615d3efc10;  1 drivers
L_000002615d3a74b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002615d3857d0_0 .net/2u *"_ivl_84", 3 0, L_000002615d3a74b0;  1 drivers
v000002615d3841f0_0 .net *"_ivl_86", 0 0, L_000002615d3f39a0;  1 drivers
v000002615d384d30_0 .net *"_ivl_89", 0 0, L_000002615d3ef9e0;  1 drivers
L_000002615d3a74f8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000002615d3840b0_0 .net/2u *"_ivl_90", 3 0, L_000002615d3a74f8;  1 drivers
v000002615d384dd0_0 .net *"_ivl_92", 0 0, L_000002615d3f4e40;  1 drivers
L_000002615d3a7540 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000002615d385870_0 .net/2u *"_ivl_96", 3 0, L_000002615d3a7540;  1 drivers
v000002615d384e70_0 .net "func", 2 0, L_000002615d3f4bc0;  alias, 1 drivers
v000002615d385910_0 .net "opcode", 3 0, L_000002615d3f4300;  alias, 1 drivers
L_000002615d3a3e60 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a6fe8;
L_000002615d3a4860 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7030;
L_000002615d3a38c0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7078;
L_000002615d3a4e00 .cmp/eq 3, L_000002615d3f4bc0, L_000002615d3a70c0;
L_000002615d3a4a40 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7108;
L_000002615d3a3960 .cmp/eq 3, L_000002615d3f4bc0, L_000002615d3a7150;
L_000002615d3a4360 .cmp/eq 3, L_000002615d3f4bc0, L_000002615d3a7198;
L_000002615d3a3b40 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a71e0;
L_000002615d3a3dc0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7228;
L_000002615d3a3c80 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7270;
L_000002615d3a4ae0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a72b8;
L_000002615d3a4040 .cmp/ne 4, L_000002615d3f4300, L_000002615d3a7300;
L_000002615d3a4b80 .cmp/ne 4, L_000002615d3f4300, L_000002615d3a7348;
L_000002615d3a4180 .cmp/ne 4, L_000002615d3f4300, L_000002615d3a7390;
L_000002615d3a4220 .cmp/ne 4, L_000002615d3f4300, L_000002615d3a73d8;
L_000002615d3a4400 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7420;
L_000002615d3f3b80 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7468;
L_000002615d3f39a0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a74b0;
L_000002615d3f4e40 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a74f8;
L_000002615d3f4c60 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7540;
L_000002615d3f4620 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7588;
L_000002615d3f43a0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a75d0;
L_000002615d3f3ea0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7618;
L_000002615d3f4da0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7660;
L_000002615d3f4440 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a76f0;
L_000002615d3f4120 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7780;
L_000002615d3f4ee0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a77c8;
L_000002615d3f48a0 .cmp/eq 4, L_000002615d3f4300, L_000002615d3a7810;
L_000002615d3f3ae0 .functor MUXZ 2, L_000002615d3a78a0, L_000002615d3a7858, L_000002615d3f0310, C4<>;
L_000002615d3f3f40 .functor MUXZ 2, L_000002615d3f3ae0, L_000002615d3a7738, L_000002615d3f4440, C4<>;
L_000002615d3f3860 .functor MUXZ 2, L_000002615d3f3f40, L_000002615d3a76a8, L_000002615d3f4da0, C4<>;
S_000002615d222ee0 .scope module, "data" "DataPath" 2 95, 5 1 0, S_000002615d2257c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "slect_pc_src";
    .port_info 3 /INPUT 1 "for_signal";
    .port_info 4 /INPUT 1 "update_rr";
    .port_info 5 /INPUT 1 "jmp_target";
    .port_info 6 /INPUT 1 "load";
    .port_info 7 /INPUT 1 "r_type";
    .port_info 8 /INPUT 1 "logical_signal";
    .port_info 9 /INPUT 1 "write_to_reg";
    .port_info 10 /INPUT 1 "imm";
    .port_info 11 /INPUT 1 "bne";
    .port_info 12 /INPUT 1 "branch_signal";
    .port_info 13 /INPUT 1 "write_to_mem";
    .port_info 14 /OUTPUT 1 "WriteMemoryE";
    .port_info 15 /INPUT 3 "alu_control";
    .port_info 16 /INPUT 16 "RD";
    .port_info 17 /INPUT 16 "inst_in";
    .port_info 18 /OUTPUT 16 "instructionToDecode";
    .port_info 19 /OUTPUT 16 "pc_out";
    .port_info 20 /OUTPUT 16 "AluM";
    .port_info 21 /OUTPUT 16 "DataOut";
    .port_info 22 /OUTPUT 3 "A1";
    .port_info 23 /OUTPUT 3 "A2";
    .port_info 24 /OUTPUT 3 "WB2";
    .port_info 25 /OUTPUT 1 "writeToRegE";
    .port_info 26 /OUTPUT 3 "WB3";
    .port_info 27 /OUTPUT 1 "writeToRegM";
    .port_info 28 /INPUT 2 "ForwardA";
    .port_info 29 /INPUT 2 "ForwardB";
    .port_info 30 /INPUT 1 "Stall";
    .port_info 31 /OUTPUT 3 "WB1";
    .port_info 32 /OUTPUT 1 "WriteToMemoryM";
    .port_info 33 /OUTPUT 1 "loadE";
L_000002615d3f0380 .functor BUFZ 1, L_000002615d3f2e60, C4<0>, C4<0>, C4<0>;
L_000002615d3ef580 .functor BUFZ 16, v000002615d39a660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002615d3a02b0_0 .net "A1", 2 0, v000002615d398fe0_0;  alias, 1 drivers
v000002615d3a03f0_0 .net "A2", 2 0, L_000002615d3f1060;  alias, 1 drivers
v000002615d3a08f0_0 .net "AluControlD", 2 0, v000002615d38a760_0;  1 drivers
v000002615d3a0b70_0 .net "AluM", 15 0, v000002615d398970_0;  alias, 1 drivers
v000002615d39e4b0_0 .net "BneD", 0 0, v000002615d38ab20_0;  1 drivers
v000002615d39e870_0 .net "BranchD", 0 0, v000002615d389c20_0;  1 drivers
v000002615d39f310_0 .net "BranchE", 0 0, v000002615d397110_0;  1 drivers
v000002615d39f6d0_0 .net "DataOut", 15 0, v000002615d3981f0_0;  alias, 1 drivers
v000002615d39dab0_0 .net "EXT_Out", 15 0, v000002615d3979d0_0;  1 drivers
v000002615d39e910_0 .net "ForSignalD", 0 0, v000002615d38a4e0_0;  1 drivers
v000002615d39d790_0 .net "ForSignalE", 0 0, v000002615d397f70_0;  1 drivers
v000002615d39f4f0_0 .net "ForSignalM", 0 0, v000002615d3974d0_0;  1 drivers
v000002615d39df10_0 .net "ForwardA", 1 0, v000002615d3a1f20_0;  alias, 1 drivers
v000002615d39e050_0 .net "ForwardB", 1 0, v000002615d3a3320_0;  alias, 1 drivers
v000002615d39d010_0 .net "IMMD", 0 0, v000002615d389540_0;  1 drivers
v000002615d39f090_0 .net "LoadD", 0 0, v000002615d389720_0;  1 drivers
v000002615d39f630_0 .net "LoadM", 0 0, v000002615d397610_0;  1 drivers
v000002615d39d830_0 .net "LogicalD", 0 0, v000002615d3897c0_0;  1 drivers
v000002615d39f3b0_0 .net "RD", 15 0, v000002615d328410_0;  alias, 1 drivers
v000002615d39d8d0_0 .net "RtypeD", 0 0, v000002615d389cc0_0;  1 drivers
v000002615d39d330_0 .net "Stall", 0 0, v000002615d3a3780_0;  alias, 1 drivers
v000002615d39f770_0 .net "WB1", 2 0, v000002615d398150_0;  alias, 1 drivers
v000002615d39e9b0_0 .net "WB2", 2 0, v000002615d397390_0;  alias, 1 drivers
v000002615d39d0b0_0 .net "WB3", 2 0, v000002615d39fe50_0;  alias, 1 drivers
v000002615d39e410_0 .net "WBData", 15 0, v000002615d3a00d0_0;  1 drivers
v000002615d39ddd0_0 .net "WriteMemoryE", 0 0, v000002615d397c50_0;  alias, 1 drivers
v000002615d39d970_0 .net "WriteToMEMD", 0 0, v000002615d38a120_0;  1 drivers
v000002615d39de70_0 .net "WriteToMemoryM", 0 0, v000002615d3977f0_0;  alias, 1 drivers
v000002615d39d1f0_0 .net "WriteToRegD", 0 0, v000002615d38a580_0;  1 drivers
v000002615d39f130_0 .net "aluControlE", 2 0, v000002615d398830_0;  1 drivers
v000002615d39e190_0 .net "alu_control", 2 0, v000002615d327830_0;  alias, 1 drivers
v000002615d39d150_0 .net "alu_out", 15 0, L_000002615d3f1600;  1 drivers
v000002615d39d650_0 .net "and_out", 0 0, L_000002615d3f0460;  1 drivers
v000002615d39d290_0 .net "and_out_2", 0 0, L_000002615d3ef740;  1 drivers
v000002615d39eff0_0 .net "bne", 0 0, L_000002615d3f4c60;  alias, 1 drivers
v000002615d39d3d0_0 .net "bneE", 0 0, v000002615d3983d0_0;  1 drivers
o000002615d339ee8 .functor BUFZ 1, C4<z>; HiZ drive
v000002615d39e0f0_0 .net "branch", 0 0, o000002615d339ee8;  0 drivers
v000002615d39ea50_0 .net "branch_extended", 15 0, L_000002615d3f3c20;  1 drivers
v000002615d39f1d0_0 .net "branch_extended_add_pc_plus_1", 15 0, L_000002615d3f3360;  1 drivers
v000002615d39e230_0 .net "branch_signal", 0 0, L_000002615d3ef660;  alias, 1 drivers
v000002615d39db50_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d39d470_0 .net "for_signal", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d39f590_0 .net "imm", 0 0, L_000002615d3efc80;  alias, 1 drivers
v000002615d39dfb0_0 .net "immE", 0 0, v000002615d3976b0_0;  1 drivers
v000002615d39d510_0 .net "inst_in", 15 0, v000002615d3276f0_0;  alias, 1 drivers
v000002615d39da10_0 .net "instructionToDecode", 15 0, v000002615d3895e0_0;  alias, 1 drivers
v000002615d39e690_0 .net "jmp_target", 0 0, L_000002615d279f50;  alias, 1 drivers
v000002615d39e2d0_0 .net "jmp_target_extended", 15 0, L_000002615d3f3fe0;  1 drivers
v000002615d39ed70_0 .net "load", 0 0, L_000002615d3a3dc0;  alias, 1 drivers
v000002615d39d5b0_0 .net "loadE", 0 0, v000002615d397e30_0;  alias, 1 drivers
v000002615d39f270_0 .net "logical_signal", 0 0, L_000002615d3a4ae0;  alias, 1 drivers
v000002615d39d6f0_0 .net "mux_a3_out", 2 0, v000002615d39a2a0_0;  1 drivers
v000002615d39e730_0 .net "mux_in3_out", 15 0, v000002615d39ab60_0;  1 drivers
v000002615d39f450_0 .net "mux_next_pc_out", 15 0, v000002615d39a660_0;  1 drivers
v000002615d39dbf0_0 .net "mux_out", 15 0, v000002615d399d00_0;  1 drivers
v000002615d39e370_0 .net "mux_r1_out", 15 0, v000002615d39a7a0_0;  1 drivers
v000002615d39dc90_0 .net "mux_r2_out", 15 0, v000002615d399580_0;  1 drivers
v000002615d39dd30_0 .net "mux_rr_1_out", 15 0, v000002615d39a020_0;  1 drivers
v000002615d39e550_0 .net "mux_rr_2_out", 15 0, v000002615d399bc0_0;  1 drivers
v000002615d39e5f0_0 .net "mux_wd3_1_out", 15 0, v000002615d39a520_0;  1 drivers
v000002615d39e7d0_0 .net "mux_wd3_2_out", 15 0, v000002615d3999e0_0;  1 drivers
v000002615d39eaf0_0 .net "mux_zero_out", 0 0, v000002615d3a0cb0_0;  1 drivers
v000002615d39eb90_0 .net "not_zero", 0 0, L_000002615d3ef200;  1 drivers
v000002615d39ec30_0 .net "out1", 15 0, L_000002615d3f0af0;  1 drivers
v000002615d39ecd0_0 .net "out1_E", 15 0, v000002615d397890_0;  1 drivers
v000002615d39ee10_0 .net "out2", 15 0, L_000002615d3efdd0;  1 drivers
v000002615d39eeb0_0 .net "out2_E", 15 0, v000002615d3971b0_0;  1 drivers
v000002615d39ef50_0 .net "pc_next", 15 0, L_000002615d3ef580;  1 drivers
v000002615d3a35a0_0 .net "pc_out", 15 0, v000002615d3a0ad0_0;  alias, 1 drivers
v000002615d3a1d40_0 .net "pc_plus_1", 15 0, L_000002615d3f4760;  1 drivers
v000002615d3a1c00_0 .net "r_type", 0 0, L_000002615d3a3c80;  alias, 1 drivers
v000002615d3a12a0_0 .net "reg_out1", 15 0, v000002615d3a0d50_0;  1 drivers
v000002615d3a1ac0_0 .net "reg_out2", 15 0, v000002615d39fd10_0;  1 drivers
v000002615d3a26a0_0 .net "reg_out_2_minus_1", 15 0, L_000002615d3f3e00;  1 drivers
v000002615d3a1700_0 .net "rr_current", 15 0, v000002615d39fa90_0;  1 drivers
v000002615d3a1de0_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d3a2c40_0 .net "slect_pc_src", 0 0, L_000002615d3a3b40;  alias, 1 drivers
v000002615d3a1980_0 .net "update_rr", 0 0, L_000002615d305220;  alias, 1 drivers
v000002615d3a2ec0_0 .net "writeToRegE", 0 0, v000002615d398ab0_0;  alias, 1 drivers
v000002615d3a3640_0 .net "writeToRegM", 0 0, v000002615d399a80_0;  alias, 1 drivers
v000002615d3a2600_0 .net "writeToRegW", 0 0, v000002615d3a0210_0;  1 drivers
v000002615d3a1fc0_0 .net "write_to_mem", 0 0, L_000002615d3f3ea0;  alias, 1 drivers
v000002615d3a33c0_0 .net "write_to_reg", 0 0, L_000002615d3f08c0;  alias, 1 drivers
v000002615d3a21a0_0 .net "zero_signal", 0 0, L_000002615d3f0380;  1 drivers
v000002615d3a29c0_0 .net "zero_signal_alu", 0 0, L_000002615d3f2e60;  1 drivers
L_000002615d3f4580 .part L_000002615d3f4760, 9, 7;
L_000002615d3f41c0 .part v000002615d3276f0_0, 3, 9;
L_000002615d3f3900 .part v000002615d3895e0_0, 0, 6;
L_000002615d3f3cc0 .part v000002615d3895e0_0, 9, 3;
L_000002615d3f3a40 .part v000002615d3895e0_0, 3, 3;
L_000002615d3f44e0 .part v000002615d3895e0_0, 6, 3;
L_000002615d3f3d60 .part v000002615d3895e0_0, 9, 3;
L_000002615d3f1060 .part v000002615d3895e0_0, 6, 3;
L_000002615d3f2320 .concat [ 1 1 0 0], L_000002615d3ef740, L_000002615d3a3b40;
S_000002615d229f70 .scope module, "FWA" "Mux4x2" 5 58, 6 79 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 16 "in3";
    .port_info 3 /INPUT 16 "in4";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 16 "out";
P_000002615d2f4950 .param/l "WIDTH" 0 6 80, +C4<00000000000000000000000000010000>;
L_000002615d3f0af0 .functor BUFZ 16, v000002615d386de0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002615d387e20_0 .net "in1", 15 0, v000002615d3a0d50_0;  alias, 1 drivers
v000002615d386e80_0 .net "in2", 15 0, L_000002615d3f1600;  alias, 1 drivers
v000002615d3862a0_0 .net "in3", 15 0, v000002615d3981f0_0;  alias, 1 drivers
v000002615d386020_0 .net "in4", 15 0, v000002615d3a00d0_0;  alias, 1 drivers
v000002615d386de0_0 .var "mux_out", 15 0;
v000002615d3860c0_0 .net "out", 15 0, L_000002615d3f0af0;  alias, 1 drivers
v000002615d385f80_0 .net "sel", 1 0, v000002615d3a1f20_0;  alias, 1 drivers
E_000002615d2f4250/0 .event anyedge, v000002615d385f80_0, v000002615d387e20_0, v000002615d386e80_0, v000002615d327330_0;
E_000002615d2f4250/1 .event anyedge, v000002615d386020_0;
E_000002615d2f4250 .event/or E_000002615d2f4250/0, E_000002615d2f4250/1;
S_000002615d22a100 .scope module, "FWB" "Mux4x2" 5 66, 6 79 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 16 "in3";
    .port_info 3 /INPUT 16 "in4";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 16 "out";
P_000002615d2f4310 .param/l "WIDTH" 0 6 80, +C4<00000000000000000000000000010000>;
L_000002615d3efdd0 .functor BUFZ 16, v000002615d3865c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002615d387600_0 .net "in1", 15 0, v000002615d39fd10_0;  alias, 1 drivers
v000002615d3877e0_0 .net "in2", 15 0, L_000002615d3f1600;  alias, 1 drivers
v000002615d387c40_0 .net "in3", 15 0, v000002615d3981f0_0;  alias, 1 drivers
v000002615d386660_0 .net "in4", 15 0, v000002615d3a00d0_0;  alias, 1 drivers
v000002615d3865c0_0 .var "mux_out", 15 0;
v000002615d387880_0 .net "out", 15 0, L_000002615d3efdd0;  alias, 1 drivers
v000002615d386fc0_0 .net "sel", 1 0, v000002615d3a3320_0;  alias, 1 drivers
E_000002615d2f45d0/0 .event anyedge, v000002615d386fc0_0, v000002615d387600_0, v000002615d386e80_0, v000002615d327330_0;
E_000002615d2f45d0/1 .event anyedge, v000002615d386020_0;
E_000002615d2f45d0 .event/or E_000002615d2f45d0/0, E_000002615d2f45d0/1;
S_000002615d22a290 .scope module, "adder" "Adder" 5 93, 6 161 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In1";
    .port_info 1 /INPUT 16 "In2";
    .port_info 2 /OUTPUT 16 "out";
v000002615d386700_0 .net "In1", 15 0, v000002615d3a0ad0_0;  alias, 1 drivers
L_000002615d3a78e8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000002615d386340_0 .net "In2", 15 0, L_000002615d3a78e8;  1 drivers
v000002615d386160_0 .net "out", 15 0, L_000002615d3f4760;  alias, 1 drivers
L_000002615d3f4760 .arith/sum 16, v000002615d3a0ad0_0, L_000002615d3a78e8;
S_000002615d25c390 .scope module, "adder_branch_pc_plus_1" "Adder" 5 251, 6 161 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In1";
    .port_info 1 /INPUT 16 "In2";
    .port_info 2 /OUTPUT 16 "out";
v000002615d387ba0_0 .net "In1", 15 0, v000002615d3a0ad0_0;  alias, 1 drivers
v000002615d387240_0 .net "In2", 15 0, v000002615d3979d0_0;  alias, 1 drivers
v000002615d386200_0 .net "out", 15 0, L_000002615d3f3360;  alias, 1 drivers
L_000002615d3f3360 .arith/sum 16, v000002615d3a0ad0_0, v000002615d3979d0_0;
S_000002615d25c520 .scope module, "adder_reg_out_2_minus_1" "Adder" 5 168, 6 161 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In1";
    .port_info 1 /INPUT 16 "In2";
    .port_info 2 /OUTPUT 16 "out";
v000002615d387560_0 .net "In1", 15 0, v000002615d3981f0_0;  alias, 1 drivers
L_000002615d3a7978 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v000002615d3863e0_0 .net "In2", 15 0, L_000002615d3a7978;  1 drivers
v000002615d387420_0 .net "out", 15 0, L_000002615d3f3e00;  alias, 1 drivers
L_000002615d3f3e00 .arith/sum 16, v000002615d3981f0_0, L_000002615d3a7978;
S_000002615d3882b0 .scope module, "alu" "ALU" 5 194, 6 42 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "R1";
    .port_info 1 /INPUT 16 "R2";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 16 "Answer";
    .port_info 4 /OUTPUT 1 "zeroflag";
L_000002615d3ef270 .functor AND 16, v000002615d39a7a0_0, v000002615d399580_0, C4<1111111111111111>, C4<1111111111111111>;
v000002615d3872e0_0 .net "Answer", 15 0, L_000002615d3f1600;  alias, 1 drivers
v000002615d3874c0_0 .net "R1", 15 0, v000002615d39a7a0_0;  alias, 1 drivers
v000002615d3867a0_0 .net "R2", 15 0, v000002615d399580_0;  alias, 1 drivers
v000002615d387920_0 .net *"_ivl_11", 3 0, L_000002615d3f4b20;  1 drivers
L_000002615d3a7a08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002615d386840_0 .net/2u *"_ivl_14", 2 0, L_000002615d3a7a08;  1 drivers
v000002615d3879c0_0 .net *"_ivl_16", 0 0, L_000002615d3f3720;  1 drivers
L_000002615d3a7a50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002615d387b00_0 .net/2u *"_ivl_18", 2 0, L_000002615d3a7a50;  1 drivers
v000002615d3876a0_0 .net *"_ivl_20", 0 0, L_000002615d3f26e0;  1 drivers
L_000002615d3a7a98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002615d3868e0_0 .net/2u *"_ivl_22", 2 0, L_000002615d3a7a98;  1 drivers
v000002615d386ac0_0 .net *"_ivl_24", 0 0, L_000002615d3f2460;  1 drivers
L_000002615d3a7ae0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002615d386b60_0 .net/2u *"_ivl_26", 2 0, L_000002615d3a7ae0;  1 drivers
v000002615d386c00_0 .net *"_ivl_28", 0 0, L_000002615d3f1b00;  1 drivers
L_000002615d3a7b28 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002615d389e00_0 .net/2u *"_ivl_30", 2 0, L_000002615d3a7b28;  1 drivers
v000002615d389680_0 .net *"_ivl_32", 0 0, L_000002615d3f2960;  1 drivers
L_000002615d3a7b70 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000002615d38ac60_0 .net *"_ivl_34", 15 0, L_000002615d3a7b70;  1 drivers
v000002615d389f40_0 .net *"_ivl_36", 15 0, L_000002615d3f1e20;  1 drivers
v000002615d38a260_0 .net *"_ivl_38", 15 0, L_000002615d3f1560;  1 drivers
v000002615d38ae40_0 .net *"_ivl_40", 15 0, L_000002615d3f37c0;  1 drivers
v000002615d389ea0_0 .net *"_ivl_42", 15 0, L_000002615d3f2640;  1 drivers
L_000002615d3a7bb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002615d38aa80_0 .net/2u *"_ivl_46", 15 0, L_000002615d3a7bb8;  1 drivers
v000002615d389a40_0 .net *"_ivl_7", 3 0, L_000002615d3f49e0;  1 drivers
v000002615d38a940_0 .net "add_result", 15 0, L_000002615d3f4260;  1 drivers
v000002615d389d60_0 .net "alucontrol", 2 0, v000002615d398830_0;  alias, 1 drivers
v000002615d38a8a0_0 .net "and_result", 15 0, L_000002615d3ef270;  1 drivers
v000002615d38ad00_0 .net "sll_result", 15 0, L_000002615d3f4a80;  1 drivers
v000002615d38ada0_0 .net "srl_result", 15 0, L_000002615d3f2a00;  1 drivers
v000002615d3899a0_0 .net "sub_result", 15 0, L_000002615d3f46c0;  1 drivers
v000002615d389860_0 .net "zeroflag", 0 0, L_000002615d3f2e60;  alias, 1 drivers
L_000002615d3f4260 .arith/sum 16, v000002615d39a7a0_0, v000002615d399580_0;
L_000002615d3f46c0 .arith/sub 16, v000002615d399580_0, v000002615d39a7a0_0;
L_000002615d3f49e0 .part v000002615d39a7a0_0, 0, 4;
L_000002615d3f4a80 .shift/l 16, v000002615d399580_0, L_000002615d3f49e0;
L_000002615d3f4b20 .part v000002615d39a7a0_0, 0, 4;
L_000002615d3f2a00 .shift/r 16, v000002615d399580_0, L_000002615d3f4b20;
L_000002615d3f3720 .cmp/eq 3, v000002615d398830_0, L_000002615d3a7a08;
L_000002615d3f26e0 .cmp/eq 3, v000002615d398830_0, L_000002615d3a7a50;
L_000002615d3f2460 .cmp/eq 3, v000002615d398830_0, L_000002615d3a7a98;
L_000002615d3f1b00 .cmp/eq 3, v000002615d398830_0, L_000002615d3a7ae0;
L_000002615d3f2960 .cmp/eq 3, v000002615d398830_0, L_000002615d3a7b28;
L_000002615d3f1e20 .functor MUXZ 16, L_000002615d3a7b70, L_000002615d3f2a00, L_000002615d3f2960, C4<>;
L_000002615d3f1560 .functor MUXZ 16, L_000002615d3f1e20, L_000002615d3f4a80, L_000002615d3f1b00, C4<>;
L_000002615d3f37c0 .functor MUXZ 16, L_000002615d3f1560, L_000002615d3f46c0, L_000002615d3f2460, C4<>;
L_000002615d3f2640 .functor MUXZ 16, L_000002615d3f37c0, L_000002615d3f4260, L_000002615d3f26e0, C4<>;
L_000002615d3f1600 .functor MUXZ 16, L_000002615d3f2640, L_000002615d3ef270, L_000002615d3f3720, C4<>;
L_000002615d3f2e60 .cmp/eq 16, L_000002615d3f1600, L_000002615d3a7bb8;
S_000002615d388120 .scope module, "and_1" "AND_Gate" 5 124, 6 133 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "out";
L_000002615d3f0460 .functor AND 1, L_000002615d3ef200, L_000002615d3a3e60, C4<1>, C4<1>;
v000002615d389ae0_0 .net "In1", 0 0, L_000002615d3ef200;  alias, 1 drivers
v000002615d388fa0_0 .net "In2", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d389180_0 .net "out", 0 0, L_000002615d3f0460;  alias, 1 drivers
S_000002615d388da0 .scope module, "and_2" "AND_Gate" 5 142, 6 133 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "out";
L_000002615d3ef740 .functor AND 1, v000002615d3a0cb0_0, v000002615d397110_0, C4<1>, C4<1>;
v000002615d38a440_0 .net "In1", 0 0, v000002615d3a0cb0_0;  alias, 1 drivers
v000002615d38a9e0_0 .net "In2", 0 0, v000002615d397110_0;  alias, 1 drivers
v000002615d389fe0_0 .net "out", 0 0, L_000002615d3ef740;  alias, 1 drivers
S_000002615d388440 .scope module, "concat_jmp_target" "Concat" 5 100, 6 166 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "in1";
    .port_info 1 /INPUT 9 "in2";
    .port_info 2 /OUTPUT 16 "out";
v000002615d389220_0 .net "in1", 6 0, L_000002615d3f4580;  1 drivers
v000002615d3892c0_0 .net "in2", 8 0, L_000002615d3f41c0;  1 drivers
v000002615d38a1c0_0 .net "out", 15 0, L_000002615d3f3fe0;  alias, 1 drivers
L_000002615d3f3fe0 .concat [ 9 7 0 0], L_000002615d3f41c0, L_000002615d3f4580;
S_000002615d388a80 .scope module, "dec" "DecodeStage" 5 51, 7 24 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "InstructionIn";
    .port_info 1 /INPUT 1 "StallD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /OUTPUT 16 "InstructionOut";
    .port_info 5 /INPUT 1 "ForSignalIn";
    .port_info 6 /INPUT 1 "Load";
    .port_info 7 /INPUT 1 "RType";
    .port_info 8 /INPUT 1 "Logical";
    .port_info 9 /INPUT 1 "WriteToReg";
    .port_info 10 /INPUT 1 "IMM";
    .port_info 11 /INPUT 1 "BNE";
    .port_info 12 /INPUT 1 "Branch";
    .port_info 13 /INPUT 1 "WriteToMEM";
    .port_info 14 /INPUT 3 "AluControl";
    .port_info 15 /OUTPUT 1 "ForSignalOut";
    .port_info 16 /OUTPUT 1 "LoadOut";
    .port_info 17 /OUTPUT 1 "RTypeOut";
    .port_info 18 /OUTPUT 1 "LogicalOut";
    .port_info 19 /OUTPUT 1 "WriteToRegOut";
    .port_info 20 /OUTPUT 1 "IMMOut";
    .port_info 21 /OUTPUT 1 "BNEOut";
    .port_info 22 /OUTPUT 1 "BranchOut";
    .port_info 23 /OUTPUT 1 "WriteToMEMOut";
    .port_info 24 /OUTPUT 3 "aluControlOut";
v000002615d38a6c0_0 .net "AluControl", 2 0, v000002615d327830_0;  alias, 1 drivers
v000002615d389b80_0 .net "BNE", 0 0, L_000002615d3f4c60;  alias, 1 drivers
v000002615d38ab20_0 .var "BNEOut", 0 0;
v000002615d389360_0 .net "Branch", 0 0, o000002615d339ee8;  alias, 0 drivers
v000002615d389c20_0 .var "BranchOut", 0 0;
v000002615d389400_0 .net "CLK", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d3894a0_0 .net "ForSignalIn", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d38a4e0_0 .var "ForSignalOut", 0 0;
v000002615d389040_0 .net "IMM", 0 0, L_000002615d3efc80;  alias, 1 drivers
v000002615d389540_0 .var "IMMOut", 0 0;
v000002615d3890e0_0 .net "InstructionIn", 15 0, v000002615d3276f0_0;  alias, 1 drivers
v000002615d3895e0_0 .var "InstructionOut", 15 0;
v000002615d38a800_0 .net "Load", 0 0, L_000002615d3a3dc0;  alias, 1 drivers
v000002615d389720_0 .var "LoadOut", 0 0;
v000002615d38a620_0 .net "Logical", 0 0, L_000002615d3a4ae0;  alias, 1 drivers
v000002615d3897c0_0 .var "LogicalOut", 0 0;
v000002615d38abc0_0 .net "RType", 0 0, L_000002615d3a3c80;  alias, 1 drivers
v000002615d389cc0_0 .var "RTypeOut", 0 0;
v000002615d389900_0 .net "Reset", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d38a080_0 .net "StallD", 0 0, v000002615d3a3780_0;  alias, 1 drivers
v000002615d38a300_0 .net "WriteToMEM", 0 0, L_000002615d3f3ea0;  alias, 1 drivers
v000002615d38a120_0 .var "WriteToMEMOut", 0 0;
v000002615d38a3a0_0 .net "WriteToReg", 0 0, L_000002615d3f08c0;  alias, 1 drivers
v000002615d38a580_0 .var "WriteToRegOut", 0 0;
v000002615d38a760_0 .var "aluControlOut", 2 0;
E_000002615d2f5510 .event posedge, v000002615d389900_0, v000002615d327790_0;
S_000002615d388760 .scope module, "execute" "ExecuteStage" 5 78, 7 100 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "out1in";
    .port_info 3 /INPUT 16 "out2in";
    .port_info 4 /INPUT 3 "wb1in";
    .port_info 5 /INPUT 16 "extin";
    .port_info 6 /INPUT 1 "forSignalIn";
    .port_info 7 /INPUT 1 "writeRegIn";
    .port_info 8 /INPUT 3 "aluControl";
    .port_info 9 /INPUT 1 "BNEin";
    .port_info 10 /INPUT 1 "IMMin";
    .port_info 11 /INPUT 1 "branchIn";
    .port_info 12 /INPUT 1 "writeMemoryIn";
    .port_info 13 /INPUT 1 "loadIn";
    .port_info 14 /INPUT 1 "FlushE";
    .port_info 15 /OUTPUT 16 "out1out";
    .port_info 16 /OUTPUT 16 "out2out";
    .port_info 17 /OUTPUT 3 "wb1out";
    .port_info 18 /OUTPUT 16 "extout";
    .port_info 19 /OUTPUT 1 "forSignalOut";
    .port_info 20 /OUTPUT 1 "writeRegOut";
    .port_info 21 /OUTPUT 3 "aluControlOut";
    .port_info 22 /OUTPUT 1 "BNEOut";
    .port_info 23 /OUTPUT 1 "IMMOut";
    .port_info 24 /OUTPUT 1 "branchOut";
    .port_info 25 /OUTPUT 1 "writeMemoryOut";
    .port_info 26 /OUTPUT 1 "loadOut";
v000002615d3983d0_0 .var "BNEOut", 0 0;
v000002615d397250_0 .net "BNEin", 0 0, v000002615d38ab20_0;  alias, 1 drivers
v000002615d398a10_0 .net "FlushE", 0 0, v000002615d3a3780_0;  alias, 1 drivers
v000002615d3976b0_0 .var "IMMOut", 0 0;
v000002615d398470_0 .net "IMMin", 0 0, v000002615d389540_0;  alias, 1 drivers
v000002615d398790_0 .net "aluControl", 2 0, v000002615d38a760_0;  alias, 1 drivers
v000002615d398830_0 .var "aluControlOut", 2 0;
v000002615d397b10_0 .net "branchIn", 0 0, v000002615d389c20_0;  alias, 1 drivers
v000002615d397110_0 .var "branchOut", 0 0;
v000002615d397cf0_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d397d90_0 .net "extin", 15 0, L_000002615d3f3c20;  alias, 1 drivers
v000002615d3979d0_0 .var "extout", 15 0;
v000002615d398510_0 .net "forSignalIn", 0 0, v000002615d38a4e0_0;  alias, 1 drivers
v000002615d397f70_0 .var "forSignalOut", 0 0;
v000002615d398e70_0 .net "loadIn", 0 0, v000002615d389720_0;  alias, 1 drivers
v000002615d397e30_0 .var "loadOut", 0 0;
v000002615d398290_0 .net "out1in", 15 0, L_000002615d3f0af0;  alias, 1 drivers
v000002615d397890_0 .var "out1out", 15 0;
v000002615d398330_0 .net "out2in", 15 0, L_000002615d3efdd0;  alias, 1 drivers
v000002615d3971b0_0 .var "out2out", 15 0;
v000002615d398b50_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d398010_0 .net "wb1in", 2 0, v000002615d39a2a0_0;  alias, 1 drivers
v000002615d398150_0 .var "wb1out", 2 0;
v000002615d397bb0_0 .net "writeMemoryIn", 0 0, v000002615d38a120_0;  alias, 1 drivers
v000002615d397c50_0 .var "writeMemoryOut", 0 0;
v000002615d398dd0_0 .net "writeRegIn", 0 0, v000002615d38a580_0;  alias, 1 drivers
v000002615d398ab0_0 .var "writeRegOut", 0 0;
S_000002615d3885d0 .scope module, "extender_branch" "Extender" 5 107, 6 143 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "logical_signal";
v000002615d3972f0_0 .net *"_ivl_1", 0 0, L_000002615d3f4080;  1 drivers
v000002615d3988d0_0 .net *"_ivl_2", 9 0, L_000002615d3f4940;  1 drivers
L_000002615d3a7930 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002615d397930_0 .net/2u *"_ivl_6", 9 0, L_000002615d3a7930;  1 drivers
v000002615d397570_0 .net "in", 5 0, L_000002615d3f3900;  1 drivers
v000002615d3980b0_0 .net "logical_signal", 0 0, v000002615d3897c0_0;  alias, 1 drivers
v000002615d397a70_0 .net "out", 15 0, L_000002615d3f3c20;  alias, 1 drivers
v000002615d396fd0_0 .net "sign_extended", 15 0, L_000002615d3f4800;  1 drivers
v000002615d398c90_0 .net "unsign_extended", 15 0, L_000002615d3f4d00;  1 drivers
L_000002615d3f4080 .part L_000002615d3f3900, 5, 1;
LS_000002615d3f4940_0_0 .concat [ 1 1 1 1], L_000002615d3f4080, L_000002615d3f4080, L_000002615d3f4080, L_000002615d3f4080;
LS_000002615d3f4940_0_4 .concat [ 1 1 1 1], L_000002615d3f4080, L_000002615d3f4080, L_000002615d3f4080, L_000002615d3f4080;
LS_000002615d3f4940_0_8 .concat [ 1 1 0 0], L_000002615d3f4080, L_000002615d3f4080;
L_000002615d3f4940 .concat [ 4 4 2 0], LS_000002615d3f4940_0_0, LS_000002615d3f4940_0_4, LS_000002615d3f4940_0_8;
L_000002615d3f4800 .concat [ 6 10 0 0], L_000002615d3f3900, L_000002615d3f4940;
L_000002615d3f4d00 .concat [ 6 10 0 0], L_000002615d3f3900, L_000002615d3a7930;
L_000002615d3f3c20 .functor MUXZ 16, L_000002615d3f4800, L_000002615d3f4d00, v000002615d3897c0_0, C4<>;
S_000002615d388c10 .scope module, "memstage" "MemoryStage" 5 83, 7 169 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "aluIn";
    .port_info 3 /INPUT 16 "DataIn";
    .port_info 4 /INPUT 3 "WB2in";
    .port_info 5 /INPUT 1 "writeMemoryIn";
    .port_info 6 /INPUT 1 "forSignalIn";
    .port_info 7 /INPUT 1 "loadIn";
    .port_info 8 /INPUT 1 "writeRegIn";
    .port_info 9 /OUTPUT 16 "aluOut";
    .port_info 10 /OUTPUT 16 "DataOut";
    .port_info 11 /OUTPUT 3 "WB2out";
    .port_info 12 /OUTPUT 1 "writeMemoryOut";
    .port_info 13 /OUTPUT 1 "forSignalOut";
    .port_info 14 /OUTPUT 1 "loadOut";
    .port_info 15 /OUTPUT 1 "writeRegOut";
v000002615d398bf0_0 .net "DataIn", 15 0, v000002615d3971b0_0;  alias, 1 drivers
v000002615d3981f0_0 .var "DataOut", 15 0;
v000002615d398d30_0 .net "WB2in", 2 0, v000002615d398150_0;  alias, 1 drivers
v000002615d397390_0 .var "WB2out", 2 0;
v000002615d397070_0 .net "aluIn", 15 0, L_000002615d3f1600;  alias, 1 drivers
v000002615d398970_0 .var "aluOut", 15 0;
v000002615d398650_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d397430_0 .net "forSignalIn", 0 0, v000002615d397f70_0;  alias, 1 drivers
v000002615d3974d0_0 .var "forSignalOut", 0 0;
v000002615d3985b0_0 .net "loadIn", 0 0, v000002615d397e30_0;  alias, 1 drivers
v000002615d397610_0 .var "loadOut", 0 0;
v000002615d3986f0_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d397750_0 .net "writeMemoryIn", 0 0, v000002615d397c50_0;  alias, 1 drivers
v000002615d3977f0_0 .var "writeMemoryOut", 0 0;
v000002615d397ed0_0 .net "writeRegIn", 0 0, v000002615d398ab0_0;  alias, 1 drivers
v000002615d399a80_0 .var "writeRegOut", 0 0;
S_000002615d3888f0 .scope module, "mux_a1" "Mux2x1" 5 151, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 3 "I0";
    .port_info 2 /INPUT 3 "I1";
    .port_info 3 /OUTPUT 3 "out";
P_000002615d2f5310 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000000011>;
v000002615d39aca0_0 .net "I0", 2 0, L_000002615d3f3cc0;  1 drivers
v000002615d39a480_0 .net "I1", 2 0, L_000002615d3f3a40;  1 drivers
v000002615d39aac0_0 .net "Sel", 0 0, v000002615d389cc0_0;  alias, 1 drivers
v000002615d398fe0_0 .var "out", 2 0;
E_000002615d2f5a90 .event anyedge, v000002615d389cc0_0, v000002615d39aca0_0, v000002615d39a480_0;
S_000002615d387f90 .scope module, "mux_a3" "Mux2x1" 5 159, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 3 "I0";
    .port_info 2 /INPUT 3 "I1";
    .port_info 3 /OUTPUT 3 "out";
P_000002615d2f5350 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000000011>;
v000002615d39ae80_0 .net "I0", 2 0, L_000002615d3f44e0;  1 drivers
v000002615d399080_0 .net "I1", 2 0, L_000002615d3f3d60;  1 drivers
v000002615d3996c0_0 .net "Sel", 0 0, v000002615d389cc0_0;  alias, 1 drivers
v000002615d39a2a0_0 .var "out", 2 0;
E_000002615d2f5250 .event anyedge, v000002615d389cc0_0, v000002615d39ae80_0, v000002615d399080_0;
S_000002615d39ca80 .scope module, "mux_in3" "Mux2x1" 5 287, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f5850 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d399e40_0 .net "I0", 15 0, v000002615d39fa90_0;  alias, 1 drivers
v000002615d399120_0 .net "I1", 15 0, L_000002615d3f3fe0;  alias, 1 drivers
v000002615d39a5c0_0 .net "Sel", 0 0, L_000002615d279f50;  alias, 1 drivers
v000002615d39ab60_0 .var "out", 15 0;
E_000002615d2f5650 .event anyedge, v000002615d326d90_0, v000002615d399e40_0, v000002615d38a1c0_0;
S_000002615d39c8f0 .scope module, "mux_next_pc" "Mux4x2" 5 294, 6 79 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 16 "in3";
    .port_info 3 /INPUT 16 "in4";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 16 "out";
P_000002615d2f5890 .param/l "WIDTH" 0 6 80, +C4<00000000000000000000000000010000>;
v000002615d39a200_0 .net "in1", 15 0, v000002615d399d00_0;  alias, 1 drivers
v000002615d3991c0_0 .net "in2", 15 0, L_000002615d3f3360;  alias, 1 drivers
v000002615d399da0_0 .net "in3", 15 0, v000002615d39ab60_0;  alias, 1 drivers
L_000002615d3a7c00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002615d39ad40_0 .net "in4", 15 0, L_000002615d3a7c00;  1 drivers
v000002615d39a660_0 .var "mux_out", 15 0;
v000002615d39ac00_0 .net "out", 15 0, v000002615d39a660_0;  alias, 1 drivers
v000002615d39ade0_0 .net "sel", 1 0, L_000002615d3f2320;  1 drivers
E_000002615d2f5c10/0 .event anyedge, v000002615d39ade0_0, v000002615d39a200_0, v000002615d386200_0, v000002615d39ab60_0;
E_000002615d2f5c10/1 .event anyedge, v000002615d39ad40_0;
E_000002615d2f5c10 .event/or E_000002615d2f5c10/0, E_000002615d2f5c10/1;
S_000002615d39aff0 .scope module, "mux_pc_src" "Mux2x1" 5 239, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f5910 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d399260_0 .net "I0", 15 0, L_000002615d3f4760;  alias, 1 drivers
v000002615d399300_0 .net "I1", 15 0, v000002615d3a0d50_0;  alias, 1 drivers
v000002615d3993a0_0 .net "Sel", 0 0, L_000002615d3f0460;  alias, 1 drivers
v000002615d399d00_0 .var "out", 15 0;
E_000002615d2f5e50 .event anyedge, v000002615d389180_0, v000002615d386160_0, v000002615d387e20_0;
S_000002615d39b4a0 .scope module, "mux_r1" "Mux2x1" 5 178, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f6d10 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d39a700_0 .net "I0", 15 0, v000002615d397890_0;  alias, 1 drivers
L_000002615d3a79c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002615d39aa20_0 .net "I1", 15 0, L_000002615d3a79c0;  1 drivers
v000002615d399440_0 .net "Sel", 0 0, v000002615d397f70_0;  alias, 1 drivers
v000002615d39a7a0_0 .var "out", 15 0;
E_000002615d2f70d0 .event anyedge, v000002615d397f70_0, v000002615d397890_0, v000002615d39aa20_0;
S_000002615d39c5d0 .scope module, "mux_r2" "Mux2x1" 5 186, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f6210 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d3994e0_0 .net "I0", 15 0, v000002615d3971b0_0;  alias, 1 drivers
v000002615d399b20_0 .net "I1", 15 0, v000002615d3979d0_0;  alias, 1 drivers
v000002615d399ee0_0 .net "Sel", 0 0, v000002615d3976b0_0;  alias, 1 drivers
v000002615d399580_0 .var "out", 15 0;
E_000002615d2f6e90 .event anyedge, v000002615d3976b0_0, v000002615d3971b0_0, v000002615d387240_0;
S_000002615d39cc10 .scope module, "mux_rr_1" "Mux2x1" 5 270, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f6290 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d39a840_0 .net "I0", 15 0, L_000002615d3f4760;  alias, 1 drivers
v000002615d399620_0 .net "I1", 15 0, v000002615d3a0ad0_0;  alias, 1 drivers
v000002615d399f80_0 .net "Sel", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d39a020_0 .var "out", 15 0;
E_000002615d2f6450 .event anyedge, v000002615d3273d0_0, v000002615d386160_0, v000002615d326c50_0;
S_000002615d39bf90 .scope module, "mux_rr_2" "Mux2x1" 5 278, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f62d0 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d399760_0 .net "I0", 15 0, v000002615d39fa90_0;  alias, 1 drivers
v000002615d399800_0 .net "I1", 15 0, v000002615d39a020_0;  alias, 1 drivers
v000002615d3998a0_0 .net "Sel", 0 0, L_000002615d305220;  alias, 1 drivers
v000002615d399bc0_0 .var "out", 15 0;
E_000002615d2f64d0 .event anyedge, v000002615d327ab0_0, v000002615d399e40_0, v000002615d39a020_0;
S_000002615d39b180 .scope module, "mux_wd3" "Mux2x1" 5 216, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f79d0 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d39a340_0 .net "I0", 15 0, v000002615d39a520_0;  alias, 1 drivers
v000002615d399940_0 .net "I1", 15 0, v000002615d328410_0;  alias, 1 drivers
v000002615d39a3e0_0 .net "Sel", 0 0, v000002615d397610_0;  alias, 1 drivers
v000002615d3999e0_0 .var "out", 15 0;
E_000002615d2f77d0 .event anyedge, v000002615d397610_0, v000002615d39a340_0, v000002615d328410_0;
S_000002615d39bae0 .scope module, "mux_wd3_1" "Mux2x1" 5 208, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 16 "I0";
    .port_info 2 /INPUT 16 "I1";
    .port_info 3 /OUTPUT 16 "out";
P_000002615d2f7190 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000010000>;
v000002615d399c60_0 .net "I0", 15 0, v000002615d398970_0;  alias, 1 drivers
v000002615d39a0c0_0 .net "I1", 15 0, L_000002615d3f3e00;  alias, 1 drivers
v000002615d39a160_0 .net "Sel", 0 0, v000002615d3974d0_0;  alias, 1 drivers
v000002615d39a520_0 .var "out", 15 0;
E_000002615d2f78d0 .event anyedge, v000002615d3974d0_0, v000002615d327150_0, v000002615d387420_0;
S_000002615d39c760 .scope module, "mux_zero" "Mux2x1" 5 133, 6 105 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sel";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /OUTPUT 1 "out";
P_000002615d2f7790 .param/l "WIDTH" 0 6 106, +C4<00000000000000000000000000000001>;
v000002615d39a8e0_0 .net "I0", 0 0, L_000002615d3f0380;  alias, 1 drivers
v000002615d39a980_0 .net "I1", 0 0, L_000002615d3ef200;  alias, 1 drivers
v000002615d3a0df0_0 .net "Sel", 0 0, v000002615d3983d0_0;  alias, 1 drivers
v000002615d3a0cb0_0 .var "out", 0 0;
E_000002615d2f72d0 .event anyedge, v000002615d3983d0_0, v000002615d39a8e0_0, v000002615d389ae0_0;
S_000002615d39bc70 .scope module, "not_1" "NOT_Gate" 5 119, 6 124 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000002615d3ef200 .functor NOT 1, L_000002615d3f0380, C4<0>, C4<0>, C4<0>;
v000002615d39fbd0_0 .net "in", 0 0, L_000002615d3f0380;  alias, 1 drivers
v000002615d3a0490_0 .net "out", 0 0, L_000002615d3ef200;  alias, 1 drivers
S_000002615d39b310 .scope module, "pc" "PCFetch" 5 41, 7 1 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pc_next";
    .port_info 3 /INPUT 1 "StallF";
    .port_info 4 /OUTPUT 16 "pc_out";
v000002615d3a0530_0 .net "StallF", 0 0, v000002615d3a3780_0;  alias, 1 drivers
v000002615d39fc70_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d3a0850_0 .net "pc_next", 15 0, L_000002615d3ef580;  alias, 1 drivers
v000002615d3a0ad0_0 .var "pc_out", 15 0;
v000002615d3a05d0_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
S_000002615d39cda0 .scope module, "reg_file" "RegisterFile" 5 226, 6 2 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 16 "WD3";
    .port_info 4 /INPUT 3 "A1";
    .port_info 5 /INPUT 3 "A2";
    .port_info 6 /INPUT 3 "A3";
    .port_info 7 /OUTPUT 16 "RD1";
    .port_info 8 /OUTPUT 16 "RD2";
v000002615d3a0670_0 .net "A1", 2 0, v000002615d398fe0_0;  alias, 1 drivers
v000002615d3a0350_0 .net "A2", 2 0, L_000002615d3f1060;  alias, 1 drivers
v000002615d3a0710_0 .net "A3", 2 0, v000002615d39fe50_0;  alias, 1 drivers
v000002615d3a0d50_0 .var "RD1", 15 0;
v000002615d39fd10_0 .var "RD2", 15 0;
v000002615d3a0030 .array "RegisterFile", 0 7, 15 0;
v000002615d3a0c10_0 .net "WD3", 15 0, v000002615d3a00d0_0;  alias, 1 drivers
v000002615d39f810_0 .net "WE3", 0 0, v000002615d3a0210_0;  alias, 1 drivers
v000002615d39f8b0_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d39f950_0 .var/i "i", 31 0;
v000002615d3a07b0_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d3a0030_0 .array/port v000002615d3a0030, 0;
v000002615d3a0030_1 .array/port v000002615d3a0030, 1;
E_000002615d2f7e90/0 .event anyedge, v000002615d327790_0, v000002615d398fe0_0, v000002615d3a0030_0, v000002615d3a0030_1;
v000002615d3a0030_2 .array/port v000002615d3a0030, 2;
v000002615d3a0030_3 .array/port v000002615d3a0030, 3;
v000002615d3a0030_4 .array/port v000002615d3a0030, 4;
v000002615d3a0030_5 .array/port v000002615d3a0030, 5;
E_000002615d2f7e90/1 .event anyedge, v000002615d3a0030_2, v000002615d3a0030_3, v000002615d3a0030_4, v000002615d3a0030_5;
v000002615d3a0030_6 .array/port v000002615d3a0030, 6;
v000002615d3a0030_7 .array/port v000002615d3a0030, 7;
E_000002615d2f7e90/2 .event anyedge, v000002615d3a0030_6, v000002615d3a0030_7, v000002615d3a0350_0;
E_000002615d2f7e90 .event/or E_000002615d2f7e90/0, E_000002615d2f7e90/1, E_000002615d2f7e90/2;
E_000002615d2f7b10/0 .event negedge, v000002615d327790_0;
E_000002615d2f7b10/1 .event posedge, v000002615d389900_0;
E_000002615d2f7b10 .event/or E_000002615d2f7b10/0, E_000002615d2f7b10/1;
S_000002615d39b7c0 .scope module, "rr" "RR" 5 261, 8 1 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
v000002615d39f9f0_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d39fdb0_0 .net "in", 15 0, v000002615d399bc0_0;  alias, 1 drivers
v000002615d39fa90_0 .var "out", 15 0;
v000002615d3a0a30_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
S_000002615d39b630 .scope module, "wb" "WriteBackStage" 5 84, 7 213 0, S_000002615d222ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "DataIn";
    .port_info 3 /INPUT 3 "WB3in";
    .port_info 4 /INPUT 1 "writeRegIn";
    .port_info 5 /OUTPUT 16 "DataOut";
    .port_info 6 /OUTPUT 3 "WB3out";
    .port_info 7 /OUTPUT 1 "writeRegOut";
v000002615d3a0990_0 .net "DataIn", 15 0, v000002615d3999e0_0;  alias, 1 drivers
v000002615d3a00d0_0 .var "DataOut", 15 0;
v000002615d39ff90_0 .net "WB3in", 2 0, v000002615d397390_0;  alias, 1 drivers
v000002615d39fe50_0 .var "WB3out", 2 0;
v000002615d39fb30_0 .net "clk", 0 0, v000002615d3a42c0_0;  alias, 1 drivers
v000002615d39fef0_0 .net "rst", 0 0, v000002615d3a47c0_0;  alias, 1 drivers
v000002615d3a0170_0 .net "writeRegIn", 0 0, v000002615d399a80_0;  alias, 1 drivers
v000002615d3a0210_0 .var "writeRegOut", 0 0;
S_000002615d39b950 .scope module, "unit" "HazardUnit" 2 93, 9 1 0, S_000002615d2257c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 3 "WB2";
    .port_info 3 /INPUT 1 "RegWriteE";
    .port_info 4 /INPUT 3 "WB3";
    .port_info 5 /INPUT 1 "RegWriteM";
    .port_info 6 /INPUT 1 "BranchD";
    .port_info 7 /INPUT 1 "ForSignalD";
    .port_info 8 /OUTPUT 2 "ForwardA";
    .port_info 9 /OUTPUT 2 "ForwardB";
    .port_info 10 /OUTPUT 1 "Stall";
    .port_info 11 /INPUT 1 "LoadE";
    .port_info 12 /INPUT 3 "WB1";
L_000002615d3218a0 .functor OR 1, L_000002615d3a4cc0, L_000002615d3a45e0, C4<0>, C4<0>;
L_000002615d321980 .functor AND 1, v000002615d397e30_0, L_000002615d3218a0, C4<1>, C4<1>;
L_000002615d3219f0 .functor AND 1, L_000002615d321980, v000002615d398ab0_0, C4<1>, C4<1>;
L_000002615d3051b0 .functor OR 1, L_000002615d3ef660, L_000002615d3a3e60, C4<0>, C4<0>;
v000002615d3a36e0_0 .net "A", 2 0, v000002615d398fe0_0;  alias, 1 drivers
v000002615d3a22e0_0 .net "B", 2 0, L_000002615d3f1060;  alias, 1 drivers
v000002615d3a17a0_0 .net "BranchD", 0 0, L_000002615d3ef660;  alias, 1 drivers
v000002615d3a1e80_0 .net "ForSignalD", 0 0, L_000002615d3a3e60;  alias, 1 drivers
v000002615d3a1f20_0 .var "ForwardA", 1 0;
v000002615d3a3320_0 .var "ForwardB", 1 0;
v000002615d3a3460_0 .net "LoadE", 0 0, v000002615d397e30_0;  alias, 1 drivers
v000002615d3a30a0_0 .net "RegWriteE", 0 0, v000002615d398ab0_0;  alias, 1 drivers
v000002615d3a1b60_0 .net "RegWriteM", 0 0, v000002615d399a80_0;  alias, 1 drivers
v000002615d3a3780_0 .var "Stall", 0 0;
v000002615d3a1840_0 .net "WB1", 2 0, v000002615d398150_0;  alias, 1 drivers
v000002615d3a3500_0 .net "WB2", 2 0, v000002615d397390_0;  alias, 1 drivers
v000002615d3a3280_0 .net "WB3", 2 0, v000002615d39fe50_0;  alias, 1 drivers
v000002615d3a1340_0 .net *"_ivl_0", 0 0, L_000002615d3a4cc0;  1 drivers
v000002615d3a2740_0 .net *"_ivl_2", 0 0, L_000002615d3a45e0;  1 drivers
v000002615d3a2880_0 .net *"_ivl_5", 0 0, L_000002615d3218a0;  1 drivers
v000002615d3a2060_0 .net *"_ivl_7", 0 0, L_000002615d321980;  1 drivers
v000002615d3a1200_0 .net "branchstall", 0 0, L_000002615d3051b0;  1 drivers
v000002615d3a1020_0 .net "lwstall", 0 0, L_000002615d3219f0;  1 drivers
E_000002615d2f7b50 .event anyedge, v000002615d3a1020_0, v000002615d3a1200_0;
E_000002615d2f7910/0 .event anyedge, v000002615d398fe0_0, v000002615d398150_0, v000002615d398ab0_0, v000002615d397390_0;
E_000002615d2f7910/1 .event anyedge, v000002615d399a80_0, v000002615d3a0350_0;
E_000002615d2f7910 .event/or E_000002615d2f7910/0, E_000002615d2f7910/1;
L_000002615d3a4cc0 .cmp/eq 3, v000002615d398150_0, v000002615d398fe0_0;
L_000002615d3a45e0 .cmp/eq 3, v000002615d398150_0, L_000002615d3f1060;
    .scope S_000002615d39b950;
T_2 ;
    %wait E_000002615d2f7910;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002615d3a1f20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002615d3a3320_0, 0, 2;
    %load/vec4 v000002615d3a36e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000002615d3a36e0_0;
    %load/vec4 v000002615d3a1840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002615d3a30a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002615d3a1f20_0, 0, 2;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002615d3a36e0_0;
    %load/vec4 v000002615d3a3500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002615d3a1b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002615d3a1f20_0, 0, 2;
T_2.4 ;
T_2.3 ;
T_2.0 ;
    %load/vec4 v000002615d3a22e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000002615d3a22e0_0;
    %load/vec4 v000002615d3a1840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002615d3a30a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002615d3a3320_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002615d3a22e0_0;
    %load/vec4 v000002615d3a3500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002615d3a1b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002615d3a3320_0, 0, 2;
T_2.10 ;
T_2.9 ;
T_2.6 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002615d39b950;
T_3 ;
    %wait E_000002615d2f7b50;
    %load/vec4 v000002615d3a1020_0;
    %load/vec4 v000002615d3a1200_0;
    %or;
    %store/vec4 v000002615d3a3780_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002615d21ffd0;
T_4 ;
    %wait E_000002615d2f4190;
    %load/vec4 v000002615d3275b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %load/vec4 v000002615d327290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002615d327830_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002615d39b310;
T_5 ;
    %wait E_000002615d2f5510;
    %load/vec4 v000002615d3a05d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d3a0ad0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002615d3a0530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000002615d3a0850_0;
    %assign/vec4 v000002615d3a0ad0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002615d3a0ad0_0;
    %assign/vec4 v000002615d3a0ad0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002615d388a80;
T_6 ;
    %wait E_000002615d2f5510;
    %load/vec4 v000002615d389900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d3895e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d38a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d389720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d389cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3897c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d38a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d389540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d38ab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d389c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d38a120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d38a760_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002615d38a080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002615d3890e0_0;
    %assign/vec4 v000002615d3895e0_0, 0;
    %load/vec4 v000002615d3894a0_0;
    %assign/vec4 v000002615d38a4e0_0, 0;
    %load/vec4 v000002615d38a800_0;
    %assign/vec4 v000002615d389720_0, 0;
    %load/vec4 v000002615d38abc0_0;
    %assign/vec4 v000002615d389cc0_0, 0;
    %load/vec4 v000002615d38a620_0;
    %assign/vec4 v000002615d3897c0_0, 0;
    %load/vec4 v000002615d38a3a0_0;
    %assign/vec4 v000002615d38a580_0, 0;
    %load/vec4 v000002615d389040_0;
    %assign/vec4 v000002615d389540_0, 0;
    %load/vec4 v000002615d389b80_0;
    %assign/vec4 v000002615d38ab20_0, 0;
    %load/vec4 v000002615d389360_0;
    %assign/vec4 v000002615d389c20_0, 0;
    %load/vec4 v000002615d38a300_0;
    %assign/vec4 v000002615d38a120_0, 0;
    %load/vec4 v000002615d38a6c0_0;
    %assign/vec4 v000002615d38a760_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002615d3895e0_0;
    %assign/vec4 v000002615d3895e0_0, 0;
    %load/vec4 v000002615d38a4e0_0;
    %assign/vec4 v000002615d38a4e0_0, 0;
    %load/vec4 v000002615d389720_0;
    %assign/vec4 v000002615d389720_0, 0;
    %load/vec4 v000002615d389cc0_0;
    %assign/vec4 v000002615d389cc0_0, 0;
    %load/vec4 v000002615d3897c0_0;
    %assign/vec4 v000002615d3897c0_0, 0;
    %load/vec4 v000002615d38a580_0;
    %assign/vec4 v000002615d38a580_0, 0;
    %load/vec4 v000002615d389540_0;
    %assign/vec4 v000002615d389540_0, 0;
    %load/vec4 v000002615d38ab20_0;
    %assign/vec4 v000002615d38ab20_0, 0;
    %load/vec4 v000002615d389c20_0;
    %assign/vec4 v000002615d389c20_0, 0;
    %load/vec4 v000002615d38a120_0;
    %assign/vec4 v000002615d38a120_0, 0;
    %load/vec4 v000002615d38a760_0;
    %assign/vec4 v000002615d38a760_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002615d229f70;
T_7 ;
    %wait E_000002615d2f4250;
    %load/vec4 v000002615d385f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000002615d387e20_0;
    %assign/vec4 v000002615d386de0_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000002615d386e80_0;
    %assign/vec4 v000002615d386de0_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000002615d3862a0_0;
    %assign/vec4 v000002615d386de0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002615d386020_0;
    %assign/vec4 v000002615d386de0_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002615d22a100;
T_8 ;
    %wait E_000002615d2f45d0;
    %load/vec4 v000002615d386fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000002615d387600_0;
    %assign/vec4 v000002615d3865c0_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002615d3877e0_0;
    %assign/vec4 v000002615d3865c0_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002615d387c40_0;
    %assign/vec4 v000002615d3865c0_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000002615d386660_0;
    %assign/vec4 v000002615d3865c0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002615d388760;
T_9 ;
    %wait E_000002615d2f5510;
    %load/vec4 v000002615d398b50_0;
    %flag_set/vec4 8;
    %load/vec4 v000002615d398a10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d397890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d3971b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d398150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d3979d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d397f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d398ab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d398830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3983d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3976b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d397110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d397c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d397e30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002615d398290_0;
    %assign/vec4 v000002615d397890_0, 0;
    %load/vec4 v000002615d398330_0;
    %assign/vec4 v000002615d3971b0_0, 0;
    %load/vec4 v000002615d398010_0;
    %assign/vec4 v000002615d398150_0, 0;
    %load/vec4 v000002615d397d90_0;
    %assign/vec4 v000002615d3979d0_0, 0;
    %load/vec4 v000002615d398510_0;
    %assign/vec4 v000002615d397f70_0, 0;
    %load/vec4 v000002615d398dd0_0;
    %assign/vec4 v000002615d398ab0_0, 0;
    %load/vec4 v000002615d398790_0;
    %assign/vec4 v000002615d398830_0, 0;
    %load/vec4 v000002615d397250_0;
    %assign/vec4 v000002615d3983d0_0, 0;
    %load/vec4 v000002615d398470_0;
    %assign/vec4 v000002615d3976b0_0, 0;
    %load/vec4 v000002615d397b10_0;
    %assign/vec4 v000002615d397110_0, 0;
    %load/vec4 v000002615d397bb0_0;
    %assign/vec4 v000002615d397c50_0, 0;
    %load/vec4 v000002615d398e70_0;
    %assign/vec4 v000002615d397e30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002615d388c10;
T_10 ;
    %wait E_000002615d2f5510;
    %load/vec4 v000002615d3986f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d398970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d3981f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d397390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3977f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3974d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d397610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d399a80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002615d397070_0;
    %assign/vec4 v000002615d398970_0, 0;
    %load/vec4 v000002615d398bf0_0;
    %assign/vec4 v000002615d3981f0_0, 0;
    %load/vec4 v000002615d398d30_0;
    %assign/vec4 v000002615d397390_0, 0;
    %load/vec4 v000002615d397750_0;
    %assign/vec4 v000002615d3977f0_0, 0;
    %load/vec4 v000002615d397430_0;
    %assign/vec4 v000002615d3974d0_0, 0;
    %load/vec4 v000002615d3985b0_0;
    %assign/vec4 v000002615d397610_0, 0;
    %load/vec4 v000002615d397ed0_0;
    %assign/vec4 v000002615d399a80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002615d39b630;
T_11 ;
    %wait E_000002615d2f5510;
    %load/vec4 v000002615d39fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d3a00d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002615d39fe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3a0210_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002615d3a0990_0;
    %assign/vec4 v000002615d3a00d0_0, 0;
    %load/vec4 v000002615d39ff90_0;
    %assign/vec4 v000002615d39fe50_0, 0;
    %load/vec4 v000002615d3a0170_0;
    %assign/vec4 v000002615d3a0210_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002615d39c760;
T_12 ;
    %wait E_000002615d2f72d0;
    %load/vec4 v000002615d3a0df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000002615d39a8e0_0;
    %assign/vec4 v000002615d3a0cb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002615d39a980_0;
    %assign/vec4 v000002615d3a0cb0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002615d3888f0;
T_13 ;
    %wait E_000002615d2f5a90;
    %load/vec4 v000002615d39aac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000002615d39aca0_0;
    %assign/vec4 v000002615d398fe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002615d39a480_0;
    %assign/vec4 v000002615d398fe0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002615d387f90;
T_14 ;
    %wait E_000002615d2f5250;
    %load/vec4 v000002615d3996c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000002615d39ae80_0;
    %assign/vec4 v000002615d39a2a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002615d399080_0;
    %assign/vec4 v000002615d39a2a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002615d39b4a0;
T_15 ;
    %wait E_000002615d2f70d0;
    %load/vec4 v000002615d399440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000002615d39a700_0;
    %assign/vec4 v000002615d39a7a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002615d39aa20_0;
    %assign/vec4 v000002615d39a7a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002615d39c5d0;
T_16 ;
    %wait E_000002615d2f6e90;
    %load/vec4 v000002615d399ee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002615d3994e0_0;
    %assign/vec4 v000002615d399580_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002615d399b20_0;
    %assign/vec4 v000002615d399580_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002615d39bae0;
T_17 ;
    %wait E_000002615d2f78d0;
    %load/vec4 v000002615d39a160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000002615d399c60_0;
    %assign/vec4 v000002615d39a520_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002615d39a0c0_0;
    %assign/vec4 v000002615d39a520_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002615d39b180;
T_18 ;
    %wait E_000002615d2f77d0;
    %load/vec4 v000002615d39a3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v000002615d39a340_0;
    %assign/vec4 v000002615d3999e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002615d399940_0;
    %assign/vec4 v000002615d3999e0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002615d39cda0;
T_19 ;
    %wait E_000002615d2f7b10;
    %load/vec4 v000002615d3a07b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002615d39f950_0, 0, 32;
T_19.2 ;
    %load/vec4 v000002615d39f950_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002615d39f950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002615d3a0030, 0, 4;
    %load/vec4 v000002615d39f950_0;
    %addi 1, 0, 32;
    %store/vec4 v000002615d39f950_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002615d39f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v000002615d3a0c10_0;
    %load/vec4 v000002615d3a0710_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002615d3a0030, 0, 4;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002615d39cda0;
T_20 ;
    %wait E_000002615d2f7e90;
    %load/vec4 v000002615d39f8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000002615d3a0670_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002615d3a0030, 4;
    %store/vec4 v000002615d3a0d50_0, 0, 16;
    %load/vec4 v000002615d3a0350_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002615d3a0030, 4;
    %store/vec4 v000002615d39fd10_0, 0, 16;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002615d39aff0;
T_21 ;
    %wait E_000002615d2f5e50;
    %load/vec4 v000002615d3993a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000002615d399260_0;
    %assign/vec4 v000002615d399d00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002615d399300_0;
    %assign/vec4 v000002615d399d00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000002615d39b7c0;
T_22 ;
    %wait E_000002615d2f5510;
    %load/vec4 v000002615d3a0a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002615d39fa90_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002615d39fdb0_0;
    %assign/vec4 v000002615d39fa90_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002615d39cc10;
T_23 ;
    %wait E_000002615d2f6450;
    %load/vec4 v000002615d399f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000002615d39a840_0;
    %assign/vec4 v000002615d39a020_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002615d399620_0;
    %assign/vec4 v000002615d39a020_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002615d39bf90;
T_24 ;
    %wait E_000002615d2f64d0;
    %load/vec4 v000002615d3998a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000002615d399760_0;
    %assign/vec4 v000002615d399bc0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002615d399800_0;
    %assign/vec4 v000002615d399bc0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002615d39ca80;
T_25 ;
    %wait E_000002615d2f5650;
    %load/vec4 v000002615d39a5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v000002615d399e40_0;
    %assign/vec4 v000002615d39ab60_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002615d399120_0;
    %assign/vec4 v000002615d39ab60_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002615d39c8f0;
T_26 ;
    %wait E_000002615d2f5c10;
    %load/vec4 v000002615d39ade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v000002615d39a200_0;
    %assign/vec4 v000002615d39a660_0, 0;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v000002615d3991c0_0;
    %assign/vec4 v000002615d39a660_0, 0;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v000002615d399da0_0;
    %assign/vec4 v000002615d39a660_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v000002615d39ad40_0;
    %assign/vec4 v000002615d39a660_0, 0;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002615d211980;
T_27 ;
    %vpi_call 3 6 "$readmemb", "instruction.txt", v000002615d327f10 {0 0 0};
    %end;
    .thread T_27;
    .scope S_000002615d211980;
T_28 ;
    %wait E_000002615d2f4050;
    %ix/getv 4, v000002615d326c50_0;
    %load/vec4a v000002615d327f10, 4;
    %store/vec4 v000002615d3276f0_0, 0, 16;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002615d335d00;
T_29 ;
    %vpi_call 3 35 "$readmemb", "Data.txt", v000002615d328a50 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000002615d335d00;
T_30 ;
    %wait E_000002615d2f3f10;
    %ix/getv 4, v000002615d327150_0;
    %load/vec4a v000002615d328a50, 4;
    %assign/vec4 v000002615d328410_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000002615d335d00;
T_31 ;
    %wait E_000002615d2f3a10;
    %load/vec4 v000002615d3289b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000002615d327330_0;
    %ix/getv 4, v000002615d327150_0;
    %store/vec4a v000002615d328a50, 4, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002615d3321c0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002615d3a47c0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3a47c0_0, 0;
    %end;
    .thread T_32;
    .scope S_000002615d3321c0;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002615d3a42c0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002615d3a42c0_0, 0;
    %delay 1000, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_000002615d3321c0;
T_34 ;
    %vpi_call 2 42 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002615d3321c0 {0 0 0};
    %delay 5000000, 0;
    %fork TD_Top_tb.uut.imem.print_memory, S_000002615d24d930;
    %join;
    %fork TD_Top_tb.uut.dmem.printMemory, S_000002615d3336f0;
    %join;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Full.v";
    "./Memories.v";
    "./Control.v";
    "./DataPath.v";
    "./Components.v";
    "./PipelineRegisters.v";
    "./PerformanceRegisters.v";
    "./HazardUnit.v";
