<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="2045" from="1" to="2">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="2" to="3">
<condition id="1057">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="3" to="4">
<condition id="1058">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="3" to="2">
<condition id="1591">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="4" to="5">
<condition id="1061">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="4" to="12">
<condition id="1062">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="4" to="93">
<condition id="1164">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="5" to="6">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="6" to="7">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="7" to="8">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="8" to="9">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="9" to="10">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="10" to="11">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="11" to="12">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="12" to="13">
<condition id="1071">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="12" to="20">
<condition id="1072">
<or_exp><and_exp><literal name="tmp_7_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="13" to="14">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="14" to="15">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="15" to="16">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="16" to="17">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="17" to="18">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="18" to="19">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="19" to="20">
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="20" to="21">
<condition id="1081">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="20" to="29">
<condition id="1082">
<or_exp><and_exp><literal name="tmp_7_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="21" to="22">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="22" to="23">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="23" to="24">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="24" to="25">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="25" to="26">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="26" to="27">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="27" to="28">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="28" to="29">
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="29" to="30">
<condition id="1091">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="29" to="38">
<condition id="1092">
<or_exp><and_exp><literal name="tmp_7_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="30" to="31">
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="31" to="32">
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="32" to="33">
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="33" to="34">
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="34" to="35">
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="35" to="36">
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="36" to="37">
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="37" to="38">
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="38" to="39">
<condition id="1101">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="38" to="47">
<condition id="1102">
<or_exp><and_exp><literal name="tmp_7_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="39" to="40">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="40" to="41">
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="41" to="42">
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="42" to="43">
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="43" to="44">
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="44" to="45">
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="45" to="46">
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="46" to="47">
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="47" to="48">
<condition id="1111">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="47" to="56">
<condition id="1112">
<or_exp><and_exp><literal name="tmp_7_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="48" to="49">
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="49" to="50">
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="50" to="51">
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="51" to="52">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="52" to="53">
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="53" to="54">
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="54" to="55">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="55" to="56">
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="56" to="57">
<condition id="1121">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="56" to="65">
<condition id="1122">
<or_exp><and_exp><literal name="tmp_7_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="57" to="58">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="58" to="59">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="59" to="60">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="60" to="61">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="61" to="62">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="62" to="63">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="63" to="64">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="64" to="65">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="65" to="66">
<condition id="1131">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="65" to="74">
<condition id="1132">
<or_exp><and_exp><literal name="tmp_7_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="66" to="67">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="67" to="68">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="68" to="69">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="69" to="70">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="70" to="71">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="71" to="72">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="72" to="73">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="73" to="74">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="74" to="75">
<condition id="1141">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="74" to="83">
<condition id="1142">
<or_exp><and_exp><literal name="tmp_7_0_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="75" to="76">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="76" to="77">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="77" to="78">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="78" to="79">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="79" to="80">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="80" to="81">
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="81" to="82">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="82" to="83">
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="83" to="84">
<condition id="1151">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="83" to="92">
<condition id="1152">
<or_exp><and_exp><literal name="tmp_7_0_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="84" to="85">
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="85" to="86">
<condition id="1155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="86" to="87">
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="87" to="88">
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="88" to="89">
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="89" to="90">
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="90" to="91">
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="91" to="92">
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="92" to="4">
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="93" to="94">
<condition id="1167">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="93" to="101">
<condition id="1168">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="93" to="182">
<condition id="1270">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="94" to="95">
<condition id="1170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="95" to="96">
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="96" to="97">
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="97" to="98">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="98" to="99">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="99" to="100">
<condition id="1175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="100" to="101">
<condition id="1176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="101" to="102">
<condition id="1177">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="101" to="109">
<condition id="1178">
<or_exp><and_exp><literal name="tmp_7_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="102" to="103">
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="103" to="104">
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="104" to="105">
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="105" to="106">
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="106" to="107">
<condition id="1184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="107" to="108">
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="108" to="109">
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="109" to="110">
<condition id="1187">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="109" to="118">
<condition id="1188">
<or_exp><and_exp><literal name="tmp_7_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="110" to="111">
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="111" to="112">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="112" to="113">
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="113" to="114">
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="114" to="115">
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="115" to="116">
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="116" to="117">
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="117" to="118">
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="118" to="119">
<condition id="1197">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="118" to="127">
<condition id="1198">
<or_exp><and_exp><literal name="tmp_7_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="119" to="120">
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="120" to="121">
<condition id="1200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="121" to="122">
<condition id="1201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="122" to="123">
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="123" to="124">
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="124" to="125">
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="125" to="126">
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="126" to="127">
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="127" to="128">
<condition id="1207">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="127" to="136">
<condition id="1208">
<or_exp><and_exp><literal name="tmp_7_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="128" to="129">
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="129" to="130">
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="130" to="131">
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="131" to="132">
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="132" to="133">
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="133" to="134">
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="134" to="135">
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="135" to="136">
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="136" to="137">
<condition id="1217">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="136" to="145">
<condition id="1218">
<or_exp><and_exp><literal name="tmp_7_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="137" to="138">
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="138" to="139">
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="139" to="140">
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="140" to="141">
<condition id="1222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="141" to="142">
<condition id="1223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="142" to="143">
<condition id="1224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="143" to="144">
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="144" to="145">
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="145" to="146">
<condition id="1227">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="145" to="154">
<condition id="1228">
<or_exp><and_exp><literal name="tmp_7_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="146" to="147">
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="147" to="148">
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="148" to="149">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="149" to="150">
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="150" to="151">
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="151" to="152">
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="152" to="153">
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="153" to="154">
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="154" to="155">
<condition id="1237">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="154" to="163">
<condition id="1238">
<or_exp><and_exp><literal name="tmp_7_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="155" to="156">
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="156" to="157">
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="157" to="158">
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="158" to="159">
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="159" to="160">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="160" to="161">
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="161" to="162">
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="162" to="163">
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="163" to="164">
<condition id="1247">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="163" to="172">
<condition id="1248">
<or_exp><and_exp><literal name="tmp_7_1_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="164" to="165">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="165" to="166">
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="166" to="167">
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="167" to="168">
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="168" to="169">
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="169" to="170">
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="170" to="171">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="171" to="172">
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="172" to="173">
<condition id="1257">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="172" to="181">
<condition id="1258">
<or_exp><and_exp><literal name="tmp_7_1_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="173" to="174">
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="174" to="175">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="175" to="176">
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="176" to="177">
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="177" to="178">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="178" to="179">
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="179" to="180">
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="180" to="181">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="181" to="93">
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="182" to="183">
<condition id="1273">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="182" to="190">
<condition id="1274">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="182" to="271">
<condition id="1376">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="183" to="184">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="184" to="185">
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="185" to="186">
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="186" to="187">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="187" to="188">
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="188" to="189">
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="189" to="190">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="190" to="191">
<condition id="1283">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="190" to="198">
<condition id="1284">
<or_exp><and_exp><literal name="tmp_7_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="191" to="192">
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="192" to="193">
<condition id="1287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="193" to="194">
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="194" to="195">
<condition id="1289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="195" to="196">
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="196" to="197">
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="197" to="198">
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="198" to="199">
<condition id="1293">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="198" to="207">
<condition id="1294">
<or_exp><and_exp><literal name="tmp_7_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="199" to="200">
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="200" to="201">
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="201" to="202">
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="202" to="203">
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="203" to="204">
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="204" to="205">
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="205" to="206">
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="206" to="207">
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="207" to="208">
<condition id="1303">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="207" to="216">
<condition id="1304">
<or_exp><and_exp><literal name="tmp_7_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="208" to="209">
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="209" to="210">
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="210" to="211">
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="211" to="212">
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="212" to="213">
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="213" to="214">
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="214" to="215">
<condition id="1311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="215" to="216">
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="216" to="217">
<condition id="1313">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="216" to="225">
<condition id="1314">
<or_exp><and_exp><literal name="tmp_7_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="217" to="218">
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="218" to="219">
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="219" to="220">
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="220" to="221">
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="221" to="222">
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="222" to="223">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="223" to="224">
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="224" to="225">
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="225" to="226">
<condition id="1323">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="225" to="234">
<condition id="1324">
<or_exp><and_exp><literal name="tmp_7_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="226" to="227">
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="227" to="228">
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="228" to="229">
<condition id="1327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="229" to="230">
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="230" to="231">
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="231" to="232">
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="232" to="233">
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="233" to="234">
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="234" to="235">
<condition id="1333">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="234" to="243">
<condition id="1334">
<or_exp><and_exp><literal name="tmp_7_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="235" to="236">
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="236" to="237">
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="237" to="238">
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="238" to="239">
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="239" to="240">
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="240" to="241">
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="241" to="242">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="242" to="243">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="243" to="244">
<condition id="1343">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="243" to="252">
<condition id="1344">
<or_exp><and_exp><literal name="tmp_7_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="244" to="245">
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="245" to="246">
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="246" to="247">
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="247" to="248">
<condition id="1348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="248" to="249">
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="249" to="250">
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="250" to="251">
<condition id="1351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="251" to="252">
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="252" to="253">
<condition id="1353">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="252" to="261">
<condition id="1354">
<or_exp><and_exp><literal name="tmp_7_2_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="253" to="254">
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="254" to="255">
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="255" to="256">
<condition id="1357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="256" to="257">
<condition id="1358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="257" to="258">
<condition id="1359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="258" to="259">
<condition id="1360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="259" to="260">
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="260" to="261">
<condition id="1362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="261" to="262">
<condition id="1363">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="261" to="270">
<condition id="1364">
<or_exp><and_exp><literal name="tmp_7_2_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="262" to="263">
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="263" to="264">
<condition id="1367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="264" to="265">
<condition id="1368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="265" to="266">
<condition id="1369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="266" to="267">
<condition id="1370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="267" to="268">
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="268" to="269">
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="269" to="270">
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="270" to="182">
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="271" to="272">
<condition id="1379">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="271" to="279">
<condition id="1380">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="271" to="360">
<condition id="1482">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="272" to="273">
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="273" to="274">
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="274" to="275">
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="275" to="276">
<condition id="1385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="276" to="277">
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="277" to="278">
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="278" to="279">
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="279" to="280">
<condition id="1389">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="279" to="287">
<condition id="1390">
<or_exp><and_exp><literal name="tmp_7_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="280" to="281">
<condition id="1392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="281" to="282">
<condition id="1393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="282" to="283">
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="283" to="284">
<condition id="1395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="284" to="285">
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="285" to="286">
<condition id="1397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="286" to="287">
<condition id="1398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="287" to="288">
<condition id="1399">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="287" to="296">
<condition id="1400">
<or_exp><and_exp><literal name="tmp_7_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="288" to="289">
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="289" to="290">
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="290" to="291">
<condition id="1403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="291" to="292">
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="292" to="293">
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="293" to="294">
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="294" to="295">
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="295" to="296">
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="296" to="297">
<condition id="1409">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="296" to="305">
<condition id="1410">
<or_exp><and_exp><literal name="tmp_7_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="297" to="298">
<condition id="1411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="298" to="299">
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="299" to="300">
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="300" to="301">
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="301" to="302">
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="302" to="303">
<condition id="1416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="303" to="304">
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="304" to="305">
<condition id="1418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="305" to="306">
<condition id="1419">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="305" to="314">
<condition id="1420">
<or_exp><and_exp><literal name="tmp_7_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="306" to="307">
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="307" to="308">
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="308" to="309">
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="309" to="310">
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="310" to="311">
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="311" to="312">
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="312" to="313">
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="313" to="314">
<condition id="1428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="314" to="315">
<condition id="1429">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="314" to="323">
<condition id="1430">
<or_exp><and_exp><literal name="tmp_7_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="315" to="316">
<condition id="1431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="316" to="317">
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="317" to="318">
<condition id="1433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="318" to="319">
<condition id="1434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="319" to="320">
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="320" to="321">
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="321" to="322">
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="322" to="323">
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="323" to="324">
<condition id="1439">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="323" to="332">
<condition id="1440">
<or_exp><and_exp><literal name="tmp_7_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="324" to="325">
<condition id="1441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="325" to="326">
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="326" to="327">
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="327" to="328">
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="328" to="329">
<condition id="1445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="329" to="330">
<condition id="1446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="330" to="331">
<condition id="1447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="331" to="332">
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="332" to="333">
<condition id="1449">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="332" to="341">
<condition id="1450">
<or_exp><and_exp><literal name="tmp_7_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="333" to="334">
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="334" to="335">
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="335" to="336">
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="336" to="337">
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="337" to="338">
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="338" to="339">
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="339" to="340">
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="340" to="341">
<condition id="1458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="341" to="342">
<condition id="1459">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="341" to="350">
<condition id="1460">
<or_exp><and_exp><literal name="tmp_7_3_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="342" to="343">
<condition id="1461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="343" to="344">
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="344" to="345">
<condition id="1463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="345" to="346">
<condition id="1464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="346" to="347">
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="347" to="348">
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="348" to="349">
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="349" to="350">
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="350" to="351">
<condition id="1469">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="350" to="359">
<condition id="1470">
<or_exp><and_exp><literal name="tmp_7_3_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="351" to="352">
<condition id="1472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="352" to="353">
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="353" to="354">
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="354" to="355">
<condition id="1475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="355" to="356">
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="356" to="357">
<condition id="1477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="357" to="358">
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="358" to="359">
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="359" to="271">
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="360" to="361">
<condition id="1485">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="360" to="368">
<condition id="1486">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="360" to="3">
<condition id="1589">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="361" to="362">
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="362" to="363">
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="363" to="364">
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="364" to="365">
<condition id="1491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="365" to="366">
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="366" to="367">
<condition id="1493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="367" to="368">
<condition id="1494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="368" to="369">
<condition id="1495">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="368" to="376">
<condition id="1496">
<or_exp><and_exp><literal name="tmp_7_4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="369" to="370">
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="370" to="371">
<condition id="1499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="371" to="372">
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="372" to="373">
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="373" to="374">
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="374" to="375">
<condition id="1503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="375" to="376">
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="376" to="377">
<condition id="1505">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="376" to="385">
<condition id="1506">
<or_exp><and_exp><literal name="tmp_7_4_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="377" to="378">
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="378" to="379">
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="379" to="380">
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="380" to="381">
<condition id="1510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="381" to="382">
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="382" to="383">
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="383" to="384">
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="384" to="385">
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="385" to="386">
<condition id="1515">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="385" to="394">
<condition id="1516">
<or_exp><and_exp><literal name="tmp_7_4_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="386" to="387">
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="387" to="388">
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="388" to="389">
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="389" to="390">
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="390" to="391">
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="391" to="392">
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="392" to="393">
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="393" to="394">
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="394" to="395">
<condition id="1525">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="394" to="403">
<condition id="1526">
<or_exp><and_exp><literal name="tmp_7_4_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="395" to="396">
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="396" to="397">
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="397" to="398">
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="398" to="399">
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="399" to="400">
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="400" to="401">
<condition id="1532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="401" to="402">
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="402" to="403">
<condition id="1534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="403" to="404">
<condition id="1535">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="403" to="412">
<condition id="1536">
<or_exp><and_exp><literal name="tmp_7_4_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="404" to="405">
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="405" to="406">
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="406" to="407">
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="407" to="408">
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="408" to="409">
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="409" to="410">
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="410" to="411">
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="411" to="412">
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="412" to="413">
<condition id="1545">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="412" to="421">
<condition id="1546">
<or_exp><and_exp><literal name="tmp_7_4_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="413" to="414">
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="414" to="415">
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="415" to="416">
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="416" to="417">
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="417" to="418">
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="418" to="419">
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="419" to="420">
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="420" to="421">
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="421" to="422">
<condition id="1555">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="421" to="430">
<condition id="1556">
<or_exp><and_exp><literal name="tmp_7_4_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="422" to="423">
<condition id="1557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="423" to="424">
<condition id="1558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="424" to="425">
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="425" to="426">
<condition id="1560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="426" to="427">
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="427" to="428">
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="428" to="429">
<condition id="1563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="429" to="430">
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="430" to="431">
<condition id="1565">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="430" to="439">
<condition id="1566">
<or_exp><and_exp><literal name="tmp_7_4_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="431" to="432">
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="432" to="433">
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="433" to="434">
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="434" to="435">
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="435" to="436">
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="436" to="437">
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="437" to="438">
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="438" to="439">
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="439" to="440">
<condition id="1575">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="439" to="448">
<condition id="1576">
<or_exp><and_exp><literal name="tmp_7_4_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="440" to="441">
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="441" to="442">
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="442" to="443">
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="443" to="444">
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="444" to="445">
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="445" to="446">
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="446" to="447">
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="447" to="448">
<condition id="1585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="448" to="360">
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i64]* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %tmp = icmp eq i8 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %tmp_1 = icmp eq i8 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_3 = icmp eq i8 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp1 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp_4 = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_4, label %.preheader, label %.loopexit3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i7 [ %i_1, %69 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i14 [ %next_mul, %69 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:2  %phi_mul1 = phi i14 [ %next_mul4, %69 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:3  %phi_mul2 = phi i14 [ %next_mul3, %69 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:4  %phi_mul3 = phi i14 [ %next_mul2, %69 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:5  %phi_mul4 = phi i14 [ %next_mul1, %69 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %next_mul1 = add i14 %phi_mul4, 100

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:7  %next_mul2 = add i14 %phi_mul3, 100

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:8  %next_mul3 = add i14 %phi_mul2, 100

]]></node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:9  %next_mul4 = add i14 %phi_mul1, 100

]]></node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:10  %next_mul = add i14 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="7">
<![CDATA[
.preheader:11  %i_cast = zext i7 %i to i8

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:12  %exitcond2 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:14  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:15  br i1 %exitcond2, label %.loopexit3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_5 = icmp ult i8 %i_cast, %mC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="0">
<![CDATA[
.loopexit3:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j = phi i7 [ 0, %1 ], [ %j_1_4, %.loopexit.4 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="7">
<![CDATA[
:1  %j_cast = zext i7 %j to i8

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond1 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %69, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = icmp ult i8 %j_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_9 = and i1 %tmp_5, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_9, label %16, label %.loopexit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_trn_cast = zext i7 %j to i14

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr8 = add i14 %tmp_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_6 = zext i14 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store i64 0, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k = phi i7 [ 0, %16 ], [ %k_1_0_9, %._crit_edge.0.9 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="7">
<![CDATA[
:1  %k_cast = zext i7 %k to i8

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond = icmp eq i7 %k, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.loopexit.0, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_s = icmp ult i8 %k_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_s, label %6, label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_12_trn_cast1 = zext i7 %k to i14

]]></node>
<StgValue><ssdm name="tmp_12_trn_cast1"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_12_trn_cast = zext i7 %k to i14

]]></node>
<StgValue><ssdm name="tmp_12_trn_cast"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr9 = add i14 %tmp_12_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_11 = zext i14 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr2 = mul i14 %tmp_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr3 = add i14 %tmp_trn_cast, %p_addr2

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_12 = zext i14 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.0:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_8) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.0:1  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.0:2  %j_1_cast = zext i7 %j_1 to i8

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.0:3  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.0:4  %tmp_8_1 = icmp ult i8 %j_1_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.0:5  %tmp_9_1 = and i1 %tmp_5, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.0:6  br i1 %tmp_9_1, label %29, label %.loopexit.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_1_trn_cast = zext i7 %j_1 to i14

]]></node>
<StgValue><ssdm name="tmp_1_trn_cast"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr = add i14 %tmp_1_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_19 = zext i14 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr_1 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store i64 0, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="542" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="544" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="545" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="546" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="547" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="548" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="550" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_15 = sext i32 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_16 = add nsw i64 %C_load, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_16, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.0:0  %k_1_0_s = or i7 %k, 1

]]></node>
<StgValue><ssdm name="k_1_0_s"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.0:1  %k_1_0_cast = zext i7 %k_1_0_s to i8

]]></node>
<StgValue><ssdm name="k_1_0_cast"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0:2  %tmp_7_0_1 = icmp ult i8 %k_1_0_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0:3  br i1 %tmp_7_0_1, label %7, label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_1_trn_cast1 = zext i7 %k_1_0_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_1_trn_cast1"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_1_trn_cast = zext i7 %k_1_0_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_1_trn_cast"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr5 = add i14 %tmp_10_0_1_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_20 = zext i14 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_1 = load i32* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr6 = mul i14 %tmp_10_0_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr11 = add i14 %tmp_trn_cast, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_21 = zext i14 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_1 = load i32* %B_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="571" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_1 = load i32* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_1 = load i32* %B_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="573" st_id="14" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="574" st_id="15" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="575" st_id="16" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="576" st_id="17" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="577" st_id="18" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_1 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="579" st_id="19" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_1 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="581" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_1 = sext i32 %tmp_11_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_1"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_1 = add nsw i64 %C_load_1, %tmp_12_0_1

]]></node>
<StgValue><ssdm name="tmp_13_0_1"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_1, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.1:0  %k_1_0_1 = add i7 %k, 2

]]></node>
<StgValue><ssdm name="k_1_0_1"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.1:1  %k_1_0_1_cast = zext i7 %k_1_0_1 to i8

]]></node>
<StgValue><ssdm name="k_1_0_1_cast"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1:2  %tmp_7_0_2 = icmp ult i8 %k_1_0_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:3  br i1 %tmp_7_0_2, label %8, label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="589" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_2_trn_cast1 = zext i7 %k_1_0_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_2_trn_cast1"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_2_trn_cast = zext i7 %k_1_0_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_2_trn_cast"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr12 = add i14 %tmp_10_0_2_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_22 = zext i14 %p_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_2 = load i32* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr14 = mul i14 %tmp_10_0_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr15 = add i14 %tmp_trn_cast, %p_addr14

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_23 = zext i14 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_2 = load i32* %B_addr_2, align 4

]]></node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="600" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_2 = load i32* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_2 = load i32* %B_addr_2, align 4

]]></node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="602" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="603" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="604" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="605" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="606" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_2 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="608" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_2 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="610" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_2 = sext i32 %tmp_11_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_2"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_2 = add nsw i64 %C_load_2, %tmp_12_0_2

]]></node>
<StgValue><ssdm name="tmp_13_0_2"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_2, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.2:0  %k_1_0_2 = add i7 %k, 3

]]></node>
<StgValue><ssdm name="k_1_0_2"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.2:1  %k_1_0_2_cast = zext i7 %k_1_0_2 to i8

]]></node>
<StgValue><ssdm name="k_1_0_2_cast"/></StgValue>
</operation>

<operation id="616" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.2:2  %tmp_7_0_3 = icmp ult i8 %k_1_0_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2:3  br i1 %tmp_7_0_3, label %9, label %._crit_edge.0.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_3_trn_cast1 = zext i7 %k_1_0_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_3_trn_cast1"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_3_trn_cast = zext i7 %k_1_0_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_3_trn_cast"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr23 = add i14 %tmp_10_0_3_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_24 = zext i14 %p_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_4 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_4 = load i32* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="624" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr24 = mul i14 %tmp_10_0_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="625" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr26 = add i14 %tmp_trn_cast, %p_addr24

]]></node>
<StgValue><ssdm name="p_addr26"/></StgValue>
</operation>

<operation id="626" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_25 = zext i14 %p_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="627" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_4 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="628" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_4 = load i32* %B_addr_4, align 4

]]></node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="629" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_4 = load i32* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_4 = load i32* %B_addr_4, align 4

]]></node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="631" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="632" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="633" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="634" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="635" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="636" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_4 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="637" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="638" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_4 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="639" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_3 = sext i32 %tmp_11_0_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_3"/></StgValue>
</operation>

<operation id="640" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_3 = add nsw i64 %C_load_4, %tmp_12_0_3

]]></node>
<StgValue><ssdm name="tmp_13_0_3"/></StgValue>
</operation>

<operation id="641" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_3, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.3:0  %k_1_0_3 = add i7 %k, 4

]]></node>
<StgValue><ssdm name="k_1_0_3"/></StgValue>
</operation>

<operation id="644" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.3:1  %k_1_0_3_cast = zext i7 %k_1_0_3 to i8

]]></node>
<StgValue><ssdm name="k_1_0_3_cast"/></StgValue>
</operation>

<operation id="645" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.3:2  %tmp_7_0_4 = icmp ult i8 %k_1_0_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_4"/></StgValue>
</operation>

<operation id="646" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3:3  br i1 %tmp_7_0_4, label %10, label %._crit_edge.0.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="647" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_4_trn_cast1 = zext i7 %k_1_0_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_4_trn_cast1"/></StgValue>
</operation>

<operation id="648" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_4_trn_cast = zext i7 %k_1_0_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_4_trn_cast"/></StgValue>
</operation>

<operation id="649" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr32 = add i14 %tmp_10_0_4_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr32"/></StgValue>
</operation>

<operation id="650" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_28 = zext i14 %p_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="651" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_6 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="652" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_6 = load i32* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="653" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr33 = mul i14 %tmp_10_0_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr33"/></StgValue>
</operation>

<operation id="654" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr35 = add i14 %tmp_trn_cast, %p_addr33

]]></node>
<StgValue><ssdm name="p_addr35"/></StgValue>
</operation>

<operation id="655" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_29 = zext i14 %p_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="656" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_6 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="657" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_6 = load i32* %B_addr_6, align 4

]]></node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="658" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_6 = load i32* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="659" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_6 = load i32* %B_addr_6, align 4

]]></node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="660" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="661" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="662" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="663" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="664" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>

<operation id="665" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_6 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="666" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>

<operation id="667" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_6 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="668" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_4 = sext i32 %tmp_11_0_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_4"/></StgValue>
</operation>

<operation id="669" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_4 = add nsw i64 %C_load_6, %tmp_12_0_4

]]></node>
<StgValue><ssdm name="tmp_13_0_4"/></StgValue>
</operation>

<operation id="670" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_4, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.4:0  %k_1_0_4 = add i7 %k, 5

]]></node>
<StgValue><ssdm name="k_1_0_4"/></StgValue>
</operation>

<operation id="673" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.4:1  %k_1_0_4_cast = zext i7 %k_1_0_4 to i8

]]></node>
<StgValue><ssdm name="k_1_0_4_cast"/></StgValue>
</operation>

<operation id="674" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.4:2  %tmp_7_0_5 = icmp ult i8 %k_1_0_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_5"/></StgValue>
</operation>

<operation id="675" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4:3  br i1 %tmp_7_0_5, label %11, label %._crit_edge.0.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="676" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_5_trn_cast1 = zext i7 %k_1_0_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_5_trn_cast1"/></StgValue>
</operation>

<operation id="677" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_5_trn_cast = zext i7 %k_1_0_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_5_trn_cast"/></StgValue>
</operation>

<operation id="678" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr41 = add i14 %tmp_10_0_5_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr41"/></StgValue>
</operation>

<operation id="679" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_33 = zext i14 %p_addr41 to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="680" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_8 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_33

]]></node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="681" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_8 = load i32* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="682" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr42 = mul i14 %tmp_10_0_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr42"/></StgValue>
</operation>

<operation id="683" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr44 = add i14 %tmp_trn_cast, %p_addr42

]]></node>
<StgValue><ssdm name="p_addr44"/></StgValue>
</operation>

<operation id="684" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_34 = zext i14 %p_addr44 to i64

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="685" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_8 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="686" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_8 = load i32* %B_addr_8, align 4

]]></node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="687" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_8 = load i32* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="688" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_8 = load i32* %B_addr_8, align 4

]]></node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="689" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="690" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="691" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="692" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="693" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>

<operation id="694" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_8 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="695" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>

<operation id="696" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_8 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="697" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_5 = sext i32 %tmp_11_0_5 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_5"/></StgValue>
</operation>

<operation id="698" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_5 = add nsw i64 %C_load_8, %tmp_12_0_5

]]></node>
<StgValue><ssdm name="tmp_13_0_5"/></StgValue>
</operation>

<operation id="699" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_5, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.5:0  %k_1_0_5 = add i7 %k, 6

]]></node>
<StgValue><ssdm name="k_1_0_5"/></StgValue>
</operation>

<operation id="702" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.5:1  %k_1_0_5_cast = zext i7 %k_1_0_5 to i8

]]></node>
<StgValue><ssdm name="k_1_0_5_cast"/></StgValue>
</operation>

<operation id="703" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.5:2  %tmp_7_0_6 = icmp ult i8 %k_1_0_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_6"/></StgValue>
</operation>

<operation id="704" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5:3  br i1 %tmp_7_0_6, label %12, label %._crit_edge.0.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="705" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_6_trn_cast1 = zext i7 %k_1_0_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_6_trn_cast1"/></StgValue>
</operation>

<operation id="706" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_6_trn_cast = zext i7 %k_1_0_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_6_trn_cast"/></StgValue>
</operation>

<operation id="707" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr53 = add i14 %tmp_10_0_6_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr53"/></StgValue>
</operation>

<operation id="708" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_37 = zext i14 %p_addr53 to i64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="709" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_11 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_37

]]></node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="710" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_11 = load i32* %A_addr_11, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="711" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr54 = mul i14 %tmp_10_0_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr54"/></StgValue>
</operation>

<operation id="712" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr56 = add i14 %tmp_trn_cast, %p_addr54

]]></node>
<StgValue><ssdm name="p_addr56"/></StgValue>
</operation>

<operation id="713" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_38 = zext i14 %p_addr56 to i64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="714" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_11 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="715" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_11 = load i32* %B_addr_11, align 4

]]></node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="716" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_11 = load i32* %A_addr_11, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="717" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_11 = load i32* %B_addr_11, align 4

]]></node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="718" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="719" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="720" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="721" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="722" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>

<operation id="723" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_11 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="724" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>

<operation id="725" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_11 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="726" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_6 = sext i32 %tmp_11_0_6 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_6"/></StgValue>
</operation>

<operation id="727" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_6 = add nsw i64 %C_load_11, %tmp_12_0_6

]]></node>
<StgValue><ssdm name="tmp_13_0_6"/></StgValue>
</operation>

<operation id="728" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_6, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.6:0  %k_1_0_6 = add i7 %k, 7

]]></node>
<StgValue><ssdm name="k_1_0_6"/></StgValue>
</operation>

<operation id="731" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.6:1  %k_1_0_6_cast = zext i7 %k_1_0_6 to i8

]]></node>
<StgValue><ssdm name="k_1_0_6_cast"/></StgValue>
</operation>

<operation id="732" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.6:2  %tmp_7_0_7 = icmp ult i8 %k_1_0_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_7"/></StgValue>
</operation>

<operation id="733" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6:3  br i1 %tmp_7_0_7, label %13, label %._crit_edge.0.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="734" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_7_trn_cast1 = zext i7 %k_1_0_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_7_trn_cast1"/></StgValue>
</operation>

<operation id="735" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_7_trn_cast = zext i7 %k_1_0_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_7_trn_cast"/></StgValue>
</operation>

<operation id="736" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr62 = add i14 %tmp_10_0_7_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr62"/></StgValue>
</operation>

<operation id="737" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_41 = zext i14 %p_addr62 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="738" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_14 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="739" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_14 = load i32* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="740" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr63 = mul i14 %tmp_10_0_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr63"/></StgValue>
</operation>

<operation id="741" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr65 = add i14 %tmp_trn_cast, %p_addr63

]]></node>
<StgValue><ssdm name="p_addr65"/></StgValue>
</operation>

<operation id="742" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_42 = zext i14 %p_addr65 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="743" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_14 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="744" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_14 = load i32* %B_addr_14, align 4

]]></node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="745" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_14 = load i32* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="746" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_14 = load i32* %B_addr_14, align 4

]]></node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="747" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="748" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="749" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="750" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="751" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>

<operation id="752" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_14 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="753" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>

<operation id="754" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_14 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="755" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_7 = sext i32 %tmp_11_0_7 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_7"/></StgValue>
</operation>

<operation id="756" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_7 = add nsw i64 %C_load_14, %tmp_12_0_7

]]></node>
<StgValue><ssdm name="tmp_13_0_7"/></StgValue>
</operation>

<operation id="757" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_7, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.7:0  %k_1_0_7 = add i7 %k, 8

]]></node>
<StgValue><ssdm name="k_1_0_7"/></StgValue>
</operation>

<operation id="760" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.7:1  %k_1_0_7_cast = zext i7 %k_1_0_7 to i8

]]></node>
<StgValue><ssdm name="k_1_0_7_cast"/></StgValue>
</operation>

<operation id="761" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.7:2  %tmp_7_0_8 = icmp ult i8 %k_1_0_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_8"/></StgValue>
</operation>

<operation id="762" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7:3  br i1 %tmp_7_0_8, label %14, label %._crit_edge.0.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="763" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_8_trn_cast1 = zext i7 %k_1_0_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_8_trn_cast1"/></StgValue>
</operation>

<operation id="764" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_8_trn_cast = zext i7 %k_1_0_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_8_trn_cast"/></StgValue>
</operation>

<operation id="765" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr75 = add i14 %tmp_10_0_8_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr75"/></StgValue>
</operation>

<operation id="766" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_47 = zext i14 %p_addr75 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="767" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_17 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="768" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_17 = load i32* %A_addr_17, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="769" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr77 = mul i14 %tmp_10_0_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr77"/></StgValue>
</operation>

<operation id="770" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr78 = add i14 %tmp_trn_cast, %p_addr77

]]></node>
<StgValue><ssdm name="p_addr78"/></StgValue>
</operation>

<operation id="771" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_48 = zext i14 %p_addr78 to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="772" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_17 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="773" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_17 = load i32* %B_addr_17, align 4

]]></node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="774" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_17 = load i32* %A_addr_17, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="775" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_17 = load i32* %B_addr_17, align 4

]]></node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="776" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="777" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="778" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="779" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="780" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>

<operation id="781" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_17 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="782" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>

<operation id="783" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_17 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="784" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_8 = sext i32 %tmp_11_0_8 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_8"/></StgValue>
</operation>

<operation id="785" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_8 = add nsw i64 %C_load_17, %tmp_12_0_8

]]></node>
<StgValue><ssdm name="tmp_13_0_8"/></StgValue>
</operation>

<operation id="786" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_8, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.8:0  %k_1_0_8 = add i7 %k, 9

]]></node>
<StgValue><ssdm name="k_1_0_8"/></StgValue>
</operation>

<operation id="789" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.8:1  %k_1_0_8_cast = zext i7 %k_1_0_8 to i8

]]></node>
<StgValue><ssdm name="k_1_0_8_cast"/></StgValue>
</operation>

<operation id="790" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.8:2  %tmp_7_0_9 = icmp ult i8 %k_1_0_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_9"/></StgValue>
</operation>

<operation id="791" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8:3  br i1 %tmp_7_0_9, label %15, label %._crit_edge.0.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_9_trn_cast1 = zext i7 %k_1_0_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_9_trn_cast1"/></StgValue>
</operation>

<operation id="793" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_9_trn_cast = zext i7 %k_1_0_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_9_trn_cast"/></StgValue>
</operation>

<operation id="794" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr88 = add i14 %tmp_10_0_9_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr88"/></StgValue>
</operation>

<operation id="795" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr89 = mul i14 %tmp_10_0_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr89"/></StgValue>
</operation>

<operation id="796" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr90 = add i14 %tmp_trn_cast, %p_addr89

]]></node>
<StgValue><ssdm name="p_addr90"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="797" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_54 = zext i14 %p_addr88 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="798" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_21 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="799" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_21 = load i32* %A_addr_21, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="800" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_55 = zext i14 %p_addr90 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="801" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_21 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="802" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_21 = load i32* %B_addr_21, align 4

]]></node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="803" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_21 = load i32* %A_addr_21, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="804" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_21 = load i32* %B_addr_21, align 4

]]></node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="805" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="806" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="807" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="808" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="809" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>

<operation id="810" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_21 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="811" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>

<operation id="812" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_21 = load i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="813" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_0_9 = sext i32 %tmp_11_0_9 to i64

]]></node>
<StgValue><ssdm name="tmp_12_0_9"/></StgValue>
</operation>

<operation id="814" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_0_9 = add nsw i64 %C_load_21, %tmp_12_0_9

]]></node>
<StgValue><ssdm name="tmp_13_0_9"/></StgValue>
</operation>

<operation id="815" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_0_9, i64* %C_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.0.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.9:0  %k_1_0_9 = add i7 %k, 10

]]></node>
<StgValue><ssdm name="k_1_0_9"/></StgValue>
</operation>

<operation id="818" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.9:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="819" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i7 [ 0, %29 ], [ %k_1_1_9, %._crit_edge.1.9 ]

]]></node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="820" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="8" op_0_bw="7">
<![CDATA[
:1  %k_cast_6 = zext i7 %k_s to i8

]]></node>
<StgValue><ssdm name="k_cast_6"/></StgValue>
</operation>

<operation id="821" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="822" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_1 = icmp eq i7 %k_s, -28

]]></node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="823" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1, label %.loopexit.1, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_1 = icmp ult i8 %k_cast_6, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="826" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_1, label %19, label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_trn_cast1 = zext i7 %k_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_trn_cast1"/></StgValue>
</operation>

<operation id="828" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_trn_cast = zext i7 %k_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_trn_cast"/></StgValue>
</operation>

<operation id="829" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr18 = add i14 %tmp_10_1_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="830" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_26 = zext i14 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="831" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="832" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_3 = load i32* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="833" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr20 = mul i14 %tmp_10_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="834" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr21 = add i14 %tmp_1_trn_cast, %p_addr20

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>

<operation id="835" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_27 = zext i14 %p_addr21 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="836" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="837" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_3 = load i32* %B_addr_3, align 4

]]></node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="838" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.1:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="839" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.1:1  %j_1_1 = add i7 %j, 2

]]></node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="840" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.1:2  %j_1_1_cast = zext i7 %j_1_1 to i8

]]></node>
<StgValue><ssdm name="j_1_1_cast"/></StgValue>
</operation>

<operation id="841" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.1:3  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="842" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.1:4  %tmp_8_2 = icmp ult i8 %j_1_1_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="843" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.1:5  %tmp_9_2 = and i1 %tmp_5, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="844" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.1:6  br i1 %tmp_9_2, label %42, label %.loopexit.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_2_trn_cast = zext i7 %j_1_1 to i14

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="846" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr17 = add i14 %tmp_2_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="847" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_30 = zext i14 %p_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="848" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr_2 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="849" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store i64 0, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="851" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_3 = load i32* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="852" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_3 = load i32* %B_addr_3, align 4

]]></node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="853" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="854" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="855" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="856" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="857" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="858" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_3 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="859" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="860" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_3 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="861" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1 = sext i32 %tmp_11_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="862" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1 = add nsw i64 %C_load_3, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="863" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.0:0  %k_1_1_s = or i7 %k_s, 1

]]></node>
<StgValue><ssdm name="k_1_1_s"/></StgValue>
</operation>

<operation id="866" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.0:1  %k_1_1_cast = zext i7 %k_1_1_s to i8

]]></node>
<StgValue><ssdm name="k_1_1_cast"/></StgValue>
</operation>

<operation id="867" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0:2  %tmp_7_1_1 = icmp ult i8 %k_1_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="868" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:3  br i1 %tmp_7_1_1, label %20, label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_1_trn_cast1 = zext i7 %k_1_1_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_1_trn_cast1"/></StgValue>
</operation>

<operation id="870" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_1_trn_cast = zext i7 %k_1_1_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_1_trn_cast"/></StgValue>
</operation>

<operation id="871" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr27 = add i14 %tmp_10_1_1_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr27"/></StgValue>
</operation>

<operation id="872" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_31 = zext i14 %p_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="873" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_5 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="874" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_5 = load i32* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="875" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr29 = mul i14 %tmp_10_1_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr29"/></StgValue>
</operation>

<operation id="876" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr30 = add i14 %tmp_1_trn_cast, %p_addr29

]]></node>
<StgValue><ssdm name="p_addr30"/></StgValue>
</operation>

<operation id="877" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_32 = zext i14 %p_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="878" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_5 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="879" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_5 = load i32* %B_addr_5, align 4

]]></node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="880" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_5 = load i32* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="881" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_5 = load i32* %B_addr_5, align 4

]]></node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="882" st_id="103" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="883" st_id="104" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="884" st_id="105" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="885" st_id="106" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="886" st_id="107" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="887" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_5 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="888" st_id="108" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="889" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_5 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="890" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_1 = sext i32 %tmp_11_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="891" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_1 = add nsw i64 %C_load_5, %tmp_12_1_1

]]></node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="892" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_1, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.1:0  %k_1_1_1 = add i7 %k_s, 2

]]></node>
<StgValue><ssdm name="k_1_1_1"/></StgValue>
</operation>

<operation id="895" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.1:1  %k_1_1_1_cast = zext i7 %k_1_1_1 to i8

]]></node>
<StgValue><ssdm name="k_1_1_1_cast"/></StgValue>
</operation>

<operation id="896" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1:2  %tmp_7_1_2 = icmp ult i8 %k_1_1_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="897" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1:3  br i1 %tmp_7_1_2, label %21, label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="898" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_2_trn_cast1 = zext i7 %k_1_1_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_2_trn_cast1"/></StgValue>
</operation>

<operation id="899" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_2_trn_cast = zext i7 %k_1_1_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_2_trn_cast"/></StgValue>
</operation>

<operation id="900" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr36 = add i14 %tmp_10_1_2_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr36"/></StgValue>
</operation>

<operation id="901" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_35 = zext i14 %p_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="902" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_7 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="903" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_7 = load i32* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="904" st_id="110" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr38 = mul i14 %tmp_10_1_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr38"/></StgValue>
</operation>

<operation id="905" st_id="110" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr39 = add i14 %tmp_1_trn_cast, %p_addr38

]]></node>
<StgValue><ssdm name="p_addr39"/></StgValue>
</operation>

<operation id="906" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_36 = zext i14 %p_addr39 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="907" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_7 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="908" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_7 = load i32* %B_addr_7, align 4

]]></node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="909" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_7 = load i32* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="910" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_7 = load i32* %B_addr_7, align 4

]]></node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="911" st_id="112" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="912" st_id="113" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="913" st_id="114" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="914" st_id="115" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="915" st_id="116" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="916" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_7 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="917" st_id="117" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="918" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_7 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="919" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_2 = sext i32 %tmp_11_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_2"/></StgValue>
</operation>

<operation id="920" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_2 = add nsw i64 %C_load_7, %tmp_12_1_2

]]></node>
<StgValue><ssdm name="tmp_13_1_2"/></StgValue>
</operation>

<operation id="921" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_2, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.2:0  %k_1_1_2 = add i7 %k_s, 3

]]></node>
<StgValue><ssdm name="k_1_1_2"/></StgValue>
</operation>

<operation id="924" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.2:1  %k_1_1_2_cast = zext i7 %k_1_1_2 to i8

]]></node>
<StgValue><ssdm name="k_1_1_2_cast"/></StgValue>
</operation>

<operation id="925" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.2:2  %tmp_7_1_3 = icmp ult i8 %k_1_1_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_3"/></StgValue>
</operation>

<operation id="926" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2:3  br i1 %tmp_7_1_3, label %22, label %._crit_edge.1.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="927" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_3_trn_cast1 = zext i7 %k_1_1_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_3_trn_cast1"/></StgValue>
</operation>

<operation id="928" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_3_trn_cast = zext i7 %k_1_1_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_3_trn_cast"/></StgValue>
</operation>

<operation id="929" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr51 = add i14 %tmp_10_1_3_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr51"/></StgValue>
</operation>

<operation id="930" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_39 = zext i14 %p_addr51 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="931" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_10 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="932" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_10 = load i32* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="933" st_id="119" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr57 = mul i14 %tmp_10_1_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr57"/></StgValue>
</operation>

<operation id="934" st_id="119" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr59 = add i14 %tmp_1_trn_cast, %p_addr57

]]></node>
<StgValue><ssdm name="p_addr59"/></StgValue>
</operation>

<operation id="935" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_40 = zext i14 %p_addr59 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="936" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_10 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="937" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_10 = load i32* %B_addr_10, align 4

]]></node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="938" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_10 = load i32* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="939" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_10 = load i32* %B_addr_10, align 4

]]></node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="940" st_id="121" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="941" st_id="122" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="942" st_id="123" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="943" st_id="124" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="944" st_id="125" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="945" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_10 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="946" st_id="126" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="947" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_10 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="948" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_3 = sext i32 %tmp_11_1_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_3"/></StgValue>
</operation>

<operation id="949" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_3 = add nsw i64 %C_load_10, %tmp_12_1_3

]]></node>
<StgValue><ssdm name="tmp_13_1_3"/></StgValue>
</operation>

<operation id="950" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_3, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.3:0  %k_1_1_3 = add i7 %k_s, 4

]]></node>
<StgValue><ssdm name="k_1_1_3"/></StgValue>
</operation>

<operation id="953" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.3:1  %k_1_1_3_cast = zext i7 %k_1_1_3 to i8

]]></node>
<StgValue><ssdm name="k_1_1_3_cast"/></StgValue>
</operation>

<operation id="954" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.3:2  %tmp_7_1_4 = icmp ult i8 %k_1_1_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_4"/></StgValue>
</operation>

<operation id="955" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3:3  br i1 %tmp_7_1_4, label %23, label %._crit_edge.1.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="956" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_4_trn_cast1 = zext i7 %k_1_1_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_4_trn_cast1"/></StgValue>
</operation>

<operation id="957" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_4_trn_cast = zext i7 %k_1_1_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_4_trn_cast"/></StgValue>
</operation>

<operation id="958" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr69 = add i14 %tmp_10_1_4_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr69"/></StgValue>
</operation>

<operation id="959" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_45 = zext i14 %p_addr69 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="960" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_13 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="961" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_13 = load i32* %A_addr_13, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="962" st_id="128" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr71 = mul i14 %tmp_10_1_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr71"/></StgValue>
</operation>

<operation id="963" st_id="128" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr72 = add i14 %tmp_1_trn_cast, %p_addr71

]]></node>
<StgValue><ssdm name="p_addr72"/></StgValue>
</operation>

<operation id="964" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_46 = zext i14 %p_addr72 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="965" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_13 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="966" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_13 = load i32* %B_addr_13, align 4

]]></node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="967" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_13 = load i32* %A_addr_13, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="968" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_13 = load i32* %B_addr_13, align 4

]]></node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="969" st_id="130" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="970" st_id="131" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="971" st_id="132" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="972" st_id="133" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="973" st_id="134" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>

<operation id="974" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_13 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="975" st_id="135" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>

<operation id="976" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_13 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="977" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_4 = sext i32 %tmp_11_1_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_4"/></StgValue>
</operation>

<operation id="978" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_4 = add nsw i64 %C_load_13, %tmp_12_1_4

]]></node>
<StgValue><ssdm name="tmp_13_1_4"/></StgValue>
</operation>

<operation id="979" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_4, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.4:0  %k_1_1_4 = add i7 %k_s, 5

]]></node>
<StgValue><ssdm name="k_1_1_4"/></StgValue>
</operation>

<operation id="982" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.4:1  %k_1_1_4_cast = zext i7 %k_1_1_4 to i8

]]></node>
<StgValue><ssdm name="k_1_1_4_cast"/></StgValue>
</operation>

<operation id="983" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.4:2  %tmp_7_1_5 = icmp ult i8 %k_1_1_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_5"/></StgValue>
</operation>

<operation id="984" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4:3  br i1 %tmp_7_1_5, label %24, label %._crit_edge.1.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="985" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_5_trn_cast1 = zext i7 %k_1_1_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_5_trn_cast1"/></StgValue>
</operation>

<operation id="986" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_5_trn_cast = zext i7 %k_1_1_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_5_trn_cast"/></StgValue>
</operation>

<operation id="987" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr82 = add i14 %tmp_10_1_5_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr82"/></StgValue>
</operation>

<operation id="988" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_52 = zext i14 %p_addr82 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="989" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_16 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="990" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_16 = load i32* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="991" st_id="137" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr83 = mul i14 %tmp_10_1_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr83"/></StgValue>
</operation>

<operation id="992" st_id="137" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr84 = add i14 %tmp_1_trn_cast, %p_addr83

]]></node>
<StgValue><ssdm name="p_addr84"/></StgValue>
</operation>

<operation id="993" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_53 = zext i14 %p_addr84 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="994" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_16 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="995" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_16 = load i32* %B_addr_16, align 4

]]></node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="996" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_16 = load i32* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="997" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_16 = load i32* %B_addr_16, align 4

]]></node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="998" st_id="139" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="999" st_id="140" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1000" st_id="141" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1001" st_id="142" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1002" st_id="143" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>

<operation id="1003" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_16 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1004" st_id="144" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>

<operation id="1005" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_16 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1006" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_5 = sext i32 %tmp_11_1_5 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_5"/></StgValue>
</operation>

<operation id="1007" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_5 = add nsw i64 %C_load_16, %tmp_12_1_5

]]></node>
<StgValue><ssdm name="tmp_13_1_5"/></StgValue>
</operation>

<operation id="1008" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_5, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.5:0  %k_1_1_5 = add i7 %k_s, 6

]]></node>
<StgValue><ssdm name="k_1_1_5"/></StgValue>
</operation>

<operation id="1011" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.5:1  %k_1_1_5_cast = zext i7 %k_1_1_5 to i8

]]></node>
<StgValue><ssdm name="k_1_1_5_cast"/></StgValue>
</operation>

<operation id="1012" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.5:2  %tmp_7_1_6 = icmp ult i8 %k_1_1_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_6"/></StgValue>
</operation>

<operation id="1013" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5:3  br i1 %tmp_7_1_6, label %25, label %._crit_edge.1.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1014" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_6_trn_cast1 = zext i7 %k_1_1_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_6_trn_cast1"/></StgValue>
</operation>

<operation id="1015" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_6_trn_cast = zext i7 %k_1_1_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_6_trn_cast"/></StgValue>
</operation>

<operation id="1016" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr95 = add i14 %tmp_10_1_6_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr95"/></StgValue>
</operation>

<operation id="1017" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_58 = zext i14 %p_addr95 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1018" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_20 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="1019" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_20 = load i32* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="1020" st_id="146" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr96 = mul i14 %tmp_10_1_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr96"/></StgValue>
</operation>

<operation id="1021" st_id="146" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr98 = add i14 %tmp_1_trn_cast, %p_addr96

]]></node>
<StgValue><ssdm name="p_addr98"/></StgValue>
</operation>

<operation id="1022" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_59 = zext i14 %p_addr98 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1023" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_20 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="1024" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_20 = load i32* %B_addr_20, align 4

]]></node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1025" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_20 = load i32* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="1026" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_20 = load i32* %B_addr_20, align 4

]]></node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1027" st_id="148" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1028" st_id="149" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1029" st_id="150" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1030" st_id="151" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1031" st_id="152" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>

<operation id="1032" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_20 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1033" st_id="153" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>

<operation id="1034" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_20 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1035" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_6 = sext i32 %tmp_11_1_6 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_6"/></StgValue>
</operation>

<operation id="1036" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_6 = add nsw i64 %C_load_20, %tmp_12_1_6

]]></node>
<StgValue><ssdm name="tmp_13_1_6"/></StgValue>
</operation>

<operation id="1037" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_6, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.6:0  %k_1_1_6 = add i7 %k_s, 7

]]></node>
<StgValue><ssdm name="k_1_1_6"/></StgValue>
</operation>

<operation id="1040" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.6:1  %k_1_1_6_cast = zext i7 %k_1_1_6 to i8

]]></node>
<StgValue><ssdm name="k_1_1_6_cast"/></StgValue>
</operation>

<operation id="1041" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.6:2  %tmp_7_1_7 = icmp ult i8 %k_1_1_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_7"/></StgValue>
</operation>

<operation id="1042" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6:3  br i1 %tmp_7_1_7, label %26, label %._crit_edge.1.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1043" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_7_trn_cast1 = zext i7 %k_1_1_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_7_trn_cast1"/></StgValue>
</operation>

<operation id="1044" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_7_trn_cast = zext i7 %k_1_1_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_7_trn_cast"/></StgValue>
</operation>

<operation id="1045" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr97 = add i14 %tmp_10_1_7_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr97"/></StgValue>
</operation>

<operation id="1046" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_62 = zext i14 %p_addr97 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1047" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_24 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="1048" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_24 = load i32* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="1049" st_id="155" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr101 = mul i14 %tmp_10_1_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr101"/></StgValue>
</operation>

<operation id="1050" st_id="155" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr102 = add i14 %tmp_1_trn_cast, %p_addr101

]]></node>
<StgValue><ssdm name="p_addr102"/></StgValue>
</operation>

<operation id="1051" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_63 = zext i14 %p_addr102 to i64

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1052" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_24 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_63

]]></node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="1053" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_24 = load i32* %B_addr_24, align 4

]]></node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1054" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_24 = load i32* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="1055" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_24 = load i32* %B_addr_24, align 4

]]></node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1056" st_id="157" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1057" st_id="158" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1058" st_id="159" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1059" st_id="160" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1060" st_id="161" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>

<operation id="1061" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_24 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1062" st_id="162" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>

<operation id="1063" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_24 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1064" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_7 = sext i32 %tmp_11_1_7 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_7"/></StgValue>
</operation>

<operation id="1065" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_7 = add nsw i64 %C_load_24, %tmp_12_1_7

]]></node>
<StgValue><ssdm name="tmp_13_1_7"/></StgValue>
</operation>

<operation id="1066" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_7, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.7:0  %k_1_1_7 = add i7 %k_s, 8

]]></node>
<StgValue><ssdm name="k_1_1_7"/></StgValue>
</operation>

<operation id="1069" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.7:1  %k_1_1_7_cast = zext i7 %k_1_1_7 to i8

]]></node>
<StgValue><ssdm name="k_1_1_7_cast"/></StgValue>
</operation>

<operation id="1070" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.7:2  %tmp_7_1_8 = icmp ult i8 %k_1_1_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_8"/></StgValue>
</operation>

<operation id="1071" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7:3  br i1 %tmp_7_1_8, label %27, label %._crit_edge.1.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1072" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_8_trn_cast1 = zext i7 %k_1_1_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_8_trn_cast1"/></StgValue>
</operation>

<operation id="1073" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_8_trn_cast = zext i7 %k_1_1_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_8_trn_cast"/></StgValue>
</operation>

<operation id="1074" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr94 = add i14 %tmp_10_1_8_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr94"/></StgValue>
</operation>

<operation id="1075" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_68 = zext i14 %p_addr94 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1076" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_27 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="1077" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_27 = load i32* %A_addr_27, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="1078" st_id="164" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr107 = mul i14 %tmp_10_1_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr107"/></StgValue>
</operation>

<operation id="1079" st_id="164" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr108 = add i14 %tmp_1_trn_cast, %p_addr107

]]></node>
<StgValue><ssdm name="p_addr108"/></StgValue>
</operation>

<operation id="1080" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_69 = zext i14 %p_addr108 to i64

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1081" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_27 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="1082" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_27 = load i32* %B_addr_27, align 4

]]></node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1083" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_27 = load i32* %A_addr_27, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="1084" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_27 = load i32* %B_addr_27, align 4

]]></node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1085" st_id="166" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1086" st_id="167" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1087" st_id="168" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1088" st_id="169" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1089" st_id="170" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>

<operation id="1090" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_27 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1091" st_id="171" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>

<operation id="1092" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_27 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1093" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_8 = sext i32 %tmp_11_1_8 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_8"/></StgValue>
</operation>

<operation id="1094" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_8 = add nsw i64 %C_load_27, %tmp_12_1_8

]]></node>
<StgValue><ssdm name="tmp_13_1_8"/></StgValue>
</operation>

<operation id="1095" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_8, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.8:0  %k_1_1_8 = add i7 %k_s, 9

]]></node>
<StgValue><ssdm name="k_1_1_8"/></StgValue>
</operation>

<operation id="1098" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.8:1  %k_1_1_8_cast = zext i7 %k_1_1_8 to i8

]]></node>
<StgValue><ssdm name="k_1_1_8_cast"/></StgValue>
</operation>

<operation id="1099" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.8:2  %tmp_7_1_9 = icmp ult i8 %k_1_1_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_9"/></StgValue>
</operation>

<operation id="1100" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8:3  br i1 %tmp_7_1_9, label %28, label %._crit_edge.1.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_9_trn_cast1 = zext i7 %k_1_1_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_9_trn_cast1"/></StgValue>
</operation>

<operation id="1102" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_9_trn_cast = zext i7 %k_1_1_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_9_trn_cast"/></StgValue>
</operation>

<operation id="1103" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr91 = add i14 %tmp_10_1_9_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr91"/></StgValue>
</operation>

<operation id="1104" st_id="172" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr114 = mul i14 %tmp_10_1_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr114"/></StgValue>
</operation>

<operation id="1105" st_id="172" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr115 = add i14 %tmp_1_trn_cast, %p_addr114

]]></node>
<StgValue><ssdm name="p_addr115"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1106" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_75 = zext i14 %p_addr91 to i64

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1107" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_31 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_75

]]></node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="1108" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_31 = load i32* %A_addr_31, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="1109" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_76 = zext i14 %p_addr115 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1110" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_31 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="1111" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_31 = load i32* %B_addr_31, align 4

]]></node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1112" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_31 = load i32* %A_addr_31, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="1113" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_31 = load i32* %B_addr_31, align 4

]]></node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1114" st_id="175" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1115" st_id="176" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1116" st_id="177" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1117" st_id="178" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1118" st_id="179" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>

<operation id="1119" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_31 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1120" st_id="180" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>

<operation id="1121" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_31 = load i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1122" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_1_9 = sext i32 %tmp_11_1_9 to i64

]]></node>
<StgValue><ssdm name="tmp_12_1_9"/></StgValue>
</operation>

<operation id="1123" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_1_9 = add nsw i64 %C_load_31, %tmp_12_1_9

]]></node>
<StgValue><ssdm name="tmp_13_1_9"/></StgValue>
</operation>

<operation id="1124" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_1_9, i64* %C_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.1.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.9:0  %k_1_1_9 = add i7 %k_s, 10

]]></node>
<StgValue><ssdm name="k_1_1_9"/></StgValue>
</operation>

<operation id="1127" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1.9:1  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1128" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_2 = phi i7 [ 0, %42 ], [ %k_1_2_9, %._crit_edge.2.9 ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1129" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="8" op_0_bw="7">
<![CDATA[
:1  %k_2_cast = zext i7 %k_2 to i8

]]></node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="1130" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1131" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_2 = icmp eq i7 %k_2, -28

]]></node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="1132" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2, label %.loopexit.2, label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1134" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_2 = icmp ult i8 %k_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1135" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_2, label %32, label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_trn_cast1 = zext i7 %k_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_trn_cast1"/></StgValue>
</operation>

<operation id="1137" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_trn_cast = zext i7 %k_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_trn_cast"/></StgValue>
</operation>

<operation id="1138" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr47 = add i14 %tmp_10_2_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr47"/></StgValue>
</operation>

<operation id="1139" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_43 = zext i14 %p_addr47 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1140" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_9 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="1141" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_9 = load i32* %A_addr_9, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="1142" st_id="182" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr48 = mul i14 %tmp_10_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr48"/></StgValue>
</operation>

<operation id="1143" st_id="182" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr50 = add i14 %tmp_2_trn_cast, %p_addr48

]]></node>
<StgValue><ssdm name="p_addr50"/></StgValue>
</operation>

<operation id="1144" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_44 = zext i14 %p_addr50 to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1145" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_9 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="1146" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_9 = load i32* %B_addr_9, align 4

]]></node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="1147" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.2:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_14) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1148" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.2:1  %j_1_2 = add i7 %j, 3

]]></node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="1149" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.2:2  %j_1_2_cast = zext i7 %j_1_2 to i8

]]></node>
<StgValue><ssdm name="j_1_2_cast"/></StgValue>
</operation>

<operation id="1150" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.2:3  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1151" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.2:4  %tmp_8_3 = icmp ult i8 %j_1_2_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="1152" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.2:5  %tmp_9_3 = and i1 %tmp_5, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="1153" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.2:6  br i1 %tmp_9_3, label %55, label %.loopexit.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_3_trn_cast = zext i7 %j_1_2 to i14

]]></node>
<StgValue><ssdm name="tmp_3_trn_cast"/></StgValue>
</operation>

<operation id="1155" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr45 = add i14 %tmp_3_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr45"/></StgValue>
</operation>

<operation id="1156" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_49 = zext i14 %p_addr45 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1157" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr_3 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="1158" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store i64 0, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1160" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_9 = load i32* %A_addr_9, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="1161" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_9 = load i32* %B_addr_9, align 4

]]></node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1162" st_id="184" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1163" st_id="185" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1164" st_id="186" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1165" st_id="187" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1166" st_id="188" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="1167" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_9 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1168" st_id="189" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="1169" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_9 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1170" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2 = sext i32 %tmp_11_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="1171" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2 = add nsw i64 %C_load_9, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="1172" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.0:0  %k_1_2_s = or i7 %k_2, 1

]]></node>
<StgValue><ssdm name="k_1_2_s"/></StgValue>
</operation>

<operation id="1175" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.0:1  %k_1_2_cast = zext i7 %k_1_2_s to i8

]]></node>
<StgValue><ssdm name="k_1_2_cast"/></StgValue>
</operation>

<operation id="1176" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0:2  %tmp_7_2_1 = icmp ult i8 %k_1_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="1177" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0:3  br i1 %tmp_7_2_1, label %33, label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_1_trn_cast1 = zext i7 %k_1_2_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_1_trn_cast1"/></StgValue>
</operation>

<operation id="1179" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_1_trn_cast = zext i7 %k_1_2_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_1_trn_cast"/></StgValue>
</operation>

<operation id="1180" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr60 = add i14 %tmp_10_2_1_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr60"/></StgValue>
</operation>

<operation id="1181" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_50 = zext i14 %p_addr60 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1182" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_12 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="1183" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_12 = load i32* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="1184" st_id="190" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr66 = mul i14 %tmp_10_2_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr66"/></StgValue>
</operation>

<operation id="1185" st_id="190" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr68 = add i14 %tmp_2_trn_cast, %p_addr66

]]></node>
<StgValue><ssdm name="p_addr68"/></StgValue>
</operation>

<operation id="1186" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_51 = zext i14 %p_addr68 to i64

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1187" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_12 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_51

]]></node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="1188" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_12 = load i32* %B_addr_12, align 4

]]></node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1189" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_12 = load i32* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="1190" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_12 = load i32* %B_addr_12, align 4

]]></node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1191" st_id="192" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1192" st_id="193" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1193" st_id="194" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1194" st_id="195" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1195" st_id="196" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1196" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_12 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1197" st_id="197" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1198" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_12 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1199" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_1 = sext i32 %tmp_11_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_1"/></StgValue>
</operation>

<operation id="1200" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_1 = add nsw i64 %C_load_12, %tmp_12_2_1

]]></node>
<StgValue><ssdm name="tmp_13_2_1"/></StgValue>
</operation>

<operation id="1201" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_1, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.1:0  %k_1_2_1 = add i7 %k_2, 2

]]></node>
<StgValue><ssdm name="k_1_2_1"/></StgValue>
</operation>

<operation id="1204" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.1:1  %k_1_2_1_cast = zext i7 %k_1_2_1 to i8

]]></node>
<StgValue><ssdm name="k_1_2_1_cast"/></StgValue>
</operation>

<operation id="1205" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1:2  %tmp_7_2_2 = icmp ult i8 %k_1_2_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="1206" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1:3  br i1 %tmp_7_2_2, label %34, label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1207" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_2_trn_cast1 = zext i7 %k_1_2_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_2_trn_cast1"/></StgValue>
</operation>

<operation id="1208" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_2_trn_cast = zext i7 %k_1_2_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_2_trn_cast"/></StgValue>
</operation>

<operation id="1209" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr74 = add i14 %tmp_10_2_2_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr74"/></StgValue>
</operation>

<operation id="1210" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_56 = zext i14 %p_addr74 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1211" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_15 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="1212" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_15 = load i32* %A_addr_15, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="1213" st_id="199" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr80 = mul i14 %tmp_10_2_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr80"/></StgValue>
</operation>

<operation id="1214" st_id="199" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr81 = add i14 %tmp_2_trn_cast, %p_addr80

]]></node>
<StgValue><ssdm name="p_addr81"/></StgValue>
</operation>

<operation id="1215" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_57 = zext i14 %p_addr81 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1216" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_15 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="1217" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_15 = load i32* %B_addr_15, align 4

]]></node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1218" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_15 = load i32* %A_addr_15, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="1219" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_15 = load i32* %B_addr_15, align 4

]]></node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1220" st_id="201" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1221" st_id="202" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1222" st_id="203" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1223" st_id="204" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1224" st_id="205" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="1225" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_15 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1226" st_id="206" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="1227" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_15 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1228" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_2 = sext i32 %tmp_11_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_2"/></StgValue>
</operation>

<operation id="1229" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_2 = add nsw i64 %C_load_15, %tmp_12_2_2

]]></node>
<StgValue><ssdm name="tmp_13_2_2"/></StgValue>
</operation>

<operation id="1230" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_2, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.2:0  %k_1_2_2 = add i7 %k_2, 3

]]></node>
<StgValue><ssdm name="k_1_2_2"/></StgValue>
</operation>

<operation id="1233" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.2:1  %k_1_2_2_cast = zext i7 %k_1_2_2 to i8

]]></node>
<StgValue><ssdm name="k_1_2_2_cast"/></StgValue>
</operation>

<operation id="1234" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.2:2  %tmp_7_2_3 = icmp ult i8 %k_1_2_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_3"/></StgValue>
</operation>

<operation id="1235" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2:3  br i1 %tmp_7_2_3, label %35, label %._crit_edge.2.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1236" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_3_trn_cast1 = zext i7 %k_1_2_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_3_trn_cast1"/></StgValue>
</operation>

<operation id="1237" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_3_trn_cast = zext i7 %k_1_2_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_3_trn_cast"/></StgValue>
</operation>

<operation id="1238" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr79 = add i14 %tmp_10_2_3_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr79"/></StgValue>
</operation>

<operation id="1239" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_60 = zext i14 %p_addr79 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1240" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_19 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="1241" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_19 = load i32* %A_addr_19, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="1242" st_id="208" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr92 = mul i14 %tmp_10_2_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr92"/></StgValue>
</operation>

<operation id="1243" st_id="208" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr93 = add i14 %tmp_2_trn_cast, %p_addr92

]]></node>
<StgValue><ssdm name="p_addr93"/></StgValue>
</operation>

<operation id="1244" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_61 = zext i14 %p_addr93 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1245" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_19 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="1246" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_19 = load i32* %B_addr_19, align 4

]]></node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1247" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_19 = load i32* %A_addr_19, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="1248" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_19 = load i32* %B_addr_19, align 4

]]></node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1249" st_id="210" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1250" st_id="211" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1251" st_id="212" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1252" st_id="213" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1253" st_id="214" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="1254" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_19 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1255" st_id="215" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="1256" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_19 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1257" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_3 = sext i32 %tmp_11_2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_3"/></StgValue>
</operation>

<operation id="1258" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_3 = add nsw i64 %C_load_19, %tmp_12_2_3

]]></node>
<StgValue><ssdm name="tmp_13_2_3"/></StgValue>
</operation>

<operation id="1259" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_3, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.3:0  %k_1_2_3 = add i7 %k_2, 4

]]></node>
<StgValue><ssdm name="k_1_2_3"/></StgValue>
</operation>

<operation id="1262" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.3:1  %k_1_2_3_cast = zext i7 %k_1_2_3 to i8

]]></node>
<StgValue><ssdm name="k_1_2_3_cast"/></StgValue>
</operation>

<operation id="1263" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.3:2  %tmp_7_2_4 = icmp ult i8 %k_1_2_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_4"/></StgValue>
</operation>

<operation id="1264" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3:3  br i1 %tmp_7_2_4, label %36, label %._crit_edge.2.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1265" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_4_trn_cast1 = zext i7 %k_1_2_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_4_trn_cast1"/></StgValue>
</operation>

<operation id="1266" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_4_trn_cast = zext i7 %k_1_2_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_4_trn_cast"/></StgValue>
</operation>

<operation id="1267" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr76 = add i14 %tmp_10_2_4_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr76"/></StgValue>
</operation>

<operation id="1268" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_66 = zext i14 %p_addr76 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1269" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_23 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="1270" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_23 = load i32* %A_addr_23, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="1271" st_id="217" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr103 = mul i14 %tmp_10_2_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr103"/></StgValue>
</operation>

<operation id="1272" st_id="217" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr104 = add i14 %tmp_2_trn_cast, %p_addr103

]]></node>
<StgValue><ssdm name="p_addr104"/></StgValue>
</operation>

<operation id="1273" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_67 = zext i14 %p_addr104 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1274" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_23 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="1275" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_23 = load i32* %B_addr_23, align 4

]]></node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1276" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_23 = load i32* %A_addr_23, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="1277" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_23 = load i32* %B_addr_23, align 4

]]></node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1278" st_id="219" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1279" st_id="220" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1280" st_id="221" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1281" st_id="222" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1282" st_id="223" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>

<operation id="1283" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_23 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1284" st_id="224" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>

<operation id="1285" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_23 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1286" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_4 = sext i32 %tmp_11_2_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_4"/></StgValue>
</operation>

<operation id="1287" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_4 = add nsw i64 %C_load_23, %tmp_12_2_4

]]></node>
<StgValue><ssdm name="tmp_13_2_4"/></StgValue>
</operation>

<operation id="1288" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_4, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1290" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.4:0  %k_1_2_4 = add i7 %k_2, 5

]]></node>
<StgValue><ssdm name="k_1_2_4"/></StgValue>
</operation>

<operation id="1291" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.4:1  %k_1_2_4_cast = zext i7 %k_1_2_4 to i8

]]></node>
<StgValue><ssdm name="k_1_2_4_cast"/></StgValue>
</operation>

<operation id="1292" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.4:2  %tmp_7_2_5 = icmp ult i8 %k_1_2_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_5"/></StgValue>
</operation>

<operation id="1293" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4:3  br i1 %tmp_7_2_5, label %37, label %._crit_edge.2.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1294" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_5_trn_cast1 = zext i7 %k_1_2_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_5_trn_cast1"/></StgValue>
</operation>

<operation id="1295" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_5_trn_cast = zext i7 %k_1_2_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_5_trn_cast"/></StgValue>
</operation>

<operation id="1296" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr73 = add i14 %tmp_10_2_5_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr73"/></StgValue>
</operation>

<operation id="1297" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_73 = zext i14 %p_addr73 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1298" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_26 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="1299" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_26 = load i32* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="1300" st_id="226" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr109 = mul i14 %tmp_10_2_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr109"/></StgValue>
</operation>

<operation id="1301" st_id="226" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr110 = add i14 %tmp_2_trn_cast, %p_addr109

]]></node>
<StgValue><ssdm name="p_addr110"/></StgValue>
</operation>

<operation id="1302" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_74 = zext i14 %p_addr110 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1303" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_26 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="1304" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_26 = load i32* %B_addr_26, align 4

]]></node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1305" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_26 = load i32* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="1306" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_26 = load i32* %B_addr_26, align 4

]]></node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1307" st_id="228" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1308" st_id="229" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1309" st_id="230" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1310" st_id="231" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1311" st_id="232" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>

<operation id="1312" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_26 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1313" st_id="233" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>

<operation id="1314" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_26 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1315" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_5 = sext i32 %tmp_11_2_5 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_5"/></StgValue>
</operation>

<operation id="1316" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_5 = add nsw i64 %C_load_26, %tmp_12_2_5

]]></node>
<StgValue><ssdm name="tmp_13_2_5"/></StgValue>
</operation>

<operation id="1317" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_5, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.5:0  %k_1_2_5 = add i7 %k_2, 6

]]></node>
<StgValue><ssdm name="k_1_2_5"/></StgValue>
</operation>

<operation id="1320" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.5:1  %k_1_2_5_cast = zext i7 %k_1_2_5 to i8

]]></node>
<StgValue><ssdm name="k_1_2_5_cast"/></StgValue>
</operation>

<operation id="1321" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.5:2  %tmp_7_2_6 = icmp ult i8 %k_1_2_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_6"/></StgValue>
</operation>

<operation id="1322" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5:3  br i1 %tmp_7_2_6, label %38, label %._crit_edge.2.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1323" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_6_trn_cast1 = zext i7 %k_1_2_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_6_trn_cast1"/></StgValue>
</operation>

<operation id="1324" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_6_trn_cast = zext i7 %k_1_2_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_6_trn_cast"/></StgValue>
</operation>

<operation id="1325" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr70 = add i14 %tmp_10_2_6_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr70"/></StgValue>
</operation>

<operation id="1326" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_79 = zext i14 %p_addr70 to i64

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1327" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_30 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_79

]]></node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="1328" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_30 = load i32* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="1329" st_id="235" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr117 = mul i14 %tmp_10_2_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr117"/></StgValue>
</operation>

<operation id="1330" st_id="235" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr118 = add i14 %tmp_2_trn_cast, %p_addr117

]]></node>
<StgValue><ssdm name="p_addr118"/></StgValue>
</operation>

<operation id="1331" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_80 = zext i14 %p_addr118 to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1332" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_30 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="1333" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_30 = load i32* %B_addr_30, align 4

]]></node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1334" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_30 = load i32* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="1335" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_30 = load i32* %B_addr_30, align 4

]]></node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1336" st_id="237" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1337" st_id="238" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1338" st_id="239" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1339" st_id="240" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1340" st_id="241" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>

<operation id="1341" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_30 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1342" st_id="242" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>

<operation id="1343" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_30 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1344" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_6 = sext i32 %tmp_11_2_6 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_6"/></StgValue>
</operation>

<operation id="1345" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_6 = add nsw i64 %C_load_30, %tmp_12_2_6

]]></node>
<StgValue><ssdm name="tmp_13_2_6"/></StgValue>
</operation>

<operation id="1346" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_6, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.6:0  %k_1_2_6 = add i7 %k_2, 7

]]></node>
<StgValue><ssdm name="k_1_2_6"/></StgValue>
</operation>

<operation id="1349" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.6:1  %k_1_2_6_cast = zext i7 %k_1_2_6 to i8

]]></node>
<StgValue><ssdm name="k_1_2_6_cast"/></StgValue>
</operation>

<operation id="1350" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.6:2  %tmp_7_2_7 = icmp ult i8 %k_1_2_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_7"/></StgValue>
</operation>

<operation id="1351" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6:3  br i1 %tmp_7_2_7, label %39, label %._crit_edge.2.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1352" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_7_trn_cast1 = zext i7 %k_1_2_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_7_trn_cast1"/></StgValue>
</operation>

<operation id="1353" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_7_trn_cast = zext i7 %k_1_2_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_7_trn_cast"/></StgValue>
</operation>

<operation id="1354" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr67 = add i14 %tmp_10_2_7_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr67"/></StgValue>
</operation>

<operation id="1355" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_83 = zext i14 %p_addr67 to i64

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1356" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_34 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_83

]]></node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="1357" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_34 = load i32* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="1358" st_id="244" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr122 = mul i14 %tmp_10_2_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr122"/></StgValue>
</operation>

<operation id="1359" st_id="244" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr123 = add i14 %tmp_2_trn_cast, %p_addr122

]]></node>
<StgValue><ssdm name="p_addr123"/></StgValue>
</operation>

<operation id="1360" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_84 = zext i14 %p_addr123 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1361" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_34 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="1362" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_34 = load i32* %B_addr_34, align 4

]]></node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1363" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_34 = load i32* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="1364" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_34 = load i32* %B_addr_34, align 4

]]></node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1365" st_id="246" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1366" st_id="247" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1367" st_id="248" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1368" st_id="249" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1369" st_id="250" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>

<operation id="1370" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_34 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1371" st_id="251" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>

<operation id="1372" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_34 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1373" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_7 = sext i32 %tmp_11_2_7 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_7"/></StgValue>
</operation>

<operation id="1374" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_7 = add nsw i64 %C_load_34, %tmp_12_2_7

]]></node>
<StgValue><ssdm name="tmp_13_2_7"/></StgValue>
</operation>

<operation id="1375" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_7, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.7:0  %k_1_2_7 = add i7 %k_2, 8

]]></node>
<StgValue><ssdm name="k_1_2_7"/></StgValue>
</operation>

<operation id="1378" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.7:1  %k_1_2_7_cast = zext i7 %k_1_2_7 to i8

]]></node>
<StgValue><ssdm name="k_1_2_7_cast"/></StgValue>
</operation>

<operation id="1379" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.7:2  %tmp_7_2_8 = icmp ult i8 %k_1_2_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_8"/></StgValue>
</operation>

<operation id="1380" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7:3  br i1 %tmp_7_2_8, label %40, label %._crit_edge.2.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1381" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_8_trn_cast1 = zext i7 %k_1_2_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_8_trn_cast1"/></StgValue>
</operation>

<operation id="1382" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_8_trn_cast = zext i7 %k_1_2_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_8_trn_cast"/></StgValue>
</operation>

<operation id="1383" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr64 = add i14 %tmp_10_2_8_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr64"/></StgValue>
</operation>

<operation id="1384" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_89 = zext i14 %p_addr64 to i64

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1385" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_37 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="1386" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_37 = load i32* %A_addr_37, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="1387" st_id="253" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr128 = mul i14 %tmp_10_2_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr128"/></StgValue>
</operation>

<operation id="1388" st_id="253" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr129 = add i14 %tmp_2_trn_cast, %p_addr128

]]></node>
<StgValue><ssdm name="p_addr129"/></StgValue>
</operation>

<operation id="1389" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_90 = zext i14 %p_addr129 to i64

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1390" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_37 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_90

]]></node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="1391" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_37 = load i32* %B_addr_37, align 4

]]></node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1392" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_37 = load i32* %A_addr_37, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="1393" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_37 = load i32* %B_addr_37, align 4

]]></node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1394" st_id="255" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1395" st_id="256" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1396" st_id="257" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1397" st_id="258" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1398" st_id="259" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>

<operation id="1399" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_37 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1400" st_id="260" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>

<operation id="1401" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_37 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1402" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_8 = sext i32 %tmp_11_2_8 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_8"/></StgValue>
</operation>

<operation id="1403" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_8 = add nsw i64 %C_load_37, %tmp_12_2_8

]]></node>
<StgValue><ssdm name="tmp_13_2_8"/></StgValue>
</operation>

<operation id="1404" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_8, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.8:0  %k_1_2_8 = add i7 %k_2, 9

]]></node>
<StgValue><ssdm name="k_1_2_8"/></StgValue>
</operation>

<operation id="1407" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.8:1  %k_1_2_8_cast = zext i7 %k_1_2_8 to i8

]]></node>
<StgValue><ssdm name="k_1_2_8_cast"/></StgValue>
</operation>

<operation id="1408" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.8:2  %tmp_7_2_9 = icmp ult i8 %k_1_2_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_9"/></StgValue>
</operation>

<operation id="1409" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8:3  br i1 %tmp_7_2_9, label %41, label %._crit_edge.2.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_9_trn_cast1 = zext i7 %k_1_2_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_9_trn_cast1"/></StgValue>
</operation>

<operation id="1411" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_9_trn_cast = zext i7 %k_1_2_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_9_trn_cast"/></StgValue>
</operation>

<operation id="1412" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr61 = add i14 %tmp_10_2_9_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr61"/></StgValue>
</operation>

<operation id="1413" st_id="261" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr134 = mul i14 %tmp_10_2_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr134"/></StgValue>
</operation>

<operation id="1414" st_id="261" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr135 = add i14 %tmp_2_trn_cast, %p_addr134

]]></node>
<StgValue><ssdm name="p_addr135"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1415" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_95 = zext i14 %p_addr61 to i64

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1416" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_40 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="1417" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_40 = load i32* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="1418" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_96 = zext i14 %p_addr135 to i64

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1419" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_40 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_96

]]></node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="1420" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_40 = load i32* %B_addr_40, align 4

]]></node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1421" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_40 = load i32* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="1422" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_40 = load i32* %B_addr_40, align 4

]]></node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1423" st_id="264" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1424" st_id="265" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1425" st_id="266" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1426" st_id="267" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1427" st_id="268" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>

<operation id="1428" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_40 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1429" st_id="269" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>

<operation id="1430" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_40 = load i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1431" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_2_9 = sext i32 %tmp_11_2_9 to i64

]]></node>
<StgValue><ssdm name="tmp_12_2_9"/></StgValue>
</operation>

<operation id="1432" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_2_9 = add nsw i64 %C_load_40, %tmp_12_2_9

]]></node>
<StgValue><ssdm name="tmp_13_2_9"/></StgValue>
</operation>

<operation id="1433" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_2_9, i64* %C_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.2.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.9:0  %k_1_2_9 = add i7 %k_2, 10

]]></node>
<StgValue><ssdm name="k_1_2_9"/></StgValue>
</operation>

<operation id="1436" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.9:1  br label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1437" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_3 = phi i7 [ 0, %55 ], [ %k_1_3_9, %._crit_edge.3.9 ]

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1438" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="8" op_0_bw="7">
<![CDATA[
:1  %k_3_cast = zext i7 %k_3 to i8

]]></node>
<StgValue><ssdm name="k_3_cast"/></StgValue>
</operation>

<operation id="1439" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1440" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_3 = icmp eq i7 %k_3, -28

]]></node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="1441" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3, label %.loopexit.3, label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_3 = icmp ult i8 %k_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1444" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_3, label %45, label %._crit_edge.3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_trn_cast1 = zext i7 %k_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_trn_cast1"/></StgValue>
</operation>

<operation id="1446" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_trn_cast = zext i7 %k_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_trn_cast"/></StgValue>
</operation>

<operation id="1447" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr58 = add i14 %tmp_10_3_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr58"/></StgValue>
</operation>

<operation id="1448" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_64 = zext i14 %p_addr58 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1449" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_18 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="1450" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_18 = load i32* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="1451" st_id="271" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr86 = mul i14 %tmp_10_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr86"/></StgValue>
</operation>

<operation id="1452" st_id="271" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr87 = add i14 %tmp_3_trn_cast, %p_addr86

]]></node>
<StgValue><ssdm name="p_addr87"/></StgValue>
</operation>

<operation id="1453" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_65 = zext i14 %p_addr87 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1454" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_18 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="1455" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_18 = load i32* %B_addr_18, align 4

]]></node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="1456" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.3:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_17) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1457" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.3:1  %j_1_3 = add i7 %j, 4

]]></node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="1458" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.3:2  %j_1_3_cast = zext i7 %j_1_3 to i8

]]></node>
<StgValue><ssdm name="j_1_3_cast"/></StgValue>
</operation>

<operation id="1459" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.3:3  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1460" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.3:4  %tmp_8_4 = icmp ult i8 %j_1_3_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="1461" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.3:5  %tmp_9_4 = and i1 %tmp_5, %tmp_8_4

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="1462" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.3:6  br i1 %tmp_9_4, label %68, label %.loopexit.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_4_trn_cast = zext i7 %j_1_3 to i14

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="1464" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr85 = add i14 %tmp_4_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr85"/></StgValue>
</operation>

<operation id="1465" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_70 = zext i14 %p_addr85 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1466" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr_4 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="1467" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store i64 0, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1469" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_18 = load i32* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="1470" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_18 = load i32* %B_addr_18, align 4

]]></node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1471" st_id="273" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1472" st_id="274" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1473" st_id="275" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1474" st_id="276" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1475" st_id="277" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="1476" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_18 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1477" st_id="278" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="1478" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_18 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1479" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3 = sext i32 %tmp_11_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="1480" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3 = add nsw i64 %C_load_18, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="1481" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.0:0  %k_1_3_s = or i7 %k_3, 1

]]></node>
<StgValue><ssdm name="k_1_3_s"/></StgValue>
</operation>

<operation id="1484" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.0:1  %k_1_3_cast = zext i7 %k_1_3_s to i8

]]></node>
<StgValue><ssdm name="k_1_3_cast"/></StgValue>
</operation>

<operation id="1485" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0:2  %tmp_7_3_1 = icmp ult i8 %k_1_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="1486" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.0:3  br i1 %tmp_7_3_1, label %46, label %._crit_edge.3.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_1_trn_cast1 = zext i7 %k_1_3_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_1_trn_cast1"/></StgValue>
</operation>

<operation id="1488" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_1_trn_cast = zext i7 %k_1_3_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_1_trn_cast"/></StgValue>
</operation>

<operation id="1489" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr55 = add i14 %tmp_10_3_1_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr55"/></StgValue>
</operation>

<operation id="1490" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_71 = zext i14 %p_addr55 to i64

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1491" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_22 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="1492" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_22 = load i32* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="1493" st_id="279" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr99 = mul i14 %tmp_10_3_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr99"/></StgValue>
</operation>

<operation id="1494" st_id="279" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr100 = add i14 %tmp_3_trn_cast, %p_addr99

]]></node>
<StgValue><ssdm name="p_addr100"/></StgValue>
</operation>

<operation id="1495" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_72 = zext i14 %p_addr100 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1496" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_22 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="1497" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_22 = load i32* %B_addr_22, align 4

]]></node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1498" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_22 = load i32* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="1499" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_22 = load i32* %B_addr_22, align 4

]]></node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1500" st_id="281" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1501" st_id="282" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1502" st_id="283" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1503" st_id="284" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1504" st_id="285" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1505" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_22 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1506" st_id="286" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1507" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_22 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1508" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_1 = sext i32 %tmp_11_3_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_1"/></StgValue>
</operation>

<operation id="1509" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_1 = add nsw i64 %C_load_22, %tmp_12_3_1

]]></node>
<StgValue><ssdm name="tmp_13_3_1"/></StgValue>
</operation>

<operation id="1510" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_1, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1512" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.1:0  %k_1_3_1 = add i7 %k_3, 2

]]></node>
<StgValue><ssdm name="k_1_3_1"/></StgValue>
</operation>

<operation id="1513" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.1:1  %k_1_3_1_cast = zext i7 %k_1_3_1 to i8

]]></node>
<StgValue><ssdm name="k_1_3_1_cast"/></StgValue>
</operation>

<operation id="1514" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1:2  %tmp_7_3_2 = icmp ult i8 %k_1_3_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="1515" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.1:3  br i1 %tmp_7_3_2, label %47, label %._crit_edge.3.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1516" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_2_trn_cast1 = zext i7 %k_1_3_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_2_trn_cast1"/></StgValue>
</operation>

<operation id="1517" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_2_trn_cast = zext i7 %k_1_3_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_2_trn_cast"/></StgValue>
</operation>

<operation id="1518" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr52 = add i14 %tmp_10_3_2_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr52"/></StgValue>
</operation>

<operation id="1519" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_77 = zext i14 %p_addr52 to i64

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1520" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_25 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_77

]]></node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="1521" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_25 = load i32* %A_addr_25, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="1522" st_id="288" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr105 = mul i14 %tmp_10_3_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr105"/></StgValue>
</operation>

<operation id="1523" st_id="288" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr106 = add i14 %tmp_3_trn_cast, %p_addr105

]]></node>
<StgValue><ssdm name="p_addr106"/></StgValue>
</operation>

<operation id="1524" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_78 = zext i14 %p_addr106 to i64

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1525" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_25 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_78

]]></node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="1526" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_25 = load i32* %B_addr_25, align 4

]]></node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1527" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_25 = load i32* %A_addr_25, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="1528" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_25 = load i32* %B_addr_25, align 4

]]></node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1529" st_id="290" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1530" st_id="291" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1531" st_id="292" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1532" st_id="293" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1533" st_id="294" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="1534" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_25 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1535" st_id="295" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="1536" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_25 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1537" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_2 = sext i32 %tmp_11_3_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_2"/></StgValue>
</operation>

<operation id="1538" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_2 = add nsw i64 %C_load_25, %tmp_12_3_2

]]></node>
<StgValue><ssdm name="tmp_13_3_2"/></StgValue>
</operation>

<operation id="1539" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_2, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1540" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.2:0  %k_1_3_2 = add i7 %k_3, 3

]]></node>
<StgValue><ssdm name="k_1_3_2"/></StgValue>
</operation>

<operation id="1542" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.2:1  %k_1_3_2_cast = zext i7 %k_1_3_2 to i8

]]></node>
<StgValue><ssdm name="k_1_3_2_cast"/></StgValue>
</operation>

<operation id="1543" st_id="296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.2:2  %tmp_7_3_3 = icmp ult i8 %k_1_3_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_3"/></StgValue>
</operation>

<operation id="1544" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.2:3  br i1 %tmp_7_3_3, label %48, label %._crit_edge.3.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1545" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_3_trn_cast1 = zext i7 %k_1_3_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_3_trn_cast1"/></StgValue>
</operation>

<operation id="1546" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_3_trn_cast = zext i7 %k_1_3_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_3_trn_cast"/></StgValue>
</operation>

<operation id="1547" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr49 = add i14 %tmp_10_3_3_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr49"/></StgValue>
</operation>

<operation id="1548" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_81 = zext i14 %p_addr49 to i64

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1549" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_29 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_81

]]></node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="1550" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_29 = load i32* %A_addr_29, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="1551" st_id="297" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr113 = mul i14 %tmp_10_3_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr113"/></StgValue>
</operation>

<operation id="1552" st_id="297" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr116 = add i14 %tmp_3_trn_cast, %p_addr113

]]></node>
<StgValue><ssdm name="p_addr116"/></StgValue>
</operation>

<operation id="1553" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_82 = zext i14 %p_addr116 to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1554" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_29 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="1555" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_29 = load i32* %B_addr_29, align 4

]]></node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1556" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_29 = load i32* %A_addr_29, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="1557" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_29 = load i32* %B_addr_29, align 4

]]></node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1558" st_id="299" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1559" st_id="300" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1560" st_id="301" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1561" st_id="302" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1562" st_id="303" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="1563" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_29 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1564" st_id="304" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="1565" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_29 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1566" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_3 = sext i32 %tmp_11_3_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_3"/></StgValue>
</operation>

<operation id="1567" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_3 = add nsw i64 %C_load_29, %tmp_12_3_3

]]></node>
<StgValue><ssdm name="tmp_13_3_3"/></StgValue>
</operation>

<operation id="1568" st_id="305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_3, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.3:0  %k_1_3_3 = add i7 %k_3, 4

]]></node>
<StgValue><ssdm name="k_1_3_3"/></StgValue>
</operation>

<operation id="1571" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.3:1  %k_1_3_3_cast = zext i7 %k_1_3_3 to i8

]]></node>
<StgValue><ssdm name="k_1_3_3_cast"/></StgValue>
</operation>

<operation id="1572" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.3:2  %tmp_7_3_4 = icmp ult i8 %k_1_3_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_4"/></StgValue>
</operation>

<operation id="1573" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.3:3  br i1 %tmp_7_3_4, label %49, label %._crit_edge.3.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1574" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_4_trn_cast1 = zext i7 %k_1_3_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_4_trn_cast1"/></StgValue>
</operation>

<operation id="1575" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_4_trn_cast = zext i7 %k_1_3_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_4_trn_cast"/></StgValue>
</operation>

<operation id="1576" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr46 = add i14 %tmp_10_3_4_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr46"/></StgValue>
</operation>

<operation id="1577" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_87 = zext i14 %p_addr46 to i64

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1578" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_33 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_87

]]></node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="1579" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_33 = load i32* %A_addr_33, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="1580" st_id="306" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr121 = mul i14 %tmp_10_3_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr121"/></StgValue>
</operation>

<operation id="1581" st_id="306" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr124 = add i14 %tmp_3_trn_cast, %p_addr121

]]></node>
<StgValue><ssdm name="p_addr124"/></StgValue>
</operation>

<operation id="1582" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_88 = zext i14 %p_addr124 to i64

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1583" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_33 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_88

]]></node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="1584" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_33 = load i32* %B_addr_33, align 4

]]></node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1585" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_33 = load i32* %A_addr_33, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="1586" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_33 = load i32* %B_addr_33, align 4

]]></node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1587" st_id="308" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1588" st_id="309" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1589" st_id="310" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1590" st_id="311" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1591" st_id="312" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>

<operation id="1592" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_33 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1593" st_id="313" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>

<operation id="1594" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_33 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1595" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_4 = sext i32 %tmp_11_3_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_4"/></StgValue>
</operation>

<operation id="1596" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_4 = add nsw i64 %C_load_33, %tmp_12_3_4

]]></node>
<StgValue><ssdm name="tmp_13_3_4"/></StgValue>
</operation>

<operation id="1597" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_4, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.4:0  %k_1_3_4 = add i7 %k_3, 5

]]></node>
<StgValue><ssdm name="k_1_3_4"/></StgValue>
</operation>

<operation id="1600" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.4:1  %k_1_3_4_cast = zext i7 %k_1_3_4 to i8

]]></node>
<StgValue><ssdm name="k_1_3_4_cast"/></StgValue>
</operation>

<operation id="1601" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.4:2  %tmp_7_3_5 = icmp ult i8 %k_1_3_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_5"/></StgValue>
</operation>

<operation id="1602" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.4:3  br i1 %tmp_7_3_5, label %50, label %._crit_edge.3.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1603" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_5_trn_cast1 = zext i7 %k_1_3_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_5_trn_cast1"/></StgValue>
</operation>

<operation id="1604" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_5_trn_cast = zext i7 %k_1_3_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_5_trn_cast"/></StgValue>
</operation>

<operation id="1605" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr43 = add i14 %tmp_10_3_5_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr43"/></StgValue>
</operation>

<operation id="1606" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_93 = zext i14 %p_addr43 to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1607" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_36 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_93

]]></node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="1608" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_36 = load i32* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="1609" st_id="315" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr127 = mul i14 %tmp_10_3_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr127"/></StgValue>
</operation>

<operation id="1610" st_id="315" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr130 = add i14 %tmp_3_trn_cast, %p_addr127

]]></node>
<StgValue><ssdm name="p_addr130"/></StgValue>
</operation>

<operation id="1611" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_94 = zext i14 %p_addr130 to i64

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1612" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_36 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_94

]]></node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="1613" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_36 = load i32* %B_addr_36, align 4

]]></node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1614" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_36 = load i32* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="1615" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_36 = load i32* %B_addr_36, align 4

]]></node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1616" st_id="317" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1617" st_id="318" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1618" st_id="319" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1619" st_id="320" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1620" st_id="321" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>

<operation id="1621" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_36 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1622" st_id="322" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>

<operation id="1623" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_36 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1624" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_5 = sext i32 %tmp_11_3_5 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_5"/></StgValue>
</operation>

<operation id="1625" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_5 = add nsw i64 %C_load_36, %tmp_12_3_5

]]></node>
<StgValue><ssdm name="tmp_13_3_5"/></StgValue>
</operation>

<operation id="1626" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_5, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.5:0  %k_1_3_5 = add i7 %k_3, 6

]]></node>
<StgValue><ssdm name="k_1_3_5"/></StgValue>
</operation>

<operation id="1629" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.5:1  %k_1_3_5_cast = zext i7 %k_1_3_5 to i8

]]></node>
<StgValue><ssdm name="k_1_3_5_cast"/></StgValue>
</operation>

<operation id="1630" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.5:2  %tmp_7_3_6 = icmp ult i8 %k_1_3_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_6"/></StgValue>
</operation>

<operation id="1631" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.5:3  br i1 %tmp_7_3_6, label %51, label %._crit_edge.3.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1632" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_6_trn_cast1 = zext i7 %k_1_3_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_6_trn_cast1"/></StgValue>
</operation>

<operation id="1633" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_6_trn_cast = zext i7 %k_1_3_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_6_trn_cast"/></StgValue>
</operation>

<operation id="1634" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr40 = add i14 %tmp_10_3_6_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr40"/></StgValue>
</operation>

<operation id="1635" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_99 = zext i14 %p_addr40 to i64

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1636" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_39 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_99

]]></node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="1637" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_39 = load i32* %A_addr_39, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="1638" st_id="324" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr133 = mul i14 %tmp_10_3_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr133"/></StgValue>
</operation>

<operation id="1639" st_id="324" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr136 = add i14 %tmp_3_trn_cast, %p_addr133

]]></node>
<StgValue><ssdm name="p_addr136"/></StgValue>
</operation>

<operation id="1640" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_100 = zext i14 %p_addr136 to i64

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1641" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_39 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_100

]]></node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="1642" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_39 = load i32* %B_addr_39, align 4

]]></node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1643" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_39 = load i32* %A_addr_39, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="1644" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_39 = load i32* %B_addr_39, align 4

]]></node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1645" st_id="326" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1646" st_id="327" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1647" st_id="328" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1648" st_id="329" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1649" st_id="330" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>

<operation id="1650" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_39 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1651" st_id="331" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>

<operation id="1652" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_39 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1653" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_6 = sext i32 %tmp_11_3_6 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_6"/></StgValue>
</operation>

<operation id="1654" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_6 = add nsw i64 %C_load_39, %tmp_12_3_6

]]></node>
<StgValue><ssdm name="tmp_13_3_6"/></StgValue>
</operation>

<operation id="1655" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_6, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.6:0  %k_1_3_6 = add i7 %k_3, 7

]]></node>
<StgValue><ssdm name="k_1_3_6"/></StgValue>
</operation>

<operation id="1658" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.6:1  %k_1_3_6_cast = zext i7 %k_1_3_6 to i8

]]></node>
<StgValue><ssdm name="k_1_3_6_cast"/></StgValue>
</operation>

<operation id="1659" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.6:2  %tmp_7_3_7 = icmp ult i8 %k_1_3_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_7"/></StgValue>
</operation>

<operation id="1660" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.6:3  br i1 %tmp_7_3_7, label %52, label %._crit_edge.3.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1661" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_7_trn_cast1 = zext i7 %k_1_3_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_7_trn_cast1"/></StgValue>
</operation>

<operation id="1662" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_7_trn_cast = zext i7 %k_1_3_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_7_trn_cast"/></StgValue>
</operation>

<operation id="1663" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr37 = add i14 %tmp_10_3_7_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr37"/></StgValue>
</operation>

<operation id="1664" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_103 = zext i14 %p_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1665" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_42 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_103

]]></node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="1666" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_42 = load i32* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1667" st_id="333" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr139 = mul i14 %tmp_10_3_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr139"/></StgValue>
</operation>

<operation id="1668" st_id="333" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr140 = add i14 %tmp_3_trn_cast, %p_addr139

]]></node>
<StgValue><ssdm name="p_addr140"/></StgValue>
</operation>

<operation id="1669" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_104 = zext i14 %p_addr140 to i64

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1670" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_42 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_104

]]></node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="1671" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_42 = load i32* %B_addr_42, align 4

]]></node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1672" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_42 = load i32* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1673" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_42 = load i32* %B_addr_42, align 4

]]></node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1674" st_id="335" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1675" st_id="336" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1676" st_id="337" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1677" st_id="338" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1678" st_id="339" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>

<operation id="1679" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_42 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1680" st_id="340" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>

<operation id="1681" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_42 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1682" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_7 = sext i32 %tmp_11_3_7 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_7"/></StgValue>
</operation>

<operation id="1683" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_7 = add nsw i64 %C_load_42, %tmp_12_3_7

]]></node>
<StgValue><ssdm name="tmp_13_3_7"/></StgValue>
</operation>

<operation id="1684" st_id="341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_7, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.7:0  %k_1_3_7 = add i7 %k_3, 8

]]></node>
<StgValue><ssdm name="k_1_3_7"/></StgValue>
</operation>

<operation id="1687" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.7:1  %k_1_3_7_cast = zext i7 %k_1_3_7 to i8

]]></node>
<StgValue><ssdm name="k_1_3_7_cast"/></StgValue>
</operation>

<operation id="1688" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.7:2  %tmp_7_3_8 = icmp ult i8 %k_1_3_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_8"/></StgValue>
</operation>

<operation id="1689" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.7:3  br i1 %tmp_7_3_8, label %53, label %._crit_edge.3.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1690" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_8_trn_cast1 = zext i7 %k_1_3_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_8_trn_cast1"/></StgValue>
</operation>

<operation id="1691" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_8_trn_cast = zext i7 %k_1_3_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_8_trn_cast"/></StgValue>
</operation>

<operation id="1692" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr34 = add i14 %tmp_10_3_8_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr34"/></StgValue>
</operation>

<operation id="1693" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_107 = zext i14 %p_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1694" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_44 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_107

]]></node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="1695" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_44 = load i32* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1696" st_id="342" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr143 = mul i14 %tmp_10_3_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr143"/></StgValue>
</operation>

<operation id="1697" st_id="342" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr144 = add i14 %tmp_3_trn_cast, %p_addr143

]]></node>
<StgValue><ssdm name="p_addr144"/></StgValue>
</operation>

<operation id="1698" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_108 = zext i14 %p_addr144 to i64

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1699" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_44 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_108

]]></node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="1700" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_44 = load i32* %B_addr_44, align 4

]]></node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1701" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_44 = load i32* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1702" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_44 = load i32* %B_addr_44, align 4

]]></node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1703" st_id="344" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1704" st_id="345" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1705" st_id="346" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1706" st_id="347" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1707" st_id="348" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>

<operation id="1708" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_44 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1709" st_id="349" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>

<operation id="1710" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_44 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1711" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_8 = sext i32 %tmp_11_3_8 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_8"/></StgValue>
</operation>

<operation id="1712" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_8 = add nsw i64 %C_load_44, %tmp_12_3_8

]]></node>
<StgValue><ssdm name="tmp_13_3_8"/></StgValue>
</operation>

<operation id="1713" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_8, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.8:0  %k_1_3_8 = add i7 %k_3, 9

]]></node>
<StgValue><ssdm name="k_1_3_8"/></StgValue>
</operation>

<operation id="1716" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.8:1  %k_1_3_8_cast = zext i7 %k_1_3_8 to i8

]]></node>
<StgValue><ssdm name="k_1_3_8_cast"/></StgValue>
</operation>

<operation id="1717" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.8:2  %tmp_7_3_9 = icmp ult i8 %k_1_3_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_9"/></StgValue>
</operation>

<operation id="1718" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.8:3  br i1 %tmp_7_3_9, label %54, label %._crit_edge.3.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1719" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_9_trn_cast1 = zext i7 %k_1_3_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_9_trn_cast1"/></StgValue>
</operation>

<operation id="1720" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_9_trn_cast = zext i7 %k_1_3_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_9_trn_cast"/></StgValue>
</operation>

<operation id="1721" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr31 = add i14 %tmp_10_3_9_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr31"/></StgValue>
</operation>

<operation id="1722" st_id="350" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr147 = mul i14 %tmp_10_3_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr147"/></StgValue>
</operation>

<operation id="1723" st_id="350" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr148 = add i14 %tmp_3_trn_cast, %p_addr147

]]></node>
<StgValue><ssdm name="p_addr148"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1724" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_111 = zext i14 %p_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1725" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_46 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_111

]]></node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="1726" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_46 = load i32* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1727" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_112 = zext i14 %p_addr148 to i64

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1728" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_46 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_112

]]></node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="1729" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_46 = load i32* %B_addr_46, align 4

]]></node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1730" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_46 = load i32* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1731" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_46 = load i32* %B_addr_46, align 4

]]></node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1732" st_id="353" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1733" st_id="354" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1734" st_id="355" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1735" st_id="356" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1736" st_id="357" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>

<operation id="1737" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_46 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1738" st_id="358" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>

<operation id="1739" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_46 = load i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1740" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_3_9 = sext i32 %tmp_11_3_9 to i64

]]></node>
<StgValue><ssdm name="tmp_12_3_9"/></StgValue>
</operation>

<operation id="1741" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_3_9 = add nsw i64 %C_load_46, %tmp_12_3_9

]]></node>
<StgValue><ssdm name="tmp_13_3_9"/></StgValue>
</operation>

<operation id="1742" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_3_9, i64* %C_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.3.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.9:0  %k_1_3_9 = add i7 %k_3, 10

]]></node>
<StgValue><ssdm name="k_1_3_9"/></StgValue>
</operation>

<operation id="1745" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3.9:1  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1746" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_4 = phi i7 [ 0, %68 ], [ %k_1_4_9, %._crit_edge.4.9 ]

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="1747" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="8" op_0_bw="7">
<![CDATA[
:1  %k_4_cast = zext i7 %k_4 to i8

]]></node>
<StgValue><ssdm name="k_4_cast"/></StgValue>
</operation>

<operation id="1748" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1749" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_4 = icmp eq i7 %k_4, -28

]]></node>
<StgValue><ssdm name="exitcond_4"/></StgValue>
</operation>

<operation id="1750" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4, label %.loopexit.4, label %57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_4 = icmp ult i8 %k_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1753" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_4, label %58, label %._crit_edge.4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1754" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_trn_cast1 = zext i7 %k_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_trn_cast1"/></StgValue>
</operation>

<operation id="1755" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_trn_cast = zext i7 %k_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_trn_cast"/></StgValue>
</operation>

<operation id="1756" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr28 = add i14 %tmp_10_4_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr28"/></StgValue>
</operation>

<operation id="1757" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_85 = zext i14 %p_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1758" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_28 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_85

]]></node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="1759" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_28 = load i32* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="1760" st_id="360" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr111 = mul i14 %tmp_10_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr111"/></StgValue>
</operation>

<operation id="1761" st_id="360" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr112 = add i14 %tmp_4_trn_cast, %p_addr111

]]></node>
<StgValue><ssdm name="p_addr112"/></StgValue>
</operation>

<operation id="1762" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_86 = zext i14 %p_addr112 to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1763" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_28 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="1764" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_28 = load i32* %B_addr_28, align 4

]]></node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="1765" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.4:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_18) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1766" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.4:1  %j_1_4 = add i7 %j, 5

]]></node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="1767" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.4:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1768" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_28 = load i32* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="1769" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_28 = load i32* %B_addr_28, align 4

]]></node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1770" st_id="362" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1771" st_id="363" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1772" st_id="364" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1773" st_id="365" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1774" st_id="366" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="1775" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_28 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1776" st_id="367" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="1777" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_28 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1778" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4 = sext i32 %tmp_11_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="1779" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4 = add nsw i64 %C_load_28, %tmp_12_4

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="1780" st_id="368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1781" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1782" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.0:0  %k_1_4_s = or i7 %k_4, 1

]]></node>
<StgValue><ssdm name="k_1_4_s"/></StgValue>
</operation>

<operation id="1783" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.0:1  %k_1_4_cast = zext i7 %k_1_4_s to i8

]]></node>
<StgValue><ssdm name="k_1_4_cast"/></StgValue>
</operation>

<operation id="1784" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0:2  %tmp_7_4_1 = icmp ult i8 %k_1_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="1785" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.0:3  br i1 %tmp_7_4_1, label %59, label %._crit_edge.4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1786" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_1_trn_cast1 = zext i7 %k_1_4_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_1_trn_cast1"/></StgValue>
</operation>

<operation id="1787" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_1_trn_cast = zext i7 %k_1_4_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_1_trn_cast"/></StgValue>
</operation>

<operation id="1788" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr25 = add i14 %tmp_10_4_1_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr25"/></StgValue>
</operation>

<operation id="1789" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_91 = zext i14 %p_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1790" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_32 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_91

]]></node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="1791" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_32 = load i32* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="1792" st_id="368" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr119 = mul i14 %tmp_10_4_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr119"/></StgValue>
</operation>

<operation id="1793" st_id="368" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr120 = add i14 %tmp_4_trn_cast, %p_addr119

]]></node>
<StgValue><ssdm name="p_addr120"/></StgValue>
</operation>

<operation id="1794" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_92 = zext i14 %p_addr120 to i64

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1795" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_32 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_92

]]></node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="1796" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_32 = load i32* %B_addr_32, align 4

]]></node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1797" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_32 = load i32* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="1798" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_32 = load i32* %B_addr_32, align 4

]]></node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1799" st_id="370" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1800" st_id="371" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1801" st_id="372" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1802" st_id="373" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1803" st_id="374" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="1804" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_32 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1805" st_id="375" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="1806" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_32 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1807" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_1 = sext i32 %tmp_11_4_1 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_1"/></StgValue>
</operation>

<operation id="1808" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_1 = add nsw i64 %C_load_32, %tmp_12_4_1

]]></node>
<StgValue><ssdm name="tmp_13_4_1"/></StgValue>
</operation>

<operation id="1809" st_id="376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_1, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1810" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.1:0  %k_1_4_1 = add i7 %k_4, 2

]]></node>
<StgValue><ssdm name="k_1_4_1"/></StgValue>
</operation>

<operation id="1812" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.1:1  %k_1_4_1_cast = zext i7 %k_1_4_1 to i8

]]></node>
<StgValue><ssdm name="k_1_4_1_cast"/></StgValue>
</operation>

<operation id="1813" st_id="376" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1:2  %tmp_7_4_2 = icmp ult i8 %k_1_4_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="1814" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.1:3  br i1 %tmp_7_4_2, label %60, label %._crit_edge.4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1815" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_2_trn_cast1 = zext i7 %k_1_4_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_2_trn_cast1"/></StgValue>
</operation>

<operation id="1816" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_2_trn_cast = zext i7 %k_1_4_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_2_trn_cast"/></StgValue>
</operation>

<operation id="1817" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr22 = add i14 %tmp_10_4_2_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="1818" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_97 = zext i14 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1819" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_35 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_97

]]></node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="1820" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_35 = load i32* %A_addr_35, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="1821" st_id="377" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr125 = mul i14 %tmp_10_4_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr125"/></StgValue>
</operation>

<operation id="1822" st_id="377" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr126 = add i14 %tmp_4_trn_cast, %p_addr125

]]></node>
<StgValue><ssdm name="p_addr126"/></StgValue>
</operation>

<operation id="1823" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_98 = zext i14 %p_addr126 to i64

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1824" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_35 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="1825" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_35 = load i32* %B_addr_35, align 4

]]></node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1826" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_35 = load i32* %A_addr_35, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="1827" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_35 = load i32* %B_addr_35, align 4

]]></node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1828" st_id="379" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1829" st_id="380" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1830" st_id="381" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1831" st_id="382" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="1832" st_id="383" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="1833" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_35 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="1834" st_id="384" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="1835" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_35 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="1836" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_2 = sext i32 %tmp_11_4_2 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_2"/></StgValue>
</operation>

<operation id="1837" st_id="385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_2 = add nsw i64 %C_load_35, %tmp_12_4_2

]]></node>
<StgValue><ssdm name="tmp_13_4_2"/></StgValue>
</operation>

<operation id="1838" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_2, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1840" st_id="385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.2:0  %k_1_4_2 = add i7 %k_4, 3

]]></node>
<StgValue><ssdm name="k_1_4_2"/></StgValue>
</operation>

<operation id="1841" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.2:1  %k_1_4_2_cast = zext i7 %k_1_4_2 to i8

]]></node>
<StgValue><ssdm name="k_1_4_2_cast"/></StgValue>
</operation>

<operation id="1842" st_id="385" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.2:2  %tmp_7_4_3 = icmp ult i8 %k_1_4_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_3"/></StgValue>
</operation>

<operation id="1843" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.2:3  br i1 %tmp_7_4_3, label %61, label %._crit_edge.4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="1844" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_3_trn_cast1 = zext i7 %k_1_4_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_3_trn_cast1"/></StgValue>
</operation>

<operation id="1845" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_3_trn_cast = zext i7 %k_1_4_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_3_trn_cast"/></StgValue>
</operation>

<operation id="1846" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr19 = add i14 %tmp_10_4_3_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="1847" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_101 = zext i14 %p_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1848" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_38 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_101

]]></node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="1849" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_38 = load i32* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="1850" st_id="386" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr131 = mul i14 %tmp_10_4_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr131"/></StgValue>
</operation>

<operation id="1851" st_id="386" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr132 = add i14 %tmp_4_trn_cast, %p_addr131

]]></node>
<StgValue><ssdm name="p_addr132"/></StgValue>
</operation>

<operation id="1852" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_102 = zext i14 %p_addr132 to i64

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1853" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_38 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_102

]]></node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="1854" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_38 = load i32* %B_addr_38, align 4

]]></node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="1855" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_38 = load i32* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="1856" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_38 = load i32* %B_addr_38, align 4

]]></node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1857" st_id="388" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="1858" st_id="389" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="1859" st_id="390" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="1860" st_id="391" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="1861" st_id="392" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="1862" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_38 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="1863" st_id="393" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="1864" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_38 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="1865" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_3 = sext i32 %tmp_11_4_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_3"/></StgValue>
</operation>

<operation id="1866" st_id="394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_3 = add nsw i64 %C_load_38, %tmp_12_4_3

]]></node>
<StgValue><ssdm name="tmp_13_4_3"/></StgValue>
</operation>

<operation id="1867" st_id="394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_3, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.3:0  %k_1_4_3 = add i7 %k_4, 4

]]></node>
<StgValue><ssdm name="k_1_4_3"/></StgValue>
</operation>

<operation id="1870" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.3:1  %k_1_4_3_cast = zext i7 %k_1_4_3 to i8

]]></node>
<StgValue><ssdm name="k_1_4_3_cast"/></StgValue>
</operation>

<operation id="1871" st_id="394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.3:2  %tmp_7_4_4 = icmp ult i8 %k_1_4_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_4"/></StgValue>
</operation>

<operation id="1872" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.3:3  br i1 %tmp_7_4_4, label %62, label %._crit_edge.4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="1873" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_4_trn_cast1 = zext i7 %k_1_4_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_4_trn_cast1"/></StgValue>
</operation>

<operation id="1874" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_4_trn_cast = zext i7 %k_1_4_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_4_trn_cast"/></StgValue>
</operation>

<operation id="1875" st_id="395" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr16 = add i14 %tmp_10_4_4_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="1876" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_105 = zext i14 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1877" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_41 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_105

]]></node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="1878" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_41 = load i32* %A_addr_41, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="1879" st_id="395" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr137 = mul i14 %tmp_10_4_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr137"/></StgValue>
</operation>

<operation id="1880" st_id="395" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr138 = add i14 %tmp_4_trn_cast, %p_addr137

]]></node>
<StgValue><ssdm name="p_addr138"/></StgValue>
</operation>

<operation id="1881" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_106 = zext i14 %p_addr138 to i64

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1882" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_41 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_106

]]></node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="1883" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_41 = load i32* %B_addr_41, align 4

]]></node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="1884" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_41 = load i32* %A_addr_41, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="1885" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_41 = load i32* %B_addr_41, align 4

]]></node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="1886" st_id="397" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="1887" st_id="398" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="1888" st_id="399" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="1889" st_id="400" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="1890" st_id="401" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>

<operation id="1891" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_41 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="1892" st_id="402" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>

<operation id="1893" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_41 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="1894" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_4 = sext i32 %tmp_11_4_4 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_4"/></StgValue>
</operation>

<operation id="1895" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_4 = add nsw i64 %C_load_41, %tmp_12_4_4

]]></node>
<StgValue><ssdm name="tmp_13_4_4"/></StgValue>
</operation>

<operation id="1896" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_4, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1898" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.4:0  %k_1_4_4 = add i7 %k_4, 5

]]></node>
<StgValue><ssdm name="k_1_4_4"/></StgValue>
</operation>

<operation id="1899" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.4:1  %k_1_4_4_cast = zext i7 %k_1_4_4 to i8

]]></node>
<StgValue><ssdm name="k_1_4_4_cast"/></StgValue>
</operation>

<operation id="1900" st_id="403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.4:2  %tmp_7_4_5 = icmp ult i8 %k_1_4_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_5"/></StgValue>
</operation>

<operation id="1901" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.4:3  br i1 %tmp_7_4_5, label %63, label %._crit_edge.4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="1902" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_5_trn_cast1 = zext i7 %k_1_4_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_5_trn_cast1"/></StgValue>
</operation>

<operation id="1903" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_5_trn_cast = zext i7 %k_1_4_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_5_trn_cast"/></StgValue>
</operation>

<operation id="1904" st_id="404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr13 = add i14 %tmp_10_4_5_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="1905" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_109 = zext i14 %p_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1906" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_43 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_109

]]></node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="1907" st_id="404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_43 = load i32* %A_addr_43, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1908" st_id="404" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr141 = mul i14 %tmp_10_4_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr141"/></StgValue>
</operation>

<operation id="1909" st_id="404" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr142 = add i14 %tmp_4_trn_cast, %p_addr141

]]></node>
<StgValue><ssdm name="p_addr142"/></StgValue>
</operation>

<operation id="1910" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_110 = zext i14 %p_addr142 to i64

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1911" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_43 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_110

]]></node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="1912" st_id="404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_43 = load i32* %B_addr_43, align 4

]]></node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="1913" st_id="405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_43 = load i32* %A_addr_43, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1914" st_id="405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_43 = load i32* %B_addr_43, align 4

]]></node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="1915" st_id="406" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="1916" st_id="407" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="1917" st_id="408" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="1918" st_id="409" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="1919" st_id="410" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>

<operation id="1920" st_id="410" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_43 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="1921" st_id="411" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>

<operation id="1922" st_id="411" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_43 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="1923" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_5 = sext i32 %tmp_11_4_5 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_5"/></StgValue>
</operation>

<operation id="1924" st_id="412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_5 = add nsw i64 %C_load_43, %tmp_12_4_5

]]></node>
<StgValue><ssdm name="tmp_13_4_5"/></StgValue>
</operation>

<operation id="1925" st_id="412" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_5, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1927" st_id="412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.5:0  %k_1_4_5 = add i7 %k_4, 6

]]></node>
<StgValue><ssdm name="k_1_4_5"/></StgValue>
</operation>

<operation id="1928" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.5:1  %k_1_4_5_cast = zext i7 %k_1_4_5 to i8

]]></node>
<StgValue><ssdm name="k_1_4_5_cast"/></StgValue>
</operation>

<operation id="1929" st_id="412" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.5:2  %tmp_7_4_6 = icmp ult i8 %k_1_4_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_6"/></StgValue>
</operation>

<operation id="1930" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.5:3  br i1 %tmp_7_4_6, label %64, label %._crit_edge.4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="1931" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_6_trn_cast1 = zext i7 %k_1_4_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_6_trn_cast1"/></StgValue>
</operation>

<operation id="1932" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_6_trn_cast = zext i7 %k_1_4_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_6_trn_cast"/></StgValue>
</operation>

<operation id="1933" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr10 = add i14 %tmp_10_4_6_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="1934" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_113 = zext i14 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1935" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_45 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_113

]]></node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="1936" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_45 = load i32* %A_addr_45, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1937" st_id="413" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr145 = mul i14 %tmp_10_4_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr145"/></StgValue>
</operation>

<operation id="1938" st_id="413" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr146 = add i14 %tmp_4_trn_cast, %p_addr145

]]></node>
<StgValue><ssdm name="p_addr146"/></StgValue>
</operation>

<operation id="1939" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_114 = zext i14 %p_addr146 to i64

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1940" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_45 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_114

]]></node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="1941" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_45 = load i32* %B_addr_45, align 4

]]></node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="1942" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_45 = load i32* %A_addr_45, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1943" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_45 = load i32* %B_addr_45, align 4

]]></node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="1944" st_id="415" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="1945" st_id="416" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="1946" st_id="417" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="1947" st_id="418" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="1948" st_id="419" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>

<operation id="1949" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_45 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="1950" st_id="420" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>

<operation id="1951" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_45 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="1952" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_6 = sext i32 %tmp_11_4_6 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_6"/></StgValue>
</operation>

<operation id="1953" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_6 = add nsw i64 %C_load_45, %tmp_12_4_6

]]></node>
<StgValue><ssdm name="tmp_13_4_6"/></StgValue>
</operation>

<operation id="1954" st_id="421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_6, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.6:0  %k_1_4_6 = add i7 %k_4, 7

]]></node>
<StgValue><ssdm name="k_1_4_6"/></StgValue>
</operation>

<operation id="1957" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.6:1  %k_1_4_6_cast = zext i7 %k_1_4_6 to i8

]]></node>
<StgValue><ssdm name="k_1_4_6_cast"/></StgValue>
</operation>

<operation id="1958" st_id="421" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.6:2  %tmp_7_4_7 = icmp ult i8 %k_1_4_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_7"/></StgValue>
</operation>

<operation id="1959" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.6:3  br i1 %tmp_7_4_7, label %65, label %._crit_edge.4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="1960" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_7_trn_cast1 = zext i7 %k_1_4_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_7_trn_cast1"/></StgValue>
</operation>

<operation id="1961" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_7_trn_cast = zext i7 %k_1_4_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_7_trn_cast"/></StgValue>
</operation>

<operation id="1962" st_id="422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr7 = add i14 %tmp_10_4_7_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="1963" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_115 = zext i14 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1964" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_47 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_115

]]></node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="1965" st_id="422" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_47 = load i32* %A_addr_47, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1966" st_id="422" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr149 = mul i14 %tmp_10_4_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr149"/></StgValue>
</operation>

<operation id="1967" st_id="422" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr152 = add i14 %tmp_4_trn_cast, %p_addr149

]]></node>
<StgValue><ssdm name="p_addr152"/></StgValue>
</operation>

<operation id="1968" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_116 = zext i14 %p_addr152 to i64

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1969" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_47 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_116

]]></node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="1970" st_id="422" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_47 = load i32* %B_addr_47, align 4

]]></node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="1971" st_id="423" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_47 = load i32* %A_addr_47, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1972" st_id="423" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_47 = load i32* %B_addr_47, align 4

]]></node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="1973" st_id="424" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="1974" st_id="425" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="1975" st_id="426" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="1976" st_id="427" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="1977" st_id="428" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>

<operation id="1978" st_id="428" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_47 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="1979" st_id="429" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>

<operation id="1980" st_id="429" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_47 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="1981" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_7 = sext i32 %tmp_11_4_7 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_7"/></StgValue>
</operation>

<operation id="1982" st_id="430" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_7 = add nsw i64 %C_load_47, %tmp_12_4_7

]]></node>
<StgValue><ssdm name="tmp_13_4_7"/></StgValue>
</operation>

<operation id="1983" st_id="430" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_7, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="430" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.7:0  %k_1_4_7 = add i7 %k_4, 8

]]></node>
<StgValue><ssdm name="k_1_4_7"/></StgValue>
</operation>

<operation id="1986" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.7:1  %k_1_4_7_cast = zext i7 %k_1_4_7 to i8

]]></node>
<StgValue><ssdm name="k_1_4_7_cast"/></StgValue>
</operation>

<operation id="1987" st_id="430" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.7:2  %tmp_7_4_8 = icmp ult i8 %k_1_4_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_8"/></StgValue>
</operation>

<operation id="1988" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.7:3  br i1 %tmp_7_4_8, label %66, label %._crit_edge.4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="1989" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_8_trn_cast1 = zext i7 %k_1_4_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_8_trn_cast1"/></StgValue>
</operation>

<operation id="1990" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_8_trn_cast = zext i7 %k_1_4_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_8_trn_cast"/></StgValue>
</operation>

<operation id="1991" st_id="431" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr4 = add i14 %tmp_10_4_8_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="1992" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_117 = zext i14 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1993" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_48 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_117

]]></node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="1994" st_id="431" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_48 = load i32* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1995" st_id="431" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr153 = mul i14 %tmp_10_4_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr153"/></StgValue>
</operation>

<operation id="1996" st_id="431" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr154 = add i14 %tmp_4_trn_cast, %p_addr153

]]></node>
<StgValue><ssdm name="p_addr154"/></StgValue>
</operation>

<operation id="1997" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_118 = zext i14 %p_addr154 to i64

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1998" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_48 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_118

]]></node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="1999" st_id="431" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_48 = load i32* %B_addr_48, align 4

]]></node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2000" st_id="432" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_48 = load i32* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="2001" st_id="432" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_48 = load i32* %B_addr_48, align 4

]]></node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2002" st_id="433" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2003" st_id="434" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2004" st_id="435" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2005" st_id="436" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2006" st_id="437" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>

<operation id="2007" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_48 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2008" st_id="438" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>

<operation id="2009" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_48 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2010" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_8 = sext i32 %tmp_11_4_8 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_8"/></StgValue>
</operation>

<operation id="2011" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_8 = add nsw i64 %C_load_48, %tmp_12_4_8

]]></node>
<StgValue><ssdm name="tmp_13_4_8"/></StgValue>
</operation>

<operation id="2012" st_id="439" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_8, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.8:0  %k_1_4_8 = add i7 %k_4, 9

]]></node>
<StgValue><ssdm name="k_1_4_8"/></StgValue>
</operation>

<operation id="2015" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.8:1  %k_1_4_8_cast = zext i7 %k_1_4_8 to i8

]]></node>
<StgValue><ssdm name="k_1_4_8_cast"/></StgValue>
</operation>

<operation id="2016" st_id="439" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.8:2  %tmp_7_4_9 = icmp ult i8 %k_1_4_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_9"/></StgValue>
</operation>

<operation id="2017" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.8:3  br i1 %tmp_7_4_9, label %67, label %._crit_edge.4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_9_trn_cast1 = zext i7 %k_1_4_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_9_trn_cast1"/></StgValue>
</operation>

<operation id="2019" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_9_trn_cast = zext i7 %k_1_4_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_9_trn_cast"/></StgValue>
</operation>

<operation id="2020" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr1 = add i14 %tmp_10_4_9_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="2021" st_id="439" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr150 = mul i14 %tmp_10_4_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr150"/></StgValue>
</operation>

<operation id="2022" st_id="439" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr151 = add i14 %tmp_4_trn_cast, %p_addr150

]]></node>
<StgValue><ssdm name="p_addr151"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2023" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_119 = zext i14 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2024" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_49 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_119

]]></node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="2025" st_id="440" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_49 = load i32* %A_addr_49, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="2026" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_120 = zext i14 %p_addr151 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2027" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_49 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_120

]]></node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="2028" st_id="440" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_49 = load i32* %B_addr_49, align 4

]]></node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2029" st_id="441" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_49 = load i32* %A_addr_49, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="2030" st_id="441" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_49 = load i32* %B_addr_49, align 4

]]></node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2031" st_id="442" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2032" st_id="443" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2033" st_id="444" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2034" st_id="445" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2035" st_id="446" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>

<operation id="2036" st_id="446" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_49 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2037" st_id="447" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>

<operation id="2038" st_id="447" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="64" op_0_bw="14">
<![CDATA[
:13  %C_load_49 = load i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2039" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_12_4_9 = sext i32 %tmp_11_4_9 to i64

]]></node>
<StgValue><ssdm name="tmp_12_4_9"/></StgValue>
</operation>

<operation id="2040" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_13_4_9 = add nsw i64 %C_load_49, %tmp_12_4_9

]]></node>
<StgValue><ssdm name="tmp_13_4_9"/></StgValue>
</operation>

<operation id="2041" st_id="448" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:15  store i64 %tmp_13_4_9, i64* %C_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2042" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.9:0  %k_1_4_9 = add i7 %k_4, 10

]]></node>
<StgValue><ssdm name="k_1_4_9"/></StgValue>
</operation>

<operation id="2044" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.4.9:1  br label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
