0.7
2020.2
May 21 2025
22:59:56
/home/danilo-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm;vid_phy_controller_v2_2_20,,,,,,
/home/danilo-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sim_1/new/tb_video_pipeline.sv,1768856970,systemVerilog,,,,tb_video_pipeline,,uvm;vid_phy_controller_v2_2_20,../../../../../../../../AMD/2025.1/data/rsb/busdef;../../../../fft_fpga_20251.gen/sources_1/ip/clk_wiz_0;../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog;/home/danilo-alencar/AMD/2025.1/Vivado/data/xilinx_vip/include,,,,,
/home/danilo-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pattern_gen.sv,1768857495,systemVerilog,,/home/danilo-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_timing_gen.sv,,video_pattern_gen,,uvm;vid_phy_controller_v2_2_20,../../../../../../../../AMD/2025.1/data/rsb/busdef;../../../../fft_fpga_20251.gen/sources_1/ip/clk_wiz_0;../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog;/home/danilo-alencar/AMD/2025.1/Vivado/data/xilinx_vip/include,,,,,
/home/danilo-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_timing_gen.sv,1768857489,systemVerilog,,/home/danilo-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sim_1/new/tb_video_pipeline.sv,,video_timing_gen,,uvm;vid_phy_controller_v2_2_20,../../../../../../../../AMD/2025.1/data/rsb/busdef;../../../../fft_fpga_20251.gen/sources_1/ip/clk_wiz_0;../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog;/home/danilo-alencar/AMD/2025.1/Vivado/data/xilinx_vip/include,,,,,
