// Seed: 3442257427
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2(1'b0);
  wand id_3 = -1;
  parameter id_4 = 1;
  assign id_3 = {id_4[1 : 1]{-1}};
  assign id_3 = id_2 <-> -1;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd93,
    parameter id_1 = 32'd77
) (
    input  wor  _id_0,
    input  tri1 _id_1,
    output wand id_2,
    input  tri  id_3
);
  assign id_2 = id_0 - -1;
  logic id_5;
  ;
  wire id_6;
  logic [1  -  !  id_0  ==  id_1 : id_0  !=  -1] id_7;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  id_8(
      id_1 == 1, -1
  );
endmodule
