============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 21:58:52 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1190)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.779149s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (99.2%)

RUN-1004 : used memory is 288 MB, reserved memory is 264 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13611 instances
RUN-0007 : 7627 luts, 4473 seqs, 1042 mslices, 301 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 14804 nets
RUN-1001 : 8795 nets have 2 pins
RUN-1001 : 4136 nets have [3 - 5] pins
RUN-1001 : 1306 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1667     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13607 instances, 7627 luts, 4473 seqs, 1343 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Huge net cpuresetn with 1391 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61576, tnet num: 14756, tinst num: 13607, tnode num: 74090, tedge num: 98685.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.296832s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (100.0%)

RUN-1004 : used memory is 429 MB, reserved memory is 409 MB, peak memory is 429 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.777551s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.63859e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13607.
PHY-3001 : Level 1 #clusters 1907.
PHY-3001 : End clustering;  0.083156s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.04735e+06, overlap = 531.156
PHY-3002 : Step(2): len = 873661, overlap = 575
PHY-3002 : Step(3): len = 636719, overlap = 694.906
PHY-3002 : Step(4): len = 583382, overlap = 717.156
PHY-3002 : Step(5): len = 468081, overlap = 832.625
PHY-3002 : Step(6): len = 396195, overlap = 894.156
PHY-3002 : Step(7): len = 325884, overlap = 946.031
PHY-3002 : Step(8): len = 283845, overlap = 1014.12
PHY-3002 : Step(9): len = 251635, overlap = 1047.16
PHY-3002 : Step(10): len = 229090, overlap = 1093.94
PHY-3002 : Step(11): len = 209598, overlap = 1118.03
PHY-3002 : Step(12): len = 195234, overlap = 1132.84
PHY-3002 : Step(13): len = 181900, overlap = 1179.22
PHY-3002 : Step(14): len = 165030, overlap = 1215.53
PHY-3002 : Step(15): len = 153995, overlap = 1233.41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.4341e-06
PHY-3002 : Step(16): len = 155137, overlap = 1171.5
PHY-3002 : Step(17): len = 188311, overlap = 1073.84
PHY-3002 : Step(18): len = 199415, overlap = 1017.97
PHY-3002 : Step(19): len = 211088, overlap = 1003.97
PHY-3002 : Step(20): len = 208211, overlap = 946.875
PHY-3002 : Step(21): len = 206525, overlap = 938.531
PHY-3002 : Step(22): len = 198418, overlap = 933.312
PHY-3002 : Step(23): len = 196520, overlap = 912.844
PHY-3002 : Step(24): len = 193161, overlap = 907.844
PHY-3002 : Step(25): len = 191793, overlap = 902.344
PHY-3002 : Step(26): len = 189900, overlap = 872.031
PHY-3002 : Step(27): len = 188669, overlap = 865.562
PHY-3002 : Step(28): len = 186421, overlap = 869.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8682e-06
PHY-3002 : Step(29): len = 199509, overlap = 834.688
PHY-3002 : Step(30): len = 214279, overlap = 777.25
PHY-3002 : Step(31): len = 219796, overlap = 754.25
PHY-3002 : Step(32): len = 222805, overlap = 731.5
PHY-3002 : Step(33): len = 220919, overlap = 728.938
PHY-3002 : Step(34): len = 219799, overlap = 715.406
PHY-3002 : Step(35): len = 218405, overlap = 709.531
PHY-3002 : Step(36): len = 218013, overlap = 715.656
PHY-3002 : Step(37): len = 216914, overlap = 704.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.73639e-06
PHY-3002 : Step(38): len = 230603, overlap = 695.625
PHY-3002 : Step(39): len = 246339, overlap = 646.375
PHY-3002 : Step(40): len = 254155, overlap = 629.031
PHY-3002 : Step(41): len = 257207, overlap = 642
PHY-3002 : Step(42): len = 253488, overlap = 649.469
PHY-3002 : Step(43): len = 252822, overlap = 653.031
PHY-3002 : Step(44): len = 250420, overlap = 656.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.14728e-05
PHY-3002 : Step(45): len = 267459, overlap = 597.031
PHY-3002 : Step(46): len = 286352, overlap = 553.094
PHY-3002 : Step(47): len = 295857, overlap = 535.438
PHY-3002 : Step(48): len = 298466, overlap = 533.594
PHY-3002 : Step(49): len = 297254, overlap = 518.656
PHY-3002 : Step(50): len = 296298, overlap = 536.875
PHY-3002 : Step(51): len = 294902, overlap = 537.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.29456e-05
PHY-3002 : Step(52): len = 313544, overlap = 506.156
PHY-3002 : Step(53): len = 331481, overlap = 480.312
PHY-3002 : Step(54): len = 343331, overlap = 448.875
PHY-3002 : Step(55): len = 350928, overlap = 435.781
PHY-3002 : Step(56): len = 352087, overlap = 422.812
PHY-3002 : Step(57): len = 354090, overlap = 412.438
PHY-3002 : Step(58): len = 352904, overlap = 410.594
PHY-3002 : Step(59): len = 351854, overlap = 413.812
PHY-3002 : Step(60): len = 350661, overlap = 435.625
PHY-3002 : Step(61): len = 350376, overlap = 438.938
PHY-3002 : Step(62): len = 348971, overlap = 420.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.58911e-05
PHY-3002 : Step(63): len = 371885, overlap = 414.156
PHY-3002 : Step(64): len = 386592, overlap = 377.656
PHY-3002 : Step(65): len = 391358, overlap = 372.312
PHY-3002 : Step(66): len = 394002, overlap = 348.906
PHY-3002 : Step(67): len = 394258, overlap = 335.562
PHY-3002 : Step(68): len = 395373, overlap = 324.75
PHY-3002 : Step(69): len = 394566, overlap = 324.969
PHY-3002 : Step(70): len = 394948, overlap = 308
PHY-3002 : Step(71): len = 394269, overlap = 284.625
PHY-3002 : Step(72): len = 394674, overlap = 273.031
PHY-3002 : Step(73): len = 393261, overlap = 275.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.17823e-05
PHY-3002 : Step(74): len = 412161, overlap = 242.75
PHY-3002 : Step(75): len = 425015, overlap = 216.281
PHY-3002 : Step(76): len = 429137, overlap = 203.844
PHY-3002 : Step(77): len = 431670, overlap = 190.625
PHY-3002 : Step(78): len = 433004, overlap = 193.875
PHY-3002 : Step(79): len = 434858, overlap = 191.188
PHY-3002 : Step(80): len = 434528, overlap = 189.844
PHY-3002 : Step(81): len = 434178, overlap = 188.156
PHY-3002 : Step(82): len = 433617, overlap = 189.625
PHY-3002 : Step(83): len = 434923, overlap = 198.938
PHY-3002 : Step(84): len = 436256, overlap = 196.281
PHY-3002 : Step(85): len = 436758, overlap = 185.625
PHY-3002 : Step(86): len = 435395, overlap = 187.281
PHY-3002 : Step(87): len = 434606, overlap = 192.25
PHY-3002 : Step(88): len = 433273, overlap = 192.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000183565
PHY-3002 : Step(89): len = 446810, overlap = 175.438
PHY-3002 : Step(90): len = 453972, overlap = 163.188
PHY-3002 : Step(91): len = 456209, overlap = 161.969
PHY-3002 : Step(92): len = 457221, overlap = 161.031
PHY-3002 : Step(93): len = 458291, overlap = 157.531
PHY-3002 : Step(94): len = 458818, overlap = 155.625
PHY-3002 : Step(95): len = 458333, overlap = 152.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000340872
PHY-3002 : Step(96): len = 466940, overlap = 149.062
PHY-3002 : Step(97): len = 472908, overlap = 144.219
PHY-3002 : Step(98): len = 474480, overlap = 148.125
PHY-3002 : Step(99): len = 476098, overlap = 142.188
PHY-3002 : Step(100): len = 478218, overlap = 139.156
PHY-3002 : Step(101): len = 479768, overlap = 138.75
PHY-3002 : Step(102): len = 479669, overlap = 135
PHY-3002 : Step(103): len = 480306, overlap = 131.906
PHY-3002 : Step(104): len = 481594, overlap = 137.219
PHY-3002 : Step(105): len = 482301, overlap = 141.562
PHY-3002 : Step(106): len = 482022, overlap = 136.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000649541
PHY-3002 : Step(107): len = 487126, overlap = 134
PHY-3002 : Step(108): len = 490704, overlap = 128.781
PHY-3002 : Step(109): len = 491983, overlap = 128.219
PHY-3002 : Step(110): len = 493102, overlap = 126.719
PHY-3002 : Step(111): len = 495046, overlap = 120.812
PHY-3002 : Step(112): len = 496476, overlap = 120.25
PHY-3002 : Step(113): len = 496518, overlap = 121.344
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0011537
PHY-3002 : Step(114): len = 499090, overlap = 121.125
PHY-3002 : Step(115): len = 501389, overlap = 118.094
PHY-3002 : Step(116): len = 502134, overlap = 108.875
PHY-3002 : Step(117): len = 503348, overlap = 107.25
PHY-3002 : Step(118): len = 504978, overlap = 107.469
PHY-3002 : Step(119): len = 506187, overlap = 103.969
PHY-3002 : Step(120): len = 505647, overlap = 99.125
PHY-3002 : Step(121): len = 505523, overlap = 94.5938
PHY-3002 : Step(122): len = 506698, overlap = 94.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022096s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (212.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14804.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648272, over cnt = 1652(4%), over = 9354, worst = 48
PHY-1001 : End global iterations;  0.652621s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (136.5%)

PHY-1001 : Congestion index: top1 = 96.85, top5 = 73.90, top10 = 61.74, top15 = 53.67.
PHY-3001 : End congestion estimation;  0.849865s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (126.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.853628s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000157758
PHY-3002 : Step(123): len = 539164, overlap = 85.0625
PHY-3002 : Step(124): len = 541777, overlap = 78.625
PHY-3002 : Step(125): len = 539856, overlap = 77.75
PHY-3002 : Step(126): len = 539546, overlap = 73
PHY-3002 : Step(127): len = 540831, overlap = 58.5625
PHY-3002 : Step(128): len = 541893, overlap = 51.0938
PHY-3002 : Step(129): len = 541105, overlap = 47.0625
PHY-3002 : Step(130): len = 539941, overlap = 49.2188
PHY-3002 : Step(131): len = 539372, overlap = 44.0312
PHY-3002 : Step(132): len = 537080, overlap = 39.6875
PHY-3002 : Step(133): len = 533508, overlap = 39.8125
PHY-3002 : Step(134): len = 528409, overlap = 36.9062
PHY-3002 : Step(135): len = 525745, overlap = 35.5625
PHY-3002 : Step(136): len = 522244, overlap = 33.2812
PHY-3002 : Step(137): len = 519389, overlap = 31.7812
PHY-3002 : Step(138): len = 516263, overlap = 30.25
PHY-3002 : Step(139): len = 514277, overlap = 30.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000315517
PHY-3002 : Step(140): len = 516395, overlap = 29.125
PHY-3002 : Step(141): len = 518361, overlap = 29.4688
PHY-3002 : Step(142): len = 520958, overlap = 28.9375
PHY-3002 : Step(143): len = 522289, overlap = 28.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000631033
PHY-3002 : Step(144): len = 524013, overlap = 29.5
PHY-3002 : Step(145): len = 532440, overlap = 33.0312
PHY-3002 : Step(146): len = 537144, overlap = 34
PHY-3002 : Step(147): len = 538935, overlap = 37.4062
PHY-3002 : Step(148): len = 539355, overlap = 40.625
PHY-3002 : Step(149): len = 539100, overlap = 41.9062
PHY-3002 : Step(150): len = 538040, overlap = 40.875
PHY-3002 : Step(151): len = 537741, overlap = 42.5938
PHY-3002 : Step(152): len = 536755, overlap = 43.4062
PHY-3002 : Step(153): len = 534670, overlap = 42.2812
PHY-3002 : Step(154): len = 532989, overlap = 44.6562
PHY-3002 : Step(155): len = 530945, overlap = 45.5938
PHY-3002 : Step(156): len = 529200, overlap = 43.5
PHY-3002 : Step(157): len = 527524, overlap = 40.4688
PHY-3002 : Step(158): len = 525662, overlap = 39.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00126207
PHY-3002 : Step(159): len = 526195, overlap = 39.1562
PHY-3002 : Step(160): len = 527579, overlap = 39.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00217275
PHY-3002 : Step(161): len = 527989, overlap = 38.5625
PHY-3002 : Step(162): len = 529786, overlap = 40.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 161/14804.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 624952, over cnt = 2171(6%), over = 10210, worst = 51
PHY-1001 : End global iterations;  0.842555s wall, 1.500000s user + 0.109375s system = 1.609375s CPU (191.0%)

PHY-1001 : Congestion index: top1 = 86.57, top5 = 63.76, top10 = 54.89, top15 = 49.71.
PHY-3001 : End congestion estimation;  1.042169s wall, 1.687500s user + 0.125000s system = 1.812500s CPU (173.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.610154s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000237518
PHY-3002 : Step(163): len = 535252, overlap = 242.969
PHY-3002 : Step(164): len = 534656, overlap = 217.062
PHY-3002 : Step(165): len = 533164, overlap = 192.469
PHY-3002 : Step(166): len = 532621, overlap = 160.031
PHY-3002 : Step(167): len = 532565, overlap = 149.438
PHY-3002 : Step(168): len = 531528, overlap = 148.312
PHY-3002 : Step(169): len = 529779, overlap = 132.5
PHY-3002 : Step(170): len = 527191, overlap = 128.219
PHY-3002 : Step(171): len = 524657, overlap = 131.562
PHY-3002 : Step(172): len = 521726, overlap = 142.375
PHY-3002 : Step(173): len = 518224, overlap = 141.25
PHY-3002 : Step(174): len = 515288, overlap = 141.281
PHY-3002 : Step(175): len = 513664, overlap = 141.25
PHY-3002 : Step(176): len = 512222, overlap = 147.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000475035
PHY-3002 : Step(177): len = 515974, overlap = 137.469
PHY-3002 : Step(178): len = 519093, overlap = 128.781
PHY-3002 : Step(179): len = 522633, overlap = 116.594
PHY-3002 : Step(180): len = 524135, overlap = 113.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00095007
PHY-3002 : Step(181): len = 527772, overlap = 107.344
PHY-3002 : Step(182): len = 532511, overlap = 101.938
PHY-3002 : Step(183): len = 536036, overlap = 96.5
PHY-3002 : Step(184): len = 538567, overlap = 96.9062
PHY-3002 : Step(185): len = 542190, overlap = 94.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00186266
PHY-3002 : Step(186): len = 544087, overlap = 83.6562
PHY-3002 : Step(187): len = 546283, overlap = 79.6562
PHY-3002 : Step(188): len = 549004, overlap = 76.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61576, tnet num: 14756, tinst num: 13607, tnode num: 74090, tedge num: 98685.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.467840s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (100.1%)

RUN-1004 : used memory is 476 MB, reserved memory is 460 MB, peak memory is 562 MB
OPT-1001 : Total overflow 402.06 peak overflow 2.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 612/14804.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 659752, over cnt = 2536(7%), over = 8941, worst = 25
PHY-1001 : End global iterations;  0.905859s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (172.5%)

PHY-1001 : Congestion index: top1 = 68.38, top5 = 55.09, top10 = 49.05, top15 = 45.55.
PHY-1001 : End incremental global routing;  1.094880s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (159.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.682305s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (100.8%)

OPT-1001 : 11 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13471 has valid locations, 92 needs to be replaced
PHY-3001 : design contains 13688 instances, 7632 luts, 4549 seqs, 1343 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 556385
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12270/14885.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 665256, over cnt = 2557(7%), over = 8975, worst = 25
PHY-1001 : End global iterations;  0.128834s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.2%)

PHY-1001 : Congestion index: top1 = 68.43, top5 = 55.28, top10 = 49.23, top15 = 45.73.
PHY-3001 : End congestion estimation;  0.327969s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (104.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61901, tnet num: 14837, tinst num: 13688, tnode num: 74643, tedge num: 99173.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.499249s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.1%)

RUN-1004 : used memory is 520 MB, reserved memory is 516 MB, peak memory is 569 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.087950s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 556033, overlap = 0.25
PHY-3002 : Step(190): len = 555827, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12329/14885.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 664704, over cnt = 2557(7%), over = 9006, worst = 25
PHY-1001 : End global iterations;  0.106498s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (132.0%)

PHY-1001 : Congestion index: top1 = 68.64, top5 = 55.26, top10 = 49.25, top15 = 45.77.
PHY-3001 : End congestion estimation;  0.301888s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (113.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.580035s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00146139
PHY-3002 : Step(191): len = 555802, overlap = 76.9062
PHY-3002 : Step(192): len = 555707, overlap = 76.9062
PHY-3001 : Final: Len = 555707, Over = 76.9062
PHY-3001 : End incremental placement;  3.710133s wall, 4.015625s user + 0.093750s system = 4.109375s CPU (110.8%)

OPT-1001 : Total overflow 402.38 peak overflow 2.81
OPT-1001 : End high-fanout net optimization;  5.850195s wall, 6.937500s user + 0.140625s system = 7.078125s CPU (121.0%)

OPT-1001 : Current memory(MB): used = 567, reserve = 555, peak = 581.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12316/14885.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 665544, over cnt = 2544(7%), over = 8815, worst = 25
PHY-1002 : len = 710280, over cnt = 1585(4%), over = 4054, worst = 21
PHY-1002 : len = 732648, over cnt = 857(2%), over = 2076, worst = 16
PHY-1002 : len = 745720, over cnt = 442(1%), over = 1000, worst = 16
PHY-1002 : len = 758792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.363280s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (143.3%)

PHY-1001 : Congestion index: top1 = 57.11, top5 = 49.74, top10 = 45.82, top15 = 43.26.
OPT-1001 : End congestion update;  1.558902s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (137.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.473536s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.0%)

OPT-0007 : Start: WNS 2312 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2412 TNS 0 NUM_FEPS 0 with 15 cells processed and 1400 slack improved
OPT-0007 : Iter 2: improved WNS 2412 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.051480s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (128.0%)

OPT-1001 : Current memory(MB): used = 548, reserve = 537, peak = 581.
OPT-1001 : End physical optimization;  9.615392s wall, 11.203125s user + 0.203125s system = 11.406250s CPU (118.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7632 LUT to BLE ...
SYN-4008 : Packed 7632 LUT and 2422 SEQ to BLE.
SYN-4003 : Packing 2127 remaining SEQ's ...
SYN-4005 : Packed 1598 SEQ with LUT/SLICE
SYN-4006 : 3871 single LUT's are left
SYN-4006 : 529 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8161/9830 primitive instances ...
PHY-3001 : End packing;  0.869892s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5947 instances
RUN-1001 : 2889 mslices, 2890 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12734 nets
RUN-1001 : 6512 nets have 2 pins
RUN-1001 : 4182 nets have [3 - 5] pins
RUN-1001 : 1392 nets have [6 - 10] pins
RUN-1001 : 375 nets have [11 - 20] pins
RUN-1001 : 267 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5943 instances, 5779 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 569643, Over = 188.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6132/12734.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 733440, over cnt = 1598(4%), over = 2672, worst = 9
PHY-1002 : len = 741608, over cnt = 921(2%), over = 1295, worst = 8
PHY-1002 : len = 751480, over cnt = 431(1%), over = 573, worst = 8
PHY-1002 : len = 758032, over cnt = 151(0%), over = 183, worst = 4
PHY-1002 : len = 761792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.312697s wall, 1.984375s user + 0.062500s system = 2.046875s CPU (155.9%)

PHY-1001 : Congestion index: top1 = 58.47, top5 = 50.62, top10 = 46.37, top15 = 43.64.
PHY-3001 : End congestion estimation;  1.572831s wall, 2.234375s user + 0.078125s system = 2.312500s CPU (147.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55793, tnet num: 12686, tinst num: 5943, tnode num: 65867, tedge num: 93738.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.772666s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (99.6%)

RUN-1004 : used memory is 509 MB, reserved memory is 496 MB, peak memory is 581 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.328811s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.60218e-05
PHY-3002 : Step(193): len = 555213, overlap = 204
PHY-3002 : Step(194): len = 546215, overlap = 221
PHY-3002 : Step(195): len = 541169, overlap = 229
PHY-3002 : Step(196): len = 537898, overlap = 230.75
PHY-3002 : Step(197): len = 534585, overlap = 238.5
PHY-3002 : Step(198): len = 533406, overlap = 255.75
PHY-3002 : Step(199): len = 532170, overlap = 261.25
PHY-3002 : Step(200): len = 531099, overlap = 262.25
PHY-3002 : Step(201): len = 529537, overlap = 261
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132044
PHY-3002 : Step(202): len = 538678, overlap = 239.25
PHY-3002 : Step(203): len = 542793, overlap = 225
PHY-3002 : Step(204): len = 547115, overlap = 212.75
PHY-3002 : Step(205): len = 550811, overlap = 206.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000264087
PHY-3002 : Step(206): len = 560852, overlap = 190.5
PHY-3002 : Step(207): len = 570750, overlap = 185.25
PHY-3002 : Step(208): len = 574706, overlap = 177
PHY-3002 : Step(209): len = 573730, overlap = 178.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.824077s wall, 1.078125s user + 1.343750s system = 2.421875s CPU (293.9%)

PHY-3001 : Trial Legalized: Len = 632175
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 623/12734.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 769512, over cnt = 2170(6%), over = 3629, worst = 7
PHY-1002 : len = 785176, over cnt = 1183(3%), over = 1710, worst = 6
PHY-1002 : len = 800376, over cnt = 393(1%), over = 553, worst = 6
PHY-1002 : len = 805800, over cnt = 107(0%), over = 128, worst = 4
PHY-1002 : len = 808368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.895640s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (151.7%)

PHY-1001 : Congestion index: top1 = 55.99, top5 = 50.62, top10 = 47.11, top15 = 44.57.
PHY-3001 : End congestion estimation;  2.181941s wall, 3.109375s user + 0.046875s system = 3.156250s CPU (144.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.556208s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188819
PHY-3002 : Step(210): len = 610059, overlap = 28.75
PHY-3002 : Step(211): len = 598629, overlap = 49.25
PHY-3002 : Step(212): len = 590318, overlap = 70
PHY-3002 : Step(213): len = 585329, overlap = 88.5
PHY-3002 : Step(214): len = 583445, overlap = 97.75
PHY-3002 : Step(215): len = 582873, overlap = 104
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000377637
PHY-3002 : Step(216): len = 591158, overlap = 95
PHY-3002 : Step(217): len = 595753, overlap = 88.5
PHY-3002 : Step(218): len = 599008, overlap = 87.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022055s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.8%)

PHY-3001 : Legalized: Len = 616765, Over = 0
PHY-3001 : Spreading special nets. 108 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.045104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.3%)

PHY-3001 : 148 instances has been re-located, deltaX = 32, deltaY = 97, maxDist = 2.
PHY-3001 : Final: Len = 618885, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55793, tnet num: 12686, tinst num: 5944, tnode num: 65867, tedge num: 93738.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.880274s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (99.7%)

RUN-1004 : used memory is 512 MB, reserved memory is 509 MB, peak memory is 583 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3944/12734.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 772240, over cnt = 2038(5%), over = 3313, worst = 8
PHY-1002 : len = 782736, over cnt = 1243(3%), over = 1721, worst = 6
PHY-1002 : len = 795200, over cnt = 504(1%), over = 702, worst = 6
PHY-1002 : len = 803584, over cnt = 60(0%), over = 64, worst = 2
PHY-1002 : len = 804280, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.640702s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 55.24, top5 = 49.32, top10 = 46.19, top15 = 43.81.
PHY-1001 : End incremental global routing;  1.892781s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (151.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.562106s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5817 has valid locations, 3 needs to be replaced
PHY-3001 : design contains 5946 instances, 5781 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 619188
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11664/12737.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 804736, over cnt = 21(0%), over = 25, worst = 3
PHY-1002 : len = 804864, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 804904, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 804904, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 805016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.558517s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 55.24, top5 = 49.34, top10 = 46.23, top15 = 43.85.
PHY-3001 : End congestion estimation;  0.803726s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55816, tnet num: 12689, tinst num: 5946, tnode num: 65895, tedge num: 93773.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.942513s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (99.7%)

RUN-1004 : used memory is 539 MB, reserved memory is 531 MB, peak memory is 590 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.511361s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(219): len = 619188, overlap = 0
PHY-3002 : Step(220): len = 619188, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11666/12737.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 805016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.099579s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 55.24, top5 = 49.34, top10 = 46.23, top15 = 43.85.
PHY-3001 : End congestion estimation;  0.336798s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.564715s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00139855
PHY-3002 : Step(221): len = 619303, overlap = 0
PHY-3002 : Step(222): len = 619303, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 619222, Over = 0
PHY-3001 : End spreading;  0.034473s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.7%)

PHY-3001 : Final: Len = 619222, Over = 0
PHY-3001 : End incremental placement;  4.574393s wall, 4.640625s user + 0.046875s system = 4.687500s CPU (102.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.395286s wall, 8.453125s user + 0.093750s system = 8.546875s CPU (115.6%)

OPT-1001 : Current memory(MB): used = 595, reserve = 588, peak = 597.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11661/12737.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 804888, over cnt = 11(0%), over = 13, worst = 3
PHY-1002 : len = 804984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 805000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.331230s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.1%)

PHY-1001 : Congestion index: top1 = 55.28, top5 = 49.37, top10 = 46.24, top15 = 43.85.
OPT-1001 : End congestion update;  0.577920s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470600s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.6%)

OPT-0007 : Start: WNS 2522 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5820 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5946 instances, 5781 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 619878, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.038172s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.8%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 619918, Over = 0
PHY-3001 : End incremental legalization;  0.320930s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (121.7%)

OPT-0007 : Iter 1: improved WNS 2839 TNS 0 NUM_FEPS 0 with 12 cells processed and 1590 slack improved
OPT-0007 : Iter 2: improved WNS 2839 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.447542s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (116.6%)

OPT-1001 : Current memory(MB): used = 595, reserve = 588, peak = 597.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.446193s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11612/12737.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 805568, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 805584, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 805600, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 805840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.432980s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.0%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 49.40, top10 = 46.26, top15 = 43.87.
PHY-1001 : End incremental global routing;  0.671446s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542717s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11664/12737.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 805840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100756s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.0%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 49.40, top10 = 46.26, top15 = 43.87.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.556625s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2839 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.965517
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2839ps with logic level 1 
RUN-1001 :       #2 path slack 2881ps with logic level 1 
RUN-1001 :       #3 path slack 2917ps with logic level 1 
RUN-1001 :       #4 path slack 2939ps with logic level 1 
OPT-1001 : End physical optimization;  13.441812s wall, 14.828125s user + 0.140625s system = 14.968750s CPU (111.4%)

RUN-1003 : finish command "place" in  44.659415s wall, 68.843750s user + 7.390625s system = 76.234375s CPU (170.7%)

RUN-1004 : used memory is 494 MB, reserved memory is 479 MB, peak memory is 597 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.496949s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (171.2%)

RUN-1004 : used memory is 494 MB, reserved memory is 481 MB, peak memory is 597 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5950 instances
RUN-1001 : 2891 mslices, 2890 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12737 nets
RUN-1001 : 6511 nets have 2 pins
RUN-1001 : 4185 nets have [3 - 5] pins
RUN-1001 : 1392 nets have [6 - 10] pins
RUN-1001 : 374 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55816, tnet num: 12689, tinst num: 5946, tnode num: 65895, tedge num: 93773.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.752569s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (99.9%)

RUN-1004 : used memory is 509 MB, reserved memory is 504 MB, peak memory is 597 MB
PHY-1001 : 2891 mslices, 2890 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 749304, over cnt = 2093(5%), over = 3631, worst = 8
PHY-1002 : len = 765440, over cnt = 1213(3%), over = 1805, worst = 7
PHY-1002 : len = 782176, over cnt = 339(0%), over = 482, worst = 6
PHY-1002 : len = 789208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.625115s wall, 2.750000s user + 0.046875s system = 2.796875s CPU (172.1%)

PHY-1001 : Congestion index: top1 = 55.37, top5 = 49.32, top10 = 45.78, top15 = 43.26.
PHY-1001 : End global routing;  1.902124s wall, 3.015625s user + 0.046875s system = 3.062500s CPU (161.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 587, reserve = 579, peak = 597.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 851, reserve = 844, peak = 851.
PHY-1001 : End build detailed router design. 4.468213s wall, 4.453125s user + 0.015625s system = 4.468750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.873954s wall, 2.859375s user + 0.015625s system = 2.875000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 886, reserve = 880, peak = 886.
PHY-1001 : End phase 1; 2.879919s wall, 2.859375s user + 0.015625s system = 2.875000s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6677 net; 28.818486s wall, 28.765625s user + 0.000000s system = 28.765625s CPU (99.8%)

PHY-1022 : len = 1.66569e+06, over cnt = 1840(0%), over = 1851, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 896, reserve = 891, peak = 896.
PHY-1001 : End initial routed; 41.482640s wall, 55.453125s user + 0.234375s system = 55.687500s CPU (134.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11584(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.398   |   0.000   |   0   
RUN-1001 :   Hold   |   0.074   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.833538s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 904, reserve = 899, peak = 904.
PHY-1001 : End phase 2; 44.316261s wall, 58.296875s user + 0.234375s system = 58.531250s CPU (132.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.66569e+06, over cnt = 1840(0%), over = 1851, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.127834s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.64186e+06, over cnt = 697(0%), over = 697, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.200726s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (145.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.63863e+06, over cnt = 201(0%), over = 201, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.910088s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (109.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.63938e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.454432s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.64015e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.198113s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.64018e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.131966s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11584(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.398   |   0.000   |   0   
RUN-1001 :   Hold   |   0.074   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.841796s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 545 feed throughs used by 368 nets
PHY-1001 : End commit to database; 2.017812s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 979, reserve = 977, peak = 979.
PHY-1001 : End phase 3; 9.245450s wall, 10.328125s user + 0.000000s system = 10.328125s CPU (111.7%)

PHY-1003 : Routed, final wirelength = 1.64018e+06
PHY-1001 : Current memory(MB): used = 983, reserve = 980, peak = 983.
PHY-1001 : End export database. 0.043840s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.9%)

PHY-1001 : End detail routing;  61.313183s wall, 76.328125s user + 0.281250s system = 76.609375s CPU (124.9%)

RUN-1003 : finish command "route" in  65.672279s wall, 81.781250s user + 0.359375s system = 82.140625s CPU (125.1%)

RUN-1004 : used memory is 918 MB, reserved memory is 924 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10605   out of  19600   54.11%
#reg                     4552   out of  19600   23.22%
#le                     11134
  #lut only              6582   out of  11134   59.12%
  #reg only               529   out of  11134    4.75%
  #lut&reg               4023   out of  11134   36.13%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1463
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1170
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             189
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            78
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   57
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             u_logic/Glphu6_syn_3457.q0                14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_119.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11134  |9274    |1331    |4556    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |555    |454     |75      |323     |0       |0       |
|    SD_top_inst                   |SD_top                                             |532    |436     |75      |302     |0       |0       |
|      sd_init_inst                |sd_init                                            |136    |100     |18      |77      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |179    |159     |17      |120     |0       |0       |
|      sd_read_inst                |sd_read                                            |217    |177     |40      |105     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |10     |10      |0       |4       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |435    |266     |71      |313     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |132    |82      |3       |128     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |48     |10      |3       |44      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |4      |3       |0       |4       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |3      |2       |0       |3       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |8      |0       |0       |8       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |8      |8       |0       |8       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |8      |8       |0       |8       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |4      |4       |0       |4       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |1      |1       |0       |1       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1165   |729     |269     |674     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |325    |228     |3       |321     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |117    |37      |3       |113     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |18     |18      |0       |16      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |39     |39      |0       |11      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |8      |8       |0       |3       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |4      |4       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |47     |35      |5       |35      |0       |0       |
|    smg_inst                      |smg                                                |30     |25      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |82     |64      |18      |45      |0       |0       |
|  UART1_RX                        |UART_RX                                            |24     |21      |0       |20      |0       |0       |
|  UART1_TX                        |UART_TX                                            |54     |54      |0       |17      |0       |0       |
|    FIFO                          |FIFO                                               |48     |48      |0       |13      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |4      |4       |0       |3       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |17     |14      |3       |8       |0       |0       |
|  kb                              |Keyboard                                           |284    |236     |48      |147     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |672    |434     |193     |311     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |142    |106     |3       |138     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |57     |28      |3       |53      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |636    |408     |190     |249     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |100    |76      |0       |100     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |25     |8       |0       |25      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |614    |408     |190     |293     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |107    |100     |0       |107     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |32     |28      |0       |32      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |652    |476     |101     |393     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |652    |476     |101     |393     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |266    |213     |40      |120     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |49     |49      |0       |25      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |173    |130     |40      |52      |0       |0       |
|        u_sdram_data              |sdram_data                                         |44     |34      |0       |43      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |386    |263     |61      |273     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |135    |81      |17      |110     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |9      |0       |0       |9       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |37     |28      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |28      |0       |32      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |148    |105     |18      |120     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |28     |27      |0       |28      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |36     |30      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |29     |25      |0       |29      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |357    |292     |54      |174     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |357    |292     |54      |174     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |105    |87      |18      |44      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |103    |84      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |100    |82      |18      |39      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |17     |15      |0       |17      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |6      |6       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |15     |8       |0       |15      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |11     |10      |0       |11      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5235   |5177    |46      |1426    |0       |3       |
|  video_driver_inst               |video_driver                                       |163    |93      |68      |30      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6451  
    #2          2       2545  
    #3          3       829   
    #4          4       778   
    #5        5-10      1476  
    #6        11-50     540   
    #7       51-100      15   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.837488s wall, 3.125000s user + 0.031250s system = 3.156250s CPU (171.8%)

RUN-1004 : used memory is 919 MB, reserved memory is 924 MB, peak memory is 983 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55816, tnet num: 12689, tinst num: 5946, tnode num: 65895, tedge num: 93773.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.774970s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.5%)

RUN-1004 : used memory is 921 MB, reserved memory is 926 MB, peak memory is 983 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5946
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12737, pip num: 132426
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 545
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3191 valid insts, and 385994 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.040410s wall, 124.218750s user + 0.218750s system = 124.437500s CPU (1033.5%)

RUN-1004 : used memory is 1058 MB, reserved memory is 1053 MB, peak memory is 1173 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_215852.log"
