# Computer Microarchitectures (Computer Organization) & von Neumann Model

[TOC]



## Res
### Related Topics
â†— [Theory of Computation](../../../../ğŸ§®%20Mathematics/ğŸ¤¼â€â™€ï¸%20Mathematical%20Logic%20(Foundations%20of%20Mathematics)/ğŸ˜¶â€ğŸŒ«ï¸%20Theory%20of%20Computation/Theory%20of%20Computation.md)
- â†— [Computability (Recursion) Theory - Turing Machine and R.E. Language](../../../../ğŸ§®%20Mathematics/ğŸ¤¼â€â™€ï¸%20Mathematical%20Logic%20(Foundations%20of%20Mathematics)/ğŸ˜¶â€ğŸŒ«ï¸%20Theory%20of%20Computation/Computability%20(Recursion)%20Theory%20-%20Turing%20Machine%20and%20R.E.%20Language/Computability%20(Recursion)%20Theory%20-%20Turing%20Machine%20and%20R.E.%20Language.md)

â†— [EE Related Theories & Hardware Implementation](../../../EE%20Related%20Theories%20&%20Hardware%20Implementation/EE%20Related%20Theories%20&%20Hardware%20Implementation.md)
- â†— [Classical Electromagnetism](../../../EE%20Related%20Theories%20&%20Hardware%20Implementation/ğŸ%20Other%20EE%20Theories%20Related%20with%20CS/Classical%20Electromagnetism.md)
- â†— [Digital (Logic) Electronics Foundations](../../../EE%20Related%20Theories%20&%20Hardware%20Implementation/âš¡ï¸%20Digital%20(Logic)%20Electronics%20Foundations/Digital%20(Logic)%20Electronics%20Foundations.md)
- â†— [Computer Implementations, Teardown & Repairs](../../../EE%20Related%20Theories%20&%20Hardware%20Implementation/ğŸ› ï¸%20Computer%20Manufacturers%20&%20Implementations/Computer%20Implementations,%20Teardown%20&%20Repairs.md)
	- â†— [Computer Processors & Logic Chips (Implementation Part)](../../../EE%20Related%20Theories%20&%20Hardware%20Implementation/ğŸ› ï¸%20Computer%20Manufacturers%20&%20Implementations/Computer%20Processors%20&%20Logic%20Chips%20(Implementation%20Part)/Computer%20Processors%20&%20Logic%20Chips%20(Implementation%20Part).md)
- â†— [Auxiliary Hardware & Peripherals Implementations](../../../EE%20Related%20Theories%20&%20Hardware%20Implementation/Auxiliary%20Hardware%20&%20Peripherals%20Implementations/Auxiliary%20Hardware%20&%20Peripherals%20Implementations.md)

â†— [HDL (Hardware Definition Languages)](../../../../Computer%20Engineering,%20Embedded%20&%20IoT/Embedded%20Programming%20&%20Software%20Development/Languages/HDL%20(Hardware%20Definition%20Languages)/HDL%20(Hardware%20Definition%20Languages).md)

â†— [Computer Processors & Logic Chips (Theory Part)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part).md)
- â†— [CPU (Central Processing Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/CPU%20(Central%20Processing%20Unit).md)
â†— [Embedded Hardwares & Chips](../../../../Computer%20Engineering,%20Embedded%20&%20IoT/ğŸšŸ%20Embedded%20Computer%20Systems/Embedded%20Hardwares%20&%20Chips/Embedded%20Hardwares%20&%20Chips.md)

â†— [Motherboard & Mainboard](Motherboard%20&%20Mainboard.md)

â†— [Firmware and Computer (OS) Booting](../../Firmware%20and%20Computer%20(OS)%20Booting/Firmware%20and%20Computer%20(OS)%20Booting.md)
â†— [Computer Bootstrapping (Booting)](../../Firmware%20and%20Computer%20(OS)%20Booting/ğŸŒ½%20Computer%20Bootstrapping%20(Booting)/Computer%20Bootstrapping%20(Booting).md)


### Other Resources`
https://en.wikichip.org/wiki/list_of_microarchitectures#Intel
list of microarchitectures
Below is aÂ **list ofÂ [microarchitectures](https://en.wikichip.org/wiki/microarchitectures "microarchitectures")**Â organized by company, alphabetized.
- [AMD](https://en.wikichip.org/wiki/list_of_microarchitectures#AMD)
- [Apple](https://en.wikichip.org/wiki/list_of_microarchitectures#Apple)
- [ARM Holdings](https://en.wikichip.org/wiki/list_of_microarchitectures#ARM_Holdings)
- [Cavium](https://en.wikichip.org/wiki/list_of_microarchitectures#Cavium)
- [IBM](https://en.wikichip.org/wiki/list_of_microarchitectures#IBM)
- [Intel](https://en.wikichip.org/wiki/list_of_microarchitectures#Intel)
- [Loongson](https://en.wikichip.org/wiki/list_of_microarchitectures#Loongson)
- [Marvell](https://en.wikichip.org/wiki/list_of_microarchitectures#Marvell)
- [Nvidia](https://en.wikichip.org/wiki/list_of_microarchitectures#Nvidia)
- [Qualcomm](https://en.wikichip.org/wiki/list_of_microarchitectures#Qualcomm)
- [Samsung](https://en.wikichip.org/wiki/list_of_microarchitectures#Samsung)
- [See also](https://en.wikichip.org/wiki/list_of_microarchitectures#See_also)



## Overview
![](../../../../../Assets/Pics/Pasted%20image%2020230302132847.png)
<small>Microarchitecture in computer system hierarchy</small>

> ğŸ”— https://en.wikipedia.org/wiki/Microarchitecture

InÂ computer engineering,Â ==**microarchitecture**, also calledÂ **computer organization**== and sometimes abbreviated asÂ **Âµarch**Â orÂ **uarch**, ==is the way a givenÂ â†— [Instruction Set Architecture (ISA)](../Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture.md) is implemented in a particularÂ processor==.Â A given ISA may be implemented with different microarchitectures; implementations may vary due to different goals of a given design or due to shifts in technology.

[Computer architecture](https://en.wikipedia.org/wiki/Computer_architecture "Computer architecture")Â is the combination of microarchitecture and instruction set architecture.

![](../../../../../Assets/Pics/Pasted%20image%2020260115200754.png)
<small>Diagram of theÂ Intel Core 2 Â microarchitecture: an example of microarchitecture <br> <a>https://en.wikipedia.org/wiki/Core_\(microarchitecture\) "Core (microarchitecture)"</a></small>

> **å¾®æ¶æ„ï¼ˆMicroarchitectureï¼‰æ˜¯ISAåœ¨å¤„ç†å™¨çš„å®ç°**æè¿°å¤„ç†å™¨æ˜¯æ€æ ·å®ç°åŠŸèƒ½çš„ï¼Œå…¶æœ¬è´¨å°±æ˜¯ä¸€ç³»åˆ—ç¡¬ä»¶å®ç°ä»¥æ»¡è¶³å„ç§æŒ‡ä»¤é›†ã€‚è€ŒMicroarchitectureæ˜¯ISAçš„å…·ä½“å®ç°ï¼Œè€Œä¸”å¯¹äºåŒä¸€ä¸ªISAï¼Œå¯ä»¥ä½¿ç”¨ä¸åŒæŠ€æœ¯çš„å¾®æ¶æ„ ï¼Œæ¯”å¦‚å•å‘¨æœŸã€å¤šå‘¨æœŸä»¥åŠæµæ°´çº¿ã€‚æ¯”å¦‚è¯´x86 ISAæœ‰286ï¼Œ386ï¼Œ486ï¼ŒPretiumï¼ŒPretium Proç­‰å®ç°ã€‚ç›®å‰ï¼Œå¾®æ¶æ„æ¶‰åŠä»¥ä¸‹éƒ¨åˆ†ï¼š**æµæ°´çº¿ã€å¹¶è¡Œã€å­˜å‚¨ç³»ç»Ÿåˆ†å±‚ç»“æ„**.

> ğŸ”— https://en.wikichip.org/wiki/microarchitecture

TheÂ [instruction set architecture](https://en.wikichip.org/w/index.php?title=instruction_set_architecture&action=edit&redlink=1 "instruction set architecture (page does not exist)")Â (ISA) can be seen as a high-level contract between the architect and the programmer. It sets out to define how the machine behaves with respect to correctness of program execution. The ISA, however, does not concern itself with the intimate details of how the machine gets it done. To some degree it can be seen asÂ [black box](https://en.wikichip.org/w/index.php?title=black_box&action=edit&redlink=1 "black box (page does not exist)")Â or aÂ [virtual machine](https://en.wikichip.org/w/index.php?title=virtual_machine&action=edit&redlink=1 "virtual machine (page does not exist)"). This is where the microarchitecture fills in the details. The microarchitecture describes exactly how the behavior described by the ISA is done. The microarchitecture defines how every singleÂ [digital signal](https://en.wikichip.org/w/index.php?title=digital_signal&action=edit&redlink=1 "digital signal (page does not exist)")Â is routed around and manipulated to achieve the desired result. The design of a microarchitecture can range from a very simple to highly complex depending on the outcome the engineers hope to achieve.

On a high level, the microarchitecture of a machine is often represented as a diagram or set of diagrams (typically in the form ofÂ [block diagrams](https://en.wikichip.org/w/index.php?title=block_diagram&action=edit&redlink=1 "block diagram (page does not exist)")) that describes the relations and interconnections of the various microarchitectural elements. These elements can range from individual electronic components such asÂ [transistors](https://en.wikichip.org/w/index.php?title=transistors&action=edit&redlink=1 "transistors (page does not exist)")Â andÂ [resistors](https://en.wikichip.org/w/index.php?title=resistors&action=edit&redlink=1 "resistors (page does not exist)")Â to more complex units such asÂ [register files](https://en.wikichip.org/w/index.php?title=register_file&action=edit&redlink=1 "register file (page does not exist)")Â andÂ [multipliers](https://en.wikichip.org/w/index.php?title=multipliers&action=edit&redlink=1 "multipliers (page does not exist)")Â to complete elements such asÂ [arithmetic logic units](https://en.wikichip.org/wiki/arithmetic_logic_unit "arithmetic logic unit")Â (ALUs) andÂ [floating point units](https://en.wikichip.org/w/index.php?title=floating_point_unit&action=edit&redlink=1 "floating point unit (page does not exist)")Â (FPUs). Each of those microarchitectural elements are in turn represented by detailedÂ [schematics](https://en.wikichip.org/w/index.php?title=schematic&action=edit&redlink=1 "schematic (page does not exist)")Â describing the interconnections of theÂ [logic gates](https://en.wikichip.org/wiki/logic_gates "logic gates"). Finally,Â [circuit diagrams](https://en.wikichip.org/w/index.php?title=circuit_diagram&action=edit&redlink=1 "circuit diagram (page does not exist)")Â are used to describe the connections of the transistors used to represent the logic gates schematic.

Modern microarchitectures are described usingÂ [synthesizable](https://en.wikichip.org/w/index.php?title=synthesizable&action=edit&redlink=1 "synthesizable (page does not exist)")Â [HDLs](https://en.wikichip.org/w/index.php?title=hardware_description_language&action=edit&redlink=1 "hardware description language (page does not exist)")Â such asÂ [Verilog](https://en.wikichip.org/wiki/Verilog "Verilog")Â orÂ [VHDL](https://en.wikichip.org/wiki/VHDL "VHDL"). The description of the circuit is known asÂ [RTL design](https://en.wikichip.org/w/index.php?title=RTL_design&action=edit&redlink=1 "RTL design (page does not exist)").Â [Register Transfer Level](https://en.wikichip.org/w/index.php?title=Register_Transfer_Level&action=edit&redlink=1 "Register Transfer Level (page does not exist)")Â (RTL) can be efficiently described using HDL. Final RTL designs are then passed over for verification and thenÂ [synthesis](https://en.wikichip.org/w/index.php?title=synthesis&action=edit&redlink=1 "synthesis (page does not exist)")Â - converting the RTL into optimized gate levelÂ [netlist](https://en.wikichip.org/w/index.php?title=netlist&action=edit&redlink=1 "netlist (page does not exist)"). Those optimized netlists are then eitherÂ [mapped](https://en.wikichip.org/w/index.php?title=place_%26_route&action=edit&redlink=1 "place & route (page does not exist)")Â ontoÂ [programmable devices](https://en.wikichip.org/w/index.php?title=programmable_devices&action=edit&redlink=1 "programmable devices (page does not exist)")Â such asÂ [FPGAs](https://en.wikichip.org/w/index.php?title=FPGA&action=edit&redlink=1 "FPGA (page does not exist)")Â or get converted into geometric representations in what's known as the physical design stage.


### Computer Organization = Microarchitecture ?
â†— [Computer Architecture](../Computer%20Architecture.md)



## Microarchitecture Models & Designs
Microarchitecture can refer to different objects, depending on the contexts. It can refer to the design of microprocessor's core, or the organization of the whole motherboard. According to difference definition of microprocessor, microprocessor can refer to the CPU only, or all other micro logic chips (like GPU). In this sense, the referring of the term microarchitecture can be further refined. 

Just so many mixed usages of different terms!


### CPU Core Organization
> [!links]
> â†— [Microprocessor & Microprocessors Unit (MPU)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/Microprocessor%20&%20Microprocessors%20Unit%20(MPU).md)
> - â†— [CPU (Central Processing Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/CPU%20(Central%20Processing%20Unit).md)
> - â†— [GPU (Graphics Processing Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/Accelerators%20(Coprocessors)/GPU%20(Graphics%20Processing%20Unit)/GPU%20(Graphics%20Processing%20Unit).md)
> - â†— [DPU (Data Processing Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/Accelerators%20(Coprocessors)/DPU%20(Data%20Processing%20Unit)/DPU%20(Data%20Processing%20Unit).md)
>
>â†— [Multicore Processor and Multiprocessors](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/MPU%20Architecture%20&%20Design/Multicore%20Processor%20and%20Multiprocessors/Multicore%20Processor%20and%20Multiprocessors.md) 
>- â†— [Multicore Processor Units](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/MPU%20Architecture%20&%20Design/Multicore%20Processor%20and%20Multiprocessors/Multicore%20Processor%20Units/Multicore%20Processor%20Units.md)
>- â†— [Multiprocessor Architectures & Parallel Computing](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/MPU%20Architecture%20&%20Design/Multicore%20Processor%20and%20Multiprocessors/Multiprocessor%20Architectures%20&%20Parallel%20Computing/Multiprocessor%20Architectures%20&%20Parallel%20Computing.md)
>
>â†— [Embedded Hardwares & Chips](../../../../Computer%20Engineering,%20Embedded%20&%20IoT/ğŸšŸ%20Embedded%20Computer%20Systems/Embedded%20Hardwares%20&%20Chips/Embedded%20Hardwares%20&%20Chips.md) 
>â†— [ASIC (Application-Specific Integrated Circuit)](../../../../Computer%20Engineering,%20Embedded%20&%20IoT/ğŸšŸ%20Embedded%20Computer%20Systems/Embedded%20Hardwares%20&%20Chips/Computing%20Units%20&%20Chips%20&%20Boards/ğŸ“Œ%20ASIC%20(Application-Specific%20Integrated%20Circuit)/ASIC%20(Application-Specific%20Integrated%20Circuit).md)
>- â†— [Google TPU (Tensor Processing Unit)](../../../../Computer%20Engineering,%20Embedded%20&%20IoT/ğŸšŸ%20Embedded%20Computer%20Systems/Embedded%20Hardwares%20&%20Chips/Computing%20Units%20&%20Chips%20&%20Boards/ğŸ“Œ%20ASIC%20(Application-Specific%20Integrated%20Circuit)/Full-Customized%20ASIC/Google%20TPU%20(Tensor%20Processing%20Unit)/Google%20TPU%20(Tensor%20Processing%20Unit).md)
#### ğŸ¯ Von Neumann Based Models (Stored-Program Computer)
> [!links]
> â†— [Computer Processors & Logic Chips (Theory Part)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part).md)
> â†— [Microprocessor & Microprocessors Unit (MPU)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/Microprocessor%20&%20Microprocessors%20Unit%20(MPU).md)

**å†¯Â·è¯ºä¾æ›¼æ¶æ„ï¼ˆVon Neumann Architectureï¼‰**Â æ˜¯å†¯è¯ºä¾æ›¼å‚ä¸ç¬¬ä¸€å°ç”µå­è®¡ç®—æœºENIACçš„è®¾è®¡å¹¶ä¸å›¢é˜Ÿè®¨è®ºä¸‹ä¸€ä»£è®¡ç®—æœºEDVACçš„ç»“æ„æ—¶æ€»ç»“è€Œæˆçš„ï¼Œå› æ­¤å†¯è¯ºä¾æ›¼ç»“æ„ä¸¥æ ¼æ¥è¯´å¹¶ä¸æ˜¯ç”±å†¯è¯ºä¾æ›¼ç‹¬è‡ªå®Œæˆçš„ï¼Œè€Œæ˜¯ä»–é¦–å…ˆå‘è¡¨ï¼ˆå› ä¸ºè¿™äº‹ï¼Œå†¯è¯ºä¾æ›¼ä¸EDVACå›¢é˜Ÿå†³è£‚ï¼Œå½“ç„¶ï¼Œè¿™æ˜¯åè¯äº†ï¼‰ã€‚ 

å†¯Â·è¯ºä¾æ›¼æ¶æ„å°†é€šç”¨è®¡ç®—æœºå®šä¹‰ä¸ºä»¥ä¸‹ 3 ä¸ªåŸºæœ¬åŸåˆ™ï¼š
1. **é‡‡ç”¨äºŒè¿›åˆ¶ï¼š**Â æŒ‡ä»¤å’Œæ•°æ®å‡é‡‡ç”¨äºŒè¿›åˆ¶æ ¼å¼ï¼›
2. **å­˜å‚¨ç¨‹åºï¼š**Â ä¸€ä¸ªè®¡ç®—æœºç¨‹åºï¼Œä¸å¯èƒ½åªæœ‰ä¸€æ¡æŒ‡ä»¤ï¼Œè€Œæ˜¯ç”±æˆåƒä¸Šä¸‡æ¡æŒ‡ä»¤ç»„æˆçš„ã€‚æŒ‡ä»¤å’Œæ•°æ®å‡å­˜å‚¨åœ¨å­˜å‚¨å™¨ä¸­ï¼Œè€Œä¸æ˜¯æ—©æœŸçš„æ’çº¿æ¿ä¸­ï¼Œè®¡ç®—æœºæŒ‰éœ€ä»å­˜å‚¨å™¨ä¸­å–æŒ‡ä»¤å’Œå–æ•°æ®ï¼›
3. **è®¡ç®—æœºç”± 5 ä¸ªç¡¬ä»¶ç»„æˆï¼š**Â è¿ç®—å™¨ã€æ§åˆ¶å™¨ã€å­˜å‚¨å™¨ã€è¾“å…¥è®¾å¤‡å’Œè¾“å‡ºè®¾å¤‡ã€‚åœ¨æœ€å¼€å§‹çš„è®¡ç®—æœºä¸­ï¼Œäº”ä¸ªéƒ¨ä»¶æ˜¯å›´ç»•ç€è¿ç®—å™¨è¿è½¬çš„ï¼Œè¿™ä½¿å¾—å­˜å‚¨å™¨å’Œ I/O è®¾å¤‡ä¹‹é—´çš„æ•°æ®ä¼ é€ä¹Ÿéœ€è¦ç»è¿‡è¿ç®—å™¨ã€‚Â **è€Œç°ä»£è®¡ç®—æœºä¸­ï¼Œäº”ä¸ªéƒ¨ä»¶æ˜¯å›´ç»•ç€å­˜å‚¨å™¨è¿è½¬çš„ï¼Œè¿™ä½¿å¾—å­˜å‚¨å™¨å’Œ I/O è®¾å¤‡å¯ä»¥ç›´æ¥å®Œæˆæ•°æ®ä¼ é€ï¼Œè€Œä¸éœ€è¦ç»è¿‡ CPUã€‚**

> æ›´åŠ ç»†è‡´åœ°è¯´å†¯è¯ºä¾æ›¼ç»“æ„
> 1. é‡‡ç”¨å­˜å‚¨ç¨‹åºæ–¹å¼ï¼ŒæŒ‡ä»¤å’Œæ•°æ®ä¸åŠ åŒºåˆ«æ··åˆå­˜å‚¨åœ¨åŒä¸€ä¸ªå­˜å‚¨å™¨ä¸­ï¼Œå³æŒ‡ä»¤ä¸æ•°æ®åœ¨å†…å­˜ä¸­ä¸»è¦é€šè¿‡æ§åˆ¶å™¨çš„æŒ‡é’ˆè¿›è¡Œæ“ä½œï¼ˆä¾‹å¦‚åƒX86é‡Œçš„SP,IPç­‰å¯„å­˜å™¨ï¼‰ï¼Œä¸”åœ¨æ¯ä¸ªå†…å­˜æ®µä¸­åŒ…å«äº†è¯»å†™æƒé™ç­‰ä¿¡æ¯ã€‚
> 2. å­˜å‚¨å™¨æ˜¯æŒ‰åœ°å€è®¿é—®çš„çº¿æ€§ç¼–å€çš„ä¸€ç»´ç»“æ„ï¼Œæ¯ä¸ªå•å…ƒçš„ä½æ•°æ˜¯å›ºå®šçš„ã€‚åœ¨æˆ‘ä»¬ç¼–ç¨‹æ—¶ï¼Œä¸€èˆ¬æ˜¯å°†å†…å­˜ä½œä¸ºä¸€æ®µä¸€æ®µçš„ä½¿ç”¨ï¼Œè€Œå¯¹äºè®¡ç®—æœºè€Œè¨€ï¼Œå…¶å®å°±æ˜¯ä¸€æ¡ç›´çº¿ã€‚
> 3. æŒ‡ä»¤ç”±æ“ä½œç å’Œåœ°å€ç»„æˆã€‚æ“ä½œç æŒ‡æ˜æœ¬æŒ‡ä»¤çš„æ“ä½œç±»å‹,åœ°å€ç æŒ‡æ˜æ“ä½œæ•°å’Œåœ°å€ã€‚æ“ä½œæ•°æœ¬èº«æ— æ•°æ®ç±»å‹çš„æ ‡å¿—ï¼Œå®ƒçš„æ•°æ®ç±»å‹ç”±æ“ä½œç ç¡®å®šã€‚
> 4. é€šè¿‡æ‰§è¡ŒæŒ‡ä»¤ç›´æ¥å‘å‡ºæ§åˆ¶ä¿¡å·æ§åˆ¶è®¡ç®—æœºçš„æ“ä½œã€‚æŒ‡ä»¤åœ¨å­˜å‚¨å™¨ä¸­æŒ‰å…¶æ‰§è¡Œé¡ºåºå­˜æ”¾ï¼Œç”±æŒ‡ä»¤è®¡æ•°å™¨æŒ‡æ˜è¦æ‰§è¡Œçš„æŒ‡ä»¤æ‰€åœ¨çš„å•å…ƒåœ°å€ã€‚æŒ‡ä»¤è®¡æ•°å™¨åªæœ‰ä¸€ä¸ªï¼Œä¸€èˆ¬æŒ‰é¡ºåºé€’å¢ï¼Œä½†æ‰§è¡Œé¡ºåºå¯æŒ‰è¿ç®—ç»“æœæˆ–å½“æ—¶çš„å¤–ç•Œæ¡ä»¶è€Œæ”¹å˜ã€‚
> 5. ä»¥è¿ç®—å™¨ä¸ºä¸­å¿ƒï¼ŒI/Oè®¾å¤‡ä¸å­˜å‚¨å™¨é—´çš„æ•°æ®ä¼ é€éƒ½è¦ç»è¿‡è¿ç®—å™¨ã€‚
> 6. æ•°æ®ä»¥äºŒè¿›åˆ¶è¡¨ç¤ºï¼Œå¤§å¤§æé«˜äº†å­˜å‚¨æ•ˆç‡ã€‚

---
TheÂ **von Neumann architecture** -- also known as theÂ **von Neumann model**Â orÂ **Princeton architecture** --- is aÂ computer architectureÂ based on a 1945 description byÂ [John von Neumann](https://en.wikipedia.org/wiki/John_von_Neumann), and by others, in theÂ _[First Draft of a Report on the EDVAC](https://en.wikipedia.org/wiki/First_Draft_of_a_Report_on_the_EDVAC "First Draft of a Report on the EDVAC")_

The document describes a design architecture for an electronicÂ digital computerÂ with these components:
- AÂ processing unitÂ with both anÂ [arithmetic logic unit](https://en.wikipedia.org/wiki/Arithmetic_logic_unit "Arithmetic logic unit")Â andÂ [processor registers](https://en.wikipedia.org/wiki/Processor_register "Processor register")
- AÂ control unitÂ that includes anÂ [instruction register](https://en.wikipedia.org/wiki/Instruction_register "Instruction register")Â and aÂ [program counter](https://en.wikipedia.org/wiki/Program_counter "Program counter")
- MemoryÂ that storesÂ dataÂ andÂ instructions
- ExternalÂ mass storage
- Input and outputÂ mechanisms

Todayâ€™s version of the **stored-program machine architecture (von neumann models here)** satisfies at least the following characteristics:
1. Consists of three hardware systems: 
	1. a central processing unit (CPU) with 
		1. a 1ï¸âƒ£ **control unit**;
		2. an 2ï¸âƒ£ **arithmetic logic unit (ALU)**;
		3. registers (small storage areas);
		4. a program counter; 
	2. a 3ï¸âƒ£ **main memory system**, which holds programs that control the computerâ€™s operation; 
	3. an 4ï¸âƒ£5ï¸âƒ£ **I/O system**.
	4. ![](https://files.mdnice.com/user/3257/fc2ff093-b21a-499f-b30a-c936e874bf67.png)
	5. <small>Image source from wikipedia</small>
2. Has the capacity to carry out **sequential instruction processing**.
3. Contains a **single path (bus system)**, either physically or logically, between the main memory system and the control unit of the CPU, forcing alternation of instruction and execution cycles. This single path is often referred to as the ==von Neumann bottleneck==.

> è¦ä»æ ¹æœ¬ä¸Šè§£å†³**å†¯Â·è¯ºä¾æ›¼ç“¶é¢ˆ**ï¼Œè¿˜æ˜¯åªèƒ½é‡æ–°æ„å»ºä¸€å¥—æ–°çš„è®¡ç®—æœºä½“ç³»ï¼Œä¾‹å¦‚ç”Ÿç‰©è®¡ç®—æœºã€é‡å­è®¡ç®—æœºã€‚ä¸è¿‡ï¼Œç›®å‰å®ƒä»¬éƒ½è¿˜å¤„åœ¨éå¸¸åŸå§‹çš„é˜¶æ®µã€‚ç°ä»£è®¡ç®—æœºä½“ç³»åªèƒ½é‡‡ç”¨ä¼˜åŒ–ç­–ç•¥æ¥å‡å¼±å†¯Â·è¯ºä¾æ›¼ç“¶é¢ˆçš„å½±å“ï¼Œè¿™äº›å†…å®¹æˆ‘ä»¬åé¢éƒ½ä¼šæåˆ°ï¼Œä¾‹å¦‚ï¼š
> 1. å¢åŠ ä¸€ä¸ªä½äº CPU å’Œä¸»å†…å­˜ä¹‹é—´çš„é«˜é€Ÿç¼“å­˜
> 2. å°†æŒ‡ä»¤ç¼“å­˜å’Œæ•°æ®ç¼“å­˜åˆ†ç¦»
> 3. CPU åˆ†æ”¯é¢„æµ‹
> 4. å°†å­˜å‚¨å™¨é›†æˆåˆ° CPU èŠ¯ç‰‡å†…éƒ¨ï¼Œä»¥å‡å°‘å†…å­˜è®¿é—®ï¼ˆSoC èŠ¯ç‰‡ï¼‰

![](../../../../../../Assets/Pics/Pasted%20image%2020230302132111.png)
<small>The Modified von Neumann Architecture</small>

![](../../../../../../Assets/Pics/Screenshot%202023-03-02%20at%204.11.10%20PM.png)

The term "von Neumann architecture" has evolved to refer to anyÂ **stored-program computer**Â in which anÂ **instruction fetch**Â and a **data operation** cannot occur at the same time (since they share a commonÂ bus). This is referred to as theÂ [von Neumann bottleneck](https://en.wikipedia.org/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck), which often limits the performance of the corresponding system

The design of a von Neumann architecture machine is simpler than in aÂ [Harvard architecture](https://en.wikipedia.org/wiki/Harvard_architecture "Harvard architecture")Â machine -- which is also a stored-program system, yet has one dedicated set of address and data buses for reading and writing to memory, and another set of address andÂ data busesÂ to fetchÂ instructions.

![](../../../../../Assets/Pics/Pasted%20image%2020260115201409.png)
<small>Intel 80286Â microarchitecture <br> <a>https://en.wikipedia.org/wiki/Intel_80286</a></small>

â†— [Microprocessor & Microprocessors Unit (MPU)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/Microprocessor%20&%20Microprocessors%20Unit%20(MPU).md)
â†— [CPU (Central Processing Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/CPU%20(Central%20Processing%20Unit).md)
- â†— [ALU (Arithmetic Logic Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/ğŸ“Œ%20Inside%20CPU%20Core%20(Core%20Microarchitecture)/ALU%20(Arithmetic%20Logic%20Unit).md)
- â†— [Control Unit](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/ğŸ“Œ%20Inside%20CPU%20Core%20(Core%20Microarchitecture)/Control%20Unit.md)
- Memory Unit
	- â†— [MMU (Memory Management Unit)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/ğŸ“Œ%20Inside%20CPU%20Core%20(Core%20Microarchitecture)/MMU%20(Memory%20Management%20Unit).md)
- Input /Output Unit
	- â†— [MCU (Memory Controller Unit) & IMC (Integrated Memory Controller)](ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips%20(Theory%20Part)/ğŸ“Œ%20Microprocessor%20&%20Microprocessors%20Unit%20(MPU)/ğŸ§ %20CPU%20(Central%20Processing%20Unit)/Outside%20CPU%20Core%20(Interconnect%20Topology)/MCU%20(Memory%20Controller%20Unit)%20&%20IMC%20(Integrated%20Memory%20Controller).md)
#### ğŸ¯ Non-Von Neumann Models
> [!links]
> â†— [Non-von Neumann Based Microarchitectures](ğŸ¤µ%20Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md).
##### Harvard Based Models
> ğŸ¤¨ Many modern general-purpose computers use a modified version of the Harvard architecture in which they have **separate pathways for data and instructions but not separate storage**. (æŒ‡ä»¤å’Œæ•°æ®å­˜ä¸€å—ï¼Œä½†æ˜¯ç”¨å•ç‹¬çš„æ€»çº¿åˆ†åˆ«å–)
> 
> ğŸ§ Pure Harvard architectures are typically used in **microcontrollers** (an entire computer system on a chip), such as those found in embedded systems, as in appliances, toys, and cars. (æŒ‡ä»¤å’Œæ•°æ®åˆ†å¼€å­˜ï¼Œåˆ†å¼€å–)

![](../../../../../Assets/Pics/Pasted%20image%2020230302132344.png)
<small>Simplified Harvard Based Architecture Diagram</small>

![](../../../../../Assets/Pics/Pasted%20image%2020230302132205.png)
<small>Slight Dive into a Harvard Based Architecture Model</samll>
##### More Architecture Models!
To list a few:
1. **Neural networks** (using ideas from models of the brain as a computing paradigm) implemented in silicon, cellular automata, cognitive computers (machines that learn by experience rather than through programming, e.g., IBMâ€™s SyNAPSE computer, a machine that models the human brain);
2. **Quantum computation** (a combination of computing and quantum physics)
3. **Dataflow computation**;
4. **Parallel computers**. 


### Motherboard Organization
â†— [Motherboard & Mainboard](Motherboard%20&%20Mainboard.md)



## Microarchitecture Technologies
### Pipeline Processing


### Parallel Processing


### Hierarchical Storage 
![](../../../../../../Assets/Pics/Pasted%20image%2020230301122408.png)
<small>Simplified Computer Memory Hierarchy </small>



## Ref
[æ¼«è°ˆè®¡ç®—æœºæ¶æ„]: https://segmentfault.com/a/1190000014885126
[Microarchitecture]: https://en.wikipedia.org/wiki/Microarchitecture#See_also
[Flynn's Taxonomy]: https://en.wikipedia.org/wiki/Flynn%27s_taxonomy

[å…³äºå†¯Â·è¯ºä¾æ›¼ç»“æ„]: https://starashzero.github.io/swi-homework/lab04.html
[ä¸€å¥—ç”¨äº† 70 å¹´çš„è®¡ç®—æœºæ¶æ„ â€”â€” å†¯Â·è¯ºä¾æ›¼æ¶æ„]: https://www.mdnice.com/writing/ba4b3af843a84652adef7fae7380da07

[Von Neumann Architecture | Wikipedia]: https://en.wikipedia.org/wiki/Von_Neumann_architecture

[ğŸ‘ è®¡ç®—æœºä½“ç³»ç»“æ„-01 - æŒ‡ä»¤é›†ä½“ç³»ç»“æ„ã€å¾®ä½“ç³»ç»“æ„ç®€ä»‹]: https://blog.csdn.net/qq_36393978/article/details/128647553
