Protel Design System Design Rule Check
PCB File : C:\Users\Lion\Documents\GitHub\VIO_Camera_module\PCB.PcbDoc
Date     : 4/4/2019
Time     : 2:12:28 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.253mm < 0.254mm) Between Pad U3-2(93.291mm,108.963mm) on Top Layer And Pad U3-1(93.291mm,109.471mm) on Top Layer 
   Violation between Clearance Constraint: (0.251mm < 0.254mm) Between Track (94.595mm,104.668mm)(94.595mm,106.092mm) on Top Layer And Pad U3-7(94.09mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.251mm < 0.254mm) Between Pad U3-8(94.595mm,106.092mm) on Top Layer And Pad U3-7(94.09mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Track (95.099mm,99.695mm)(95.099mm,106.092mm) on Top Layer And Pad U3-8(94.595mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-9(95.099mm,106.092mm) on Top Layer And Pad U3-8(94.595mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Track (94.595mm,104.668mm)(94.595mm,106.092mm) on Top Layer And Pad U3-9(95.099mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.248mm < 0.254mm) Between Track (96.136mm,105.54mm)(96.136mm,106.092mm) on Top Layer And Pad U3-10(95.635mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.248mm < 0.254mm) Between Pad U3-11(96.136mm,106.092mm) on Top Layer And Pad U3-10(95.635mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.248mm < 0.254mm) Between Track (95.635mm,105.406mm)(95.635mm,106.092mm) on Top Layer And Pad U3-11(96.136mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.253mm < 0.254mm) Between Pad U3-12(96.644mm,106.092mm) on Top Layer And Pad U3-11(96.136mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.226mm < 0.254mm) Between Track (96.136mm,105.54mm)(97.028mm,104.648mm) on Top Layer And Pad U3-12(96.644mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.253mm < 0.254mm) Between Track (96.136mm,105.54mm)(96.136mm,106.092mm) on Top Layer And Pad U3-12(96.644mm,106.092mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-14(97.443mm,107.422mm) on Top Layer And Pad U3-13(97.443mm,106.917mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-13(97.443mm,106.917mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Track (98.027mm,106.917mm)(99.06mm,107.95mm) on Top Layer And Pad U3-14(97.443mm,107.422mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.443mm,106.917mm)(98.027mm,106.917mm) on Top Layer And Pad U3-14(97.443mm,107.422mm) on Top Layer 
   Violation between Clearance Constraint: (0.253mm < 0.254mm) Between Pad U3-18(97.443mm,109.471mm) on Top Layer And Pad U3-17(97.443mm,108.963mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-18(97.443mm,109.471mm) on Top Layer 
   Violation between Clearance Constraint: (0.253mm < 0.254mm) Between Pad U3-20(96.136mm,110.295mm) on Top Layer And Pad U3-19(96.644mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.248mm < 0.254mm) Between Pad U3-21(95.635mm,110.295mm) on Top Layer And Pad U3-20(96.136mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-23(94.595mm,110.295mm) on Top Layer And Pad U3-22(95.099mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Track (94.595mm,110.295mm)(94.595mm,112.014mm) on Top Layer And Pad U3-22(95.099mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.251mm < 0.254mm) Between Track (94.09mm,110.295mm)(94.09mm,110.761mm) on Top Layer And Pad U3-23(94.595mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.251mm < 0.254mm) Between Pad U3-24(94.09mm,110.295mm) on Top Layer And Pad U3-23(94.595mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.251mm < 0.254mm) Between Track (94.595mm,110.295mm)(94.595mm,112.014mm) on Top Layer And Pad U3-24(94.09mm,110.295mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-2(86.938mm,78.017mm) on Top Layer And Pad U5-1(86.938mm,78.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.002mm,78.017mm)(86.938mm,78.017mm) on Top Layer And Pad U5-1(86.938mm,78.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-3(86.938mm,77.517mm) on Top Layer And Pad U5-2(86.938mm,78.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (84.105mm,78.517mm)(86.938mm,78.517mm) on Top Layer And Pad U5-2(86.938mm,78.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.002mm,78.017mm)(86.938mm,78.017mm) on Top Layer And Pad U5-3(86.938mm,77.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.937mm,76.017mm)(86.938mm,76.017mm) on Top Layer And Pad U5-5(86.938mm,76.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-6(86.938mm,76.017mm) on Top Layer And Pad U5-5(86.938mm,76.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,76.017mm)(88.321mm,76.017mm) on Top Layer And Pad U5-5(86.938mm,76.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-7(86.938mm,75.517mm) on Top Layer And Pad U5-6(86.938mm,76.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.937mm,76.017mm)(86.938mm,76.017mm) on Top Layer And Pad U5-7(86.938mm,75.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,76.017mm)(88.321mm,76.017mm) on Top Layer And Pad U5-7(86.938mm,75.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-10(86.938mm,74.017mm) on Top Layer And Pad U5-9(86.938mm,74.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-11(86.938mm,73.517mm) on Top Layer And Pad U5-10(86.938mm,74.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,73.517mm)(88.154mm,73.517mm) on Top Layer And Pad U5-10(86.938mm,74.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (84.209mm,73.017mm)(86.938mm,73.017mm) on Top Layer And Pad U5-11(86.938mm,73.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-12(86.938mm,73.017mm) on Top Layer And Pad U5-11(86.938mm,73.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-13(86.938mm,72.517mm) on Top Layer And Pad U5-12(86.938mm,73.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.217mm,72.517mm)(86.938mm,72.517mm) on Top Layer And Pad U5-12(86.938mm,73.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,73.517mm)(88.154mm,73.517mm) on Top Layer And Pad U5-12(86.938mm,73.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.733mm,72.017mm)(86.938mm,72.017mm) on Top Layer And Pad U5-13(86.938mm,72.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-14(86.938mm,72.017mm) on Top Layer And Pad U5-13(86.938mm,72.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (84.209mm,73.017mm)(86.938mm,73.017mm) on Top Layer And Pad U5-13(86.938mm,72.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-15(86.938mm,71.517mm) on Top Layer And Pad U5-14(86.938mm,72.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.217mm,72.517mm)(86.938mm,72.517mm) on Top Layer And Pad U5-14(86.938mm,72.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (85.733mm,72.017mm)(86.938mm,72.017mm) on Top Layer And Pad U5-15(86.938mm,71.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-19(86.938mm,69.517mm) on Top Layer And Pad U5-18(86.938mm,70.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,69.517mm)(88.567mm,69.517mm) on Top Layer And Pad U5-18(86.938mm,70.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-20(86.938mm,69.017mm) on Top Layer And Pad U5-19(86.938mm,69.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-21(86.938mm,68.517mm) on Top Layer And Pad U5-20(86.938mm,69.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,68.517mm)(88.202mm,68.517mm) on Top Layer And Pad U5-20(86.938mm,69.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,69.517mm)(88.567mm,69.517mm) on Top Layer And Pad U5-20(86.938mm,69.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-23(86.938mm,67.517mm) on Top Layer And Pad U5-22(86.938mm,68.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (86.938mm,68.017mm)(88.591mm,68.017mm) on Top Layer And Pad U5-23(86.938mm,67.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-27(88.988mm,64.967mm) on Top Layer And Pad U5-26(88.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-28(89.488mm,64.967mm) on Top Layer And Pad U5-27(88.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.488mm,63.801mm)(89.488mm,64.967mm) on Top Layer And Pad U5-27(88.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.488mm,64.967mm)(89.488mm,67.009mm) on Top Layer And Pad U5-27(88.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-29(89.988mm,64.967mm) on Top Layer And Pad U5-28(89.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.488mm,63.801mm)(89.488mm,64.967mm) on Top Layer And Pad U5-29(89.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.488mm,64.967mm)(89.488mm,67.009mm) on Top Layer And Pad U5-29(89.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-47(98.988mm,64.967mm) on Top Layer And Pad U5-46(98.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (98.988mm,63.555mm)(98.988mm,64.967mm) on Top Layer And Pad U5-46(98.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-48(99.488mm,64.967mm) on Top Layer And Pad U5-47(98.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.488mm,63.166mm)(99.488mm,64.967mm) on Top Layer And Pad U5-47(98.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (98.988mm,63.555mm)(98.988mm,64.967mm) on Top Layer And Pad U5-48(99.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-49(99.988mm,64.967mm) on Top Layer And Pad U5-48(99.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.988mm,62.064mm)(99.988mm,64.967mm) on Top Layer And Pad U5-48(99.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-50(100.488mm,64.967mm) on Top Layer And Pad U5-49(99.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (100.488mm,64.967mm)(100.488mm,66.136mm) on Top Layer And Pad U5-49(99.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.488mm,63.166mm)(99.488mm,64.967mm) on Top Layer And Pad U5-49(99.988mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.988mm,62.064mm)(99.988mm,64.967mm) on Top Layer And Pad U5-50(100.488mm,64.967mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,67.017mm)(103.036mm,67.017mm) on Top Layer And Pad U5-51(102.038mm,66.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-52(102.038mm,67.017mm) on Top Layer And Pad U5-51(102.038mm,66.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.252mm < 0.254mm) Between Track (103.036mm,67.017mm)(105.791mm,64.262mm) on Top Layer And Pad U5-51(102.038mm,66.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,66.517mm)(102.647mm,66.517mm) on Top Layer And Pad U5-52(102.038mm,67.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,67.517mm)(103.298mm,67.517mm) on Top Layer And Pad U5-52(102.038mm,67.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-53(102.038mm,67.517mm) on Top Layer And Pad U5-52(102.038mm,67.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.647mm,66.517mm)(107.402mm,61.762mm) on Top Layer And Pad U5-52(102.038mm,67.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,67.017mm)(103.036mm,67.017mm) on Top Layer And Pad U5-53(102.038mm,67.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-54(102.038mm,68.017mm) on Top Layer And Pad U5-53(102.038mm,67.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,68.017mm)(107.721mm,68.017mm) on Top Layer And Pad U5-53(102.038mm,67.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,67.517mm)(103.298mm,67.517mm) on Top Layer And Pad U5-54(102.038mm,68.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-55(102.038mm,68.517mm) on Top Layer And Pad U5-54(102.038mm,68.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,68.017mm)(107.721mm,68.017mm) on Top Layer And Pad U5-55(102.038mm,68.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,75.017mm)(103.164mm,75.017mm) on Top Layer And Pad U5-67(102.038mm,74.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-68(102.038mm,75.017mm) on Top Layer And Pad U5-67(102.038mm,74.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,75.517mm)(103.426mm,75.517mm) on Top Layer And Pad U5-68(102.038mm,75.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-69(102.038mm,75.517mm) on Top Layer And Pad U5-68(102.038mm,75.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,75.017mm)(103.164mm,75.017mm) on Top Layer And Pad U5-69(102.038mm,75.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-70(102.038mm,76.017mm) on Top Layer And Pad U5-69(102.038mm,75.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,76.017mm)(103.688mm,76.017mm) on Top Layer And Pad U5-69(102.038mm,75.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,75.517mm)(103.426mm,75.517mm) on Top Layer And Pad U5-70(102.038mm,76.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-71(102.038mm,76.517mm) on Top Layer And Pad U5-70(102.038mm,76.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,76.517mm)(105.347mm,76.517mm) on Top Layer And Pad U5-70(102.038mm,76.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,77.017mm)(104.068mm,77.017mm) on Top Layer And Pad U5-71(102.038mm,76.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,76.017mm)(103.688mm,76.017mm) on Top Layer And Pad U5-71(102.038mm,76.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-72(102.038mm,77.017mm) on Top Layer And Pad U5-71(102.038mm,76.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,76.517mm)(105.347mm,76.517mm) on Top Layer And Pad U5-72(102.038mm,77.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-73(102.038mm,77.517mm) on Top Layer And Pad U5-72(102.038mm,77.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,77.517mm)(103.679mm,77.517mm) on Top Layer And Pad U5-72(102.038mm,77.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,77.017mm)(104.068mm,77.017mm) on Top Layer And Pad U5-73(102.038mm,77.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-74(102.038mm,78.017mm) on Top Layer And Pad U5-73(102.038mm,77.517mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-75(102.038mm,78.517mm) on Top Layer And Pad U5-74(102.038mm,78.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (102.038mm,77.517mm)(103.679mm,77.517mm) on Top Layer And Pad U5-74(102.038mm,78.017mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-77(99.988mm,80.067mm) on Top Layer And Pad U5-76(100.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.988mm,80.067mm)(99.988mm,84.113mm) on Top Layer And Pad U5-76(100.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-78(99.488mm,80.067mm) on Top Layer And Pad U5-77(99.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.488mm,80.067mm)(99.488mm,84.756mm) on Top Layer And Pad U5-77(99.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-79(98.988mm,80.067mm) on Top Layer And Pad U5-78(99.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (98.988mm,78.668mm)(98.988mm,80.067mm) on Top Layer And Pad U5-78(99.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.988mm,80.067mm)(99.988mm,84.113mm) on Top Layer And Pad U5-78(99.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-80(98.488mm,80.067mm) on Top Layer And Pad U5-79(98.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (98.488mm,80.067mm)(98.488mm,82.359mm) on Top Layer And Pad U5-79(98.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (99.488mm,80.067mm)(99.488mm,84.756mm) on Top Layer And Pad U5-79(98.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-81(97.988mm,80.067mm) on Top Layer And Pad U5-80(98.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (98.988mm,78.668mm)(98.988mm,80.067mm) on Top Layer And Pad U5-80(98.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (97.988mm,80.067mm)(97.988mm,84.074mm) on Top Layer And Pad U5-80(98.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (98.488mm,80.067mm)(98.488mm,82.359mm) on Top Layer And Pad U5-81(97.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-82(97.488mm,80.067mm) on Top Layer And Pad U5-81(97.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (97.488mm,80.067mm)(97.488mm,82.598mm) on Top Layer And Pad U5-81(97.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-83(96.988mm,80.067mm) on Top Layer And Pad U5-82(97.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (97.988mm,80.067mm)(97.988mm,84.074mm) on Top Layer And Pad U5-82(97.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (97.488mm,80.067mm)(97.488mm,82.598mm) on Top Layer And Pad U5-83(96.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-86(95.488mm,80.067mm) on Top Layer And Pad U5-85(95.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (95.488mm,73.898mm)(95.488mm,80.067mm) on Top Layer And Pad U5-85(95.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-87(94.988mm,80.067mm) on Top Layer And Pad U5-86(95.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (94.988mm,77.224mm)(94.988mm,80.067mm) on Top Layer And Pad U5-86(95.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-88(94.488mm,80.067mm) on Top Layer And Pad U5-87(94.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (94.488mm,77.724mm)(94.488mm,80.067mm) on Top Layer And Pad U5-87(94.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (95.488mm,73.898mm)(95.488mm,80.067mm) on Top Layer And Pad U5-87(94.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-89(93.988mm,80.067mm) on Top Layer And Pad U5-88(94.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (93.988mm,78.748mm)(93.988mm,80.067mm) on Top Layer And Pad U5-88(94.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (94.988mm,77.224mm)(94.988mm,80.067mm) on Top Layer And Pad U5-88(94.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (94.488mm,77.724mm)(94.488mm,80.067mm) on Top Layer And Pad U5-89(93.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-90(93.488mm,80.067mm) on Top Layer And Pad U5-89(93.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (93.488mm,80.067mm)(93.488mm,81.423mm) on Top Layer And Pad U5-89(93.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-91(92.988mm,80.067mm) on Top Layer And Pad U5-90(93.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (92.988mm,79.018mm)(92.988mm,80.067mm) on Top Layer And Pad U5-90(93.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (93.988mm,78.748mm)(93.988mm,80.067mm) on Top Layer And Pad U5-90(93.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-92(92.488mm,80.067mm) on Top Layer And Pad U5-91(92.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (93.488mm,80.067mm)(93.488mm,81.423mm) on Top Layer And Pad U5-91(92.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (92.988mm,79.018mm)(92.988mm,80.067mm) on Top Layer And Pad U5-92(92.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-94(91.488mm,80.067mm) on Top Layer And Pad U5-93(91.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-95(90.988mm,80.067mm) on Top Layer And Pad U5-94(91.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (90.988mm,80.067mm)(90.988mm,81.463mm) on Top Layer And Pad U5-94(91.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-96(90.488mm,80.067mm) on Top Layer And Pad U5-95(90.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (90.488mm,80.067mm)(90.488mm,81.725mm) on Top Layer And Pad U5-95(90.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-97(89.988mm,80.067mm) on Top Layer And Pad U5-96(90.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (90.988mm,80.067mm)(90.988mm,81.463mm) on Top Layer And Pad U5-96(90.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.988mm,80.067mm)(89.988mm,96.084mm) on Top Layer And Pad U5-96(90.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (90.488mm,80.067mm)(90.488mm,81.725mm) on Top Layer And Pad U5-97(89.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-98(89.488mm,80.067mm) on Top Layer And Pad U5-97(89.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.488mm,80.067mm)(89.488mm,96.727mm) on Top Layer And Pad U5-97(89.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-99(88.988mm,80.067mm) on Top Layer And Pad U5-98(89.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.988mm,80.067mm)(89.988mm,96.084mm) on Top Layer And Pad U5-98(89.488mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-100(88.488mm,80.067mm) on Top Layer And Pad U5-99(88.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (88.488mm,75.85mm)(88.488mm,80.067mm) on Top Layer And Pad U5-99(88.988mm,80.067mm) on Top Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Track (89.488mm,80.067mm)(89.488mm,96.727mm) on Top Layer And Pad U5-99(88.988mm,80.067mm) on Top Layer 
Rule Violations :163

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U7-2(75.324mm,114.354mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U7-2(75.324mm,41.094mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U7-2(116.324mm,41.094mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U7-2(116.324mm,114.354mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad C12-2(107.149mm,117.221mm) on Top Layer And Pad C11-2(107.149mm,115.824mm) on Top Layer [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad C12-1(105.449mm,117.221mm) on Top Layer And Pad C11-1(105.449mm,115.824mm) on Top Layer [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-6(105.499mm,112.959mm) on Top Layer And Pad U4-5(105.499mm,112.309mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-3(107.099mm,112.959mm) on Top Layer And Pad U4-4(107.099mm,112.309mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Via (108.204mm,112.395mm) from Top Layer to Bottom Layer And Pad U4-4(107.099mm,112.309mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-2(107.099mm,113.609mm) on Top Layer And Pad U4-1(107.099mm,114.259mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-7(105.499mm,113.609mm) on Top Layer And Pad U4-8(105.499mm,114.259mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-7(105.499mm,113.609mm) on Top Layer And Pad U4-6(105.499mm,112.959mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U4-2(107.099mm,113.609mm) on Top Layer And Pad U4-3(107.099mm,112.959mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Via (110.109mm,112.776mm) from Top Layer to Bottom Layer And Pad R8-2(111.162mm,112.776mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad U3-24(94.09mm,110.295mm) on Top Layer And Pad U3-1(93.291mm,109.471mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U3-2(93.291mm,108.963mm) on Top Layer And Pad U3-1(93.291mm,109.471mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-1(93.291mm,109.471mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad U3-3(93.291mm,108.461mm) on Top Layer And Pad U3-2(93.291mm,108.963mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-2(93.291mm,108.963mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad U3-4(93.291mm,107.926mm) on Top Layer And Pad U3-3(93.291mm,108.461mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-3(93.291mm,108.461mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-5(93.291mm,107.422mm) on Top Layer And Pad U3-4(93.291mm,107.926mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-4(93.291mm,107.926mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-6(93.291mm,106.917mm) on Top Layer And Pad U3-5(93.291mm,107.422mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-5(93.291mm,107.422mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad U3-7(94.09mm,106.092mm) on Top Layer And Pad U3-6(93.291mm,106.917mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-6(93.291mm,106.917mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-8(94.595mm,106.092mm) on Top Layer And Pad U3-7(94.09mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-7(94.09mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-9(95.099mm,106.092mm) on Top Layer And Pad U3-8(94.595mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-8(94.595mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-9(95.099mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad U3-10(95.635mm,106.092mm) on Top Layer And Pad U3-9(95.099mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad U3-11(96.136mm,106.092mm) on Top Layer And Pad U3-10(95.635mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-10(95.635mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U3-12(96.644mm,106.092mm) on Top Layer And Pad U3-11(96.136mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-11(96.136mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad U3-13(97.443mm,106.917mm) on Top Layer And Pad U3-12(96.644mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-12(96.644mm,106.092mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-14(97.443mm,107.422mm) on Top Layer And Pad U3-13(97.443mm,106.917mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-13(97.443mm,106.917mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-15(97.443mm,107.926mm) on Top Layer And Pad U3-14(97.443mm,107.422mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-14(97.443mm,107.422mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad U3-16(97.443mm,108.461mm) on Top Layer And Pad U3-15(97.443mm,107.926mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-15(97.443mm,107.926mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad U3-17(97.443mm,108.963mm) on Top Layer And Pad U3-16(97.443mm,108.461mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-16(97.443mm,108.461mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U3-18(97.443mm,109.471mm) on Top Layer And Pad U3-17(97.443mm,108.963mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-17(97.443mm,108.963mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad U3-19(96.644mm,110.295mm) on Top Layer And Pad U3-18(97.443mm,109.471mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-18(97.443mm,109.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U3-20(96.136mm,110.295mm) on Top Layer And Pad U3-19(96.644mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-19(96.644mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-20(96.136mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad U3-21(95.635mm,110.295mm) on Top Layer And Pad U3-20(96.136mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad U3-22(95.099mm,110.295mm) on Top Layer And Pad U3-21(95.635mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-21(95.635mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-23(94.595mm,110.295mm) on Top Layer And Pad U3-22(95.099mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-22(95.099mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-24(94.09mm,110.295mm) on Top Layer And Pad U3-23(94.595mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-23(94.595mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U3-P$1(95.377mm,108.204mm) on Top Layer And Pad U3-24(94.09mm,110.295mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Via (92.075mm,110.363mm) from Top Layer to Bottom Layer And Pad C8-2(91.313mm,109.181mm) on Top Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Via (99.187mm,105.283mm) from Top Layer to Bottom Layer And Pad C9-2(98.591mm,103.886mm) on Top Layer [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (88.646mm,72.136mm) from Top Layer to Bottom Layer And Pad U5-14(86.938mm,72.017mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Via (89.488mm,67.009mm) from Top Layer to Bottom Layer And Pad C20-2(89.905mm,68.453mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Via (99.198mm,67.067mm) from Top Layer to Bottom Layer And Pad C23-2(99.198mm,68.453mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Via (88.646mm,72.136mm) from Top Layer to Bottom Layer And Pad C22-2(89.905mm,72.136mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Via (88.773mm,75.565mm) from Top Layer to Bottom Layer And Pad C15-2(89.905mm,75.438mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Via (101.092mm,98.171mm) from Top Layer to Bottom Layer And Pad R2-2(99.783mm,98.171mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Via (101.092mm,96.012mm) from Top Layer to Bottom Layer And Pad R3-2(99.783mm,96.393mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-2(94.399mm,45.418mm) on Bottom Layer And Pad J1-1(95.199mm,45.418mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-3(93.599mm,45.418mm) on Bottom Layer And Pad J1-2(94.399mm,45.418mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-4(92.799mm,45.418mm) on Bottom Layer And Pad J1-3(93.599mm,45.418mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-5(91.999mm,45.418mm) on Bottom Layer And Pad J1-4(92.799mm,45.418mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Via (93.853mm,98.425mm) from Top Layer to Bottom Layer And Pad C5-2(92.721mm,98.425mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.254mm) Between Pad U1-19(99.777mm,102.689mm) on Bottom Layer And Pad U1-18(100.892mm,103.804mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-17(100.892mm,104.604mm) on Bottom Layer And Pad U1-18(100.892mm,103.804mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-20(98.977mm,102.689mm) on Bottom Layer And Pad U1-19(99.777mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-21(98.177mm,102.689mm) on Bottom Layer And Pad U1-20(98.977mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-22(97.377mm,102.689mm) on Bottom Layer And Pad U1-21(98.177mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-23(96.577mm,102.689mm) on Bottom Layer And Pad U1-22(97.377mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-24(95.777mm,102.689mm) on Bottom Layer And Pad U1-23(96.577mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-25(94.977mm,102.689mm) on Bottom Layer And Pad U1-24(95.777mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-26(94.177mm,102.689mm) on Bottom Layer And Pad U1-25(94.977mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-27(93.377mm,102.689mm) on Bottom Layer And Pad U1-26(94.177mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-28(92.577mm,102.689mm) on Bottom Layer And Pad U1-27(93.377mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (92.436mm,104.378mm) from Top Layer to Bottom Layer And Pad U1-28(92.577mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-29(91.777mm,102.689mm) on Bottom Layer And Pad U1-28(92.577mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Via (92.436mm,104.378mm) from Top Layer to Bottom Layer And Pad U1-29(91.777mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-30(90.977mm,102.689mm) on Bottom Layer And Pad U1-29(91.777mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.254mm) Between Pad U1-31(89.862mm,103.804mm) on Bottom Layer And Pad U1-30(90.977mm,102.689mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-5(98.977mm,113.719mm) on Bottom Layer And Pad U1-6(99.777mm,113.719mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.254mm) Between Pad U1-7(100.892mm,112.604mm) on Bottom Layer And Pad U1-6(99.777mm,113.719mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.089mm]
Rule Violations :90

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (91.533mm,88.392mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (91.533mm,88.392mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (91.533mm,88.392mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (98.392mm,88.392mm) on Bottom Overlay And Pad X1-2(99.789mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (98.392mm,88.392mm) on Bottom Overlay And Pad X1-2(99.789mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (98.392mm,88.392mm) on Bottom Overlay And Pad X1-2(99.789mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (98.392mm,88.392mm) on Bottom Overlay And Pad X1-2(99.789mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (91.533mm,88.392mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (82.804mm,99.187mm) (83.058mm,100.457mm) on Top Overlay And Pad R1-2(82.931mm,98.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (82.804mm,99.187mm) (83.058mm,100.457mm) on Top Overlay And Pad R1-1(82.931mm,100.672mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (114.157mm,130.543mm)(114.657mm,130.543mm) on Top Overlay And Pad DP1-1(113.157mm,130.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (111.657mm,130.543mm)(112.157mm,130.543mm) on Top Overlay And Pad DP1-1(113.157mm,130.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (114.157mm,125.243mm)(114.657mm,125.743mm) on Top Overlay And Pad DP1-2(113.157mm,125.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (113.607mm,126.192mm) (115.107mm,126.792mm) on Top Overlay And Pad DP1-2(113.157mm,125.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (111.657mm,125.743mm)(112.157mm,125.243mm) on Top Overlay And Pad DP1-2(113.157mm,125.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (111.207mm,126.193mm) (112.707mm,126.793mm) on Top Overlay And Pad DP1-2(113.157mm,125.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.376mm,117.23mm)(92.376mm,124.215mm) on Top Overlay And Pad U2-2(93.726mm,122.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.376mm,117.23mm)(92.376mm,124.215mm) on Top Overlay And Pad U2-3(93.726mm,118.745mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.824mm,118.854mm)(124.824mm,118.854mm) on Top Overlay And Pad U2-3(93.726mm,118.745mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (97.155mm,117.526mm) on Top Overlay And Pad U2-4(98.726mm,118.745mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.824mm,118.854mm)(124.824mm,118.854mm) on Top Overlay And Pad U2-4(98.726mm,118.745mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (99.742mm,124.469mm)(100.25mm,123.961mm) on Top Overlay And Pad U2-1(98.726mm,122.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (108.712mm,103.124mm) (109.22mm,104.648mm) on Top Overlay And Pad C4-2(108.966mm,104.786mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (108.712mm,103.124mm) (109.22mm,104.648mm) on Top Overlay And Pad C4-1(108.966mm,102.986mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (106.172mm,115.189mm) (106.426mm,116.459mm) on Top Overlay And Pad C11-2(107.149mm,115.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (106.172mm,115.189mm) (106.426mm,116.459mm) on Top Overlay And Pad C11-1(105.449mm,115.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (106.172mm,116.586mm) (106.426mm,117.856mm) on Top Overlay And Pad C12-2(107.149mm,117.221mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (106.172mm,116.586mm) (106.426mm,117.856mm) on Top Overlay And Pad C12-1(105.449mm,117.221mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (105.299mm,111.934mm)(107.299mm,111.934mm) on Top Overlay And Pad U4-5(105.499mm,112.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (105.299mm,111.934mm)(107.299mm,111.934mm) on Top Overlay And Pad U4-4(107.099mm,112.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (105.299mm,114.634mm)(107.299mm,114.634mm) on Top Overlay And Pad U4-1(107.099mm,114.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (105.299mm,114.634mm)(107.299mm,114.634mm) on Top Overlay And Pad U4-8(105.499mm,114.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,112.151mm)(110.662mm,113.401mm) on Top Overlay And Pad R8-2(111.162mm,112.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,112.151mm)(111.274mm,112.151mm) on Top Overlay And Pad R8-2(111.162mm,112.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,113.401mm)(111.274mm,113.401mm) on Top Overlay And Pad R8-2(111.162mm,112.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (113.112mm,112.151mm)(113.112mm,113.401mm) on Top Overlay And Pad R8-1(112.612mm,112.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.5mm,112.151mm)(113.112mm,112.151mm) on Top Overlay And Pad R8-1(112.612mm,112.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.5mm,113.401mm)(113.112mm,113.401mm) on Top Overlay And Pad R8-1(112.612mm,112.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,109.103mm)(111.274mm,109.103mm) on Top Overlay And Pad R9-2(111.162mm,109.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,110.353mm)(111.274mm,110.353mm) on Top Overlay And Pad R9-2(111.162mm,109.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,109.103mm)(110.662mm,110.353mm) on Top Overlay And Pad R9-2(111.162mm,109.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.5mm,109.103mm)(113.112mm,109.103mm) on Top Overlay And Pad R9-1(112.612mm,109.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.5mm,110.353mm)(113.112mm,110.353mm) on Top Overlay And Pad R9-1(112.612mm,109.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (113.112mm,109.103mm)(113.112mm,110.353mm) on Top Overlay And Pad R9-1(112.612mm,109.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,114.183mm)(110.662mm,115.433mm) on Top Overlay And Pad R7-2(111.162mm,114.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,114.183mm)(111.274mm,114.183mm) on Top Overlay And Pad R7-2(111.162mm,114.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.662mm,115.433mm)(111.274mm,115.433mm) on Top Overlay And Pad R7-2(111.162mm,114.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (113.112mm,114.183mm)(113.112mm,115.433mm) on Top Overlay And Pad R7-1(112.612mm,114.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.5mm,114.183mm)(113.112mm,114.183mm) on Top Overlay And Pad R7-1(112.612mm,114.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.5mm,115.433mm)(113.112mm,115.433mm) on Top Overlay And Pad R7-1(112.612mm,114.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.625mm,110.627mm)(111.237mm,110.627mm) on Top Overlay And Pad R10-2(111.125mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.625mm,111.877mm)(111.237mm,111.877mm) on Top Overlay And Pad R10-2(111.125mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (110.625mm,110.627mm)(110.625mm,111.877mm) on Top Overlay And Pad R10-2(111.125mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.463mm,110.627mm)(113.075mm,110.627mm) on Top Overlay And Pad R10-1(112.575mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (112.463mm,111.877mm)(113.075mm,111.877mm) on Top Overlay And Pad R10-1(112.575mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (113.075mm,110.627mm)(113.075mm,111.877mm) on Top Overlay And Pad R10-1(112.575mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (100.457mm,107.696mm) (100.711mm,108.966mm) on Top Overlay And Pad C10-2(100.584mm,107.481mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (100.457mm,107.696mm) (100.711mm,108.966mm) on Top Overlay And Pad C10-1(100.584mm,109.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.752mm,115.04mm)(94.752mm,115.652mm) on Top Overlay And Pad R6-2(95.377mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (96.002mm,115.04mm)(96.002mm,115.652mm) on Top Overlay And Pad R6-2(95.377mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.752mm,115.652mm)(96.002mm,115.652mm) on Top Overlay And Pad R6-2(95.377mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (90.849mm,115.644mm)(100.824mm,115.644mm) on Top Overlay And Pad R6-2(95.377mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.752mm,113.202mm)(94.752mm,113.814mm) on Top Overlay And Pad R6-1(95.377mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (96.002mm,113.202mm)(96.002mm,113.814mm) on Top Overlay And Pad R6-1(95.377mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.752mm,113.202mm)(96.002mm,113.202mm) on Top Overlay And Pad R6-1(95.377mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.228mm,115.04mm)(93.228mm,115.652mm) on Top Overlay And Pad R5-2(93.853mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.478mm,115.04mm)(94.478mm,115.652mm) on Top Overlay And Pad R5-2(93.853mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.228mm,115.652mm)(94.478mm,115.652mm) on Top Overlay And Pad R5-2(93.853mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (90.849mm,115.644mm)(100.824mm,115.644mm) on Top Overlay And Pad R5-2(93.853mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.228mm,113.202mm)(93.228mm,113.814mm) on Top Overlay And Pad R5-1(93.853mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (94.478mm,113.202mm)(94.478mm,113.814mm) on Top Overlay And Pad R5-1(93.853mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.228mm,113.202mm)(94.478mm,113.202mm) on Top Overlay And Pad R5-1(93.853mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (91.704mm,115.652mm)(92.954mm,115.652mm) on Top Overlay And Pad R4-2(92.329mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (91.704mm,115.04mm)(91.704mm,115.652mm) on Top Overlay And Pad R4-2(92.329mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (92.954mm,115.04mm)(92.954mm,115.652mm) on Top Overlay And Pad R4-2(92.329mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (90.849mm,115.644mm)(100.824mm,115.644mm) on Top Overlay And Pad R4-2(92.329mm,115.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (91.704mm,113.202mm)(92.954mm,113.202mm) on Top Overlay And Pad R4-1(92.329mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (91.704mm,113.202mm)(91.704mm,113.814mm) on Top Overlay And Pad R4-1(92.329mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (92.954mm,113.202mm)(92.954mm,113.814mm) on Top Overlay And Pad R4-1(92.329mm,113.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (93.066mm,109.824mm)(93.747mm,110.504mm) on Top Overlay And Pad U3-1(93.291mm,109.471mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (93.257mm,106.114mm)(93.257mm,106.541mm) on Top Overlay And Pad U3-6(93.291mm,106.917mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (93.257mm,106.114mm)(93.684mm,106.114mm) on Top Overlay And Pad U3-7(94.09mm,106.092mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Track (97.03mm,106.114mm)(97.457mm,106.114mm) on Top Overlay And Pad U3-12(96.644mm,106.092mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (97.457mm,106.114mm)(97.457mm,106.541mm) on Top Overlay And Pad U3-13(97.443mm,106.917mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (97.457mm,109.824mm)(97.457mm,110.314mm) on Top Overlay And Pad U3-18(97.443mm,109.471mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Track (97.03mm,110.314mm)(97.457mm,110.314mm) on Top Overlay And Pad U3-19(96.644mm,110.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (93.066mm,109.824mm)(93.747mm,110.504mm) on Top Overlay And Pad U3-24(94.09mm,110.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (91.186mm,107.696mm) (91.44mm,108.966mm) on Top Overlay And Pad C8-2(91.313mm,109.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (91.186mm,107.696mm) (91.44mm,108.966mm) on Top Overlay And Pad C8-1(91.313mm,107.481mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (99.314mm,103.251mm) (99.568mm,104.521mm) on Top Overlay And Pad C9-2(98.591mm,103.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (99.314mm,103.251mm) (99.568mm,104.521mm) on Top Overlay And Pad C9-1(100.291mm,103.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-66(102.038mm,74.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Track (90.074mm,74.494mm)(102.399mm,74.494mm) on Top Overlay And Pad U5-66(102.038mm,74.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-67(102.038mm,74.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (90.074mm,74.494mm)(102.399mm,74.494mm) on Top Overlay And Pad U5-67(102.038mm,74.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-68(102.038mm,75.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (90.074mm,74.494mm)(102.399mm,74.494mm) on Top Overlay And Pad U5-68(102.038mm,75.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-69(102.038mm,75.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-70(102.038mm,76.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-71(102.038mm,76.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-72(102.038mm,77.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-73(102.038mm,77.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-74(102.038mm,78.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad U5-75(102.038mm,78.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Track (90.024mm,74.544mm)(90.024mm,85.044mm) on Top Overlay And Pad U5-96(90.488mm,80.067mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (90.024mm,74.544mm)(90.024mm,85.044mm) on Top Overlay And Pad U5-97(89.988mm,80.067mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Track (90.024mm,74.544mm)(90.024mm,85.044mm) on Top Overlay And Pad U5-98(89.488mm,80.067mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (94.107mm,52.197mm) (94.361mm,53.467mm) on Top Overlay And Pad R12-2(93.384mm,52.832mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (94.107mm,52.197mm) (94.361mm,53.467mm) on Top Overlay And Pad R12-1(95.084mm,52.832mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (87.503mm,56.388mm) (88.011mm,57.912mm) on Top Overlay And Pad C24-2(87.757mm,58.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Track (87.824mm,36.594mm)(87.824mm,55.594mm) on Top Overlay And Pad C24-1(87.757mm,56.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (87.503mm,56.388mm) (88.011mm,57.912mm) on Top Overlay And Pad C24-1(87.757mm,56.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Track (87.824mm,55.594mm)(99.824mm,55.594mm) on Top Overlay And Pad C24-1(87.757mm,56.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (92.456mm,39.37mm) (92.71mm,40.64mm) on Top Overlay And Pad R14-2(91.733mm,40.005mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (92.456mm,39.37mm) (92.71mm,40.64mm) on Top Overlay And Pad R14-1(93.433mm,40.005mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (101.219mm,58.674mm) (101.727mm,60.198mm) on Top Overlay And Pad C29-2(100.573mm,59.436mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (101.219mm,58.674mm) (101.727mm,60.198mm) on Top Overlay And Pad C29-1(102.373mm,59.436mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (103.632mm,80.518mm) (104.14mm,82.042mm) on Top Overlay And Pad C28-2(104.786mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (103.632mm,80.518mm) (104.14mm,82.042mm) on Top Overlay And Pad C28-1(102.986mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (102.399mm,74.494mm)(102.399mm,85.444mm) on Top Overlay And Pad C28-1(102.986mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (84.328mm,99.06mm) (84.836mm,100.584mm) on Top Overlay And Pad C1-2(84.582mm,98.922mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (84.328mm,99.06mm) (84.836mm,100.584mm) on Top Overlay And Pad C1-1(84.582mm,100.722mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.171mm,115.189mm) (98.679mm,116.713mm) on Top Overlay And Pad C2-2(97.525mm,115.951mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (90.849mm,115.644mm)(100.824mm,115.644mm) on Top Overlay And Pad C2-2(97.525mm,115.951mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.171mm,115.189mm) (98.679mm,116.713mm) on Top Overlay And Pad C2-1(99.325mm,115.951mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (90.849mm,115.644mm)(100.824mm,115.644mm) on Top Overlay And Pad C2-1(99.325mm,115.951mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (101.854mm,113.538mm) (102.362mm,115.062mm) on Top Overlay And Pad C3-2(101.208mm,114.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (101.854mm,113.538mm) (102.362mm,115.062mm) on Top Overlay And Pad C3-1(103.008mm,114.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,46.152mm)(108.799mm,46.152mm) on Top Overlay And Pad U6-5(104.394mm,45.027mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,46.152mm)(108.799mm,46.152mm) on Top Overlay And Pad U6-6(105.664mm,45.027mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,46.152mm)(108.799mm,46.152mm) on Top Overlay And Pad U6-7(106.934mm,45.027mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,46.152mm)(108.799mm,46.152mm) on Top Overlay And Pad U6-8(108.204mm,45.027mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,49.352mm)(108.799mm,49.352mm) on Top Overlay And Pad U6-4(104.394mm,50.477mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,49.352mm)(108.799mm,49.352mm) on Top Overlay And Pad U6-3(105.664mm,50.477mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,49.352mm)(108.799mm,49.352mm) on Top Overlay And Pad U6-2(106.934mm,50.477mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.799mm,49.352mm)(108.799mm,49.352mm) on Top Overlay And Pad U6-1(108.204mm,50.477mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (110.236mm,47.244mm) (110.744mm,48.768mm) on Top Overlay And Pad C27-2(110.49mm,48.906mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (110.236mm,47.244mm) (110.744mm,48.768mm) on Top Overlay And Pad C27-1(110.49mm,47.106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (97.536mm,56.533mm)(97.536mm,58.547mm) on Bottom Overlay And Pad S1-4(97.739mm,59.792mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (87.173mm,59.436mm) on Top Overlay And Pad S1-3(91.237mm,59.792mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (91.44mm,56.503mm)(91.44mm,58.547mm) on Bottom Overlay And Pad S1-3(91.237mm,59.792mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Text "R12" (92.862mm,54.331mm) on Top Overlay And Pad S1-2(97.739mm,55.27mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.824mm,55.594mm)(99.824mm,55.594mm) on Top Overlay And Pad S1-2(97.739mm,55.27mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Track (97.536mm,56.533mm)(97.536mm,58.547mm) on Bottom Overlay And Pad S1-2(97.739mm,55.27mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (87.824mm,55.594mm)(99.824mm,55.594mm) on Top Overlay And Pad S1-1(91.237mm,55.27mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Track (91.44mm,56.503mm)(91.44mm,58.547mm) on Bottom Overlay And Pad S1-1(91.237mm,55.27mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Text "R14" (91.211mm,41.504mm) on Top Overlay And Pad J1-(95.799mm,42.418mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (91.211mm,41.504mm) on Top Overlay And Pad J1-(91.399mm,42.418mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Text "U2" (92.481mm,125.374mm) on Top Overlay And Pad P1-10(92.964mm,127.762mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.551mm,67.691mm) (91.059mm,69.215mm) on Bottom Overlay And Pad C20-2(89.905mm,68.453mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.551mm,67.691mm) (91.059mm,69.215mm) on Bottom Overlay And Pad C20-1(91.705mm,68.453mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.044mm,67.691mm) (98.552mm,69.215mm) on Bottom Overlay And Pad C23-2(99.198mm,68.453mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.044mm,67.691mm) (98.552mm,69.215mm) on Bottom Overlay And Pad C23-1(97.398mm,68.453mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.551mm,71.374mm) (91.059mm,72.898mm) on Bottom Overlay And Pad C22-2(89.905mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (92.075mm,70.028mm) on Bottom Overlay And Pad C22-2(89.905mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.551mm,71.374mm) (91.059mm,72.898mm) on Bottom Overlay And Pad C22-1(91.705mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (92.075mm,70.028mm) on Bottom Overlay And Pad C22-1(91.705mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (100.678mm,86.233mm)(100.678mm,87.249mm) on Bottom Overlay And Pad X1-2(99.789mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (100.678mm,89.535mm)(100.678mm,90.551mm) on Bottom Overlay And Pad X1-2(99.789mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (89.248mm,86.233mm)(89.248mm,87.249mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (89.248mm,89.535mm)(89.248mm,90.551mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (89.002mm,85.827mm) on Bottom Overlay And Pad X1-1(90.137mm,88.392mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (103.759mm,90.043mm) (104.267mm,91.567mm) on Bottom Overlay And Pad C25-2(104.013mm,91.705mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (103.759mm,90.043mm) (104.267mm,91.567mm) on Bottom Overlay And Pad C25-1(104.013mm,89.905mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (88.392mm,82.804mm) (88.646mm,84.074mm) on Bottom Overlay And Pad R13-2(88.519mm,82.589mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (88.392mm,82.804mm) (88.646mm,84.074mm) on Bottom Overlay And Pad R13-1(88.519mm,84.289mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.805mm,91.821mm) (91.313mm,93.345mm) on Bottom Overlay And Pad C26-2(91.959mm,92.583mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.805mm,91.821mm) (91.313mm,93.345mm) on Bottom Overlay And Pad C26-1(90.159mm,92.583mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.044mm,74.803mm) (98.552mm,76.327mm) on Bottom Overlay And Pad C17-2(99.198mm,75.565mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (99.568mm,73.711mm) on Bottom Overlay And Pad C17-2(99.198mm,75.565mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.044mm,74.803mm) (98.552mm,76.327mm) on Bottom Overlay And Pad C17-1(97.398mm,75.565mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (99.568mm,73.711mm) on Bottom Overlay And Pad C17-1(97.398mm,75.565mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.044mm,71.374mm) (98.552mm,72.898mm) on Bottom Overlay And Pad C16-2(99.198mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (99.568mm,70.053mm) on Bottom Overlay And Pad C16-2(99.198mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (98.044mm,71.374mm) (98.552mm,72.898mm) on Bottom Overlay And Pad C16-1(97.398mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (99.568mm,70.053mm) on Bottom Overlay And Pad C16-1(97.398mm,72.136mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.551mm,74.676mm) (91.059mm,76.2mm) on Bottom Overlay And Pad C15-2(89.905mm,75.438mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (92.075mm,73.736mm) on Bottom Overlay And Pad C15-2(89.905mm,75.438mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (90.551mm,74.676mm) (91.059mm,76.2mm) on Bottom Overlay And Pad C15-1(91.705mm,75.438mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (92.075mm,73.736mm) on Bottom Overlay And Pad C15-1(91.705mm,75.438mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (98.806mm,97.536mm) (99.06mm,98.806mm) on Bottom Overlay And Pad R2-2(99.783mm,98.171mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (100.305mm,97.892mm) on Bottom Overlay And Pad R2-2(99.783mm,98.171mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (98.806mm,97.536mm) (99.06mm,98.806mm) on Bottom Overlay And Pad R2-1(98.083mm,98.171mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (100.305mm,97.892mm) on Bottom Overlay And Pad R2-1(98.083mm,98.171mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (98.806mm,95.758mm) (99.06mm,97.028mm) on Bottom Overlay And Pad R3-2(99.783mm,96.393mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Area Fill (98.806mm,95.758mm) (99.06mm,97.028mm) on Bottom Overlay And Pad R3-1(98.083mm,96.393mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-1(95.199mm,45.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-2(94.399mm,45.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-3(93.599mm,45.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-4(92.799mm,45.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-5(91.999mm,45.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (89.758mm,36.5mm)(89.758mm,38.003mm) on Bottom Overlay And Pad J1-5(89.149mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.758mm,36.5mm)(89.758mm,38.73mm) on Bottom Overlay And Pad J1-5(89.149mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (89.752mm,40.815mm)(89.752mm,43.502mm) on Bottom Overlay And Pad J1-5(89.149mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,36.495mm)(89.752mm,45.578mm) on Bottom Overlay And Pad J1-5(89.149mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (97.44mm,38.003mm)(97.441mm,36.5mm) on Bottom Overlay And Pad J1-5(98.049mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.441mm,36.5mm)(97.441mm,38.73mm) on Bottom Overlay And Pad J1-5(98.049mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (97.446mm,40.866mm)(97.446mm,43.401mm) on Bottom Overlay And Pad J1-5(98.049mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.446mm,36.495mm)(97.446mm,45.578mm) on Bottom Overlay And Pad J1-5(98.049mm,39.418mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (96.198mm,44.228mm)(96.923mm,44.228mm) on Bottom Overlay And Pad J1-5(98.049mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (96.198mm,45.358mm)(96.923mm,45.358mm) on Bottom Overlay And Pad J1-5(98.049mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (96.198mm,45.358mm)(97.396mm,45.358mm) on Bottom Overlay And Pad J1-5(98.049mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (97.446mm,40.866mm)(97.446mm,43.401mm) on Bottom Overlay And Pad J1-5(98.049mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (97.446mm,36.495mm)(97.446mm,45.578mm) on Bottom Overlay And Pad J1-5(98.049mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-5(98.049mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (90.275mm,44.228mm)(90.899mm,44.228mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Track (90.267mm,45.375mm)(90.899mm,45.375mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.777mm,45.375mm)(90.899mm,45.375mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (89.752mm,40.815mm)(89.752mm,43.502mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,36.495mm)(89.752mm,45.578mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "UP1" (89.027mm,49.152mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (89.752mm,44.228mm)(97.379mm,44.228mm) on Bottom Overlay And Pad J1-5(89.149mm,45.318mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (91.567mm,97.663mm) (92.075mm,99.187mm) on Bottom Overlay And Pad C5-2(92.721mm,98.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (91.567mm,97.663mm) (92.075mm,99.187mm) on Bottom Overlay And Pad C5-1(90.921mm,98.425mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (79.629mm,112.389mm) (80.137mm,113.913mm) on Bottom Overlay And Pad C7-2(80.783mm,113.151mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "LM1" (82.118mm,112.948mm) on Bottom Overlay And Pad C7-2(80.783mm,113.151mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (79.629mm,112.389mm) (80.137mm,113.913mm) on Bottom Overlay And Pad C7-1(78.983mm,113.151mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "LM1" (82.118mm,112.948mm) on Bottom Overlay And Pad C7-1(78.983mm,113.151mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (82.091mm,110.319mm)(82.091mm,111.919mm) on Bottom Overlay And Pad LM1-2(81.391mm,111.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.891mm,110.319mm)(82.091mm,110.319mm) on Bottom Overlay And Pad LM1-2(81.391mm,111.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.891mm,111.919mm)(82.091mm,111.919mm) on Bottom Overlay And Pad LM1-2(81.391mm,111.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (78.691mm,110.319mm)(78.691mm,111.919mm) on Bottom Overlay And Pad LM1-1(79.391mm,111.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (78.691mm,110.319mm)(79.891mm,110.319mm) on Bottom Overlay And Pad LM1-1(79.391mm,111.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (78.691mm,111.919mm)(79.891mm,111.919mm) on Bottom Overlay And Pad LM1-1(79.391mm,111.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (81.407mm,103.632mm) (81.915mm,105.156mm) on Bottom Overlay And Pad C6-2(81.661mm,105.294mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (81.407mm,103.632mm) (81.915mm,105.156mm) on Bottom Overlay And Pad C6-1(81.661mm,103.494mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (82.042mm,42.545mm) (82.55mm,44.069mm) on Bottom Overlay And Pad C31-2(81.396mm,43.307mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (82.042mm,42.545mm) (82.55mm,44.069mm) on Bottom Overlay And Pad C31-1(83.196mm,43.307mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (79.769mm,57.134mm)(79.769mm,57.634mm) on Bottom Overlay And Pad DP2-1(79.969mm,56.134mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (79.769mm,54.634mm)(79.769mm,55.134mm) on Bottom Overlay And Pad DP2-1(79.969mm,56.134mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (84.569mm,57.634mm)(85.069mm,57.134mm) on Bottom Overlay And Pad DP2-2(84.369mm,56.134mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (84.569mm,54.634mm)(85.069mm,55.134mm) on Bottom Overlay And Pad DP2-2(84.369mm,56.134mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (83.069mm,57.034mm) (84.569mm,57.634mm) on Bottom Overlay And Pad DP2-2(84.369mm,56.134mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (83.069mm,54.634mm) (84.569mm,55.234mm) on Bottom Overlay And Pad DP2-2(84.369mm,56.134mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (84.069mm,44.355mm)(84.069mm,45.855mm) on Bottom Overlay And Pad UP1-4(85.169mm,47.755mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (84.069mm,49.655mm)(84.069mm,51.155mm) on Bottom Overlay And Pad UP1-4(85.169mm,47.755mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (82.042mm,51.816mm) (82.55mm,53.34mm) on Bottom Overlay And Pad C30-2(83.196mm,52.578mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Area Fill (82.042mm,51.816mm) (82.55mm,53.34mm) on Bottom Overlay And Pad C30-1(81.396mm,52.578mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Text "C5" (93.091mm,100.025mm) on Bottom Overlay And Pad U1-28(92.577mm,102.689mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Text "C5" (93.091mm,100.025mm) on Bottom Overlay And Pad U1-29(91.777mm,102.689mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Text "C5" (93.091mm,100.025mm) on Bottom Overlay And Pad U1-30(90.977mm,102.689mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
Rule Violations :241

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "R13" (89.002mm,85.827mm) on Bottom Overlay And Arc (89.502mm,86.233mm) on Bottom Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.254mm) Between Text "C6" (82.245mm,106.68mm) on Bottom Overlay And Arc (85.377mm,108.204mm) on Bottom Overlay Silk Text to Silk Clearance [0.032mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01