CAPI=1
[main]

simulators = icarus

[verilog]
src_files =
 src/rtl/aes_key_mem.v
 src/rtl/aes_sbox.v
 src/rtl/aes_decipher_block.v
 src/rtl/aes.v
 src/rtl/aes_core.v
 src/rtl/aes_inv_sbox.v
 src/rtl/aes_encipher_block.v

tb_private_src_files =
 src/tb/tb_aes_encipher_block.v
 src/tb/tb_aes_core.v
 src/tb/tb_aes_key_mem.v
 src/tb/tb_aes.v
 src/tb/tb_aes_decipher_block.v

[simulator]
toplevel = tb_aes

[provider]
name=git
repo=https://git.cryptech.is/core/cipher/aes.git
