$date
	Sun Oct 23 07:12:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#508002
b10010 &
b10010 %
1$
b10010 !
1"
#508003
0"
#508006
b1001 &
b1001 %
#508010
b11100 &
b11100 %
#508014
b1110 &
b1110 %
#508018
b111 &
b111 %
#508022
b10110 &
b10110 %
#508026
b1011 &
b1011 %
#508030
b100010 &
b100010 %
#508034
b10001 &
b10001 %
#508038
b110100 &
b110100 %
#508042
b11010 &
b11010 %
#508046
b1101 &
b1101 %
#508050
b101000 &
b101000 %
#508054
b10100 &
b10100 %
#508058
b1010 &
b1010 %
#508062
b101 &
b101 %
#508066
b10000 &
b10000 %
#508070
b1000 &
b1000 %
#508074
b100 &
b100 %
#508078
b10 &
b10 %
#508082
b1 &
b1 %
1#
#508086
b0 &
0#
b0 %
0$
#1549505
b1110 !
1"
#1549506
b1110 &
b1110 %
1$
#1549507
0"
#1549510
b111 &
b111 %
#1549514
b10110 &
b10110 %
#1549518
b1011 &
b1011 %
#1549522
b100010 &
b100010 %
#1549526
b10001 &
b10001 %
#1549530
b110100 &
b110100 %
#1549534
b11010 &
b11010 %
#1549538
b1101 &
b1101 %
#1549542
b101000 &
b101000 %
#1549546
b10100 &
b10100 %
#1549550
b1010 &
b1010 %
#1549554
b101 &
b101 %
#1549558
b10000 &
b10000 %
#1549562
b1000 &
b1000 %
#1549566
b100 &
b100 %
#1549570
b10 &
b10 %
#1549574
b1 &
1#
b1 %
#1549578
b0 &
b0 %
0#
0$
#2479155
b10010 !
1"
#2479158
b10010 &
b10010 %
1$
#2479159
0"
#2479162
b1001 &
b1001 %
#2479166
b11100 &
b11100 %
#2479170
b1110 &
b1110 %
#2479174
b111 &
b111 %
#2479178
b10110 &
b10110 %
#2479182
b1011 &
b1011 %
#2479186
b100010 &
b100010 %
#2479190
b10001 &
b10001 %
#2479194
b110100 &
b110100 %
#2479198
b11010 &
b11010 %
#2479202
b1101 &
b1101 %
#2479206
b101000 &
b101000 %
#2479210
b10100 &
b10100 %
#2479214
b1010 &
b1010 %
#2479218
b101 &
b101 %
#2479222
b10000 &
b10000 %
#2479226
b1000 &
b1000 %
#2479230
b100 &
b100 %
#2479234
b10 &
b10 %
#2479238
b1 &
1#
b1 %
#2479242
b0 &
b0 %
0#
0$
#4500012
