// Seed: 2360573129
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input wand id_5,
    input tri0 id_6
);
  module_2 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_5,
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_2,
      id_6,
      id_6,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_6,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6
);
  initial release id_2;
  assign id_2 = id_6;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_6,
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wire id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wire id_10
    , id_24,
    input tri1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output supply0 id_14,
    output uwire id_15,
    input tri id_16,
    input tri id_17,
    input wand id_18,
    input tri1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output supply0 id_22
);
  logic id_25 = id_25;
  wire  id_26;
  assign id_24 = id_7;
  assign id_6  = -1;
  logic id_27;
endmodule
