/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p765v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.765000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.765000 ;
    operating_conditions ( "ssgnp0p765v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.765000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p765v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 25138.600000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.893046, 0.898611, 0.906486, 0.928851, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.893046, 0.898611, 0.906486, 0.928851, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.803741, 0.808750, 0.815837, 0.835966, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.803741, 0.808750, 0.815837, 0.835966, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015951" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017852" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.893046, 0.898611, 0.906486, 0.928851, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.893046, 0.898611, 0.906486, 0.928851, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.803741, 0.808750, 0.815837, 0.835966, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.803741, 0.808750, 0.815837, 0.835966, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015951" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017852" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004114, 0.004114, 0.004114, 0.004114, 0.004114" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004114, 0.004114, 0.004114, 0.004114, 0.004114" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.448172, 0.467952, 0.488932, 0.530132, 0.612132",\
              "0.457532, 0.477312, 0.498292, 0.539492, 0.621492",\
              "0.468142, 0.487922, 0.508902, 0.550102, 0.632102",\
              "0.480852, 0.500632, 0.521612, 0.562812, 0.644812",\
              "0.497142, 0.516922, 0.537902, 0.579102, 0.661102"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.448172, 0.467952, 0.488932, 0.530132, 0.612132",\
              "0.457532, 0.477312, 0.498292, 0.539492, 0.621492",\
              "0.468142, 0.487922, 0.508902, 0.550102, 0.632102",\
              "0.480852, 0.500632, 0.521612, 0.562812, 0.644812",\
              "0.497142, 0.516922, 0.537902, 0.579102, 0.661102"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147",\
              "0.012592, 0.046215, 0.087525, 0.171433, 0.340147"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.537138, 0.558663, 0.581658, 0.627123, 0.717318",\
              "0.547953, 0.569478, 0.592473, 0.637938, 0.728133",\
              "0.560343, 0.581868, 0.604863, 0.650328, 0.740523",\
              "0.575883, 0.597408, 0.620403, 0.665868, 0.756063",\
              "0.593733, 0.615258, 0.638253, 0.683718, 0.773913"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.537138, 0.558663, 0.581658, 0.627123, 0.717318",\
              "0.547953, 0.569478, 0.592473, 0.637938, 0.728133",\
              "0.560343, 0.581868, 0.604863, 0.650328, 0.740523",\
              "0.575883, 0.597408, 0.620403, 0.665868, 0.756063",\
              "0.593733, 0.615258, 0.638253, 0.683718, 0.773913"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967",\
              "0.013262, 0.049390, 0.094509, 0.185872, 0.369967"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.036273 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.154854, 0.166089, 0.179739, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.311850, 0.328230, 0.344400, 0.366030, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.893046, 0.898611, 0.906486, 0.928851, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.893046, 0.898611, 0.906486, 0.928851, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.471914" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065778" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.661527" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.066838" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.106833" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.066869" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.384184" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.066854" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.039439" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001634 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.021213" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022581" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.230272, 0.244832, 0.263240, 0.292880, 0.336144",\
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.229960, 0.244520, 0.262928, 0.292568, 0.335832",\
              "0.229440, 0.244000, 0.262408, 0.292048, 0.335312"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.230272, 0.244832, 0.263240, 0.292880, 0.336144",\
              "0.230376, 0.244936, 0.263344, 0.292984, 0.336248",\
              "0.229960, 0.244520, 0.262928, 0.292568, 0.335832",\
              "0.229440, 0.244000, 0.262408, 0.292048, 0.335312"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121180, 0.109580, 0.098780, 0.083880, 0.065280",\
              "0.135680, 0.124080, 0.113280, 0.098380, 0.079780",\
              "0.150780, 0.139180, 0.128380, 0.113480, 0.094880",\
              "0.171780, 0.160180, 0.149380, 0.134480, 0.115880",\
              "0.200480, 0.188880, 0.178080, 0.163180, 0.144580"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121180, 0.109580, 0.098780, 0.083880, 0.065280",\
              "0.135680, 0.124080, 0.113280, 0.098380, 0.079780",\
              "0.150780, 0.139180, 0.128380, 0.113480, 0.094880",\
              "0.171780, 0.160180, 0.149380, 0.134480, 0.115880",\
              "0.200480, 0.188880, 0.178080, 0.163180, 0.144580"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001396 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015951" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017852" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.196597, 0.208869, 0.224573, 0.250989, 0.289365",\
              "0.196597, 0.208869, 0.224573, 0.250989, 0.289365",\
              "0.196493, 0.208765, 0.224469, 0.250885, 0.289261",\
              "0.196077, 0.208349, 0.224053, 0.250469, 0.288845",\
              "0.195869, 0.208141, 0.223845, 0.250261, 0.288637"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.196597, 0.208869, 0.224573, 0.250989, 0.289365",\
              "0.196597, 0.208869, 0.224573, 0.250989, 0.289365",\
              "0.196493, 0.208765, 0.224469, 0.250885, 0.289261",\
              "0.196077, 0.208349, 0.224053, 0.250469, 0.288845",\
              "0.195869, 0.208141, 0.223845, 0.250261, 0.288637"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.136400, 0.124600, 0.111000, 0.092900, 0.068200",\
              "0.151900, 0.140100, 0.126500, 0.108400, 0.083700",\
              "0.167400, 0.155600, 0.142000, 0.123900, 0.099200",\
              "0.186400, 0.174600, 0.161000, 0.142900, 0.118200",\
              "0.207300, 0.195500, 0.181900, 0.163800, 0.139100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.136400, 0.124600, 0.111000, 0.092900, 0.068200",\
              "0.151900, 0.140100, 0.126500, 0.108400, 0.083700",\
              "0.167400, 0.155600, 0.142000, 0.123900, 0.099200",\
              "0.186400, 0.174600, 0.161000, 0.142900, 0.118200",\
              "0.207300, 0.195500, 0.181900, 0.163800, 0.139100"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001412 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006372" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006542" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179582, 0.192270, 0.209638, 0.236886, 0.278278",\
              "0.179582, 0.192270, 0.209638, 0.236886, 0.278278",\
              "0.179582, 0.192270, 0.209638, 0.236886, 0.278278",\
              "0.179166, 0.191854, 0.209222, 0.236470, 0.277862",\
              "0.179062, 0.191750, 0.209118, 0.236366, 0.277758"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.179582, 0.192270, 0.209638, 0.236886, 0.278278",\
              "0.179582, 0.192270, 0.209638, 0.236886, 0.278278",\
              "0.179582, 0.192270, 0.209638, 0.236886, 0.278278",\
              "0.179166, 0.191854, 0.209222, 0.236470, 0.277862",\
              "0.179062, 0.191750, 0.209118, 0.236366, 0.277758"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.143020, 0.133220, 0.122920, 0.108120, 0.089020",\
              "0.158120, 0.148320, 0.138020, 0.123220, 0.104120",\
              "0.173620, 0.163820, 0.153520, 0.138720, 0.119620",\
              "0.191620, 0.181820, 0.171520, 0.156720, 0.137620",\
              "0.214020, 0.204220, 0.193920, 0.179120, 0.160020"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.143020, 0.133220, 0.122920, 0.108120, 0.089020",\
              "0.158120, 0.148320, 0.138020, 0.123220, 0.104120",\
              "0.173620, 0.163820, 0.153520, 0.138720, 0.119620",\
              "0.191620, 0.181820, 0.171520, 0.156720, 0.137620",\
              "0.214020, 0.204220, 0.193920, 0.179120, 0.160020"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000841 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003091" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003476" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148778, 0.162714, 0.179666, 0.209618, 0.254650",\
              "0.143994, 0.157930, 0.174882, 0.204834, 0.249866",\
              "0.141914, 0.155850, 0.172802, 0.202754, 0.247786",\
              "0.148154, 0.162090, 0.179042, 0.208994, 0.254026",\
              "0.175922, 0.189858, 0.206810, 0.236762, 0.281794"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148778, 0.162714, 0.179666, 0.209618, 0.254650",\
              "0.143994, 0.157930, 0.174882, 0.204834, 0.249866",\
              "0.141914, 0.155850, 0.172802, 0.202754, 0.247786",\
              "0.148154, 0.162090, 0.179042, 0.208994, 0.254026",\
              "0.175922, 0.189858, 0.206810, 0.236762, 0.281794"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.127520, 0.125920, 0.125220, 0.128220, 0.146720",\
              "0.144320, 0.142720, 0.142020, 0.145020, 0.163520",\
              "0.161820, 0.160220, 0.159520, 0.162520, 0.181020",\
              "0.185820, 0.184220, 0.183520, 0.186520, 0.205020",\
              "0.214620, 0.213020, 0.212320, 0.215320, 0.233820"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127520, 0.125920, 0.125220, 0.128220, 0.146720",\
              "0.144320, 0.142720, 0.142020, 0.145020, 0.163520",\
              "0.161820, 0.160220, 0.159520, 0.162520, 0.181020",\
              "0.185820, 0.184220, 0.183520, 0.186520, 0.205020",\
              "0.214620, 0.213020, 0.212320, 0.215320, 0.233820"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000840 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003367" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004035" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148778, 0.162714, 0.179666, 0.209618, 0.254650",\
              "0.143994, 0.157930, 0.174882, 0.204834, 0.249866",\
              "0.141914, 0.155850, 0.172802, 0.202754, 0.247786",\
              "0.148154, 0.162090, 0.179042, 0.208994, 0.254026",\
              "0.175922, 0.189858, 0.206810, 0.236762, 0.281794"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148778, 0.162714, 0.179666, 0.209618, 0.254650",\
              "0.143994, 0.157930, 0.174882, 0.204834, 0.249866",\
              "0.141914, 0.155850, 0.172802, 0.202754, 0.247786",\
              "0.148154, 0.162090, 0.179042, 0.208994, 0.254026",\
              "0.175922, 0.189858, 0.206810, 0.236762, 0.281794"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.127640, 0.126040, 0.125340, 0.128340, 0.146840",\
              "0.144440, 0.142840, 0.142140, 0.145140, 0.163640",\
              "0.161940, 0.160340, 0.159640, 0.162640, 0.181140",\
              "0.185940, 0.184340, 0.183640, 0.186640, 0.205140",\
              "0.214740, 0.213140, 0.212440, 0.215440, 0.233940"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127640, 0.126040, 0.125340, 0.128340, 0.146840",\
              "0.144440, 0.142840, 0.142140, 0.145140, 0.163640",\
              "0.161940, 0.160340, 0.159640, 0.162640, 0.181140",\
              "0.185940, 0.184340, 0.183640, 0.186640, 0.205140",\
              "0.214740, 0.213140, 0.212440, 0.215440, 0.233940"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 20.363000 ;
    }
}
}
