==>
1 i-FLAG-BOTTOMCOL D4
2 i-FLAG-BOTTOMCOL C5
3 i-FLAG-BOTTOMCOL C4
4 DO-INCELL-COLFROMFREECELL0 C4 D4 N2 N3
5 i-UNFLAG-BOTTOMCOL D4
6 i-FLAG-BOTTOMCOL S2
7 DO-INCELL-COLFROMFREECELL0 S2 C4 N2 N3
8 i-UNFLAG-BOTTOMCOL S2
9 i-FLAG-BOTTOMCOL H3
10 DO-INCELL-COLFROMFREECELL0 H3 S2 N2 N3
11 i-UNFLAG-BOTTOMCOL H3
12 i-FLAG-BOTTOMCOL S3
13 i-UNFLAG-BOTTOMCOL S3
14 DO-INCELL-COLFROMFREECELL0 S3 H3 N2 N3
15 i-FLAG-BOTTOMCOL D2
16 DO-BOTTOMCOL-MOVE-B0 D2 N5 N4 N3
17 i-FLAG-BOTTOMCOL S4
18 DO-INCELL-COLFROMFREECELL0 S4 D2 N1 N3
19 i-UNFLAG-BOTTOMCOL S4
20 i-FLAG-BOTTOMCOL C2
21 DO-BOTTOMCOL-MOVE-B0 C2 N5 N4 N2
22 i-FLAG-BOTTOMCOL H5
23 DO-ON-SENDTONEWCOL0 H5 C2 N8 N2
24 i-FLAG-BOTTOMCOL H4
25 i-FLAG-BOTTOMCOL S5
26 DO-INCELL-HOMEFROMFREECELL0 S5 H4 D N8 DA N13 C S5
27 i-UNFLAG-BOTTOMCOL S5
28 i-UNFLAG-BOTTOMCOL H4
29 i-UNFLAG-BOTTOMCOL C5
30 i-UNFLAG-BOTTOMCOL C4
31 i-FLAG-BOTTOMCOL C3
32 DO-INCELL-COLFROMFREECELL0 C3 H5 N8 N1
33 i-FLAG-BOTTOMCOL H2
34 DO-INCELL-COLFROMFREECELL0 H2 C3 N8 N1
35 i-FLAG-BOTTOMCOL CA
36 DO-BOTTOMCOL-SENDTOFREE-B1 CA N0 N5 N3 N1
37 i-FLAG-BOTTOMCOL D5
38 DO-ON-SENDTONEWCOL0 D5 CA N6 N1
39 i-FLAG-BOTTOMCOL D4
40 DO-INCELL-COLFROMFREECELL0 D4 D5 N0 N1
41 i-UNFLAG-BOTTOMCOL D4
42 i-FLAG-BOTTOMCOL SA
43 DO-INCELL-COLFROMFREECELL0 SA D4 N0 N1
44 i-UNFLAG-BOTTOMCOL SA
45 i-FLAG-BOTTOMCOL S2
46 DO-INCELL-COLFROMFREECELL0 S2 SA N0 N1
47 i-UNFLAG-BOTTOMCOL S2
48 i-FLAG-BOTTOMCOL D3
49 DO-INCELL-COLFROMFREECELL0 D3 S2 N0 N1
50 i-FLAG-BOTTOMCOL D4
51 i-UNFLAG-BOTTOMCOL D4
52 i-UNFLAG-BOTTOMCOL S3
53 i-FLAG-BOTTOMCOL H3
54 i-FLAG-BOTTOMCOL D5
55 DO-INCELL-COLFROMFREECELL0 D5 H3 N0 N1
56 i-UNFLAG-BOTTOMCOL D5
57 i-UNFLAG-BOTTOMCOL H3
58 DO-BOTTOMCOL-MOVE-B1 C3 N13 N4 N1
59 i-UNFLAG-BOTTOMCOL H5
60 i-UNFLAG-BOTTOMCOL C2
61 i-UNFLAG-BOTTOMCOL C3
62 i-UNFLAG-BOTTOMCOL D2
63 i-FLAG-BOTTOMCOL DA
64 DO-ON-SENDTOFREE1 DA N7 N1
65 i-UNFLAG-BOTTOMCOL DA
66 i-FLAG-BOTTOMCOL H3
67 DO-ON-MOVE2 H3 SA N0 N13
68 i-UNFLAG-BOTTOMCOL H3
69 DO-INCELL-HOMEFROMFREECELL0 D3 D4 S N2 H3 N13 D A
70 i-UNFLAG-BOTTOMCOL D3
<==

root 0
0 achieve_home_13  -> m2_solve_0 1 2 4 7 11 14 18 24 40 51 68
63 deliver_freecell_2 -> m4_bottomCol2freecell_0 3 59 49 39 58 29 23 
64 end_of_stack0 66 move_c.freecell_0 65 28 54 50 62 
27 deliver_home_23 -> m2_order2_0 6 36 5 74 17 26 68
74 deliver_stack_2 -> m24_move2_0 52 33 10 35 32 21 42 48 45 55