<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p29" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_29{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t2_29{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_29{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_29{left:165px;bottom:1083px;}
#t5_29{left:192px;bottom:1083px;letter-spacing:0.07px;word-spacing:0.05px;}
#t6_29{left:193px;bottom:1065px;letter-spacing:0.1px;word-spacing:0.01px;}
#t7_29{left:165px;bottom:1028px;}
#t8_29{left:193px;bottom:1028px;letter-spacing:0.1px;word-spacing:-0.21px;}
#t9_29{left:193px;bottom:1010px;letter-spacing:0.09px;word-spacing:0.01px;}
#ta_29{left:193px;bottom:991px;letter-spacing:0.09px;word-spacing:0.02px;}
#tb_29{left:193px;bottom:973px;letter-spacing:0.11px;}
#tc_29{left:193px;bottom:955px;letter-spacing:0.1px;word-spacing:-0.03px;}
#td_29{left:165px;bottom:918px;}
#te_29{left:193px;bottom:918px;letter-spacing:0.08px;word-spacing:0.02px;}
#tf_29{left:193px;bottom:900px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tg_29{left:165px;bottom:863px;}
#th_29{left:193px;bottom:863px;letter-spacing:0.11px;word-spacing:-0.19px;}
#ti_29{left:534px;bottom:863px;letter-spacing:0.13px;}
#tj_29{left:578px;bottom:860px;letter-spacing:0.13px;}
#tk_29{left:598px;bottom:863px;letter-spacing:0.09px;word-spacing:-0.18px;}
#tl_29{left:193px;bottom:842px;letter-spacing:0.1px;word-spacing:0.01px;}
#tm_29{left:193px;bottom:823px;letter-spacing:0.1px;word-spacing:0.04px;}
#tn_29{left:165px;bottom:787px;}
#to_29{left:193px;bottom:787px;letter-spacing:0.1px;}
#tp_29{left:193px;bottom:768px;letter-spacing:0.08px;word-spacing:0.03px;}
#tq_29{left:165px;bottom:732px;}
#tr_29{left:193px;bottom:732px;letter-spacing:0.11px;}
#ts_29{left:193px;bottom:713px;letter-spacing:0.09px;word-spacing:0.04px;}
#tt_29{left:137px;bottom:677px;}
#tu_29{left:165px;bottom:677px;letter-spacing:0.14px;word-spacing:0.02px;}
#tv_29{left:165px;bottom:640px;}
#tw_29{left:192px;bottom:640px;letter-spacing:0.12px;}
#tx_29{left:220px;bottom:640px;letter-spacing:0.1px;}
#ty_29{left:240px;bottom:640px;letter-spacing:0.09px;word-spacing:0.01px;}
#tz_29{left:192px;bottom:622px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t10_29{left:642px;bottom:622px;letter-spacing:0.14px;}
#t11_29{left:667px;bottom:619px;letter-spacing:0.1px;}
#t12_29{left:690px;bottom:622px;letter-spacing:0.11px;word-spacing:0.02px;}
#t13_29{left:165px;bottom:582px;}
#t14_29{left:193px;bottom:582px;letter-spacing:0.1px;word-spacing:0.01px;}
#t15_29{left:193px;bottom:564px;letter-spacing:0.09px;word-spacing:0.02px;}
#t16_29{left:165px;bottom:527px;}
#t17_29{left:193px;bottom:527px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t18_29{left:192px;bottom:509px;letter-spacing:0.1px;}
#t19_29{left:165px;bottom:472px;}
#t1a_29{left:192px;bottom:472px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1b_29{left:192px;bottom:454px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1c_29{left:165px;bottom:417px;}
#t1d_29{left:192px;bottom:417px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1e_29{left:192px;bottom:399px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1f_29{left:192px;bottom:381px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1g_29{left:192px;bottom:362px;letter-spacing:0.1px;}
#t1h_29{left:165px;bottom:326px;}
#t1i_29{left:192px;bottom:326px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1j_29{left:192px;bottom:307px;letter-spacing:0.1px;word-spacing:-0.16px;}
#t1k_29{left:265px;bottom:307px;letter-spacing:0.18px;}
#t1l_29{left:306px;bottom:305px;letter-spacing:0.1px;}
#t1m_29{left:350px;bottom:307px;}
#t1n_29{left:359px;bottom:307px;letter-spacing:0.14px;}
#t1o_29{left:384px;bottom:305px;letter-spacing:0.13px;}
#t1p_29{left:429px;bottom:307px;}
#t1q_29{left:438px;bottom:307px;letter-spacing:0.14px;}
#t1r_29{left:462px;bottom:305px;letter-spacing:0.06px;}
#t1s_29{left:510px;bottom:307px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t1t_29{left:193px;bottom:286px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1u_29{left:193px;bottom:268px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_29{left:165px;bottom:231px;}
#t1w_29{left:193px;bottom:231px;letter-spacing:0.1px;}
#t1x_29{left:165px;bottom:195px;}
#t1y_29{left:193px;bottom:195px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1z_29{left:193px;bottom:176px;letter-spacing:0.11px;word-spacing:0.03px;}

.s1_29{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_29{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_29{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_29{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
.s5_29{font-size:12px;font-family:Times-Italic_b3;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts29" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg29Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg29" style="-webkit-user-select: none;"><object width="935" height="1210" data="29/29.svg" type="image/svg+xml" id="pdf29" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_29" class="t s1_29">Overview of the MIPS® Architecture </span>
<span id="t2_29" class="t s2_29">29 </span><span id="t3_29" class="t s2_29">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span>
<span id="t4_29" class="t s3_29">• </span><span id="t5_29" class="t s3_29">New instruction BALIGN can be used to emulate a misaligned load without using LWL/LWR, following a </span>
<span id="t6_29" class="t s3_29">pair of ordinary load words. </span>
<span id="t7_29" class="t s3_29">• </span><span id="t8_29" class="t s3_29">CPU truth values changed from single-bit to multi-bit: pre-Release 6 instructions that only looked at bit 0 of </span>
<span id="t9_29" class="t s3_29">the register containing a truth value are replaced by Release 6 instructions that generate truth values of all </span>
<span id="ta_29" class="t s3_29">zeroes or all ones (suitable for logical operations involving masks) and interpret all zeroes or any non-zero </span>
<span id="tb_29" class="t s3_29">bit as true or false, which is compatible with programming languages such as C. There are also related </span>
<span id="tc_29" class="t s3_29">changes to branches and conditional move instructions. </span>
<span id="td_29" class="t s3_29">• </span><span id="te_29" class="t s3_29">Indexed addressing is removed for FPU loads and stores (e.g., LWXC1), mitigated by left shift add instruc- </span>
<span id="tf_29" class="t s3_29">tions (e.g., LSA rd:=rs&lt;&lt;scale+rt). </span>
<span id="tg_29" class="t s3_29">• </span><span id="th_29" class="t s3_29">Changes to 32-bit addressing in MIPS64: pre-Release 6 </span><span id="ti_29" class="t s4_29">Status </span>
<span id="tj_29" class="t s5_29">UX </span>
<span id="tk_29" class="t s3_29">sign extension of addresses from bit 31 is </span>
<span id="tl_29" class="t s3_29">only applied to user-mode data memory references. Release 6 extends this to instruction fetch and to privi- </span>
<span id="tm_29" class="t s3_29">leged memory references (e.g., kernel). </span>
<span id="tn_29" class="t s3_29">• </span><span id="to_29" class="t s3_29">Instructions re-encoded to save opcode space: for example, Coprocessor 2, SPECIAL2, atomic (e.g., LL/ </span>
<span id="tp_29" class="t s3_29">SC), cache, and prefetch JR and JALR. </span>
<span id="tq_29" class="t s3_29">• </span><span id="tr_29" class="t s3_29">Changes to SPECIAL2 instructions and UDIs: Release 6 reserves the SPECIAL2 instruction encodings; </span>
<span id="ts_29" class="t s3_29">COP2 instructions remain available to customers. </span>
<span id="tt_29" class="t s3_29">• </span><span id="tu_29" class="t s3_29">FPU Enhancements </span>
<span id="tv_29" class="t s3_29">• </span><span id="tw_29" class="t s3_29">The </span><span id="tx_29" class="t s4_29">FR</span><span id="ty_29" class="t s3_29">=0 FPU register model, in which 64-bit datatypes (D/L) are stored in even-odd pairs of 32-bit regis- </span>
<span id="tz_29" class="t s3_29">ters, is eliminated. The FPU must be 64-bit. If a 32-bit FPU is supported, </span><span id="t10_29" class="t s4_29">FIR </span>
<span id="t11_29" class="t s5_29">D/L </span>
<span id="t12_29" class="t s3_29">must be zero. </span>
<span id="t13_29" class="t s3_29">• </span><span id="t14_29" class="t s3_29">Use of single-precision formats only is now permitted: Implementations with single-precision (S and W), </span>
<span id="t15_29" class="t s3_29">but without double-precision (D and L), are allowed. </span>
<span id="t16_29" class="t s3_29">• </span><span id="t17_29" class="t s3_29">Added features that support trap-and-emulation of double-precision and MSA instructions, and hardware </span>
<span id="t18_29" class="t s3_29">implementations with less than full 64-bit register widths. </span>
<span id="t19_29" class="t s3_29">• </span><span id="t1a_29" class="t s3_29">FPU and MSA instructions that use 64-bit and 128-bit registers, respectively, overlaid on 32-bit registers </span>
<span id="t1b_29" class="t s3_29">leave the upper bits UNPREDICTABLE. This behavior facilitates trap-and-emulate. </span>
<span id="t1c_29" class="t s3_29">• </span><span id="t1d_29" class="t s3_29">Floating-point condition codes are removed; New instructions (CMP.condn.fmt) generate masks of all 0s </span>
<span id="t1e_29" class="t s3_29">and all 1s that are stored in FPRs. New instructions test bit 0, the least-significant bit, of an FPR, for both </span>
<span id="t1f_29" class="t s3_29">branches (BC1EQZ/BC1NEZ) and branchless selections (SEL.fmt, SELEQZ.fmt, SELNEZ.fmt). Old </span>
<span id="t1g_29" class="t s3_29">instructions that use the FCCs are removed. </span>
<span id="t1h_29" class="t s3_29">• </span><span id="t1i_29" class="t s3_29">IEEE 2008: NaN behavior is required. IEEE 2008 instruction-set support, such as minimum and maximum, </span>
<span id="t1j_29" class="t s3_29">is required. </span><span id="t1k_29" class="t s4_29">FCSR </span>
<span id="t1l_29" class="t s5_29">Has2008 </span>
<span id="t1m_29" class="t s3_29">=</span><span id="t1n_29" class="t s4_29">FIR </span>
<span id="t1o_29" class="t s5_29">ABS2008 </span>
<span id="t1p_29" class="t s3_29">=</span><span id="t1q_29" class="t s4_29">FIR </span>
<span id="t1r_29" class="t s5_29">NAN2008 </span>
<span id="t1s_29" class="t s3_29">=1 are hardwired read-only. Fused multiply-add instruc- </span>
<span id="t1t_29" class="t s3_29">tions (MADDF.fmt, MSUBF.fmt) are required; non-fused multiply-add instructions that were available in </span>
<span id="t1u_29" class="t s3_29">previous versions of the MIPS ISA are removed. </span>
<span id="t1v_29" class="t s3_29">• </span><span id="t1w_29" class="t s3_29">Paired single (PS) and MIPS-3D are not allowed. </span>
<span id="t1x_29" class="t s3_29">• </span><span id="t1y_29" class="t s3_29">Indexed addressing removed: Modes adding two registers are removed, mitigated by instructions that gener- </span>
<span id="t1z_29" class="t s3_29">ate such addresses. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
