Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 20:02:28 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #1                                                              |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                              6.250 |
| Path Delay                |               0.695 |                                                                                                                             9.498 |                                                                                                              9.270 |
| Logic Delay               | 0.098(15%)          | 2.970(32%)                                                                                                                        | 2.415(27%)                                                                                                         |
| Net Delay                 | 0.597(85%)          | 6.528(68%)                                                                                                                        | 6.855(73%)                                                                                                         |
| Clock Skew                |              -0.107 |                                                                                                                            -0.246 |                                                                                                             -0.072 |
| Slack                     |               5.439 |                                                                                                                            -3.502 |                                                                                                             -3.101 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                    |
| Bounding Box Size         | 1% x 1%             | 8% x 2%                                                                                                                           | 10% x 2%                                                                                                           |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                               171 |                                                                                                                137 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                30 |                                                                                                                 15 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                               | roi_ret_513/C                                                                                                      |
| End Point Pin             | muon_cand_3.pt[1]/D | roi_ret_513/D                                                                                                                     | roi_ret_124/D                                                                                                      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                            Path #2                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |               0.550 |                                                                                                                        9.550 |                                                                                                              8.935 |
| Logic Delay               | 0.094(18%)          | 3.079(33%)                                                                                                                   | 2.493(28%)                                                                                                         |
| Net Delay                 | 0.456(82%)          | 6.471(67%)                                                                                                                   | 6.442(72%)                                                                                                         |
| Clock Skew                |              -0.118 |                                                                                                                       -0.192 |                                                                                                             -0.129 |
| Slack                     |               5.574 |                                                                                                                       -3.500 |                                                                                                             -2.822 |
| Timing Exception          |                     |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 1% x 0%             | 6% x 2%                                                                                                                      | 8% x 3%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                          163 |                                                                                                                150 |
| Fixed Loc                 |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                     | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                     | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                           28 |                                                                                                                 15 |
| Dont Touch                |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[116]/C   | muon_cand_7.pt[0]/C                                                                                                          | pt_ret_1455/C                                                                                                      |
| End Point Pin             | muon_cand_7.pt[0]/D | pt_ret_1455/D                                                                                                                | sector_ret_331/D                                                                                                   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #3                                                              |                                               WorstPath from Dst                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                         6.250 |
| Path Delay                |               0.550 |                                                                                                                             9.493 |                                                                                                         8.756 |
| Logic Delay               | 0.094(18%)          | 3.132(33%)                                                                                                                        | 2.404(28%)                                                                                                    |
| Net Delay                 | 0.456(82%)          | 6.361(67%)                                                                                                                        | 6.352(72%)                                                                                                    |
| Clock Skew                |              -0.118 |                                                                                                                            -0.248 |                                                                                                        -0.077 |
| Slack                     |               5.574 |                                                                                                                            -3.499 |                                                                                                        -2.592 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                               |
| Bounding Box Size         | 1% x 0%             | 7% x 2%                                                                                                                           | 10% x 2%                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                               171 |                                                                                                           131 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                            20 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                            20 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                          |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                28 |                                                                                                            15 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[116]/C   | muon_cand_7.pt[0]/C                                                                                                               | roi_ret_7073/C                                                                                                |
| End Point Pin             | muon_cand_7.pt[0]/D | roi_ret_7073/D                                                                                                                    | roi_ret_124/D                                                                                                 |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #4                                                                |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                              6.250 |
| Path Delay                |               0.695 |                                                                                                                                  9.576 |                                                                                                              8.890 |
| Logic Delay               | 0.098(15%)          | 3.052(32%)                                                                                                                             | 2.569(29%)                                                                                                         |
| Net Delay                 | 0.597(85%)          | 6.524(68%)                                                                                                                             | 6.321(71%)                                                                                                         |
| Clock Skew                |              -0.107 |                                                                                                                                 -0.164 |                                                                                                             -0.151 |
| Slack                     |               5.439 |                                                                                                                                 -3.498 |                                                                                                             -2.799 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                    |
| Bounding Box Size         | 1% x 1%             | 6% x 2%                                                                                                                                | 8% x 3%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                    172 |                                                                                                                159 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                     30 |                                                                                                                 15 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                    | roi_ret_7028/C                                                                                                     |
| End Point Pin             | muon_cand_3.pt[1]/D | roi_ret_7028/D                                                                                                                         | sector_ret_331/D                                                                                                   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #5                                                              |                                               WorstPath from Dst                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                         6.250 |
| Path Delay                |               0.695 |                                                                                                                             9.609 |                                                                                                         8.400 |
| Logic Delay               | 0.098(15%)          | 2.812(30%)                                                                                                                        | 2.385(29%)                                                                                                    |
| Net Delay                 | 0.597(85%)          | 6.797(70%)                                                                                                                        | 6.015(71%)                                                                                                    |
| Clock Skew                |              -0.107 |                                                                                                                            -0.125 |                                                                                                        -0.210 |
| Slack                     |               5.439 |                                                                                                                            -3.492 |                                                                                                        -2.368 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                               |
| Bounding Box Size         | 1% x 1%             | 7% x 2%                                                                                                                           | 8% x 3%                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                               154 |                                                                                                           132 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                            20 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                            20 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                          |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                30 |                                                                                                            15 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                               | pt_ret_21_1/C                                                                                                 |
| End Point Pin             | muon_cand_3.pt[1]/D | pt_ret_21_1/D                                                                                                                     | sector_ret_331/D                                                                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #6                                                                |                                               WorstPath from Dst                                              |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                         6.250 |
| Path Delay                |               0.695 |                                                                                                                                  9.577 |                                                                                                         8.682 |
| Logic Delay               | 0.098(15%)          | 3.036(32%)                                                                                                                             | 2.303(27%)                                                                                                    |
| Net Delay                 | 0.597(85%)          | 6.541(68%)                                                                                                                             | 6.379(73%)                                                                                                    |
| Clock Skew                |              -0.107 |                                                                                                                                 -0.155 |                                                                                                        -0.163 |
| Slack                     |               5.439 |                                                                                                                                 -3.490 |                                                                                                        -2.603 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                               |
| Bounding Box Size         | 1% x 1%             | 5% x 2%                                                                                                                                | 8% x 3%                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                                    172 |                                                                                                           136 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                            20 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                            20 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                      |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                          |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                     30 |                                                                                                            15 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                                    | roi_ret_799/C                                                                                                 |
| End Point Pin             | muon_cand_3.pt[1]/D | roi_ret_799/D                                                                                                                          | sector_ret_331/D                                                                                              |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #7                                                              |                                               WorstPath from Dst                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                         6.250 |
| Path Delay                |               0.695 |                                                                                                                             9.540 |                                                                                                         8.897 |
| Logic Delay               | 0.098(15%)          | 2.768(30%)                                                                                                                        | 2.372(27%)                                                                                                    |
| Net Delay                 | 0.597(85%)          | 6.772(70%)                                                                                                                        | 6.525(73%)                                                                                                    |
| Clock Skew                |              -0.107 |                                                                                                                            -0.191 |                                                                                                        -0.123 |
| Slack                     |               5.439 |                                                                                                                            -3.489 |                                                                                                        -2.779 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                               |
| Bounding Box Size         | 1% x 1%             | 7% x 2%                                                                                                                           | 8% x 3%                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                               155 |                                                                                                           154 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                            20 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                            20 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                          |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                30 |                                                                                                            16 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[53]/C    | muon_cand_3.pt[1]/C                                                                                                               | sector_ret_1606/C                                                                                             |
| End Point Pin             | muon_cand_3.pt[1]/D | sector_ret_1606/D                                                                                                                 | sr_2_13.sector[2]/D                                                                                           |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #8                                                              |                                               WorstPath from Dst                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                         6.250 |
| Path Delay                |               0.550 |                                                                                                                             9.606 |                                                                                                         9.025 |
| Logic Delay               | 0.094(18%)          | 3.201(34%)                                                                                                                        | 2.465(28%)                                                                                                    |
| Net Delay                 | 0.456(82%)          | 6.405(66%)                                                                                                                        | 6.560(72%)                                                                                                    |
| Clock Skew                |              -0.118 |                                                                                                                            -0.124 |                                                                                                        -0.220 |
| Slack                     |               5.574 |                                                                                                                            -3.488 |                                                                                                        -3.003 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                               |
| Bounding Box Size         | 1% x 0%             | 6% x 2%                                                                                                                           | 8% x 3%                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                               171 |                                                                                                           124 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                            20 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                            20 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                          |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                28 |                                                                                                            15 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[116]/C   | muon_cand_7.pt[0]/C                                                                                                               | sector_ret_1926/C                                                                                             |
| End Point Pin             | muon_cand_7.pt[0]/D | sector_ret_1926/D                                                                                                                 | roi_ret_124/D                                                                                                 |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #9                                                              |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                              6.250 |
| Path Delay                |               0.550 |                                                                                                                             9.490 |                                                                                                              9.382 |
| Logic Delay               | 0.094(18%)          | 3.120(33%)                                                                                                                        | 2.501(27%)                                                                                                         |
| Net Delay                 | 0.456(82%)          | 6.370(67%)                                                                                                                        | 6.881(73%)                                                                                                         |
| Clock Skew                |              -0.118 |                                                                                                                            -0.235 |                                                                                                             -0.096 |
| Slack                     |               5.574 |                                                                                                                            -3.483 |                                                                                                             -3.237 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                    |
| Bounding Box Size         | 1% x 0%             | 6% x 2%                                                                                                                           | 8% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                               171 |                                                                                                                131 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                28 |                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[116]/C   | muon_cand_7.pt[0]/C                                                                                                               | sector_ret_1573/C                                                                                                  |
| End Point Pin             | muon_cand_7.pt[0]/D | sector_ret_1573/D                                                                                                                 | roi_ret_124/D                                                                                                      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #10                                                             |                                               WorstPath from Dst                                              |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                         6.250 |
| Path Delay                |               0.550 |                                                                                                                             9.485 |                                                                                                         8.898 |
| Logic Delay               | 0.094(18%)          | 2.942(32%)                                                                                                                        | 2.441(28%)                                                                                                    |
| Net Delay                 | 0.456(82%)          | 6.543(68%)                                                                                                                        | 6.457(72%)                                                                                                    |
| Clock Skew                |              -0.118 |                                                                                                                            -0.240 |                                                                                                        -0.085 |
| Slack                     |               5.574 |                                                                                                                            -3.483 |                                                                                                        -2.742 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                               |
| Bounding Box Size         | 1% x 0%             | 6% x 3%                                                                                                                           | 9% x 2%                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                               170 |                                                                                                           118 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                            20 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                            20 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                      |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                          |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                28 |                                                                                                            14 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[116]/C   | muon_cand_7.pt[0]/C                                                                                                               | roi_ret_6944/C                                                                                                |
| End Point Pin             | muon_cand_7.pt[0]/D | roi_ret_6944/D                                                                                                                    | roi_ret_124/D                                                                                                 |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
| End Point Clock | Requirement |  0  | 1 | 2 |  3 | 4 |  5 | 6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 |  23 | 24 | 25 |
+-----------------+-------------+-----+---+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
| clk_user        | 6.250ns     | 260 | 3 | 9 | 20 | 4 | 14 | 4 | 11 | 28 | 17 | 15 |  1 | 18 |  9 |  9 | 13 | 26 | 72 | 58 | 58 | 50 | 55 | 68 | 103 | 65 | 10 |
+-----------------+-------------+-----+---+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


