
Bachelor-thesis-LoRa-Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfc8  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0800c100  0800c100  0000d100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4b0  0800c4b0  0000e01c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c4b0  0800c4b0  0000d4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4b8  0800c4b8  0000e01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4b8  0800c4b8  0000d4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c4bc  0800c4bc  0000d4bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  0800c4c0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  2000001c  0800c4dc  0000e01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200006ec  0800c4dc  0000e6ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000e01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000250b1  00000000  00000000  0000e046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000063bc  00000000  00000000  000330f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002288  00000000  00000000  000394b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a0f  00000000  00000000  0003b740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d7a  00000000  00000000  0003d14f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028eee  00000000  00000000  00060ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6366  00000000  00000000  00089db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015011d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c60  00000000  00000000  00150160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00158dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000001c 	.word	0x2000001c
 8000154:	00000000 	.word	0x00000000
 8000158:	0800c0e8 	.word	0x0800c0e8

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000020 	.word	0x20000020
 8000174:	0800c0e8 	.word	0x0800c0e8

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b96a 	b.w	8000474 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	460c      	mov	r4, r1
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d14e      	bne.n	8000262 <__udivmoddi4+0xaa>
 80001c4:	4694      	mov	ip, r2
 80001c6:	458c      	cmp	ip, r1
 80001c8:	4686      	mov	lr, r0
 80001ca:	fab2 f282 	clz	r2, r2
 80001ce:	d962      	bls.n	8000296 <__udivmoddi4+0xde>
 80001d0:	b14a      	cbz	r2, 80001e6 <__udivmoddi4+0x2e>
 80001d2:	f1c2 0320 	rsb	r3, r2, #32
 80001d6:	4091      	lsls	r1, r2
 80001d8:	fa20 f303 	lsr.w	r3, r0, r3
 80001dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80001e0:	4319      	orrs	r1, r3
 80001e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80001e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001ea:	fa1f f68c 	uxth.w	r6, ip
 80001ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80001f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80001f6:	fb07 1114 	mls	r1, r7, r4, r1
 80001fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80001fe:	fb04 f106 	mul.w	r1, r4, r6
 8000202:	4299      	cmp	r1, r3
 8000204:	d90a      	bls.n	800021c <__udivmoddi4+0x64>
 8000206:	eb1c 0303 	adds.w	r3, ip, r3
 800020a:	f104 30ff 	add.w	r0, r4, #4294967295
 800020e:	f080 8112 	bcs.w	8000436 <__udivmoddi4+0x27e>
 8000212:	4299      	cmp	r1, r3
 8000214:	f240 810f 	bls.w	8000436 <__udivmoddi4+0x27e>
 8000218:	3c02      	subs	r4, #2
 800021a:	4463      	add	r3, ip
 800021c:	1a59      	subs	r1, r3, r1
 800021e:	fa1f f38e 	uxth.w	r3, lr
 8000222:	fbb1 f0f7 	udiv	r0, r1, r7
 8000226:	fb07 1110 	mls	r1, r7, r0, r1
 800022a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800022e:	fb00 f606 	mul.w	r6, r0, r6
 8000232:	429e      	cmp	r6, r3
 8000234:	d90a      	bls.n	800024c <__udivmoddi4+0x94>
 8000236:	eb1c 0303 	adds.w	r3, ip, r3
 800023a:	f100 31ff 	add.w	r1, r0, #4294967295
 800023e:	f080 80fc 	bcs.w	800043a <__udivmoddi4+0x282>
 8000242:	429e      	cmp	r6, r3
 8000244:	f240 80f9 	bls.w	800043a <__udivmoddi4+0x282>
 8000248:	4463      	add	r3, ip
 800024a:	3802      	subs	r0, #2
 800024c:	1b9b      	subs	r3, r3, r6
 800024e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000252:	2100      	movs	r1, #0
 8000254:	b11d      	cbz	r5, 800025e <__udivmoddi4+0xa6>
 8000256:	40d3      	lsrs	r3, r2
 8000258:	2200      	movs	r2, #0
 800025a:	e9c5 3200 	strd	r3, r2, [r5]
 800025e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000262:	428b      	cmp	r3, r1
 8000264:	d905      	bls.n	8000272 <__udivmoddi4+0xba>
 8000266:	b10d      	cbz	r5, 800026c <__udivmoddi4+0xb4>
 8000268:	e9c5 0100 	strd	r0, r1, [r5]
 800026c:	2100      	movs	r1, #0
 800026e:	4608      	mov	r0, r1
 8000270:	e7f5      	b.n	800025e <__udivmoddi4+0xa6>
 8000272:	fab3 f183 	clz	r1, r3
 8000276:	2900      	cmp	r1, #0
 8000278:	d146      	bne.n	8000308 <__udivmoddi4+0x150>
 800027a:	42a3      	cmp	r3, r4
 800027c:	d302      	bcc.n	8000284 <__udivmoddi4+0xcc>
 800027e:	4290      	cmp	r0, r2
 8000280:	f0c0 80f0 	bcc.w	8000464 <__udivmoddi4+0x2ac>
 8000284:	1a86      	subs	r6, r0, r2
 8000286:	eb64 0303 	sbc.w	r3, r4, r3
 800028a:	2001      	movs	r0, #1
 800028c:	2d00      	cmp	r5, #0
 800028e:	d0e6      	beq.n	800025e <__udivmoddi4+0xa6>
 8000290:	e9c5 6300 	strd	r6, r3, [r5]
 8000294:	e7e3      	b.n	800025e <__udivmoddi4+0xa6>
 8000296:	2a00      	cmp	r2, #0
 8000298:	f040 8090 	bne.w	80003bc <__udivmoddi4+0x204>
 800029c:	eba1 040c 	sub.w	r4, r1, ip
 80002a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002a4:	fa1f f78c 	uxth.w	r7, ip
 80002a8:	2101      	movs	r1, #1
 80002aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002b2:	fb08 4416 	mls	r4, r8, r6, r4
 80002b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002ba:	fb07 f006 	mul.w	r0, r7, r6
 80002be:	4298      	cmp	r0, r3
 80002c0:	d908      	bls.n	80002d4 <__udivmoddi4+0x11c>
 80002c2:	eb1c 0303 	adds.w	r3, ip, r3
 80002c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80002ca:	d202      	bcs.n	80002d2 <__udivmoddi4+0x11a>
 80002cc:	4298      	cmp	r0, r3
 80002ce:	f200 80cd 	bhi.w	800046c <__udivmoddi4+0x2b4>
 80002d2:	4626      	mov	r6, r4
 80002d4:	1a1c      	subs	r4, r3, r0
 80002d6:	fa1f f38e 	uxth.w	r3, lr
 80002da:	fbb4 f0f8 	udiv	r0, r4, r8
 80002de:	fb08 4410 	mls	r4, r8, r0, r4
 80002e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002e6:	fb00 f707 	mul.w	r7, r0, r7
 80002ea:	429f      	cmp	r7, r3
 80002ec:	d908      	bls.n	8000300 <__udivmoddi4+0x148>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0x146>
 80002f8:	429f      	cmp	r7, r3
 80002fa:	f200 80b0 	bhi.w	800045e <__udivmoddi4+0x2a6>
 80002fe:	4620      	mov	r0, r4
 8000300:	1bdb      	subs	r3, r3, r7
 8000302:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000306:	e7a5      	b.n	8000254 <__udivmoddi4+0x9c>
 8000308:	f1c1 0620 	rsb	r6, r1, #32
 800030c:	408b      	lsls	r3, r1
 800030e:	fa22 f706 	lsr.w	r7, r2, r6
 8000312:	431f      	orrs	r7, r3
 8000314:	fa20 fc06 	lsr.w	ip, r0, r6
 8000318:	fa04 f301 	lsl.w	r3, r4, r1
 800031c:	ea43 030c 	orr.w	r3, r3, ip
 8000320:	40f4      	lsrs	r4, r6
 8000322:	fa00 f801 	lsl.w	r8, r0, r1
 8000326:	0c38      	lsrs	r0, r7, #16
 8000328:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800032c:	fbb4 fef0 	udiv	lr, r4, r0
 8000330:	fa1f fc87 	uxth.w	ip, r7
 8000334:	fb00 441e 	mls	r4, r0, lr, r4
 8000338:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800033c:	fb0e f90c 	mul.w	r9, lr, ip
 8000340:	45a1      	cmp	r9, r4
 8000342:	fa02 f201 	lsl.w	r2, r2, r1
 8000346:	d90a      	bls.n	800035e <__udivmoddi4+0x1a6>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800034e:	f080 8084 	bcs.w	800045a <__udivmoddi4+0x2a2>
 8000352:	45a1      	cmp	r9, r4
 8000354:	f240 8081 	bls.w	800045a <__udivmoddi4+0x2a2>
 8000358:	f1ae 0e02 	sub.w	lr, lr, #2
 800035c:	443c      	add	r4, r7
 800035e:	eba4 0409 	sub.w	r4, r4, r9
 8000362:	fa1f f983 	uxth.w	r9, r3
 8000366:	fbb4 f3f0 	udiv	r3, r4, r0
 800036a:	fb00 4413 	mls	r4, r0, r3, r4
 800036e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000372:	fb03 fc0c 	mul.w	ip, r3, ip
 8000376:	45a4      	cmp	ip, r4
 8000378:	d907      	bls.n	800038a <__udivmoddi4+0x1d2>
 800037a:	193c      	adds	r4, r7, r4
 800037c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000380:	d267      	bcs.n	8000452 <__udivmoddi4+0x29a>
 8000382:	45a4      	cmp	ip, r4
 8000384:	d965      	bls.n	8000452 <__udivmoddi4+0x29a>
 8000386:	3b02      	subs	r3, #2
 8000388:	443c      	add	r4, r7
 800038a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800038e:	fba0 9302 	umull	r9, r3, r0, r2
 8000392:	eba4 040c 	sub.w	r4, r4, ip
 8000396:	429c      	cmp	r4, r3
 8000398:	46ce      	mov	lr, r9
 800039a:	469c      	mov	ip, r3
 800039c:	d351      	bcc.n	8000442 <__udivmoddi4+0x28a>
 800039e:	d04e      	beq.n	800043e <__udivmoddi4+0x286>
 80003a0:	b155      	cbz	r5, 80003b8 <__udivmoddi4+0x200>
 80003a2:	ebb8 030e 	subs.w	r3, r8, lr
 80003a6:	eb64 040c 	sbc.w	r4, r4, ip
 80003aa:	fa04 f606 	lsl.w	r6, r4, r6
 80003ae:	40cb      	lsrs	r3, r1
 80003b0:	431e      	orrs	r6, r3
 80003b2:	40cc      	lsrs	r4, r1
 80003b4:	e9c5 6400 	strd	r6, r4, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	e750      	b.n	800025e <__udivmoddi4+0xa6>
 80003bc:	f1c2 0320 	rsb	r3, r2, #32
 80003c0:	fa20 f103 	lsr.w	r1, r0, r3
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	fa24 f303 	lsr.w	r3, r4, r3
 80003cc:	4094      	lsls	r4, r2
 80003ce:	430c      	orrs	r4, r1
 80003d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80003d8:	fa1f f78c 	uxth.w	r7, ip
 80003dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003e0:	fb08 3110 	mls	r1, r8, r0, r3
 80003e4:	0c23      	lsrs	r3, r4, #16
 80003e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ea:	fb00 f107 	mul.w	r1, r0, r7
 80003ee:	4299      	cmp	r1, r3
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x24c>
 80003f2:	eb1c 0303 	adds.w	r3, ip, r3
 80003f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80003fa:	d22c      	bcs.n	8000456 <__udivmoddi4+0x29e>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	d92a      	bls.n	8000456 <__udivmoddi4+0x29e>
 8000400:	3802      	subs	r0, #2
 8000402:	4463      	add	r3, ip
 8000404:	1a5b      	subs	r3, r3, r1
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb3 f1f8 	udiv	r1, r3, r8
 800040c:	fb08 3311 	mls	r3, r8, r1, r3
 8000410:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000414:	fb01 f307 	mul.w	r3, r1, r7
 8000418:	42a3      	cmp	r3, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x276>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f101 36ff 	add.w	r6, r1, #4294967295
 8000424:	d213      	bcs.n	800044e <__udivmoddi4+0x296>
 8000426:	42a3      	cmp	r3, r4
 8000428:	d911      	bls.n	800044e <__udivmoddi4+0x296>
 800042a:	3902      	subs	r1, #2
 800042c:	4464      	add	r4, ip
 800042e:	1ae4      	subs	r4, r4, r3
 8000430:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000434:	e739      	b.n	80002aa <__udivmoddi4+0xf2>
 8000436:	4604      	mov	r4, r0
 8000438:	e6f0      	b.n	800021c <__udivmoddi4+0x64>
 800043a:	4608      	mov	r0, r1
 800043c:	e706      	b.n	800024c <__udivmoddi4+0x94>
 800043e:	45c8      	cmp	r8, r9
 8000440:	d2ae      	bcs.n	80003a0 <__udivmoddi4+0x1e8>
 8000442:	ebb9 0e02 	subs.w	lr, r9, r2
 8000446:	eb63 0c07 	sbc.w	ip, r3, r7
 800044a:	3801      	subs	r0, #1
 800044c:	e7a8      	b.n	80003a0 <__udivmoddi4+0x1e8>
 800044e:	4631      	mov	r1, r6
 8000450:	e7ed      	b.n	800042e <__udivmoddi4+0x276>
 8000452:	4603      	mov	r3, r0
 8000454:	e799      	b.n	800038a <__udivmoddi4+0x1d2>
 8000456:	4630      	mov	r0, r6
 8000458:	e7d4      	b.n	8000404 <__udivmoddi4+0x24c>
 800045a:	46d6      	mov	lr, sl
 800045c:	e77f      	b.n	800035e <__udivmoddi4+0x1a6>
 800045e:	4463      	add	r3, ip
 8000460:	3802      	subs	r0, #2
 8000462:	e74d      	b.n	8000300 <__udivmoddi4+0x148>
 8000464:	4606      	mov	r6, r0
 8000466:	4623      	mov	r3, r4
 8000468:	4608      	mov	r0, r1
 800046a:	e70f      	b.n	800028c <__udivmoddi4+0xd4>
 800046c:	3e02      	subs	r6, #2
 800046e:	4463      	add	r3, ip
 8000470:	e730      	b.n	80002d4 <__udivmoddi4+0x11c>
 8000472:	bf00      	nop

08000474 <__aeabi_idiv0>:
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop

08000478 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000480:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000484:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8000486:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4313      	orrs	r3, r2
 800048e:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000494:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4013      	ands	r3, r2
 800049a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800049c:	68fb      	ldr	r3, [r7, #12]
}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr

080004a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80004ac:	2004      	movs	r0, #4
 80004ae:	f7ff ffe3 	bl	8000478 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004b2:	2001      	movs	r0, #1
 80004b4:	f7ff ffe0 	bl	8000478 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2102      	movs	r1, #2
 80004bc:	200f      	movs	r0, #15
 80004be:	f001 fb54 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80004c2:	200f      	movs	r0, #15
 80004c4:	f001 fb6b 	bl	8001b9e <HAL_NVIC_EnableIRQ>

}
 80004c8:	bf00      	nop
 80004ca:	bd80      	pop	{r7, pc}

080004cc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4313      	orrs	r3, r2
 80004e2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	4013      	ands	r3, r2
 80004ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004f0:	68fb      	ldr	r3, [r7, #12]
}
 80004f2:	bf00      	nop
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr

080004fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
 8000508:	605a      	str	r2, [r3, #4]
 800050a:	609a      	str	r2, [r3, #8]
 800050c:	60da      	str	r2, [r3, #12]
 800050e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000510:	2001      	movs	r0, #1
 8000512:	f7ff ffdb 	bl	80004cc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000516:	2002      	movs	r0, #2
 8000518:	f7ff ffd8 	bl	80004cc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800051c:	2004      	movs	r0, #4
 800051e:	f7ff ffd5 	bl	80004cc <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|GPIO_PIN_14|PROB2_Pin
 8000522:	2200      	movs	r2, #0
 8000524:	f44f 417a 	mov.w	r1, #64000	@ 0xfa00
 8000528:	4830      	ldr	r0, [pc, #192]	@ (80005ec <MX_GPIO_Init+0xf0>)
 800052a:	f002 f99b 	bl	8002864 <HAL_GPIO_WritePin>
                          |PROB1_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 800052e:	f44f 430a 	mov.w	r3, #35328	@ 0x8a00
 8000532:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	2301      	movs	r3, #1
 8000536:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800053c:	2302      	movs	r3, #2
 800053e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	4619      	mov	r1, r3
 8000544:	4829      	ldr	r0, [pc, #164]	@ (80005ec <MX_GPIO_Init+0xf0>)
 8000546:	f001 ff5f 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800054a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800054e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000550:	2301      	movs	r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000554:	2300      	movs	r3, #0
 8000556:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000558:	2300      	movs	r3, #0
 800055a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800055c:	1d3b      	adds	r3, r7, #4
 800055e:	4619      	mov	r1, r3
 8000560:	4822      	ldr	r0, [pc, #136]	@ (80005ec <MX_GPIO_Init+0xf0>)
 8000562:	f001 ff51 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8000566:	2303      	movs	r3, #3
 8000568:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800056a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800056e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000570:	2301      	movs	r3, #1
 8000572:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000574:	1d3b      	adds	r3, r7, #4
 8000576:	4619      	mov	r1, r3
 8000578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800057c:	f001 ff44 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 8000580:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000584:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000586:	2301      	movs	r3, #1
 8000588:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800058e:	2303      	movs	r3, #3
 8000590:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	4619      	mov	r1, r3
 8000596:	4815      	ldr	r0, [pc, #84]	@ (80005ec <MX_GPIO_Init+0xf0>)
 8000598:	f001 ff36 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 800059c:	2340      	movs	r3, #64	@ 0x40
 800059e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005a6:	2301      	movs	r3, #1
 80005a8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	4619      	mov	r1, r3
 80005ae:	4810      	ldr	r0, [pc, #64]	@ (80005f0 <MX_GPIO_Init+0xf4>)
 80005b0:	f001 ff2a 	bl	8002408 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2100      	movs	r1, #0
 80005b8:	2006      	movs	r0, #6
 80005ba:	f001 fad6 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80005be:	2006      	movs	r0, #6
 80005c0:	f001 faed 	bl	8001b9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2100      	movs	r1, #0
 80005c8:	2007      	movs	r0, #7
 80005ca:	f001 face 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80005ce:	2007      	movs	r0, #7
 80005d0:	f001 fae5 	bl	8001b9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80005d4:	2200      	movs	r2, #0
 80005d6:	2100      	movs	r1, #0
 80005d8:	2016      	movs	r0, #22
 80005da:	f001 fac6 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80005de:	2016      	movs	r0, #22
 80005e0:	f001 fadd 	bl	8001b9e <HAL_NVIC_EnableIRQ>

}
 80005e4:	bf00      	nop
 80005e6:	3718      	adds	r7, #24
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	48000400 	.word	0x48000400
 80005f0:	48000800 	.word	0x48000800

080005f4 <LL_AHB2_GRP1_EnableClock>:
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000600:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000602:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4313      	orrs	r3, r2
 800060a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800060c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000610:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4013      	ands	r3, r2
 8000616:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000618:	68fb      	ldr	r3, [r7, #12]
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr

08000624 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000624:	b480      	push	{r7}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800062c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000630:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000632:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4313      	orrs	r3, r2
 800063a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800063c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000640:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4013      	ands	r3, r2
 8000646:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000648:	68fb      	ldr	r3, [r7, #12]
}
 800064a:	bf00      	nop
 800064c:	3714      	adds	r7, #20
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr

08000654 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000658:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <MX_I2C2_Init+0x74>)
 800065a:	4a1c      	ldr	r2, [pc, #112]	@ (80006cc <MX_I2C2_Init+0x78>)
 800065c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800065e:	4b1a      	ldr	r3, [pc, #104]	@ (80006c8 <MX_I2C2_Init+0x74>)
 8000660:	4a1b      	ldr	r2, [pc, #108]	@ (80006d0 <MX_I2C2_Init+0x7c>)
 8000662:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000664:	4b18      	ldr	r3, [pc, #96]	@ (80006c8 <MX_I2C2_Init+0x74>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800066a:	4b17      	ldr	r3, [pc, #92]	@ (80006c8 <MX_I2C2_Init+0x74>)
 800066c:	2201      	movs	r2, #1
 800066e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <MX_I2C2_Init+0x74>)
 8000672:	2200      	movs	r2, #0
 8000674:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000676:	4b14      	ldr	r3, [pc, #80]	@ (80006c8 <MX_I2C2_Init+0x74>)
 8000678:	2200      	movs	r2, #0
 800067a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800067c:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <MX_I2C2_Init+0x74>)
 800067e:	2200      	movs	r2, #0
 8000680:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000682:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <MX_I2C2_Init+0x74>)
 8000684:	2200      	movs	r2, #0
 8000686:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <MX_I2C2_Init+0x74>)
 800068a:	2200      	movs	r2, #0
 800068c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800068e:	480e      	ldr	r0, [pc, #56]	@ (80006c8 <MX_I2C2_Init+0x74>)
 8000690:	f002 f922 	bl	80028d8 <HAL_I2C_Init>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800069a:	f000 f8dd 	bl	8000858 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800069e:	2100      	movs	r1, #0
 80006a0:	4809      	ldr	r0, [pc, #36]	@ (80006c8 <MX_I2C2_Init+0x74>)
 80006a2:	f002 f9a8 	bl	80029f6 <HAL_I2CEx_ConfigAnalogFilter>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80006ac:	f000 f8d4 	bl	8000858 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80006b0:	2100      	movs	r1, #0
 80006b2:	4805      	ldr	r0, [pc, #20]	@ (80006c8 <MX_I2C2_Init+0x74>)
 80006b4:	f002 f9e9 	bl	8002a8a <HAL_I2CEx_ConfigDigitalFilter>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80006be:	f000 f8cb 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000038 	.word	0x20000038
 80006cc:	40005800 	.word	0x40005800
 80006d0:	20303e5d 	.word	0x20303e5d

080006d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b096      	sub	sp, #88	@ 0x58
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	2238      	movs	r2, #56	@ 0x38
 80006f2:	2100      	movs	r1, #0
 80006f4:	4618      	mov	r0, r3
 80006f6:	f00b fccb 	bl	800c090 <memset>
  if(i2cHandle->Instance==I2C2)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a17      	ldr	r2, [pc, #92]	@ (800075c <HAL_I2C_MspInit+0x88>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d127      	bne.n	8000754 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000704:	2380      	movs	r3, #128	@ 0x80
 8000706:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000708:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800070e:	f107 030c 	add.w	r3, r7, #12
 8000712:	4618      	mov	r0, r3
 8000714:	f003 fcd4 	bl	80040c0 <HAL_RCCEx_PeriphCLKConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800071e:	f000 f89b 	bl	8000858 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	2001      	movs	r0, #1
 8000724:	f7ff ff66 	bl	80005f4 <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA12     ------> I2C2_SCL
    PA15     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8000728:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 800072c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800072e:	2312      	movs	r3, #18
 8000730:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000736:	2300      	movs	r3, #0
 8000738:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800073a:	2304      	movs	r3, #4
 800073c:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000742:	4619      	mov	r1, r3
 8000744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000748:	f001 fe5e 	bl	8002408 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800074c:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000750:	f7ff ff68 	bl	8000624 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000754:	bf00      	nop
 8000756:	3758      	adds	r7, #88	@ 0x58
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40005800 	.word	0x40005800

08000760 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800076c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000770:	f023 0218 	bic.w	r2, r3, #24
 8000774:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4313      	orrs	r3, r2
 800077c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000780:	bf00      	nop
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr

0800078a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078e:	f001 f8c5 	bl	800191c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000792:	f000 f809 	bl	80007a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000796:	f7ff feb1 	bl	80004fc <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 800079a:	f00a f936 	bl	800aa0a <MX_SubGHz_Phy_Init>
  MX_I2C2_Init();
 800079e:	f7ff ff59 	bl	8000654 <MX_I2C2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_SubGHz_Phy_Process();
 80007a2:	f00a f93a 	bl	800aa1a <MX_SubGHz_Phy_Process>
 80007a6:	e7fc      	b.n	80007a2 <main+0x18>

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b09a      	sub	sp, #104	@ 0x68
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 0320 	add.w	r3, r7, #32
 80007b2:	2248      	movs	r2, #72	@ 0x48
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f00b fc6a 	bl	800c090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]
 80007c8:	611a      	str	r2, [r3, #16]
 80007ca:	615a      	str	r2, [r3, #20]
 80007cc:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007ce:	f002 f9a7 	bl	8002b20 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f7ff ffc4 	bl	8000760 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000854 <SystemClock_Config+0xac>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007e0:	4a1c      	ldr	r2, [pc, #112]	@ (8000854 <SystemClock_Config+0xac>)
 80007e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007e6:	6013      	str	r3, [r2, #0]
 80007e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <SystemClock_Config+0xac>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007f0:	603b      	str	r3, [r7, #0]
 80007f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007f4:	2324      	movs	r3, #36	@ 0x24
 80007f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007f8:	2381      	movs	r3, #129	@ 0x81
 80007fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007fc:	2301      	movs	r3, #1
 80007fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000800:	2300      	movs	r3, #0
 8000802:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000804:	23b0      	movs	r3, #176	@ 0xb0
 8000806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000808:	2300      	movs	r3, #0
 800080a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080c:	f107 0320 	add.w	r3, r7, #32
 8000810:	4618      	mov	r0, r3
 8000812:	f002 fcf9 	bl	8003208 <HAL_RCC_OscConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800081c:	f000 f81c 	bl	8000858 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000820:	234f      	movs	r3, #79	@ 0x4f
 8000822:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000824:	2300      	movs	r3, #0
 8000826:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	2102      	movs	r1, #2
 800083c:	4618      	mov	r0, r3
 800083e:	f003 f87f 	bl	8003940 <HAL_RCC_ClockConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000848:	f000 f806 	bl	8000858 <Error_Handler>
  }
}
 800084c:	bf00      	nop
 800084e:	3768      	adds	r7, #104	@ 0x68
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	58000400 	.word	0x58000400

08000858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800085c:	b672      	cpsid	i
}
 800085e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <Error_Handler+0x8>

08000864 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800086c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000870:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000874:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	bc80      	pop	{r7}
 8000882:	4770      	bx	lr

08000884 <LL_APB1_GRP1_EnableClock>:
{
 8000884:	b480      	push	{r7}
 8000886:	b085      	sub	sp, #20
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800088c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000890:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000892:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4313      	orrs	r3, r2
 800089a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800089c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4013      	ands	r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008a8:	68fb      	ldr	r3, [r7, #12]
}
 80008aa:	bf00      	nop
 80008ac:	3714      	adds	r7, #20
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr

080008b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08c      	sub	sp, #48	@ 0x30
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	222c      	movs	r2, #44	@ 0x2c
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00b fbe5 	bl	800c090 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008c6:	4b22      	ldr	r3, [pc, #136]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <MX_RTC_Init+0xa0>)
 80008ca:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80008cc:	4b20      	ldr	r3, [pc, #128]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008ce:	221f      	movs	r2, #31
 80008d0:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008de:	4b1c      	ldr	r3, [pc, #112]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008ea:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80008ec:	4b18      	ldr	r3, [pc, #96]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 80008f2:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008fa:	4815      	ldr	r0, [pc, #84]	@ (8000950 <MX_RTC_Init+0x9c>)
 80008fc:	f003 fcfa 	bl	80042f4 <HAL_RTC_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8000906:	f7ff ffa7 	bl	8000858 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 800090a:	4811      	ldr	r0, [pc, #68]	@ (8000950 <MX_RTC_Init+0x9c>)
 800090c:	f003 ffe8 	bl	80048e0 <HAL_RTCEx_SetSSRU_IT>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000916:	f7ff ff9f 	bl	8000858 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800091a:	2300      	movs	r3, #0
 800091c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800091e:	2300      	movs	r3, #0
 8000920:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000922:	2300      	movs	r3, #0
 8000924:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000926:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800092a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 800092c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2200      	movs	r2, #0
 8000936:	4619      	mov	r1, r3
 8000938:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_RTC_Init+0x9c>)
 800093a:	f003 fd55 	bl	80043e8 <HAL_RTC_SetAlarm_IT>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8000944:	f7ff ff88 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000948:	bf00      	nop
 800094a:	3730      	adds	r7, #48	@ 0x30
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000084 	.word	0x20000084
 8000954:	40002800 	.word	0x40002800

08000958 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b090      	sub	sp, #64	@ 0x40
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	2238      	movs	r2, #56	@ 0x38
 8000966:	2100      	movs	r1, #0
 8000968:	4618      	mov	r0, r3
 800096a:	f00b fb91 	bl	800c090 <memset>
  if(rtcHandle->Instance==RTC)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a16      	ldr	r2, [pc, #88]	@ (80009cc <HAL_RTC_MspInit+0x74>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d125      	bne.n	80009c4 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000978:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800097c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800097e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000982:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000984:	f107 0308 	add.w	r3, r7, #8
 8000988:	4618      	mov	r0, r3
 800098a:	f003 fb99 	bl	80040c0 <HAL_RCCEx_PeriphCLKConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000994:	f7ff ff60 	bl	8000858 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000998:	f7ff ff64 	bl	8000864 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800099c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009a0:	f7ff ff70 	bl	8000884 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2100      	movs	r1, #0
 80009a8:	2002      	movs	r0, #2
 80009aa:	f001 f8de 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80009ae:	2002      	movs	r0, #2
 80009b0:	f001 f8f5 	bl	8001b9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	202a      	movs	r0, #42	@ 0x2a
 80009ba:	f001 f8d6 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009be:	202a      	movs	r0, #42	@ 0x2a
 80009c0:	f001 f8ed 	bl	8001b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80009c4:	bf00      	nop
 80009c6:	3740      	adds	r7, #64	@ 0x40
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40002800 	.word	0x40002800

080009d0 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 80009d4:	4b03      	ldr	r3, [pc, #12]	@ (80009e4 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	bc80      	pop	{r7}
 80009e2:	4770      	bx	lr
 80009e4:	58000400 	.word	0x58000400

080009e8 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr

080009f4 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr

08000a00 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8000a04:	f000 ffaa 	bl	800195c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8000a08:	f7ff ffe2 	bl	80009d0 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f002 f919 	bl	8002c44 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8000a1a:	f000 ffad 	bl	8001978 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8000a1e:	f000 fdf9 	bl	8001614 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8000a2a:	f000 ff97 	bl	800195c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000a2e:	2101      	movs	r1, #1
 8000a30:	2000      	movs	r0, #0
 8000a32:	f002 f883 	bl	8002b3c <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000a3e:	f000 ff9b 	bl	8001978 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr

08000a52 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a56:	bf00      	nop
 8000a58:	e7fd      	b.n	8000a56 <NMI_Handler+0x4>

08000a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a5e:	bf00      	nop
 8000a60:	e7fd      	b.n	8000a5e <HardFault_Handler+0x4>

08000a62 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a66:	bf00      	nop
 8000a68:	e7fd      	b.n	8000a66 <MemManage_Handler+0x4>

08000a6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a6e:	bf00      	nop
 8000a70:	e7fd      	b.n	8000a6e <BusFault_Handler+0x4>

08000a72 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <UsageFault_Handler+0x4>

08000a7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr

08000a86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr

08000a92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	4770      	bx	lr

08000a9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr
	...

08000aac <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000ab0:	4802      	ldr	r0, [pc, #8]	@ (8000abc <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8000ab2:	f003 ff51 	bl	8004958 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000084 	.word	0x20000084

08000ac0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f001 fee5 	bl	8002894 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}

08000ace <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT2_Pin);
 8000ad2:	2002      	movs	r0, #2
 8000ad4:	f001 fede 	bl	8002894 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}

08000adc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <DMA1_Channel5_IRQHandler+0x10>)
 8000ae2:	f001 faf3 	bl	80020cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000160 	.word	0x20000160

08000af0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT3_Pin);
 8000af4:	2040      	movs	r0, #64	@ 0x40
 8000af6:	f001 fecd 	bl	8002894 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b04:	4802      	ldr	r0, [pc, #8]	@ (8000b10 <USART2_IRQHandler+0x10>)
 8000b06:	f004 fd7f 	bl	8005608 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200000d0 	.word	0x200000d0

08000b14 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b18:	4802      	ldr	r0, [pc, #8]	@ (8000b24 <RTC_Alarm_IRQHandler+0x10>)
 8000b1a:	f003 fdcd 	bl	80046b8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000084 	.word	0x20000084

08000b28 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000b2c:	4802      	ldr	r0, [pc, #8]	@ (8000b38 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000b2e:	f004 fa7b 	bl	8005028 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200000bc 	.word	0x200000bc

08000b3c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b48:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000b4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b58:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b60:	68fb      	ldr	r3, [r7, #12]
}
 8000b62:	bf00      	nop
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr

08000b6c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <MX_SUBGHZ_Init+0x20>)
 8000b72:	2208      	movs	r2, #8
 8000b74:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000b76:	4805      	ldr	r0, [pc, #20]	@ (8000b8c <MX_SUBGHZ_Init+0x20>)
 8000b78:	f003 ffda 	bl	8004b30 <HAL_SUBGHZ_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000b82:	f7ff fe69 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200000bc 	.word	0x200000bc

08000b90 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000b98:	2001      	movs	r0, #1
 8000b9a:	f7ff ffcf 	bl	8000b3c <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2032      	movs	r0, #50	@ 0x32
 8000ba4:	f000 ffe1 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000ba8:	2032      	movs	r0, #50	@ 0x32
 8000baa:	f000 fff8 	bl	8001b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000bc8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	608b      	str	r3, [r1, #8]
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8000be0:	2000      	movs	r0, #0
 8000be2:	f7ff ffe8 	bl	8000bb6 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8000be6:	f00a fd2f 	bl	800b648 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000bea:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <SystemApp_Init+0x40>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8000bf0:	f000 f8a6 	bl	8000d40 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8000bf4:	f00a ffb8 	bl	800bb68 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000bf8:	4809      	ldr	r0, [pc, #36]	@ (8000c20 <SystemApp_Init+0x44>)
 8000bfa:	f00b f851 	bl	800bca0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8000bfe:	2002      	movs	r0, #2
 8000c00:	f00b f85c 	bl	800bcbc <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8000c04:	f00a f828 	bl	800ac58 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000c08:	2101      	movs	r1, #1
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	f00a f864 	bl	800acd8 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000c10:	2101      	movs	r1, #1
 8000c12:	2001      	movs	r0, #1
 8000c14:	f00a f830 	bl	800ac78 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000c8 	.word	0x200000c8
 8000c20:	08000c31 	.word	0x08000c31

08000c24 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8000c28:	f00a f886 	bl	800ad38 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af02      	add	r7, sp, #8
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8000c3a:	f107 0308 	add.w	r3, r7, #8
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f00a f924 	bl	800ae8c <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000c4a:	9200      	str	r2, [sp, #0]
 8000c4c:	4a07      	ldr	r2, [pc, #28]	@ (8000c6c <TimestampNow+0x3c>)
 8000c4e:	2110      	movs	r1, #16
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f000 f81d 	bl	8000c90 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff fa8e 	bl	8000178 <strlen>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8000c64:	bf00      	nop
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	0800c100 	.word	0x0800c100

08000c70 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000c74:	2101      	movs	r1, #1
 8000c76:	2002      	movs	r0, #2
 8000c78:	f009 fffe 	bl	800ac78 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8000c84:	2100      	movs	r1, #0
 8000c86:	2002      	movs	r0, #2
 8000c88:	f009 fff6 	bl	800ac78 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8000c90:	b40c      	push	{r2, r3}
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b084      	sub	sp, #16
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
 8000c9a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8000c9c:	f107 031c 	add.w	r3, r7, #28
 8000ca0:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000ca2:	6839      	ldr	r1, [r7, #0]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f00a fa3b 	bl	800b124 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000cae:	bf00      	nop
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000cb8:	b002      	add	sp, #8
 8000cba:	4770      	bx	lr

08000cbc <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8000cc4:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr

08000cd0 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000cda:	4b06      	ldr	r3, [pc, #24]	@ (8000cf4 <HAL_GetTick+0x24>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d002      	beq.n	8000ce8 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8000ce2:	f000 f92d 	bl	8000f40 <TIMER_IF_GetTimerValue>
 8000ce6:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8000ce8:	687b      	ldr	r3, [r7, #4]
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	200000c8 	.word	0x200000c8

08000cf8 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 f9a3 	bl	800104e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <LL_AHB2_GRP1_EnableClock>:
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4013      	ands	r3, r2
 8000d32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d34:	68fb      	ldr	r3, [r7, #12]
}
 8000d36:	bf00      	nop
 8000d38:	3714      	adds	r7, #20
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8000d46:	f000 fe25 	bl	8001994 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8000d4a:	f000 fe29 	bl	80019a0 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8000d4e:	f000 fe2d 	bl	80019ac <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000d52:	1d3b      	adds	r3, r7, #4
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8000d6c:	2002      	movs	r0, #2
 8000d6e:	f7ff ffcf 	bl	8000d10 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 8000d72:	2002      	movs	r0, #2
 8000d74:	f7ff ffcc 	bl	8000d10 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8000d78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d7c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	4619      	mov	r1, r3
 8000d82:	480d      	ldr	r0, [pc, #52]	@ (8000db8 <DBG_Init+0x78>)
 8000d84:	f001 fb40 	bl	8002408 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8000d88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d8c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	4619      	mov	r1, r3
 8000d92:	4809      	ldr	r0, [pc, #36]	@ (8000db8 <DBG_Init+0x78>)
 8000d94:	f001 fb38 	bl	8002408 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <DBG_Init+0x78>)
 8000da0:	f001 fd60 	bl	8002864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000daa:	4803      	ldr	r0, [pc, #12]	@ (8000db8 <DBG_Init+0x78>)
 8000dac:	f001 fd5a 	bl	8002864 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000db0:	bf00      	nop
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	48000400 	.word	0x48000400

08000dbc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	689b      	ldr	r3, [r3, #8]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr
	...

08000de0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000de6:	2300      	movs	r3, #0
 8000de8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8000dea:	4b14      	ldr	r3, [pc, #80]	@ (8000e3c <TIMER_IF_Init+0x5c>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	f083 0301 	eor.w	r3, r3, #1
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d01b      	beq.n	8000e30 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000df8:	4b11      	ldr	r3, [pc, #68]	@ (8000e40 <TIMER_IF_Init+0x60>)
 8000dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfe:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8000e00:	f7ff fd58 	bl	80008b4 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8000e04:	f000 f856 	bl	8000eb4 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000e08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e0c:	480c      	ldr	r0, [pc, #48]	@ (8000e40 <TIMER_IF_Init+0x60>)
 8000e0e:	f003 fbf7 	bl	8004600 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000e12:	4b0b      	ldr	r3, [pc, #44]	@ (8000e40 <TIMER_IF_Init+0x60>)
 8000e14:	f04f 32ff 	mov.w	r2, #4294967295
 8000e18:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000e1a:	4809      	ldr	r0, [pc, #36]	@ (8000e40 <TIMER_IF_Init+0x60>)
 8000e1c:	f003 fd2e 	bl	800487c <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000e20:	2000      	movs	r0, #0
 8000e22:	f000 f9d3 	bl	80011cc <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8000e26:	f000 f85f 	bl	8000ee8 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8000e2a:	4b04      	ldr	r3, [pc, #16]	@ (8000e3c <TIMER_IF_Init+0x5c>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8000e30:	79fb      	ldrb	r3, [r7, #7]
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000c9 	.word	0x200000c9
 8000e40:	20000084 	.word	0x20000084

08000e44 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08e      	sub	sp, #56	@ 0x38
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8000e52:	f107 0308 	add.w	r3, r7, #8
 8000e56:	222c      	movs	r2, #44	@ 0x2c
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f00b f918 	bl	800c090 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8000e60:	f000 f828 	bl	8000eb4 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000e64:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <TIMER_IF_StartTimer+0x68>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	43db      	mvns	r3, r3
 8000e76:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000e7c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000e80:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e86:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e88:	f107 0308 	add.w	r3, r7, #8
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4807      	ldr	r0, [pc, #28]	@ (8000eb0 <TIMER_IF_StartTimer+0x6c>)
 8000e92:	f003 faa9 	bl	80043e8 <HAL_RTC_SetAlarm_IT>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8000e9c:	f7ff fcdc 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8000ea0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3738      	adds	r7, #56	@ 0x38
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	200000cc 	.word	0x200000cc
 8000eb0:	20000084 	.word	0x20000084

08000eb4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000ebe:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <TIMER_IF_StopTimer+0x2c>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000ec4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec8:	4806      	ldr	r0, [pc, #24]	@ (8000ee4 <TIMER_IF_StopTimer+0x30>)
 8000eca:	f003 fb99 	bl	8004600 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000ece:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <TIMER_IF_StopTimer+0x30>)
 8000ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40002800 	.word	0x40002800
 8000ee4:	20000084 	.word	0x20000084

08000ee8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8000eec:	f000 f98e 	bl	800120c <GetTimerTicks>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4a03      	ldr	r2, [pc, #12]	@ (8000f00 <TIMER_IF_SetTimerContext+0x18>)
 8000ef4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000ef6:	4b02      	ldr	r3, [pc, #8]	@ (8000f00 <TIMER_IF_SetTimerContext+0x18>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200000cc 	.word	0x200000cc

08000f04 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000f08:	4b02      	ldr	r3, [pc, #8]	@ (8000f14 <TIMER_IF_GetTimerContext+0x10>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	200000cc 	.word	0x200000cc

08000f18 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000f22:	f000 f973 	bl	800120c <GetTimerTicks>
 8000f26:	4602      	mov	r2, r0
 8000f28:	4b04      	ldr	r3, [pc, #16]	@ (8000f3c <TIMER_IF_GetTimerElapsedTime+0x24>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8000f30:	687b      	ldr	r3, [r7, #4]
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	200000cc 	.word	0x200000cc

08000f40 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <TIMER_IF_GetTimerValue+0x24>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d002      	beq.n	8000f58 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8000f52:	f000 f95b 	bl	800120c <GetTimerTicks>
 8000f56:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8000f58:	687b      	ldr	r3, [r7, #4]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200000c9 	.word	0x200000c9

08000f68 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8000f72:	2303      	movs	r3, #3
 8000f74:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8000f76:	687b      	ldr	r3, [r7, #4]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr

08000f82 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000f82:	b5b0      	push	{r4, r5, r7, lr}
 8000f84:	b084      	sub	sp, #16
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	2000      	movs	r0, #0
 8000f92:	460a      	mov	r2, r1
 8000f94:	4603      	mov	r3, r0
 8000f96:	0d95      	lsrs	r5, r2, #22
 8000f98:	0294      	lsls	r4, r2, #10
 8000f9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	4629      	mov	r1, r5
 8000fa6:	f7ff f8ef 	bl	8000188 <__aeabi_uldivmod>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4613      	mov	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bdb0      	pop	{r4, r5, r7, pc}

08000fbc <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000fbc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000fc0:	b085      	sub	sp, #20
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	2000      	movs	r0, #0
 8000fce:	460c      	mov	r4, r1
 8000fd0:	4605      	mov	r5, r0
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	4629      	mov	r1, r5
 8000fd6:	f04f 0a00 	mov.w	sl, #0
 8000fda:	f04f 0b00 	mov.w	fp, #0
 8000fde:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8000fe2:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8000fe6:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8000fea:	4650      	mov	r0, sl
 8000fec:	4659      	mov	r1, fp
 8000fee:	1b02      	subs	r2, r0, r4
 8000ff0:	eb61 0305 	sbc.w	r3, r1, r5
 8000ff4:	f04f 0000 	mov.w	r0, #0
 8000ff8:	f04f 0100 	mov.w	r1, #0
 8000ffc:	0099      	lsls	r1, r3, #2
 8000ffe:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001002:	0090      	lsls	r0, r2, #2
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	eb12 0804 	adds.w	r8, r2, r4
 800100c:	eb43 0905 	adc.w	r9, r3, r5
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800101c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001020:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001024:	4690      	mov	r8, r2
 8001026:	4699      	mov	r9, r3
 8001028:	4640      	mov	r0, r8
 800102a:	4649      	mov	r1, r9
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	f04f 0300 	mov.w	r3, #0
 8001034:	0a82      	lsrs	r2, r0, #10
 8001036:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800103a:	0a8b      	lsrs	r3, r1, #10
 800103c:	4613      	mov	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8001040:	68fb      	ldr	r3, [r7, #12]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800104c:	4770      	bx	lr

0800104e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b084      	sub	sp, #16
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff ff93 	bl	8000f82 <TIMER_IF_Convert_ms2Tick>
 800105c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800105e:	f000 f8d5 	bl	800120c <GetTimerTicks>
 8001062:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001064:	e000      	b.n	8001068 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8001066:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001068:	f000 f8d0 	bl	800120c <GetTimerTicks>
 800106c:	4602      	mov	r2, r0
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	429a      	cmp	r2, r3
 8001076:	d8f6      	bhi.n	8001066 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8001078:	bf00      	nop
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 800108a:	f00a fc2b 	bl	800b8e4 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b084      	sub	sp, #16
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800109e:	f000 f8a5 	bl	80011ec <TIMER_IF_BkUp_Read_MSBticks>
 80010a2:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	3301      	adds	r3, #1
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 f88f 	bl	80011cc <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80010b6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010ba:	b08c      	sub	sp, #48	@ 0x30
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80010c4:	f000 f8a2 	bl	800120c <GetTimerTicks>
 80010c8:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80010ca:	f000 f88f 	bl	80011ec <TIMER_IF_BkUp_Read_MSBticks>
 80010ce:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80010d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d2:	2200      	movs	r2, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	60fa      	str	r2, [r7, #12]
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	f04f 0300 	mov.w	r3, #0
 80010e0:	68b9      	ldr	r1, [r7, #8]
 80010e2:	000b      	movs	r3, r1
 80010e4:	2200      	movs	r2, #0
 80010e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010e8:	2000      	movs	r0, #0
 80010ea:	460c      	mov	r4, r1
 80010ec:	4605      	mov	r5, r0
 80010ee:	eb12 0804 	adds.w	r8, r2, r4
 80010f2:	eb43 0905 	adc.w	r9, r3, r5
 80010f6:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80010fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	0a82      	lsrs	r2, r0, #10
 8001108:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800110c:	0a8b      	lsrs	r3, r1, #10
 800110e:	4613      	mov	r3, r2
 8001110:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	2200      	movs	r2, #0
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8001120:	f04f 0b00 	mov.w	fp, #0
 8001124:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff ff46 	bl	8000fbc <TIMER_IF_Convert_Tick2ms>
 8001130:	4603      	mov	r3, r0
 8001132:	b29a      	uxth	r2, r3
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8001138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800113a:	4618      	mov	r0, r3
 800113c:	3730      	adds	r7, #48	@ 0x30
 800113e:	46bd      	mov	sp, r7
 8001140:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001144 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	2100      	movs	r1, #0
 8001150:	4803      	ldr	r0, [pc, #12]	@ (8001160 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8001152:	f003 fc25 	bl	80049a0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000084 	.word	0x20000084

08001164 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	2101      	movs	r1, #1
 8001170:	4803      	ldr	r0, [pc, #12]	@ (8001180 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8001172:	f003 fc15 	bl	80049a0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000084 	.word	0x20000084

08001184 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800118e:	2100      	movs	r1, #0
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8001192:	f003 fc1d 	bl	80049d0 <HAL_RTCEx_BKUPRead>
 8001196:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001198:	687b      	ldr	r3, [r7, #4]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000084 	.word	0x20000084

080011a8 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80011b2:	2101      	movs	r1, #1
 80011b4:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 80011b6:	f003 fc0b 	bl	80049d0 <HAL_RTCEx_BKUPRead>
 80011ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 80011bc:	687b      	ldr	r3, [r7, #4]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000084 	.word	0x20000084

080011cc <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	2102      	movs	r1, #2
 80011d8:	4803      	ldr	r0, [pc, #12]	@ (80011e8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80011da:	f003 fbe1 	bl	80049a0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000084 	.word	0x20000084

080011ec <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80011f2:	2102      	movs	r1, #2
 80011f4:	4804      	ldr	r0, [pc, #16]	@ (8001208 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80011f6:	f003 fbeb 	bl	80049d0 <HAL_RTCEx_BKUPRead>
 80011fa:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80011fc:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000084 	.word	0x20000084

0800120c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8001212:	480b      	ldr	r0, [pc, #44]	@ (8001240 <GetTimerTicks+0x34>)
 8001214:	f7ff fdd8 	bl	8000dc8 <LL_RTC_TIME_GetSubSecond>
 8001218:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800121a:	e003      	b.n	8001224 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800121c:	4808      	ldr	r0, [pc, #32]	@ (8001240 <GetTimerTicks+0x34>)
 800121e:	f7ff fdd3 	bl	8000dc8 <LL_RTC_TIME_GetSubSecond>
 8001222:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001224:	4806      	ldr	r0, [pc, #24]	@ (8001240 <GetTimerTicks+0x34>)
 8001226:	f7ff fdcf 	bl	8000dc8 <LL_RTC_TIME_GetSubSecond>
 800122a:	4602      	mov	r2, r0
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4293      	cmp	r3, r2
 8001230:	d1f4      	bne.n	800121c <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40002800 	.word	0x40002800

08001244 <LL_AHB2_GRP1_EnableClock>:
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800124c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001250:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001252:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4313      	orrs	r3, r2
 800125a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800125c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001260:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4013      	ands	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001268:	68fb      	ldr	r3, [r7, #12]
}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <LL_APB1_GRP1_EnableClock>:
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800127c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001280:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001282:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4313      	orrs	r3, r2
 800128a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800128c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001290:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4013      	ands	r3, r2
 8001296:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001298:	68fb      	ldr	r3, [r7, #12]
}
 800129a:	bf00      	nop
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <LL_APB1_GRP1_DisableClock>:
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80012ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012ba:	4013      	ands	r3, r2
 80012bc:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012cc:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012ce:	4a23      	ldr	r2, [pc, #140]	@ (800135c <MX_USART2_UART_Init+0x94>)
 80012d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012d2:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012da:	4b1f      	ldr	r3, [pc, #124]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012ee:	220c      	movs	r2, #12
 80012f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f2:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f8:	4b17      	ldr	r3, [pc, #92]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012fe:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 8001300:	2200      	movs	r2, #0
 8001302:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001304:	4b14      	ldr	r3, [pc, #80]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 8001306:	2200      	movs	r2, #0
 8001308:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800130a:	4b13      	ldr	r3, [pc, #76]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 800130c:	2200      	movs	r2, #0
 800130e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001310:	4811      	ldr	r0, [pc, #68]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 8001312:	f004 f840 	bl	8005396 <HAL_UART_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800131c:	f7ff fa9c 	bl	8000858 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001320:	2100      	movs	r1, #0
 8001322:	480d      	ldr	r0, [pc, #52]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 8001324:	f006 f8b7 	bl	8007496 <HAL_UARTEx_SetTxFifoThreshold>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800132e:	f7ff fa93 	bl	8000858 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001332:	2100      	movs	r1, #0
 8001334:	4808      	ldr	r0, [pc, #32]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 8001336:	f006 f8ec 	bl	8007512 <HAL_UARTEx_SetRxFifoThreshold>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001340:	f7ff fa8a 	bl	8000858 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001344:	4804      	ldr	r0, [pc, #16]	@ (8001358 <MX_USART2_UART_Init+0x90>)
 8001346:	f006 f86b 	bl	8007420 <HAL_UARTEx_EnableFifoMode>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001350:	f7ff fa82 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	200000d0 	.word	0x200000d0
 800135c:	40004400 	.word	0x40004400

08001360 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b096      	sub	sp, #88	@ 0x58
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	2238      	movs	r2, #56	@ 0x38
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f00a fe85 	bl	800c090 <memset>
  if(uartHandle->Instance==USART2)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a33      	ldr	r2, [pc, #204]	@ (8001458 <HAL_UART_MspInit+0xf8>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d15f      	bne.n	8001450 <HAL_UART_MspInit+0xf0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001390:	2302      	movs	r3, #2
 8001392:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001394:	4b31      	ldr	r3, [pc, #196]	@ (800145c <HAL_UART_MspInit+0xfc>)
 8001396:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	4618      	mov	r0, r3
 800139e:	f002 fe8f 	bl	80040c0 <HAL_RCCEx_PeriphCLKConfig>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013a8:	f7ff fa56 	bl	8000858 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013ac:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80013b0:	f7ff ff60 	bl	8001274 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b4:	2001      	movs	r0, #1
 80013b6:	f7ff ff45 	bl	8001244 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 80013ba:	230c      	movs	r3, #12
 80013bc:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013be:	2302      	movs	r3, #2
 80013c0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c6:	2303      	movs	r3, #3
 80013c8:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013ca:	2307      	movs	r3, #7
 80013cc:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ce:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80013d2:	4619      	mov	r1, r3
 80013d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d8:	f001 f816 	bl	8002408 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80013dc:	4b20      	ldr	r3, [pc, #128]	@ (8001460 <HAL_UART_MspInit+0x100>)
 80013de:	4a21      	ldr	r2, [pc, #132]	@ (8001464 <HAL_UART_MspInit+0x104>)
 80013e0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80013e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <HAL_UART_MspInit+0x100>)
 80013e4:	2214      	movs	r2, #20
 80013e6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <HAL_UART_MspInit+0x100>)
 80013ea:	2210      	movs	r2, #16
 80013ec:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <HAL_UART_MspInit+0x100>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <HAL_UART_MspInit+0x100>)
 80013f6:	2280      	movs	r2, #128	@ 0x80
 80013f8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <HAL_UART_MspInit+0x100>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001400:	4b17      	ldr	r3, [pc, #92]	@ (8001460 <HAL_UART_MspInit+0x100>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001406:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <HAL_UART_MspInit+0x100>)
 8001408:	2200      	movs	r2, #0
 800140a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800140c:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <HAL_UART_MspInit+0x100>)
 800140e:	2200      	movs	r2, #0
 8001410:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001412:	4813      	ldr	r0, [pc, #76]	@ (8001460 <HAL_UART_MspInit+0x100>)
 8001414:	f000 fbe0 	bl	8001bd8 <HAL_DMA_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800141e:	f7ff fa1b 	bl	8000858 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001422:	2110      	movs	r1, #16
 8001424:	480e      	ldr	r0, [pc, #56]	@ (8001460 <HAL_UART_MspInit+0x100>)
 8001426:	f000 ff17 	bl	8002258 <HAL_DMA_ConfigChannelAttributes>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8001430:	f7ff fa12 	bl	8000858 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <HAL_UART_MspInit+0x100>)
 8001438:	679a      	str	r2, [r3, #120]	@ 0x78
 800143a:	4a09      	ldr	r2, [pc, #36]	@ (8001460 <HAL_UART_MspInit+0x100>)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001440:	2200      	movs	r2, #0
 8001442:	2102      	movs	r1, #2
 8001444:	2025      	movs	r0, #37	@ 0x25
 8001446:	f000 fb90 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800144a:	2025      	movs	r0, #37	@ 0x25
 800144c:	f000 fba7 	bl	8001b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001450:	bf00      	nop
 8001452:	3758      	adds	r7, #88	@ 0x58
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40004400 	.word	0x40004400
 800145c:	000c0004 	.word	0x000c0004
 8001460:	20000160 	.word	0x20000160
 8001464:	40020058 	.word	0x40020058

08001468 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0b      	ldr	r2, [pc, #44]	@ (80014a4 <HAL_UART_MspDeInit+0x3c>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d110      	bne.n	800149c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800147a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800147e:	f7ff ff11 	bl	80012a4 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8001482:	210c      	movs	r1, #12
 8001484:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001488:	f001 f91e 	bl	80026c8 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001490:	4618      	mov	r0, r3
 8001492:	f000 fc49 	bl	8001d28 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001496:	2025      	movs	r0, #37	@ 0x25
 8001498:	f000 fb8f 	bl	8001bba <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40004400 	.word	0x40004400

080014a8 <LL_APB1_GRP1_ForceReset>:
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80014b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80014b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4313      	orrs	r3, r2
 80014be:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr

080014ca <LL_APB1_GRP1_ReleaseReset>:
{
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80014d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	43db      	mvns	r3, r3
 80014dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014e0:	4013      	ands	r3, r2
 80014e2:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr
	...

080014f0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <LL_EXTI_EnableIT_0_31+0x24>)
 80014fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80014fe:	4905      	ldr	r1, [pc, #20]	@ (8001514 <LL_EXTI_EnableIT_0_31+0x24>)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4313      	orrs	r3, r2
 8001504:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	58000800 	.word	0x58000800

08001518 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8001520:	4a07      	ldr	r2, [pc, #28]	@ (8001540 <vcom_Init+0x28>)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8001526:	f7fe ffbf 	bl	80004a8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800152a:	f7ff fecd 	bl	80012c8 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 800152e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8001532:	f7ff ffdd 	bl	80014f0 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8001536:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200001c4 	.word	0x200001c4

08001544 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8001548:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800154c:	f7ff ffac 	bl	80014a8 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8001550:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001554:	f7ff ffb9 	bl	80014ca <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8001558:	4804      	ldr	r0, [pc, #16]	@ (800156c <vcom_DeInit+0x28>)
 800155a:	f7ff ff85 	bl	8001468 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800155e:	200f      	movs	r0, #15
 8001560:	f000 fb2b 	bl	8001bba <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8001564:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8001566:	4618      	mov	r0, r3
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200000d0 	.word	0x200000d0

08001570 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 800157c:	887b      	ldrh	r3, [r7, #2]
 800157e:	461a      	mov	r2, r3
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	4804      	ldr	r0, [pc, #16]	@ (8001594 <vcom_Trace_DMA+0x24>)
 8001584:	f003 ffae 	bl	80054e4 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001588:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200000d0 	.word	0x200000d0

08001598 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80015a0:	4a19      	ldr	r2, [pc, #100]	@ (8001608 <vcom_ReceiveInit+0x70>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80015a6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80015aa:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80015b4:	4815      	ldr	r0, [pc, #84]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015b6:	f005 fea6 	bl	8007306 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80015ba:	bf00      	nop
 80015bc:	4b13      	ldr	r3, [pc, #76]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015ca:	d0f7      	beq.n	80015bc <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80015cc:	bf00      	nop
 80015ce:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	69db      	ldr	r3, [r3, #28]
 80015d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015dc:	d1f7      	bne.n	80015ce <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80015de:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	4b09      	ldr	r3, [pc, #36]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80015ec:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80015ee:	4807      	ldr	r0, [pc, #28]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015f0:	f005 fee4 	bl	80073bc <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80015f4:	2201      	movs	r2, #1
 80015f6:	4906      	ldr	r1, [pc, #24]	@ (8001610 <vcom_ReceiveInit+0x78>)
 80015f8:	4804      	ldr	r0, [pc, #16]	@ (800160c <vcom_ReceiveInit+0x74>)
 80015fa:	f003 ff1d 	bl	8005438 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80015fe:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001600:	4618      	mov	r0, r3
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	200001c8 	.word	0x200001c8
 800160c:	200000d0 	.word	0x200000d0
 8001610:	200001c0 	.word	0x200001c0

08001614 <vcom_Resume>:

void vcom_Resume(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001618:	4808      	ldr	r0, [pc, #32]	@ (800163c <vcom_Resume+0x28>)
 800161a:	f003 febc 	bl	8005396 <HAL_UART_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <vcom_Resume+0x14>
  {
    Error_Handler();
 8001624:	f7ff f918 	bl	8000858 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001628:	4805      	ldr	r0, [pc, #20]	@ (8001640 <vcom_Resume+0x2c>)
 800162a:	f000 fad5 	bl	8001bd8 <HAL_DMA_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <vcom_Resume+0x24>
  {
    Error_Handler();
 8001634:	f7ff f910 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200000d0 	.word	0x200000d0
 8001640:	20000160 	.word	0x20000160

08001644 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a05      	ldr	r2, [pc, #20]	@ (8001668 <HAL_UART_TxCpltCallback+0x24>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d103      	bne.n	800165e <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8001656:	4b05      	ldr	r3, [pc, #20]	@ (800166c <HAL_UART_TxCpltCallback+0x28>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2000      	movs	r0, #0
 800165c:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40004400 	.word	0x40004400
 800166c:	200001c4 	.word	0x200001c4

08001670 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <HAL_UART_RxCpltCallback+0x44>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d113      	bne.n	80016aa <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <HAL_UART_RxCpltCallback+0x48>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d00a      	beq.n	80016a0 <HAL_UART_RxCpltCallback+0x30>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001690:	2b00      	cmp	r3, #0
 8001692:	d105      	bne.n	80016a0 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8001694:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <HAL_UART_RxCpltCallback+0x48>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2200      	movs	r2, #0
 800169a:	2101      	movs	r1, #1
 800169c:	4807      	ldr	r0, [pc, #28]	@ (80016bc <HAL_UART_RxCpltCallback+0x4c>)
 800169e:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80016a0:	2201      	movs	r2, #1
 80016a2:	4906      	ldr	r1, [pc, #24]	@ (80016bc <HAL_UART_RxCpltCallback+0x4c>)
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f003 fec7 	bl	8005438 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40004400 	.word	0x40004400
 80016b8:	200001c8 	.word	0x200001c8
 80016bc:	200001c0 	.word	0x200001c0

080016c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016c0:	480d      	ldr	r0, [pc, #52]	@ (80016f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016c4:	f7ff fb7a 	bl	8000dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016c8:	480c      	ldr	r0, [pc, #48]	@ (80016fc <LoopForever+0x6>)
  ldr r1, =_edata
 80016ca:	490d      	ldr	r1, [pc, #52]	@ (8001700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001704 <LoopForever+0xe>)
  movs r3, #0
 80016ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d0:	e002      	b.n	80016d8 <LoopCopyDataInit>

080016d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016d6:	3304      	adds	r3, #4

080016d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016dc:	d3f9      	bcc.n	80016d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016de:	4a0a      	ldr	r2, [pc, #40]	@ (8001708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016e0:	4c0a      	ldr	r4, [pc, #40]	@ (800170c <LoopForever+0x16>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e4:	e001      	b.n	80016ea <LoopFillZerobss>

080016e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016e8:	3204      	adds	r2, #4

080016ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016ec:	d3fb      	bcc.n	80016e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016ee:	f00a fcd7 	bl	800c0a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016f2:	f7ff f84a 	bl	800078a <main>

080016f6 <LoopForever>:

LoopForever:
    b LoopForever
 80016f6:	e7fe      	b.n	80016f6 <LoopForever>
  ldr   r0, =_estack
 80016f8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80016fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001700:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001704:	0800c4c0 	.word	0x0800c4c0
  ldr r2, =_sbss
 8001708:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 800170c:	200006ec 	.word	0x200006ec

08001710 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001710:	e7fe      	b.n	8001710 <ADC_IRQHandler>

08001712 <LL_AHB2_GRP1_EnableClock>:
{
 8001712:	b480      	push	{r7}
 8001714:	b085      	sub	sp, #20
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800171a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800171e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001720:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4313      	orrs	r3, r2
 8001728:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800172a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800172e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4013      	ands	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001736:	68fb      	ldr	r3, [r7, #12]
}
 8001738:	bf00      	nop
 800173a:	3714      	adds	r7, #20
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr
	...

08001744 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8001758:	2004      	movs	r0, #4
 800175a:	f7ff ffda 	bl	8001712 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800175e:	2310      	movs	r3, #16
 8001760:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001762:	2301      	movs	r3, #1
 8001764:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176a:	2303      	movs	r3, #3
 800176c:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	4619      	mov	r1, r3
 8001772:	4812      	ldr	r0, [pc, #72]	@ (80017bc <BSP_RADIO_Init+0x78>)
 8001774:	f000 fe48 	bl	8002408 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001778:	2320      	movs	r3, #32
 800177a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	4619      	mov	r1, r3
 8001780:	480e      	ldr	r0, [pc, #56]	@ (80017bc <BSP_RADIO_Init+0x78>)
 8001782:	f000 fe41 	bl	8002408 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001786:	2308      	movs	r3, #8
 8001788:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	4619      	mov	r1, r3
 800178e:	480b      	ldr	r0, [pc, #44]	@ (80017bc <BSP_RADIO_Init+0x78>)
 8001790:	f000 fe3a 	bl	8002408 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001794:	2200      	movs	r2, #0
 8001796:	2120      	movs	r1, #32
 8001798:	4808      	ldr	r0, [pc, #32]	@ (80017bc <BSP_RADIO_Init+0x78>)
 800179a:	f001 f863 	bl	8002864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800179e:	2200      	movs	r2, #0
 80017a0:	2110      	movs	r1, #16
 80017a2:	4806      	ldr	r0, [pc, #24]	@ (80017bc <BSP_RADIO_Init+0x78>)
 80017a4:	f001 f85e 	bl	8002864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 80017a8:	2200      	movs	r2, #0
 80017aa:	2108      	movs	r1, #8
 80017ac:	4803      	ldr	r0, [pc, #12]	@ (80017bc <BSP_RADIO_Init+0x78>)
 80017ae:	f001 f859 	bl	8002864 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	48000800 	.word	0x48000800

080017c0 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b03      	cmp	r3, #3
 80017ce:	d84b      	bhi.n	8001868 <BSP_RADIO_ConfigRFSwitch+0xa8>
 80017d0:	a201      	add	r2, pc, #4	@ (adr r2, 80017d8 <BSP_RADIO_ConfigRFSwitch+0x18>)
 80017d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d6:	bf00      	nop
 80017d8:	080017e9 	.word	0x080017e9
 80017dc:	08001809 	.word	0x08001809
 80017e0:	08001829 	.word	0x08001829
 80017e4:	08001849 	.word	0x08001849
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80017e8:	2200      	movs	r2, #0
 80017ea:	2108      	movs	r1, #8
 80017ec:	4821      	ldr	r0, [pc, #132]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80017ee:	f001 f839 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2110      	movs	r1, #16
 80017f6:	481f      	ldr	r0, [pc, #124]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80017f8:	f001 f834 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80017fc:	2200      	movs	r2, #0
 80017fe:	2120      	movs	r1, #32
 8001800:	481c      	ldr	r0, [pc, #112]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001802:	f001 f82f 	bl	8002864 <HAL_GPIO_WritePin>
      break;      
 8001806:	e030      	b.n	800186a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001808:	2201      	movs	r2, #1
 800180a:	2108      	movs	r1, #8
 800180c:	4819      	ldr	r0, [pc, #100]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800180e:	f001 f829 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001812:	2201      	movs	r2, #1
 8001814:	2110      	movs	r1, #16
 8001816:	4817      	ldr	r0, [pc, #92]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001818:	f001 f824 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800181c:	2200      	movs	r2, #0
 800181e:	2120      	movs	r1, #32
 8001820:	4814      	ldr	r0, [pc, #80]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001822:	f001 f81f 	bl	8002864 <HAL_GPIO_WritePin>
      break;
 8001826:	e020      	b.n	800186a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001828:	2201      	movs	r2, #1
 800182a:	2108      	movs	r1, #8
 800182c:	4811      	ldr	r0, [pc, #68]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800182e:	f001 f819 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001832:	2201      	movs	r2, #1
 8001834:	2110      	movs	r1, #16
 8001836:	480f      	ldr	r0, [pc, #60]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001838:	f001 f814 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800183c:	2201      	movs	r2, #1
 800183e:	2120      	movs	r1, #32
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001842:	f001 f80f 	bl	8002864 <HAL_GPIO_WritePin>
      break;
 8001846:	e010      	b.n	800186a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001848:	2201      	movs	r2, #1
 800184a:	2108      	movs	r1, #8
 800184c:	4809      	ldr	r0, [pc, #36]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800184e:	f001 f809 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001852:	2200      	movs	r2, #0
 8001854:	2110      	movs	r1, #16
 8001856:	4807      	ldr	r0, [pc, #28]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001858:	f001 f804 	bl	8002864 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800185c:	2201      	movs	r2, #1
 800185e:	2120      	movs	r1, #32
 8001860:	4804      	ldr	r0, [pc, #16]	@ (8001874 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001862:	f000 ffff 	bl	8002864 <HAL_GPIO_WritePin>
      break;
 8001866:	e000      	b.n	800186a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001868:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	48000800 	.word	0x48000800

08001878 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr

08001886 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 800188a:	2301      	movs	r3, #1
}
 800188c:	4618      	mov	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001898:	2301      	movs	r3, #1
}
 800189a:	4618      	mov	r0, r3
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b085      	sub	sp, #20
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d102      	bne.n	80018b8 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 80018b2:	230f      	movs	r3, #15
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	e001      	b.n	80018bc <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 80018b8:	2316      	movs	r3, #22
 80018ba:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80018bc:	68fb      	ldr	r3, [r7, #12]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <LL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80018cc:	4b04      	ldr	r3, [pc, #16]	@ (80018e0 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4a03      	ldr	r2, [pc, #12]	@ (80018e0 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80018d2:	f023 0301 	bic.w	r3, r3, #1
 80018d6:	6053      	str	r3, [r2, #4]
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	e0042000 	.word	0xe0042000

080018e4 <LL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80018e8:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	4a03      	ldr	r2, [pc, #12]	@ (80018fc <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80018ee:	f023 0302 	bic.w	r3, r3, #2
 80018f2:	6053      	str	r3, [r2, #4]
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	e0042000 	.word	0xe0042000

08001900 <LL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001904:	4b04      	ldr	r3, [pc, #16]	@ (8001918 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a03      	ldr	r2, [pc, #12]	@ (8001918 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800190a:	f023 0304 	bic.w	r3, r3, #4
 800190e:	6053      	str	r3, [r2, #4]
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	e0042000 	.word	0xe0042000

0800191c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001922:	2300      	movs	r3, #0
 8001924:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001926:	2003      	movs	r0, #3
 8001928:	f000 f914 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800192c:	f002 f9ea 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8001930:	4603      	mov	r3, r0
 8001932:	4a09      	ldr	r2, [pc, #36]	@ (8001958 <HAL_Init+0x3c>)
 8001934:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001936:	200f      	movs	r0, #15
 8001938:	f7ff f9c0 	bl	8000cbc <HAL_InitTick>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d002      	beq.n	8001948 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	71fb      	strb	r3, [r7, #7]
 8001946:	e001      	b.n	800194c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001948:	f7ff f87d 	bl	8000a46 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800194c:	79fb      	ldrb	r3, [r7, #7]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000000 	.word	0x20000000

0800195c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001960:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <HAL_SuspendTick+0x18>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a03      	ldr	r2, [pc, #12]	@ (8001974 <HAL_SuspendTick+0x18>)
 8001966:	f023 0302 	bic.w	r3, r3, #2
 800196a:	6013      	str	r3, [r2, #0]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	e000e010 	.word	0xe000e010

08001978 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800197c:	4b04      	ldr	r3, [pc, #16]	@ (8001990 <HAL_ResumeTick+0x18>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a03      	ldr	r2, [pc, #12]	@ (8001990 <HAL_ResumeTick+0x18>)
 8001982:	f043 0302 	orr.w	r3, r3, #2
 8001986:	6013      	str	r3, [r2, #0]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	e000e010 	.word	0xe000e010

08001994 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8001998:	f7ff ff96 	bl	80018c8 <LL_DBGMCU_DisableDBGSleepMode>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80019a4:	f7ff ff9e 	bl	80018e4 <LL_DBGMCU_DisableDBGStopMode>
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80019b0:	f7ff ffa6 	bl	8001900 <LL_DBGMCU_DisableDBGStandbyMode>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c8:	4b0c      	ldr	r3, [pc, #48]	@ (80019fc <__NVIC_SetPriorityGrouping+0x44>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d4:	4013      	ands	r3, r2
 80019d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ea:	4a04      	ldr	r2, [pc, #16]	@ (80019fc <__NVIC_SetPriorityGrouping+0x44>)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	60d3      	str	r3, [r2, #12]
}
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a04:	4b04      	ldr	r3, [pc, #16]	@ (8001a18 <__NVIC_GetPriorityGrouping+0x18>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	0a1b      	lsrs	r3, r3, #8
 8001a0a:	f003 0307 	and.w	r3, r3, #7
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	db0b      	blt.n	8001a46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	f003 021f 	and.w	r2, r3, #31
 8001a34:	4906      	ldr	r1, [pc, #24]	@ (8001a50 <__NVIC_EnableIRQ+0x34>)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	095b      	lsrs	r3, r3, #5
 8001a3c:	2001      	movs	r0, #1
 8001a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr
 8001a50:	e000e100 	.word	0xe000e100

08001a54 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	db12      	blt.n	8001a8c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	f003 021f 	and.w	r2, r3, #31
 8001a6c:	490a      	ldr	r1, [pc, #40]	@ (8001a98 <__NVIC_DisableIRQ+0x44>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	095b      	lsrs	r3, r3, #5
 8001a74:	2001      	movs	r0, #1
 8001a76:	fa00 f202 	lsl.w	r2, r0, r2
 8001a7a:	3320      	adds	r3, #32
 8001a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a80:	f3bf 8f4f 	dsb	sy
}
 8001a84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a86:	f3bf 8f6f 	isb	sy
}
 8001a8a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	e000e100 	.word	0xe000e100

08001a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	6039      	str	r1, [r7, #0]
 8001aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	db0a      	blt.n	8001ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	490c      	ldr	r1, [pc, #48]	@ (8001ae8 <__NVIC_SetPriority+0x4c>)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	0112      	lsls	r2, r2, #4
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	440b      	add	r3, r1
 8001ac0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac4:	e00a      	b.n	8001adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4908      	ldr	r1, [pc, #32]	@ (8001aec <__NVIC_SetPriority+0x50>)
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	3b04      	subs	r3, #4
 8001ad4:	0112      	lsls	r2, r2, #4
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	440b      	add	r3, r1
 8001ada:	761a      	strb	r2, [r3, #24]
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	e000e100 	.word	0xe000e100
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	@ 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f1c3 0307 	rsb	r3, r3, #7
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	bf28      	it	cs
 8001b0e:	2304      	movcs	r3, #4
 8001b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	3304      	adds	r3, #4
 8001b16:	2b06      	cmp	r3, #6
 8001b18:	d902      	bls.n	8001b20 <NVIC_EncodePriority+0x30>
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3b03      	subs	r3, #3
 8001b1e:	e000      	b.n	8001b22 <NVIC_EncodePriority+0x32>
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b24:	f04f 32ff 	mov.w	r2, #4294967295
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	401a      	ands	r2, r3
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b42:	43d9      	mvns	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b48:	4313      	orrs	r3, r2
         );
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3724      	adds	r7, #36	@ 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ff2b 	bl	80019b8 <__NVIC_SetPriorityGrouping>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
 8001b76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b78:	f7ff ff42 	bl	8001a00 <__NVIC_GetPriorityGrouping>
 8001b7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	68b9      	ldr	r1, [r7, #8]
 8001b82:	6978      	ldr	r0, [r7, #20]
 8001b84:	f7ff ffb4 	bl	8001af0 <NVIC_EncodePriority>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8e:	4611      	mov	r1, r2
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ff83 	bl	8001a9c <__NVIC_SetPriority>
}
 8001b96:	bf00      	nop
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ff35 	bl	8001a1c <__NVIC_EnableIRQ>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff43 	bl	8001a54 <__NVIC_DisableIRQ>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d101      	bne.n	8001bea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e08e      	b.n	8001d08 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4b47      	ldr	r3, [pc, #284]	@ (8001d10 <HAL_DMA_Init+0x138>)
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d80f      	bhi.n	8001c16 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4b45      	ldr	r3, [pc, #276]	@ (8001d14 <HAL_DMA_Init+0x13c>)
 8001bfe:	4413      	add	r3, r2
 8001c00:	4a45      	ldr	r2, [pc, #276]	@ (8001d18 <HAL_DMA_Init+0x140>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	091b      	lsrs	r3, r3, #4
 8001c08:	009a      	lsls	r2, r3, #2
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a42      	ldr	r2, [pc, #264]	@ (8001d1c <HAL_DMA_Init+0x144>)
 8001c12:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c14:	e00e      	b.n	8001c34 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4b40      	ldr	r3, [pc, #256]	@ (8001d20 <HAL_DMA_Init+0x148>)
 8001c1e:	4413      	add	r3, r2
 8001c20:	4a3d      	ldr	r2, [pc, #244]	@ (8001d18 <HAL_DMA_Init+0x140>)
 8001c22:	fba2 2303 	umull	r2, r3, r2, r3
 8001c26:	091b      	lsrs	r3, r3, #4
 8001c28:	009a      	lsls	r2, r3, #2
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a3c      	ldr	r2, [pc, #240]	@ (8001d24 <HAL_DMA_Init+0x14c>)
 8001c32:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2202      	movs	r2, #2
 8001c38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	6812      	ldr	r2, [r2, #0]
 8001c46:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c4e:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6819      	ldr	r1, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	689a      	ldr	r2, [r3, #8]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	431a      	orrs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	430a      	orrs	r2, r1
 8001c84:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 fb52 	bl	8002330 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c94:	d102      	bne.n	8001c9c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ca8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cb2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d010      	beq.n	8001cde <HAL_DMA_Init+0x106>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b04      	cmp	r3, #4
 8001cc2:	d80c      	bhi.n	8001cde <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 fb7b 	bl	80023c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001cda:	605a      	str	r2, [r3, #4]
 8001cdc:	e008      	b.n	8001cf0 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40020407 	.word	0x40020407
 8001d14:	bffdfff8 	.word	0xbffdfff8
 8001d18:	cccccccd 	.word	0xcccccccd
 8001d1c:	40020000 	.word	0x40020000
 8001d20:	bffdfbf8 	.word	0xbffdfbf8
 8001d24:	40020400 	.word	0x40020400

08001d28 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e07b      	b.n	8001e32 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f022 0201 	bic.w	r2, r2, #1
 8001d48:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	4b3a      	ldr	r3, [pc, #232]	@ (8001e3c <HAL_DMA_DeInit+0x114>)
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d80f      	bhi.n	8001d76 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	4b38      	ldr	r3, [pc, #224]	@ (8001e40 <HAL_DMA_DeInit+0x118>)
 8001d5e:	4413      	add	r3, r2
 8001d60:	4a38      	ldr	r2, [pc, #224]	@ (8001e44 <HAL_DMA_DeInit+0x11c>)
 8001d62:	fba2 2303 	umull	r2, r3, r2, r3
 8001d66:	091b      	lsrs	r3, r3, #4
 8001d68:	009a      	lsls	r2, r3, #2
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a35      	ldr	r2, [pc, #212]	@ (8001e48 <HAL_DMA_DeInit+0x120>)
 8001d72:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d74:	e00e      	b.n	8001d94 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4b33      	ldr	r3, [pc, #204]	@ (8001e4c <HAL_DMA_DeInit+0x124>)
 8001d7e:	4413      	add	r3, r2
 8001d80:	4a30      	ldr	r2, [pc, #192]	@ (8001e44 <HAL_DMA_DeInit+0x11c>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	009a      	lsls	r2, r3, #2
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a2f      	ldr	r2, [pc, #188]	@ (8001e50 <HAL_DMA_DeInit+0x128>)
 8001d92:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da0:	f003 021c 	and.w	r2, r3, #28
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	2101      	movs	r1, #1
 8001daa:	fa01 f202 	lsl.w	r2, r1, r2
 8001dae:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 fabd 	bl	8002330 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dc6:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00f      	beq.n	8001df0 <HAL_DMA_DeInit+0xc8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d80b      	bhi.n	8001df0 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 faf1 	bl	80023c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dee:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40020407 	.word	0x40020407
 8001e40:	bffdfff8 	.word	0xbffdfff8
 8001e44:	cccccccd 	.word	0xcccccccd
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	bffdfbf8 	.word	0xbffdfbf8
 8001e50:	40020400 	.word	0x40020400

08001e54 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d101      	bne.n	8001e74 <HAL_DMA_Start_IT+0x20>
 8001e70:	2302      	movs	r3, #2
 8001e72:	e069      	b.n	8001f48 <HAL_DMA_Start_IT+0xf4>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d155      	bne.n	8001f34 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2200      	movs	r2, #0
 8001e94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0201 	bic.w	r2, r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	68b9      	ldr	r1, [r7, #8]
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f000 fa02 	bl	80022b6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d008      	beq.n	8001ecc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 020e 	orr.w	r2, r2, #14
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e00f      	b.n	8001eec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0204 	bic.w	r2, r2, #4
 8001eda:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 020a 	orr.w	r2, r2, #10
 8001eea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d007      	beq.n	8001f0a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f08:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d007      	beq.n	8001f22 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f20:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0201 	orr.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	e008      	b.n	8001f46 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2280      	movs	r2, #128	@ 0x80
 8001f38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e04f      	b.n	8002002 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d008      	beq.n	8001f80 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2204      	movs	r2, #4
 8001f72:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e040      	b.n	8002002 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 020e 	bic.w	r2, r2, #14
 8001f8e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f022 0201 	bic.w	r2, r2, #1
 8001fae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb4:	f003 021c 	and.w	r2, r3, #28
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fcc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d00c      	beq.n	8001ff0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fe4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001fee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d005      	beq.n	8002030 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2204      	movs	r2, #4
 8002028:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e047      	b.n	80020c0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 020e 	bic.w	r2, r2, #14
 800203e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0201 	bic.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800205e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002064:	f003 021c 	and.w	r2, r3, #28
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206c:	2101      	movs	r1, #1
 800206e:	fa01 f202 	lsl.w	r2, r1, r2
 8002072:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800207c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002082:	2b00      	cmp	r3, #0
 8002084:	d00c      	beq.n	80020a0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002090:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002094:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800209e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d003      	beq.n	80020c0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	4798      	blx	r3
    }
  }
  return status;
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e8:	f003 031c 	and.w	r3, r3, #28
 80020ec:	2204      	movs	r2, #4
 80020ee:	409a      	lsls	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d027      	beq.n	8002148 <HAL_DMA_IRQHandler+0x7c>
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d022      	beq.n	8002148 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0320 	and.w	r3, r3, #32
 800210c:	2b00      	cmp	r3, #0
 800210e:	d107      	bne.n	8002120 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 0204 	bic.w	r2, r2, #4
 800211e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002124:	f003 021c 	and.w	r2, r3, #28
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	2104      	movs	r1, #4
 800212e:	fa01 f202 	lsl.w	r2, r1, r2
 8002132:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 8081 	beq.w	8002240 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002146:	e07b      	b.n	8002240 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214c:	f003 031c 	and.w	r3, r3, #28
 8002150:	2202      	movs	r2, #2
 8002152:	409a      	lsls	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4013      	ands	r3, r2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d03d      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x10c>
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d038      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0320 	and.w	r3, r3, #32
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10b      	bne.n	800218c <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 020a 	bic.w	r2, r2, #10
 8002182:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	4b2e      	ldr	r3, [pc, #184]	@ (800224c <HAL_DMA_IRQHandler+0x180>)
 8002194:	429a      	cmp	r2, r3
 8002196:	d909      	bls.n	80021ac <HAL_DMA_IRQHandler+0xe0>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	f003 031c 	and.w	r3, r3, #28
 80021a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002250 <HAL_DMA_IRQHandler+0x184>)
 80021a2:	2102      	movs	r1, #2
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	6053      	str	r3, [r2, #4]
 80021aa:	e008      	b.n	80021be <HAL_DMA_IRQHandler+0xf2>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b0:	f003 031c 	and.w	r3, r3, #28
 80021b4:	4a27      	ldr	r2, [pc, #156]	@ (8002254 <HAL_DMA_IRQHandler+0x188>)
 80021b6:	2102      	movs	r1, #2
 80021b8:	fa01 f303 	lsl.w	r3, r1, r3
 80021bc:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d038      	beq.n	8002240 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80021d6:	e033      	b.n	8002240 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021dc:	f003 031c 	and.w	r3, r3, #28
 80021e0:	2208      	movs	r2, #8
 80021e2:	409a      	lsls	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d02a      	beq.n	8002242 <HAL_DMA_IRQHandler+0x176>
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	f003 0308 	and.w	r3, r3, #8
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d025      	beq.n	8002242 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 020e 	bic.w	r2, r2, #14
 8002204:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220a:	f003 021c 	and.w	r2, r3, #28
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	2101      	movs	r1, #1
 8002214:	fa01 f202 	lsl.w	r2, r1, r2
 8002218:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002234:	2b00      	cmp	r3, #0
 8002236:	d004      	beq.n	8002242 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002240:	bf00      	nop
 8002242:	bf00      	nop
}
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40020080 	.word	0x40020080
 8002250:	40020400 	.word	0x40020400
 8002254:	40020000 	.word	0x40020000

08002258 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002262:	2300      	movs	r3, #0
 8002264:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d103      	bne.n	8002274 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	72fb      	strb	r3, [r7, #11]
    return status;
 8002270:	7afb      	ldrb	r3, [r7, #11]
 8002272:	e01b      	b.n	80022ac <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00d      	beq.n	80022a2 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d004      	beq.n	800229a <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	e003      	b.n	80022a2 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80022a0:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	601a      	str	r2, [r3, #0]

  return status;
 80022aa:	7afb      	ldrb	r3, [r7, #11]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr

080022b6 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b085      	sub	sp, #20
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
 80022c2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022cc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d004      	beq.n	80022e0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022de:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e4:	f003 021c 	and.w	r2, r3, #28
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ec:	2101      	movs	r1, #1
 80022ee:	fa01 f202 	lsl.w	r2, r1, r2
 80022f2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	2b10      	cmp	r3, #16
 8002302:	d108      	bne.n	8002316 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002314:	e007      	b.n	8002326 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	60da      	str	r2, [r3, #12]
}
 8002326:	bf00      	nop
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	4b1c      	ldr	r3, [pc, #112]	@ (80023b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8002340:	429a      	cmp	r2, r3
 8002342:	d813      	bhi.n	800236c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002350:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	b2db      	uxtb	r3, r3
 800235e:	3b08      	subs	r3, #8
 8002360:	4a14      	ldr	r2, [pc, #80]	@ (80023b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	091b      	lsrs	r3, r3, #4
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	e011      	b.n	8002390 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002370:	089b      	lsrs	r3, r3, #2
 8002372:	009a      	lsls	r2, r3, #2
 8002374:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8002376:	4413      	add	r3, r2
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	b2db      	uxtb	r3, r3
 8002382:	3b08      	subs	r3, #8
 8002384:	4a0b      	ldr	r2, [pc, #44]	@ (80023b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8002386:	fba2 2303 	umull	r2, r3, r2, r3
 800238a:	091b      	lsrs	r3, r3, #4
 800238c:	3307      	adds	r3, #7
 800238e:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a0a      	ldr	r2, [pc, #40]	@ (80023bc <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8002394:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f003 031f 	and.w	r3, r3, #31
 800239c:	2201      	movs	r2, #1
 800239e:	409a      	lsls	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80023a4:	bf00      	nop
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40020407 	.word	0x40020407
 80023b4:	cccccccd 	.word	0xcccccccd
 80023b8:	4002081c 	.word	0x4002081c
 80023bc:	40020880 	.word	0x40020880

080023c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023d0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80023d6:	4413      	add	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	461a      	mov	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a08      	ldr	r2, [pc, #32]	@ (8002404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80023e4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2201      	movs	r2, #1
 80023f0:	409a      	lsls	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80023f6:	bf00      	nop
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr
 8002400:	1000823f 	.word	0x1000823f
 8002404:	40020940 	.word	0x40020940

08002408 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002408:	b480      	push	{r7}
 800240a:	b087      	sub	sp, #28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002416:	e140      	b.n	800269a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2101      	movs	r1, #1
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	fa01 f303 	lsl.w	r3, r1, r3
 8002424:	4013      	ands	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 8132 	beq.w	8002694 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 0303 	and.w	r3, r3, #3
 8002438:	2b01      	cmp	r3, #1
 800243a:	d005      	beq.n	8002448 <HAL_GPIO_Init+0x40>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 0303 	and.w	r3, r3, #3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d130      	bne.n	80024aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	2203      	movs	r2, #3
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800247e:	2201      	movs	r2, #1
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4013      	ands	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	091b      	lsrs	r3, r3, #4
 8002494:	f003 0201 	and.w	r2, r3, #1
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f003 0303 	and.w	r3, r3, #3
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	d017      	beq.n	80024e6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	2203      	movs	r2, #3
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43db      	mvns	r3, r3
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d123      	bne.n	800253a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	08da      	lsrs	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3208      	adds	r2, #8
 80024fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	220f      	movs	r2, #15
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4013      	ands	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	691a      	ldr	r2, [r3, #16]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	08da      	lsrs	r2, r3, #3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3208      	adds	r2, #8
 8002534:	6939      	ldr	r1, [r7, #16]
 8002536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0203 	and.w	r2, r3, #3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 808c 	beq.w	8002694 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800257c:	4a4e      	ldr	r2, [pc, #312]	@ (80026b8 <HAL_GPIO_Init+0x2b0>)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	089b      	lsrs	r3, r3, #2
 8002582:	3302      	adds	r3, #2
 8002584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002588:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	2207      	movs	r2, #7
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	4013      	ands	r3, r2
 800259e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025a6:	d00d      	beq.n	80025c4 <HAL_GPIO_Init+0x1bc>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a44      	ldr	r2, [pc, #272]	@ (80026bc <HAL_GPIO_Init+0x2b4>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d007      	beq.n	80025c0 <HAL_GPIO_Init+0x1b8>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a43      	ldr	r2, [pc, #268]	@ (80026c0 <HAL_GPIO_Init+0x2b8>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d101      	bne.n	80025bc <HAL_GPIO_Init+0x1b4>
 80025b8:	2302      	movs	r3, #2
 80025ba:	e004      	b.n	80025c6 <HAL_GPIO_Init+0x1be>
 80025bc:	2307      	movs	r3, #7
 80025be:	e002      	b.n	80025c6 <HAL_GPIO_Init+0x1be>
 80025c0:	2301      	movs	r3, #1
 80025c2:	e000      	b.n	80025c6 <HAL_GPIO_Init+0x1be>
 80025c4:	2300      	movs	r3, #0
 80025c6:	697a      	ldr	r2, [r7, #20]
 80025c8:	f002 0203 	and.w	r2, r2, #3
 80025cc:	0092      	lsls	r2, r2, #2
 80025ce:	4093      	lsls	r3, r2
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025d6:	4938      	ldr	r1, [pc, #224]	@ (80026b8 <HAL_GPIO_Init+0x2b0>)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	3302      	adds	r3, #2
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025e4:	4b37      	ldr	r3, [pc, #220]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	43db      	mvns	r3, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d003      	beq.n	8002608 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002608:	4a2e      	ldr	r2, [pc, #184]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800260e:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	43db      	mvns	r3, r3
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4013      	ands	r3, r2
 800261c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002632:	4a24      	ldr	r2, [pc, #144]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002638:	4b22      	ldr	r3, [pc, #136]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 800263a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800263e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	43db      	mvns	r3, r3
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	4013      	ands	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4313      	orrs	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800265e:	4a19      	ldr	r2, [pc, #100]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002666:	4b17      	ldr	r3, [pc, #92]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 8002668:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800266c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	43db      	mvns	r3, r3
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800268c:	4a0d      	ldr	r2, [pc, #52]	@ (80026c4 <HAL_GPIO_Init+0x2bc>)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	3301      	adds	r3, #1
 8002698:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	fa22 f303 	lsr.w	r3, r2, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f47f aeb7 	bne.w	8002418 <HAL_GPIO_Init+0x10>
  }
}
 80026aa:	bf00      	nop
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000
 80026bc:	48000400 	.word	0x48000400
 80026c0:	48000800 	.word	0x48000800
 80026c4:	58000800 	.word	0x58000800

080026c8 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80026d6:	e0af      	b.n	8002838 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80026d8:	2201      	movs	r2, #1
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	4013      	ands	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 80a2 	beq.w	8002832 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80026ee:	4a59      	ldr	r2, [pc, #356]	@ (8002854 <HAL_GPIO_DeInit+0x18c>)
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	089b      	lsrs	r3, r3, #2
 80026f4:	3302      	adds	r3, #2
 80026f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026fa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	2207      	movs	r2, #7
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4013      	ands	r3, r2
 800270e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002716:	d00d      	beq.n	8002734 <HAL_GPIO_DeInit+0x6c>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a4f      	ldr	r2, [pc, #316]	@ (8002858 <HAL_GPIO_DeInit+0x190>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d007      	beq.n	8002730 <HAL_GPIO_DeInit+0x68>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a4e      	ldr	r2, [pc, #312]	@ (800285c <HAL_GPIO_DeInit+0x194>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d101      	bne.n	800272c <HAL_GPIO_DeInit+0x64>
 8002728:	2302      	movs	r3, #2
 800272a:	e004      	b.n	8002736 <HAL_GPIO_DeInit+0x6e>
 800272c:	2307      	movs	r3, #7
 800272e:	e002      	b.n	8002736 <HAL_GPIO_DeInit+0x6e>
 8002730:	2301      	movs	r3, #1
 8002732:	e000      	b.n	8002736 <HAL_GPIO_DeInit+0x6e>
 8002734:	2300      	movs	r3, #0
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	f002 0203 	and.w	r2, r2, #3
 800273c:	0092      	lsls	r2, r2, #2
 800273e:	4093      	lsls	r3, r2
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	429a      	cmp	r2, r3
 8002744:	d136      	bne.n	80027b4 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8002746:	4b46      	ldr	r3, [pc, #280]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 8002748:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	43db      	mvns	r3, r3
 8002750:	4943      	ldr	r1, [pc, #268]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 8002752:	4013      	ands	r3, r2
 8002754:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8002758:	4b41      	ldr	r3, [pc, #260]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 800275a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	43db      	mvns	r3, r3
 8002762:	493f      	ldr	r1, [pc, #252]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 8002764:	4013      	ands	r3, r2
 8002766:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800276a:	4b3d      	ldr	r3, [pc, #244]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	43db      	mvns	r3, r3
 8002772:	493b      	ldr	r1, [pc, #236]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 8002774:	4013      	ands	r3, r2
 8002776:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002778:	4b39      	ldr	r3, [pc, #228]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	43db      	mvns	r3, r3
 8002780:	4937      	ldr	r1, [pc, #220]	@ (8002860 <HAL_GPIO_DeInit+0x198>)
 8002782:	4013      	ands	r3, r2
 8002784:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f003 0303 	and.w	r3, r3, #3
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	2207      	movs	r2, #7
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002796:	4a2f      	ldr	r2, [pc, #188]	@ (8002854 <HAL_GPIO_DeInit+0x18c>)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	089b      	lsrs	r3, r3, #2
 800279c:	3302      	adds	r3, #2
 800279e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	43da      	mvns	r2, r3
 80027a6:	482b      	ldr	r0, [pc, #172]	@ (8002854 <HAL_GPIO_DeInit+0x18c>)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	089b      	lsrs	r3, r3, #2
 80027ac:	400a      	ands	r2, r1
 80027ae:	3302      	adds	r3, #2
 80027b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	2103      	movs	r1, #3
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	08da      	lsrs	r2, r3, #3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3208      	adds	r2, #8
 80027d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	220f      	movs	r2, #15
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43db      	mvns	r3, r3
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	08d2      	lsrs	r2, r2, #3
 80027e8:	4019      	ands	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	3208      	adds	r2, #8
 80027ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	2103      	movs	r1, #3
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	401a      	ands	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	2101      	movs	r1, #1
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	fa01 f303 	lsl.w	r3, r1, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	401a      	ands	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68da      	ldr	r2, [r3, #12]
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	2103      	movs	r1, #3
 8002826:	fa01 f303 	lsl.w	r3, r1, r3
 800282a:	43db      	mvns	r3, r3
 800282c:	401a      	ands	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	3301      	adds	r3, #1
 8002836:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	fa22 f303 	lsr.w	r3, r2, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	f47f af49 	bne.w	80026d8 <HAL_GPIO_DeInit+0x10>
  }
}
 8002846:	bf00      	nop
 8002848:	bf00      	nop
 800284a:	371c      	adds	r7, #28
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40010000 	.word	0x40010000
 8002858:	48000400 	.word	0x48000400
 800285c:	48000800 	.word	0x48000800
 8002860:	58000800 	.word	0x58000800

08002864 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	807b      	strh	r3, [r7, #2]
 8002870:	4613      	mov	r3, r2
 8002872:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002874:	787b      	ldrb	r3, [r7, #1]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800287a:	887a      	ldrh	r2, [r7, #2]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002880:	e002      	b.n	8002888 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002882:	887a      	ldrh	r2, [r7, #2]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr
	...

08002894 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	4603      	mov	r3, r0
 800289c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800289e:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028a0:	68da      	ldr	r2, [r3, #12]
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	4013      	ands	r3, r2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d006      	beq.n	80028b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028aa:	4a05      	ldr	r2, [pc, #20]	@ (80028c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028ac:	88fb      	ldrh	r3, [r7, #6]
 80028ae:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028b0:	88fb      	ldrh	r3, [r7, #6]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f806 	bl	80028c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80028b8:	bf00      	nop
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	58000800 	.word	0x58000800

080028c4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e081      	b.n	80029ee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d106      	bne.n	8002904 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7fd fee8 	bl	80006d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2224      	movs	r2, #36	@ 0x24
 8002908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0201 	bic.w	r2, r2, #1
 800291a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002928:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002938:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d107      	bne.n	8002952 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	e006      	b.n	8002960 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800295e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	2b02      	cmp	r3, #2
 8002966:	d104      	bne.n	8002972 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002970:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002984:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68da      	ldr	r2, [r3, #12]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002994:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	691a      	ldr	r2, [r3, #16]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69d9      	ldr	r1, [r3, #28]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1a      	ldr	r2, [r3, #32]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	430a      	orrs	r2, r1
 80029be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0201 	orr.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2220      	movs	r2, #32
 80029da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
 80029fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	2b20      	cmp	r3, #32
 8002a0a:	d138      	bne.n	8002a7e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d101      	bne.n	8002a1a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a16:	2302      	movs	r3, #2
 8002a18:	e032      	b.n	8002a80 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2224      	movs	r2, #36	@ 0x24
 8002a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0201 	bic.w	r2, r2, #1
 8002a38:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a48:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6819      	ldr	r1, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 0201 	orr.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2220      	movs	r2, #32
 8002a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	e000      	b.n	8002a80 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a7e:	2302      	movs	r3, #2
  }
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr

08002a8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b085      	sub	sp, #20
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b20      	cmp	r3, #32
 8002a9e:	d139      	bne.n	8002b14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d101      	bne.n	8002aae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002aaa:	2302      	movs	r3, #2
 8002aac:	e033      	b.n	8002b16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2224      	movs	r2, #36	@ 0x24
 8002aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0201 	bic.w	r2, r2, #1
 8002acc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002adc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	021b      	lsls	r3, r3, #8
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0201 	orr.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b10:	2300      	movs	r3, #0
 8002b12:	e000      	b.n	8002b16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b14:	2302      	movs	r3, #2
  }
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b24:	4b04      	ldr	r3, [pc, #16]	@ (8002b38 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a03      	ldr	r2, [pc, #12]	@ (8002b38 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002b2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b2e:	6013      	str	r3, [r2, #0]
}
 8002b30:	bf00      	nop
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr
 8002b38:	58000400 	.word	0x58000400

08002b3c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10c      	bne.n	8002b68 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002b4e:	4b13      	ldr	r3, [pc, #76]	@ (8002b9c <HAL_PWR_EnterSLEEPMode+0x60>)
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b5a:	d10d      	bne.n	8002b78 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002b5c:	f000 f83c 	bl	8002bd8 <HAL_PWREx_DisableLowPowerRunMode>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d008      	beq.n	8002b78 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8002b66:	e015      	b.n	8002b94 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8002b68:	4b0c      	ldr	r3, [pc, #48]	@ (8002b9c <HAL_PWR_EnterSLEEPMode+0x60>)
 8002b6a:	695b      	ldr	r3, [r3, #20]
 8002b6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8002b74:	f000 f822 	bl	8002bbc <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002b78:	4b09      	ldr	r3, [pc, #36]	@ (8002ba0 <HAL_PWR_EnterSLEEPMode+0x64>)
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	4a08      	ldr	r2, [pc, #32]	@ (8002ba0 <HAL_PWR_EnterSLEEPMode+0x64>)
 8002b7e:	f023 0304 	bic.w	r3, r3, #4
 8002b82:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002b84:	78fb      	ldrb	r3, [r7, #3]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002b8a:	bf30      	wfi
 8002b8c:	e002      	b.n	8002b94 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002b8e:	bf40      	sev
    __WFE();
 8002b90:	bf20      	wfe
    __WFE();
 8002b92:	bf20      	wfe
  }
}
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	58000400 	.word	0x58000400
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002ba8:	4b03      	ldr	r3, [pc, #12]	@ (8002bb8 <HAL_PWREx_GetVoltageRange+0x14>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	58000400 	.word	0x58000400

08002bbc <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8002bc0:	4b04      	ldr	r3, [pc, #16]	@ (8002bd4 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a03      	ldr	r2, [pc, #12]	@ (8002bd4 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8002bc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bca:	6013      	str	r3, [r2, #0]
}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	58000400 	.word	0x58000400

08002bd8 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8002bde:	4b16      	ldr	r3, [pc, #88]	@ (8002c38 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a15      	ldr	r2, [pc, #84]	@ (8002c38 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002be4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002be8:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8002bea:	4b14      	ldr	r3, [pc, #80]	@ (8002c3c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2232      	movs	r2, #50	@ 0x32
 8002bf0:	fb02 f303 	mul.w	r3, r2, r3
 8002bf4:	4a12      	ldr	r2, [pc, #72]	@ (8002c40 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	0c9b      	lsrs	r3, r3, #18
 8002bfc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002bfe:	e002      	b.n	8002c06 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002c06:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c12:	d102      	bne.n	8002c1a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f2      	bne.n	8002c00 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002c1a:	4b07      	ldr	r3, [pc, #28]	@ (8002c38 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c26:	d101      	bne.n	8002c2c <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e000      	b.n	8002c2e <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	58000400 	.word	0x58000400
 8002c3c:	20000000 	.word	0x20000000
 8002c40:	431bde83 	.word	0x431bde83

08002c44 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 0307 	bic.w	r3, r3, #7
 8002c56:	4a0e      	ldr	r2, [pc, #56]	@ (8002c90 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8002c58:	f043 0302 	orr.w	r3, r3, #2
 8002c5c:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c94 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	4a0c      	ldr	r2, [pc, #48]	@ (8002c94 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002c64:	f043 0304 	orr.w	r3, r3, #4
 8002c68:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002c70:	bf30      	wfi
 8002c72:	e002      	b.n	8002c7a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002c74:	bf40      	sev
    __WFE();
 8002c76:	bf20      	wfe
    __WFE();
 8002c78:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002c7a:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	4a05      	ldr	r2, [pc, #20]	@ (8002c94 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002c80:	f023 0304 	bic.w	r3, r3, #4
 8002c84:	6113      	str	r3, [r2, #16]
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr
 8002c90:	58000400 	.word	0x58000400
 8002c94:	e000ed00 	.word	0xe000ed00

08002c98 <LL_PWR_IsEnabledBkUpAccess>:
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002c9c:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ca8:	d101      	bne.n	8002cae <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr
 8002cb8:	58000400 	.word	0x58000400

08002cbc <LL_RCC_HSE_EnableTcxo>:
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cce:	6013      	str	r3, [r2, #0]
}
 8002cd0:	bf00      	nop
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <LL_RCC_HSE_DisableTcxo>:
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002cdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ce6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002cea:	6013      	str	r3, [r2, #0]
}
 8002cec:	bf00      	nop
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr

08002cf4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002cf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d06:	d101      	bne.n	8002d0c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e000      	b.n	8002d0e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr

08002d16 <LL_RCC_HSE_Enable>:
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d28:	6013      	str	r3, [r2, #0]
}
 8002d2a:	bf00      	nop
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr

08002d32 <LL_RCC_HSE_Disable>:
{
 8002d32:	b480      	push	{r7}
 8002d34:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002d36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d44:	6013      	str	r3, [r2, #0]
}
 8002d46:	bf00      	nop
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr

08002d4e <LL_RCC_HSE_IsReady>:
{
 8002d4e:	b480      	push	{r7}
 8002d50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002d52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d60:	d101      	bne.n	8002d66 <LL_RCC_HSE_IsReady+0x18>
 8002d62:	2301      	movs	r3, #1
 8002d64:	e000      	b.n	8002d68 <LL_RCC_HSE_IsReady+0x1a>
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <LL_RCC_HSI_Enable>:
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002d74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d82:	6013      	str	r3, [r2, #0]
}
 8002d84:	bf00      	nop
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <LL_RCC_HSI_Disable>:
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d9e:	6013      	str	r3, [r2, #0]
}
 8002da0:	bf00      	nop
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <LL_RCC_HSI_IsReady>:
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dba:	d101      	bne.n	8002dc0 <LL_RCC_HSI_IsReady+0x18>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <LL_RCC_HSI_IsReady+0x1a>
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bc80      	pop	{r7}
 8002dc8:	4770      	bx	lr

08002dca <LL_RCC_HSI_SetCalibTrimming>:
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002dd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	061b      	lsls	r3, r3, #24
 8002de0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002de4:	4313      	orrs	r3, r2
 8002de6:	604b      	str	r3, [r1, #4]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr

08002df2 <LL_RCC_LSE_IsReady>:
{
 8002df2:	b480      	push	{r7}
 8002df4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002df6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d101      	bne.n	8002e0a <LL_RCC_LSE_IsReady+0x18>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <LL_RCC_LSE_IsReady+0x1a>
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr

08002e14 <LL_RCC_LSI_Enable>:
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002e18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e24:	f043 0301 	orr.w	r3, r3, #1
 8002e28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <LL_RCC_LSI_Disable>:
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e44:	f023 0301 	bic.w	r3, r3, #1
 8002e48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002e4c:	bf00      	nop
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <LL_RCC_LSI_IsReady>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d101      	bne.n	8002e6c <LL_RCC_LSI_IsReady+0x18>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e000      	b.n	8002e6e <LL_RCC_LSI_IsReady+0x1a>
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bc80      	pop	{r7}
 8002e74:	4770      	bx	lr

08002e76 <LL_RCC_MSI_Enable>:
{
 8002e76:	b480      	push	{r7}
 8002e78:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6013      	str	r3, [r2, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <LL_RCC_MSI_Disable>:
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002e96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ea0:	f023 0301 	bic.w	r3, r3, #1
 8002ea4:	6013      	str	r3, [r2, #0]
}
 8002ea6:	bf00      	nop
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bc80      	pop	{r7}
 8002eac:	4770      	bx	lr

08002eae <LL_RCC_MSI_IsReady>:
{
 8002eae:	b480      	push	{r7}
 8002eb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d101      	bne.n	8002ec4 <LL_RCC_MSI_IsReady+0x16>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <LL_RCC_MSI_IsReady+0x18>
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr

08002ece <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8002ece:	b480      	push	{r7}
 8002ed0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0308 	and.w	r3, r3, #8
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d101      	bne.n	8002ee4 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e000      	b.n	8002ee6 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr

08002eee <LL_RCC_MSI_GetRange>:
{
 8002eee:	b480      	push	{r7}
 8002ef0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f10:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <LL_RCC_MSI_SetCalibTrimming>:
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	021b      	lsls	r3, r3, #8
 8002f32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f36:	4313      	orrs	r3, r2
 8002f38:	604b      	str	r3, [r1, #4]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr

08002f44 <LL_RCC_SetSysClkSource>:
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002f4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f023 0203 	bic.w	r2, r3, #3
 8002f56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	608b      	str	r3, [r1, #8]
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bc80      	pop	{r7}
 8002f68:	4770      	bx	lr

08002f6a <LL_RCC_GetSysClkSource>:
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002f6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 030c 	and.w	r3, r3, #12
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <LL_RCC_SetAHBPrescaler>:
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002f88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	608b      	str	r3, [r1, #8]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr

08002fa6 <LL_C2_RCC_SetAHBPrescaler>:
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002fae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fb2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002fb6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <LL_RCC_SetAHB3Prescaler>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002fd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fdc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002fe0:	f023 020f 	bic.w	r2, r3, #15
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	091b      	lsrs	r3, r3, #4
 8002fe8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fec:	4313      	orrs	r3, r2
 8002fee:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <LL_RCC_SetAPB1Prescaler>:
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003004:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800300e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4313      	orrs	r3, r2
 8003016:	608b      	str	r3, [r1, #8]
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	bc80      	pop	{r7}
 8003020:	4770      	bx	lr

08003022 <LL_RCC_SetAPB2Prescaler>:
{
 8003022:	b480      	push	{r7}
 8003024:	b083      	sub	sp, #12
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800302a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003034:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4313      	orrs	r3, r2
 800303c:	608b      	str	r3, [r1, #8]
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <LL_RCC_GetAHBPrescaler>:
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800304c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003056:	4618      	mov	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	bc80      	pop	{r7}
 800305c:	4770      	bx	lr

0800305e <LL_RCC_GetAHB3Prescaler>:
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003066:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003070:	4618      	mov	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr

08003078 <LL_RCC_GetAPB1Prescaler>:
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800307c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8003086:	4618      	mov	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr

0800308e <LL_RCC_GetAPB2Prescaler>:
{
 800308e:	b480      	push	{r7}
 8003090:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003092:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800309c:	4618      	mov	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80030a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030b6:	6013      	str	r3, [r2, #0]
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80030c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030d2:	6013      	str	r3, [r2, #0]
}
 80030d4:	bf00      	nop
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc80      	pop	{r7}
 80030da:	4770      	bx	lr

080030dc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80030e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030ee:	d101      	bne.n	80030f4 <LL_RCC_PLL_IsReady+0x18>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <LL_RCC_PLL_IsReady+0x1a>
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80030fe:	b480      	push	{r7}
 8003100:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003102:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	0a1b      	lsrs	r3, r3, #8
 800310a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800310e:	4618      	mov	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr

08003116 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800311a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8003124:	4618      	mov	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800313a:	4618      	mov	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	bc80      	pop	{r7}
 8003140:	4770      	bx	lr

08003142 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003142:	b480      	push	{r7}
 8003144:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f003 0303 	and.w	r3, r3, #3
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800315c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800316a:	d101      	bne.n	8003170 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800316c:	2301      	movs	r3, #1
 800316e:	e000      	b.n	8003172 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr

0800317a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800317a:	b480      	push	{r7}
 800317c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800317e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003182:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800318e:	d101      	bne.n	8003194 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003190:	2301      	movs	r3, #1
 8003192:	e000      	b.n	8003196 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr

0800319e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800319e:	b480      	push	{r7}
 80031a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80031a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80031aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031b2:	d101      	bne.n	80031b8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e000      	b.n	80031ba <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr

080031c2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80031c2:	b480      	push	{r7}
 80031c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80031c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80031d4:	d101      	bne.n	80031da <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr

080031e4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80031e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031f6:	d101      	bne.n	80031fc <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
	...

08003208 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b088      	sub	sp, #32
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e38b      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800321a:	f7ff fea6 	bl	8002f6a <LL_RCC_GetSysClkSource>
 800321e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003220:	f7ff ff8f 	bl	8003142 <LL_RCC_PLL_GetMainSource>
 8003224:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0320 	and.w	r3, r3, #32
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 80c9 	beq.w	80033c6 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d005      	beq.n	8003246 <HAL_RCC_OscConfig+0x3e>
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	2b0c      	cmp	r3, #12
 800323e:	d17b      	bne.n	8003338 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d178      	bne.n	8003338 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003246:	f7ff fe32 	bl	8002eae <LL_RCC_MSI_IsReady>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d005      	beq.n	800325c <HAL_RCC_OscConfig+0x54>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e36a      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d005      	beq.n	800327a <HAL_RCC_OscConfig+0x72>
 800326e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003278:	e006      	b.n	8003288 <HAL_RCC_OscConfig+0x80>
 800327a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800327e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003282:	091b      	lsrs	r3, r3, #4
 8003284:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003288:	4293      	cmp	r3, r2
 800328a:	d222      	bcs.n	80032d2 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fd6f 	bl	8003d74 <RCC_SetFlashLatencyFromMSIRange>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e348      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032aa:	f043 0308 	orr.w	r3, r3, #8
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff fe26 	bl	8002f1c <LL_RCC_MSI_SetCalibTrimming>
 80032d0:	e021      	b.n	8003316 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032dc:	f043 0308 	orr.w	r3, r3, #8
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032f4:	4313      	orrs	r3, r2
 80032f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fe0d 	bl	8002f1c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fd34 	bl	8003d74 <RCC_SetFlashLatencyFromMSIRange>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e30d      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003316:	f000 fcf5 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 800331a:	4603      	mov	r3, r0
 800331c:	4aa1      	ldr	r2, [pc, #644]	@ (80035a4 <HAL_RCC_OscConfig+0x39c>)
 800331e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003320:	4ba1      	ldr	r3, [pc, #644]	@ (80035a8 <HAL_RCC_OscConfig+0x3a0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4618      	mov	r0, r3
 8003326:	f7fd fcc9 	bl	8000cbc <HAL_InitTick>
 800332a:	4603      	mov	r3, r0
 800332c:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800332e:	7cfb      	ldrb	r3, [r7, #19]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d047      	beq.n	80033c4 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8003334:	7cfb      	ldrb	r3, [r7, #19]
 8003336:	e2fc      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d02c      	beq.n	800339a <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003340:	f7ff fd99 	bl	8002e76 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003344:	f7fd fcc4 	bl	8000cd0 <HAL_GetTick>
 8003348:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800334c:	f7fd fcc0 	bl	8000cd0 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e2e9      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800335e:	f7ff fda6 	bl	8002eae <LL_RCC_MSI_IsReady>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0f1      	beq.n	800334c <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003372:	f043 0308 	orr.w	r3, r3, #8
 8003376:	6013      	str	r3, [r2, #0]
 8003378:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003386:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800338a:	4313      	orrs	r3, r2
 800338c:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff fdc2 	bl	8002f1c <LL_RCC_MSI_SetCalibTrimming>
 8003398:	e015      	b.n	80033c6 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800339a:	f7ff fd7a 	bl	8002e92 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800339e:	f7fd fc97 	bl	8000cd0 <HAL_GetTick>
 80033a2:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80033a4:	e008      	b.n	80033b8 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033a6:	f7fd fc93 	bl	8000cd0 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e2bc      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 80033b8:	f7ff fd79 	bl	8002eae <LL_RCC_MSI_IsReady>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f1      	bne.n	80033a6 <HAL_RCC_OscConfig+0x19e>
 80033c2:	e000      	b.n	80033c6 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033c4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d05f      	beq.n	8003492 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	2b08      	cmp	r3, #8
 80033d6:	d005      	beq.n	80033e4 <HAL_RCC_OscConfig+0x1dc>
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	2b0c      	cmp	r3, #12
 80033dc:	d10d      	bne.n	80033fa <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	d10a      	bne.n	80033fa <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e4:	f7ff fcb3 	bl	8002d4e <LL_RCC_HSE_IsReady>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d050      	beq.n	8003490 <HAL_RCC_OscConfig+0x288>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d14c      	bne.n	8003490 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e29b      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80033fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800340c:	4313      	orrs	r3, r2
 800340e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003418:	d102      	bne.n	8003420 <HAL_RCC_OscConfig+0x218>
 800341a:	f7ff fc7c 	bl	8002d16 <LL_RCC_HSE_Enable>
 800341e:	e00d      	b.n	800343c <HAL_RCC_OscConfig+0x234>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003428:	d104      	bne.n	8003434 <HAL_RCC_OscConfig+0x22c>
 800342a:	f7ff fc47 	bl	8002cbc <LL_RCC_HSE_EnableTcxo>
 800342e:	f7ff fc72 	bl	8002d16 <LL_RCC_HSE_Enable>
 8003432:	e003      	b.n	800343c <HAL_RCC_OscConfig+0x234>
 8003434:	f7ff fc7d 	bl	8002d32 <LL_RCC_HSE_Disable>
 8003438:	f7ff fc4e 	bl	8002cd8 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d012      	beq.n	800346a <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003444:	f7fd fc44 	bl	8000cd0 <HAL_GetTick>
 8003448:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800344c:	f7fd fc40 	bl	8000cd0 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b64      	cmp	r3, #100	@ 0x64
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e269      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800345e:	f7ff fc76 	bl	8002d4e <LL_RCC_HSE_IsReady>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0f1      	beq.n	800344c <HAL_RCC_OscConfig+0x244>
 8003468:	e013      	b.n	8003492 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346a:	f7fd fc31 	bl	8000cd0 <HAL_GetTick>
 800346e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8003470:	e008      	b.n	8003484 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003472:	f7fd fc2d 	bl	8000cd0 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	2b64      	cmp	r3, #100	@ 0x64
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e256      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003484:	f7ff fc63 	bl	8002d4e <LL_RCC_HSE_IsReady>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f1      	bne.n	8003472 <HAL_RCC_OscConfig+0x26a>
 800348e:	e000      	b.n	8003492 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003490:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d04b      	beq.n	8003536 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d005      	beq.n	80034b0 <HAL_RCC_OscConfig+0x2a8>
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b0c      	cmp	r3, #12
 80034a8:	d113      	bne.n	80034d2 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d110      	bne.n	80034d2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b0:	f7ff fc7a 	bl	8002da8 <LL_RCC_HSI_IsReady>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <HAL_RCC_OscConfig+0x2be>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e235      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff fc7d 	bl	8002dca <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034d0:	e031      	b.n	8003536 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d019      	beq.n	800350e <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034da:	f7ff fc49 	bl	8002d70 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034de:	f7fd fbf7 	bl	8000cd0 <HAL_GetTick>
 80034e2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e6:	f7fd fbf3 	bl	8000cd0 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e21c      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 80034f8:	f7ff fc56 	bl	8002da8 <LL_RCC_HSI_IsReady>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0f1      	beq.n	80034e6 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fc5f 	bl	8002dca <LL_RCC_HSI_SetCalibTrimming>
 800350c:	e013      	b.n	8003536 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800350e:	f7ff fc3d 	bl	8002d8c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003512:	f7fd fbdd 	bl	8000cd0 <HAL_GetTick>
 8003516:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800351a:	f7fd fbd9 	bl	8000cd0 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e202      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 800352c:	f7ff fc3c 	bl	8002da8 <LL_RCC_HSI_IsReady>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1f1      	bne.n	800351a <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b00      	cmp	r3, #0
 8003540:	d06f      	beq.n	8003622 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d057      	beq.n	80035fa <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 800354a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800354e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003552:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69da      	ldr	r2, [r3, #28]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 0310 	and.w	r3, r3, #16
 800355e:	429a      	cmp	r2, r3
 8003560:	d036      	beq.n	80035d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d006      	beq.n	800357a <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e1db      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d018      	beq.n	80035b6 <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8003584:	f7ff fc56 	bl	8002e34 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003588:	f7fd fba2 	bl	8000cd0 <HAL_GetTick>
 800358c:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800358e:	e00d      	b.n	80035ac <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003590:	f7fd fb9e 	bl	8000cd0 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b11      	cmp	r3, #17
 800359c:	d906      	bls.n	80035ac <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e1c7      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
 80035a2:	bf00      	nop
 80035a4:	20000000 	.word	0x20000000
 80035a8:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 80035ac:	f7ff fc52 	bl	8002e54 <LL_RCC_LSI_IsReady>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ec      	bne.n	8003590 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80035b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035be:	f023 0210 	bic.w	r2, r3, #16
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	69db      	ldr	r3, [r3, #28]
 80035c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ca:	4313      	orrs	r3, r2
 80035cc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035d0:	f7ff fc20 	bl	8002e14 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d4:	f7fd fb7c 	bl	8000cd0 <HAL_GetTick>
 80035d8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035dc:	f7fd fb78 	bl	8000cd0 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b11      	cmp	r3, #17
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e1a1      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 80035ee:	f7ff fc31 	bl	8002e54 <LL_RCC_LSI_IsReady>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0f1      	beq.n	80035dc <HAL_RCC_OscConfig+0x3d4>
 80035f8:	e013      	b.n	8003622 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fa:	f7ff fc1b 	bl	8002e34 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035fe:	f7fd fb67 	bl	8000cd0 <HAL_GetTick>
 8003602:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003606:	f7fd fb63 	bl	8000cd0 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b11      	cmp	r3, #17
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e18c      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8003618:	f7ff fc1c 	bl	8002e54 <LL_RCC_LSI_IsReady>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f1      	bne.n	8003606 <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b00      	cmp	r3, #0
 800362c:	f000 80d8 	beq.w	80037e0 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003630:	f7ff fb32 	bl	8002c98 <LL_PWR_IsEnabledBkUpAccess>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d113      	bne.n	8003662 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800363a:	f7ff fa71 	bl	8002b20 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800363e:	f7fd fb47 	bl	8000cd0 <HAL_GetTick>
 8003642:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003644:	e008      	b.n	8003658 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003646:	f7fd fb43 	bl	8000cd0 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e16c      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003658:	f7ff fb1e 	bl	8002c98 <LL_PWR_IsEnabledBkUpAccess>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f1      	beq.n	8003646 <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d07b      	beq.n	8003762 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	2b85      	cmp	r3, #133	@ 0x85
 8003670:	d003      	beq.n	800367a <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	2b05      	cmp	r3, #5
 8003678:	d109      	bne.n	800368e <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800367a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800367e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003682:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003686:	f043 0304 	orr.w	r3, r3, #4
 800368a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368e:	f7fd fb1f 	bl	8000cd0 <HAL_GetTick>
 8003692:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80036a8:	e00a      	b.n	80036c0 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036aa:	f7fd fb11 	bl	8000cd0 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e138      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 80036c0:	f7ff fb97 	bl	8002df2 <LL_RCC_LSE_IsReady>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0ef      	beq.n	80036aa <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b81      	cmp	r3, #129	@ 0x81
 80036d0:	d003      	beq.n	80036da <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	2b85      	cmp	r3, #133	@ 0x85
 80036d8:	d121      	bne.n	800371e <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036da:	f7fd faf9 	bl	8000cd0 <HAL_GetTick>
 80036de:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80036e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80036f4:	e00a      	b.n	800370c <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f6:	f7fd faeb 	bl	8000cd0 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003704:	4293      	cmp	r3, r2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e112      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800370c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003714:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0ec      	beq.n	80036f6 <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800371c:	e060      	b.n	80037e0 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371e:	f7fd fad7 	bl	8000cd0 <HAL_GetTick>
 8003722:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003724:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003730:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003734:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003738:	e00a      	b.n	8003750 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373a:	f7fd fac9 	bl	8000cd0 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003748:	4293      	cmp	r3, r2
 800374a:	d901      	bls.n	8003750 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e0f0      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003750:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003758:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1ec      	bne.n	800373a <HAL_RCC_OscConfig+0x532>
 8003760:	e03e      	b.n	80037e0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003762:	f7fd fab5 	bl	8000cd0 <HAL_GetTick>
 8003766:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800376c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003770:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003774:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003778:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800377c:	e00a      	b.n	8003794 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800377e:	f7fd faa7 	bl	8000cd0 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	f241 3288 	movw	r2, #5000	@ 0x1388
 800378c:	4293      	cmp	r3, r2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e0ce      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003794:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800379c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1ec      	bne.n	800377e <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a4:	f7fd fa94 	bl	8000cd0 <HAL_GetTick>
 80037a8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037b6:	f023 0301 	bic.w	r3, r3, #1
 80037ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80037be:	e00a      	b.n	80037d6 <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c0:	f7fd fa86 	bl	8000cd0 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e0ad      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 80037d6:	f7ff fb0c 	bl	8002df2 <LL_RCC_LSE_IsReady>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1ef      	bne.n	80037c0 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 80a3 	beq.w	8003930 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	2b0c      	cmp	r3, #12
 80037ee:	d076      	beq.n	80038de <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d14b      	bne.n	8003890 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f8:	f7ff fc62 	bl	80030c0 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fd fa68 	bl	8000cd0 <HAL_GetTick>
 8003800:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fd fa64 	bl	8000cd0 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b0a      	cmp	r3, #10
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e08d      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003816:	f7ff fc61 	bl	80030dc <LL_RCC_PLL_IsReady>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1f1      	bne.n	8003804 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003820:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	4b45      	ldr	r3, [pc, #276]	@ (800393c <HAL_RCC_OscConfig+0x734>)
 8003828:	4013      	ands	r3, r2
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003832:	4311      	orrs	r1, r2
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003838:	0212      	lsls	r2, r2, #8
 800383a:	4311      	orrs	r1, r2
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003840:	4311      	orrs	r1, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003846:	4311      	orrs	r1, r2
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800384c:	430a      	orrs	r2, r1
 800384e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003852:	4313      	orrs	r3, r2
 8003854:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003856:	f7ff fc25 	bl	80030a4 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800385a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003868:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386a:	f7fd fa31 	bl	8000cd0 <HAL_GetTick>
 800386e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003872:	f7fd fa2d 	bl	8000cd0 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b0a      	cmp	r3, #10
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e056      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8003884:	f7ff fc2a 	bl	80030dc <LL_RCC_PLL_IsReady>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f1      	beq.n	8003872 <HAL_RCC_OscConfig+0x66a>
 800388e:	e04f      	b.n	8003930 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003890:	f7ff fc16 	bl	80030c0 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800389e:	f023 0303 	bic.w	r3, r3, #3
 80038a2:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 80038a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038ae:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038b6:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fd fa0a 	bl	8000cd0 <HAL_GetTick>
 80038bc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fd fa06 	bl	8000cd0 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b0a      	cmp	r3, #10
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e02f      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80038d2:	f7ff fc03 	bl	80030dc <LL_RCC_PLL_IsReady>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1f1      	bne.n	80038c0 <HAL_RCC_OscConfig+0x6b8>
 80038dc:	e028      	b.n	8003930 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d101      	bne.n	80038ea <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e023      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	f003 0203 	and.w	r2, r3, #3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d115      	bne.n	800392c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390a:	429a      	cmp	r2, r3
 800390c:	d10e      	bne.n	800392c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003918:	021b      	lsls	r3, r3, #8
 800391a:	429a      	cmp	r2, r3
 800391c:	d106      	bne.n	800392c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003928:	429a      	cmp	r2, r3
 800392a:	d001      	beq.n	8003930 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e000      	b.n	8003932 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	11c1808c 	.word	0x11c1808c

08003940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e12c      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003954:	4b98      	ldr	r3, [pc, #608]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d91b      	bls.n	800399a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003962:	4b95      	ldr	r3, [pc, #596]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f023 0207 	bic.w	r2, r3, #7
 800396a:	4993      	ldr	r1, [pc, #588]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	4313      	orrs	r3, r2
 8003970:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003972:	f7fd f9ad 	bl	8000cd0 <HAL_GetTick>
 8003976:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003978:	e008      	b.n	800398c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800397a:	f7fd f9a9 	bl	8000cd0 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e110      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800398c:	4b8a      	ldr	r3, [pc, #552]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d1ef      	bne.n	800397a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d016      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff fae8 	bl	8002f80 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80039b0:	f7fd f98e 	bl	8000cd0 <HAL_GetTick>
 80039b4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80039b8:	f7fd f98a 	bl	8000cd0 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e0f1      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80039ca:	f7ff fbc5 	bl	8003158 <LL_RCC_IsActiveFlag_HPRE>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0f1      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d016      	beq.n	8003a0e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff fade 	bl	8002fa6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80039ea:	f7fd f971 	bl	8000cd0 <HAL_GetTick>
 80039ee:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80039f0:	e008      	b.n	8003a04 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80039f2:	f7fd f96d 	bl	8000cd0 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e0d4      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003a04:	f7ff fbb9 	bl	800317a <LL_RCC_IsActiveFlag_C2HPRE>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f1      	beq.n	80039f2 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d016      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff fad6 	bl	8002fd0 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a24:	f7fd f954 	bl	8000cd0 <HAL_GetTick>
 8003a28:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a2c:	f7fd f950 	bl	8000cd0 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e0b7      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003a3e:	f7ff fbae 	bl	800319e <LL_RCC_IsActiveFlag_SHDHPRE>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f1      	beq.n	8003a2c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d016      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff facf 	bl	8002ffc <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a5e:	f7fd f937 	bl	8000cd0 <HAL_GetTick>
 8003a62:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a66:	f7fd f933 	bl	8000cd0 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e09a      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a78:	f7ff fba3 	bl	80031c2 <LL_RCC_IsActiveFlag_PPRE1>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f1      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d017      	beq.n	8003abe <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff fac4 	bl	8003022 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a9a:	f7fd f919 	bl	8000cd0 <HAL_GetTick>
 8003a9e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003aa2:	f7fd f915 	bl	8000cd0 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e07c      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003ab4:	f7ff fb96 	bl	80031e4 <LL_RCC_IsActiveFlag_PPRE2>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f1      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d043      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d106      	bne.n	8003ae0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003ad2:	f7ff f93c 	bl	8002d4e <LL_RCC_HSE_IsReady>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d11e      	bne.n	8003b1a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e066      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d106      	bne.n	8003af6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003ae8:	f7ff faf8 	bl	80030dc <LL_RCC_PLL_IsReady>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d113      	bne.n	8003b1a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e05b      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003afe:	f7ff f9d6 	bl	8002eae <LL_RCC_MSI_IsReady>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d108      	bne.n	8003b1a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e050      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003b0c:	f7ff f94c 	bl	8002da8 <LL_RCC_HSI_IsReady>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e049      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff fa10 	bl	8002f44 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b24:	f7fd f8d4 	bl	8000cd0 <HAL_GetTick>
 8003b28:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b2a:	e00a      	b.n	8003b42 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b2c:	f7fd f8d0 	bl	8000cd0 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e035      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b42:	f7ff fa12 	bl	8002f6a <LL_RCC_GetSysClkSource>
 8003b46:	4602      	mov	r2, r0
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d1ec      	bne.n	8003b2c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b52:	4b19      	ldr	r3, [pc, #100]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d21b      	bcs.n	8003b98 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b60:	4b15      	ldr	r3, [pc, #84]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f023 0207 	bic.w	r2, r3, #7
 8003b68:	4913      	ldr	r1, [pc, #76]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b70:	f7fd f8ae 	bl	8000cd0 <HAL_GetTick>
 8003b74:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003b78:	f7fd f8aa 	bl	8000cd0 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e011      	b.n	8003bae <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb8 <HAL_RCC_ClockConfig+0x278>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0307 	and.w	r3, r3, #7
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d1ef      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003b98:	f000 f8b4 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	4a07      	ldr	r2, [pc, #28]	@ (8003bbc <HAL_RCC_ClockConfig+0x27c>)
 8003ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ba2:	4b07      	ldr	r3, [pc, #28]	@ (8003bc0 <HAL_RCC_ClockConfig+0x280>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fd f888 	bl	8000cbc <HAL_InitTick>
 8003bac:	4603      	mov	r3, r0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	58004000 	.word	0x58004000
 8003bbc:	20000000 	.word	0x20000000
 8003bc0:	20000004 	.word	0x20000004

08003bc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bc4:	b590      	push	{r4, r7, lr}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bd2:	f7ff f9ca 	bl	8002f6a <LL_RCC_GetSysClkSource>
 8003bd6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bd8:	f7ff fab3 	bl	8003142 <LL_RCC_PLL_GetMainSource>
 8003bdc:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d005      	beq.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x2c>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b0c      	cmp	r3, #12
 8003be8:	d139      	bne.n	8003c5e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d136      	bne.n	8003c5e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003bf0:	f7ff f96d 	bl	8002ece <LL_RCC_MSI_IsEnabledRangeSelect>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d115      	bne.n	8003c26 <HAL_RCC_GetSysClockFreq+0x62>
 8003bfa:	f7ff f968 	bl	8002ece <LL_RCC_MSI_IsEnabledRangeSelect>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d106      	bne.n	8003c12 <HAL_RCC_GetSysClockFreq+0x4e>
 8003c04:	f7ff f973 	bl	8002eee <LL_RCC_MSI_GetRange>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	0a1b      	lsrs	r3, r3, #8
 8003c0c:	f003 030f 	and.w	r3, r3, #15
 8003c10:	e005      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x5a>
 8003c12:	f7ff f977 	bl	8002f04 <LL_RCC_MSI_GetRangeAfterStandby>
 8003c16:	4603      	mov	r3, r0
 8003c18:	0a1b      	lsrs	r3, r3, #8
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	4a36      	ldr	r2, [pc, #216]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x134>)
 8003c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c24:	e014      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0x8c>
 8003c26:	f7ff f952 	bl	8002ece <LL_RCC_MSI_IsEnabledRangeSelect>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d106      	bne.n	8003c3e <HAL_RCC_GetSysClockFreq+0x7a>
 8003c30:	f7ff f95d 	bl	8002eee <LL_RCC_MSI_GetRange>
 8003c34:	4603      	mov	r3, r0
 8003c36:	091b      	lsrs	r3, r3, #4
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	e005      	b.n	8003c4a <HAL_RCC_GetSysClockFreq+0x86>
 8003c3e:	f7ff f961 	bl	8002f04 <LL_RCC_MSI_GetRangeAfterStandby>
 8003c42:	4603      	mov	r3, r0
 8003c44:	091b      	lsrs	r3, r3, #4
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x134>)
 8003c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c50:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d115      	bne.n	8003c84 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c5c:	e012      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d102      	bne.n	8003c6a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c64:	4b25      	ldr	r3, [pc, #148]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x138>)
 8003c66:	617b      	str	r3, [r7, #20]
 8003c68:	e00c      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d109      	bne.n	8003c84 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003c70:	f7ff f840 	bl	8002cf4 <LL_RCC_HSE_IsEnabledDiv2>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d102      	bne.n	8003c80 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003c7a:	4b20      	ldr	r3, [pc, #128]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x138>)
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	e001      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003c80:	4b1f      	ldr	r3, [pc, #124]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003c82:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c84:	f7ff f971 	bl	8002f6a <LL_RCC_GetSysClkSource>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b0c      	cmp	r3, #12
 8003c8c:	d12f      	bne.n	8003cee <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003c8e:	f7ff fa58 	bl	8003142 <LL_RCC_PLL_GetMainSource>
 8003c92:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d003      	beq.n	8003ca2 <HAL_RCC_GetSysClockFreq+0xde>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d003      	beq.n	8003ca8 <HAL_RCC_GetSysClockFreq+0xe4>
 8003ca0:	e00d      	b.n	8003cbe <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003ca2:	4b16      	ldr	r3, [pc, #88]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x138>)
 8003ca4:	60fb      	str	r3, [r7, #12]
        break;
 8003ca6:	e00d      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003ca8:	f7ff f824 	bl	8002cf4 <LL_RCC_HSE_IsEnabledDiv2>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d102      	bne.n	8003cb8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003cb2:	4b12      	ldr	r3, [pc, #72]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x138>)
 8003cb4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003cb6:	e005      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003cba:	60fb      	str	r3, [r7, #12]
        break;
 8003cbc:	e002      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	60fb      	str	r3, [r7, #12]
        break;
 8003cc2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003cc4:	f7ff fa1b 	bl	80030fe <LL_RCC_PLL_GetN>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	fb03 f402 	mul.w	r4, r3, r2
 8003cd0:	f7ff fa2c 	bl	800312c <LL_RCC_PLL_GetDivider>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	091b      	lsrs	r3, r3, #4
 8003cd8:	3301      	adds	r3, #1
 8003cda:	fbb4 f4f3 	udiv	r4, r4, r3
 8003cde:	f7ff fa1a 	bl	8003116 <LL_RCC_PLL_GetR>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	0f5b      	lsrs	r3, r3, #29
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	fbb4 f3f3 	udiv	r3, r4, r3
 8003cec:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003cee:	697b      	ldr	r3, [r7, #20]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd90      	pop	{r4, r7, pc}
 8003cf8:	0800c2b0 	.word	0x0800c2b0
 8003cfc:	00f42400 	.word	0x00f42400
 8003d00:	01e84800 	.word	0x01e84800

08003d04 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d04:	b598      	push	{r3, r4, r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003d08:	f7ff ff5c 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 8003d0c:	4604      	mov	r4, r0
 8003d0e:	f7ff f99b 	bl	8003048 <LL_RCC_GetAHBPrescaler>
 8003d12:	4603      	mov	r3, r0
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	4a03      	ldr	r2, [pc, #12]	@ (8003d28 <HAL_RCC_GetHCLKFreq+0x24>)
 8003d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d20:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	bd98      	pop	{r3, r4, r7, pc}
 8003d28:	0800c250 	.word	0x0800c250

08003d2c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d2c:	b598      	push	{r3, r4, r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003d30:	f7ff ffe8 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003d34:	4604      	mov	r4, r0
 8003d36:	f7ff f99f 	bl	8003078 <LL_RCC_GetAPB1Prescaler>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	0a1b      	lsrs	r3, r3, #8
 8003d3e:	4a03      	ldr	r2, [pc, #12]	@ (8003d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d44:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	bd98      	pop	{r3, r4, r7, pc}
 8003d4c:	0800c290 	.word	0x0800c290

08003d50 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d50:	b598      	push	{r3, r4, r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003d54:	f7ff ffd6 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003d58:	4604      	mov	r4, r0
 8003d5a:	f7ff f998 	bl	800308e <LL_RCC_GetAPB2Prescaler>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	0adb      	lsrs	r3, r3, #11
 8003d62:	4a03      	ldr	r2, [pc, #12]	@ (8003d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d68:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	bd98      	pop	{r3, r4, r7, pc}
 8003d70:	0800c290 	.word	0x0800c290

08003d74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003d74:	b590      	push	{r4, r7, lr}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	091b      	lsrs	r3, r3, #4
 8003d80:	f003 030f 	and.w	r3, r3, #15
 8003d84:	4a10      	ldr	r2, [pc, #64]	@ (8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d8a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003d8c:	f7ff f967 	bl	800305e <LL_RCC_GetAHB3Prescaler>
 8003d90:	4603      	mov	r3, r0
 8003d92:	091b      	lsrs	r3, r3, #4
 8003d94:	f003 030f 	and.w	r3, r3, #15
 8003d98:	4a0c      	ldr	r2, [pc, #48]	@ (8003dcc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	4a09      	ldr	r2, [pc, #36]	@ (8003dd0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003daa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dae:	0c9c      	lsrs	r4, r3, #18
 8003db0:	f7fe fef8 	bl	8002ba4 <HAL_PWREx_GetVoltageRange>
 8003db4:	4603      	mov	r3, r0
 8003db6:	4619      	mov	r1, r3
 8003db8:	4620      	mov	r0, r4
 8003dba:	f000 f80b 	bl	8003dd4 <RCC_SetFlashLatency>
 8003dbe:	4603      	mov	r3, r0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3714      	adds	r7, #20
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd90      	pop	{r4, r7, pc}
 8003dc8:	0800c2b0 	.word	0x0800c2b0
 8003dcc:	0800c250 	.word	0x0800c250
 8003dd0:	431bde83 	.word	0x431bde83

08003dd4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08e      	sub	sp, #56	@ 0x38
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003dde:	4a3a      	ldr	r2, [pc, #232]	@ (8003ec8 <RCC_SetFlashLatency+0xf4>)
 8003de0:	f107 0320 	add.w	r3, r7, #32
 8003de4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003de8:	6018      	str	r0, [r3, #0]
 8003dea:	3304      	adds	r3, #4
 8003dec:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003dee:	4a37      	ldr	r2, [pc, #220]	@ (8003ecc <RCC_SetFlashLatency+0xf8>)
 8003df0:	f107 0318 	add.w	r3, r7, #24
 8003df4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003df8:	6018      	str	r0, [r3, #0]
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003dfe:	4a34      	ldr	r2, [pc, #208]	@ (8003ed0 <RCC_SetFlashLatency+0xfc>)
 8003e00:	f107 030c 	add.w	r3, r7, #12
 8003e04:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e14:	d11b      	bne.n	8003e4e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003e16:	2300      	movs	r3, #0
 8003e18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e1a:	e014      	b.n	8003e46 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	3338      	adds	r3, #56	@ 0x38
 8003e22:	443b      	add	r3, r7
 8003e24:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d807      	bhi.n	8003e40 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	3338      	adds	r3, #56	@ 0x38
 8003e36:	443b      	add	r3, r7
 8003e38:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003e3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e3e:	e021      	b.n	8003e84 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e42:	3301      	adds	r3, #1
 8003e44:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d9e7      	bls.n	8003e1c <RCC_SetFlashLatency+0x48>
 8003e4c:	e01a      	b.n	8003e84 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003e4e:	2300      	movs	r3, #0
 8003e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e52:	e014      	b.n	8003e7e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	3338      	adds	r3, #56	@ 0x38
 8003e5a:	443b      	add	r3, r7
 8003e5c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003e60:	461a      	mov	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d807      	bhi.n	8003e78 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	3338      	adds	r3, #56	@ 0x38
 8003e6e:	443b      	add	r3, r7
 8003e70:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003e74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e76:	e005      	b.n	8003e84 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d9e7      	bls.n	8003e54 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e84:	4b13      	ldr	r3, [pc, #76]	@ (8003ed4 <RCC_SetFlashLatency+0x100>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f023 0207 	bic.w	r2, r3, #7
 8003e8c:	4911      	ldr	r1, [pc, #68]	@ (8003ed4 <RCC_SetFlashLatency+0x100>)
 8003e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e90:	4313      	orrs	r3, r2
 8003e92:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003e94:	f7fc ff1c 	bl	8000cd0 <HAL_GetTick>
 8003e98:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003e9a:	e008      	b.n	8003eae <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003e9c:	f7fc ff18 	bl	8000cd0 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e007      	b.n	8003ebe <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <RCC_SetFlashLatency+0x100>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d1ef      	bne.n	8003e9c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3738      	adds	r7, #56	@ 0x38
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	0800c10c 	.word	0x0800c10c
 8003ecc:	0800c114 	.word	0x0800c114
 8003ed0:	0800c11c 	.word	0x0800c11c
 8003ed4:	58004000 	.word	0x58004000

08003ed8 <LL_RCC_LSE_IsReady>:
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d101      	bne.n	8003ef0 <LL_RCC_LSE_IsReady+0x18>
 8003eec:	2301      	movs	r3, #1
 8003eee:	e000      	b.n	8003ef2 <LL_RCC_LSE_IsReady+0x1a>
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr

08003efa <LL_RCC_SetUSARTClockSource>:
{
 8003efa:	b480      	push	{r7}
 8003efc:	b083      	sub	sp, #12
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8003f02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f06:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	0c1b      	lsrs	r3, r3, #16
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	401a      	ands	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr

08003f2a <LL_RCC_SetI2SClockSource>:
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b083      	sub	sp, #12
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8003f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f4a:	bf00      	nop
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr

08003f54 <LL_RCC_SetLPUARTClockSource>:
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003f5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f64:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f68:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr

08003f7e <LL_RCC_SetI2CClockSource>:
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	091b      	lsrs	r3, r3, #4
 8003f92:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003f96:	43db      	mvns	r3, r3
 8003f98:	401a      	ands	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	011b      	lsls	r3, r3, #4
 8003f9e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003fa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bc80      	pop	{r7}
 8003fb4:	4770      	bx	lr

08003fb6 <LL_RCC_SetLPTIMClockSource>:
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b083      	sub	sp, #12
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fc2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	0c1b      	lsrs	r3, r3, #16
 8003fca:	041b      	lsls	r3, r3, #16
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	401a      	ands	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	041b      	lsls	r3, r3, #16
 8003fd4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <LL_RCC_SetRNGClockSource>:
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003ffc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr

08004012 <LL_RCC_SetADCClockSource>:
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800401a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800401e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004022:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004026:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4313      	orrs	r3, r2
 800402e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	bc80      	pop	{r7}
 800403a:	4770      	bx	lr

0800403c <LL_RCC_SetRTCClockSource>:
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004044:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800404c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004050:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4313      	orrs	r3, r2
 8004058:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	4770      	bx	lr

08004066 <LL_RCC_GetRTCClockSource>:
{
 8004066:	b480      	push	{r7}
 8004068:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800406a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800406e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8004076:	4618      	mov	r0, r3
 8004078:	46bd      	mov	sp, r7
 800407a:	bc80      	pop	{r7}
 800407c:	4770      	bx	lr

0800407e <LL_RCC_ForceBackupDomainReset>:
{
 800407e:	b480      	push	{r7}
 8004080:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800408e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004092:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004096:	bf00      	nop
 8004098:	46bd      	mov	sp, r7
 800409a:	bc80      	pop	{r7}
 800409c:	4770      	bx	lr

0800409e <LL_RCC_ReleaseBackupDomainReset>:
{
 800409e:	b480      	push	{r7}
 80040a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80040a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040b6:	bf00      	nop
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bc80      	pop	{r7}
 80040bc:	4770      	bx	lr
	...

080040c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80040cc:	2300      	movs	r3, #0
 80040ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80040d0:	2300      	movs	r3, #0
 80040d2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d058      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80040e0:	f7fe fd1e 	bl	8002b20 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040e4:	f7fc fdf4 	bl	8000cd0 <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80040ea:	e009      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ec:	f7fc fdf0 	bl	8000cd0 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d902      	bls.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	74fb      	strb	r3, [r7, #19]
        break;
 80040fe:	e006      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004100:	4b7b      	ldr	r3, [pc, #492]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004108:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800410c:	d1ee      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800410e:	7cfb      	ldrb	r3, [r7, #19]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d13c      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8004114:	f7ff ffa7 	bl	8004066 <LL_RCC_GetRTCClockSource>
 8004118:	4602      	mov	r2, r0
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800411e:	429a      	cmp	r2, r3
 8004120:	d00f      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800412e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004130:	f7ff ffa5 	bl	800407e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004134:	f7ff ffb3 	bl	800409e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004138:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d014      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fc fdc0 	bl	8000cd0 <HAL_GetTick>
 8004150:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8004152:	e00b      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004154:	f7fc fdbc 	bl	8000cd0 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d902      	bls.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	74fb      	strb	r3, [r7, #19]
            break;
 800416a:	e004      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800416c:	f7ff feb4 	bl	8003ed8 <LL_RCC_LSE_IsReady>
 8004170:	4603      	mov	r3, r0
 8004172:	2b01      	cmp	r3, #1
 8004174:	d1ee      	bne.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8004176:	7cfb      	ldrb	r3, [r7, #19]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d105      	bne.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff ff5b 	bl	800403c <LL_RCC_SetRTCClockSource>
 8004186:	e004      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004188:	7cfb      	ldrb	r3, [r7, #19]
 800418a:	74bb      	strb	r3, [r7, #18]
 800418c:	e001      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d004      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fea9 	bl	8003efa <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d004      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff fe9e 	bl	8003efa <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d004      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff fec0 	bl	8003f54 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d004      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7ff fee6 	bl	8003fb6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d004      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7ff fedb 	bl	8003fb6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004208:	2b00      	cmp	r3, #0
 800420a:	d004      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff fed0 	bl	8003fb6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800421e:	2b00      	cmp	r3, #0
 8004220:	d004      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	4618      	mov	r0, r3
 8004228:	f7ff fea9 	bl	8003f7e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004234:	2b00      	cmp	r3, #0
 8004236:	d004      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	4618      	mov	r0, r3
 800423e:	f7ff fe9e 	bl	8003f7e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d004      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff fe93 	bl	8003f7e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0310 	and.w	r3, r3, #16
 8004260:	2b00      	cmp	r3, #0
 8004262:	d011      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	4618      	mov	r0, r3
 800426a:	f7ff fe5e 	bl	8003f2a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004276:	d107      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8004278:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004286:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d010      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff fea5 	bl	8003fe8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d107      	bne.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80042a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042b4:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d011      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff fea3 	bl	8004012 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042d4:	d107      	bne.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80042d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042e4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80042e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3718      	adds	r7, #24
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	58000400 	.word	0x58000400

080042f4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d068      	beq.n	80043d8 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7fc fb1c 	bl	8000958 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004328:	4b2e      	ldr	r3, [pc, #184]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 800432a:	22ca      	movs	r2, #202	@ 0xca
 800432c:	625a      	str	r2, [r3, #36]	@ 0x24
 800432e:	4b2d      	ldr	r3, [pc, #180]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 8004330:	2253      	movs	r2, #83	@ 0x53
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 fa0f 	bl	8004758 <RTC_EnterInitMode>
 800433a:	4603      	mov	r3, r0
 800433c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800433e:	7bfb      	ldrb	r3, [r7, #15]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d13f      	bne.n	80043c4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8004344:	4b27      	ldr	r3, [pc, #156]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	4a26      	ldr	r2, [pc, #152]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 800434a:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800434e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004352:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8004354:	4b23      	ldr	r3, [pc, #140]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 8004356:	699a      	ldr	r2, [r3, #24]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6859      	ldr	r1, [r3, #4]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	4319      	orrs	r1, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	430b      	orrs	r3, r1
 8004368:	491e      	ldr	r1, [pc, #120]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 800436a:	4313      	orrs	r3, r2
 800436c:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	041b      	lsls	r3, r3, #16
 8004378:	491a      	ldr	r1, [pc, #104]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 800437a:	4313      	orrs	r3, r2
 800437c:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800437e:	4b19      	ldr	r3, [pc, #100]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438e:	430b      	orrs	r3, r1
 8004390:	4914      	ldr	r1, [pc, #80]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 8004392:	4313      	orrs	r3, r2
 8004394:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fa12 	bl	80047c0 <RTC_ExitInitMode>
 800439c:	4603      	mov	r3, r0
 800439e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80043a0:	7bfb      	ldrb	r3, [r7, #15]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10e      	bne.n	80043c4 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 80043a6:	4b0f      	ldr	r3, [pc, #60]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a19      	ldr	r1, [r3, #32]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	4319      	orrs	r1, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	430b      	orrs	r3, r1
 80043be:	4909      	ldr	r1, [pc, #36]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043c4:	4b07      	ldr	r3, [pc, #28]	@ (80043e4 <HAL_RTC_Init+0xf0>)
 80043c6:	22ff      	movs	r2, #255	@ 0xff
 80043c8:	625a      	str	r2, [r3, #36]	@ 0x24

    if (status == HAL_OK)
 80043ca:	7bfb      	ldrb	r3, [r7, #15]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d103      	bne.n	80043d8 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	40002800 	.word	0x40002800

080043e8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80043e8:	b590      	push	{r4, r7, lr}
 80043ea:	b087      	sub	sp, #28
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80043f4:	2300      	movs	r3, #0
 80043f6:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d101      	bne.n	8004406 <HAL_RTC_SetAlarm_IT+0x1e>
 8004402:	2302      	movs	r3, #2
 8004404:	e0f3      	b.n	80045ee <HAL_RTC_SetAlarm_IT+0x206>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2202      	movs	r2, #2
 8004412:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8004416:	4b78      	ldr	r3, [pc, #480]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441e:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004426:	d06a      	beq.n	80044fe <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d13a      	bne.n	80044a4 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800442e:	4b72      	ldr	r3, [pc, #456]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2200      	movs	r2, #0
 800443e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	4618      	mov	r0, r3
 800444e:	f000 f9f5 	bl	800483c <RTC_ByteToBcd2>
 8004452:	4603      	mov	r3, r0
 8004454:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	785b      	ldrb	r3, [r3, #1]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 f9ee 	bl	800483c <RTC_ByteToBcd2>
 8004460:	4603      	mov	r3, r0
 8004462:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004464:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	789b      	ldrb	r3, [r3, #2]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f9e6 	bl	800483c <RTC_ByteToBcd2>
 8004470:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004472:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	78db      	ldrb	r3, [r3, #3]
 800447a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800447c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004486:	4618      	mov	r0, r3
 8004488:	f000 f9d8 	bl	800483c <RTC_ByteToBcd2>
 800448c:	4603      	mov	r3, r0
 800448e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004490:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004498:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800449e:	4313      	orrs	r3, r2
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	e02c      	b.n	80044fe <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 80044ac:	d00d      	beq.n	80044ca <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044b6:	d008      	beq.n	80044ca <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80044b8:	4b4f      	ldr	r3, [pc, #316]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d102      	bne.n	80044ca <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2200      	movs	r2, #0
 80044c8:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	785b      	ldrb	r3, [r3, #1]
 80044d4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80044d6:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80044dc:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	78db      	ldrb	r3, [r3, #3]
 80044e2:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80044e4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80044ec:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80044ee:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80044f4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80044fe:	4b3e      	ldr	r3, [pc, #248]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004500:	22ca      	movs	r2, #202	@ 0xca
 8004502:	625a      	str	r2, [r3, #36]	@ 0x24
 8004504:	4b3c      	ldr	r3, [pc, #240]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004506:	2253      	movs	r2, #83	@ 0x53
 8004508:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004512:	d12c      	bne.n	800456e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004514:	4b38      	ldr	r3, [pc, #224]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004516:	699b      	ldr	r3, [r3, #24]
 8004518:	4a37      	ldr	r2, [pc, #220]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 800451a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800451e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004520:	4b35      	ldr	r3, [pc, #212]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004522:	2201      	movs	r2, #1
 8004524:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800452c:	d107      	bne.n	800453e <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	699a      	ldr	r2, [r3, #24]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	4930      	ldr	r1, [pc, #192]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004538:	4313      	orrs	r3, r2
 800453a:	644b      	str	r3, [r1, #68]	@ 0x44
 800453c:	e006      	b.n	800454c <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800453e:	4a2e      	ldr	r2, [pc, #184]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8004544:	4a2c      	ldr	r2, [pc, #176]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800454c:	4a2a      	ldr	r2, [pc, #168]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004558:	f043 0201 	orr.w	r2, r3, #1
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004560:	4b25      	ldr	r3, [pc, #148]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	4a24      	ldr	r2, [pc, #144]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004566:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800456a:	6193      	str	r3, [r2, #24]
 800456c:	e02b      	b.n	80045c6 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800456e:	4b22      	ldr	r3, [pc, #136]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	4a21      	ldr	r2, [pc, #132]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004574:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8004578:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800457a:	4b1f      	ldr	r3, [pc, #124]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 800457c:	2202      	movs	r2, #2
 800457e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004586:	d107      	bne.n	8004598 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	699a      	ldr	r2, [r3, #24]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	4919      	ldr	r1, [pc, #100]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 8004592:	4313      	orrs	r3, r2
 8004594:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004596:	e006      	b.n	80045a6 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8004598:	4a17      	ldr	r2, [pc, #92]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800459e:	4a16      	ldr	r2, [pc, #88]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80045a6:	4a14      	ldr	r2, [pc, #80]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	f043 0202 	orr.w	r2, r3, #2
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80045ba:	4b0f      	ldr	r3, [pc, #60]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	4a0e      	ldr	r2, [pc, #56]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 80045c0:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 80045c4:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80045c6:	4b0d      	ldr	r3, [pc, #52]	@ (80045fc <HAL_RTC_SetAlarm_IT+0x214>)
 80045c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045cc:	4a0b      	ldr	r2, [pc, #44]	@ (80045fc <HAL_RTC_SetAlarm_IT+0x214>)
 80045ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045d2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045d6:	4b08      	ldr	r3, [pc, #32]	@ (80045f8 <HAL_RTC_SetAlarm_IT+0x210>)
 80045d8:	22ff      	movs	r2, #255	@ 0xff
 80045da:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	371c      	adds	r7, #28
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd90      	pop	{r4, r7, pc}
 80045f6:	bf00      	nop
 80045f8:	40002800 	.word	0x40002800
 80045fc:	58000800 	.word	0x58000800

08004600 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <HAL_RTC_DeactivateAlarm+0x18>
 8004614:	2302      	movs	r3, #2
 8004616:	e048      	b.n	80046aa <HAL_RTC_DeactivateAlarm+0xaa>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004628:	4b22      	ldr	r3, [pc, #136]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800462a:	22ca      	movs	r2, #202	@ 0xca
 800462c:	625a      	str	r2, [r3, #36]	@ 0x24
 800462e:	4b21      	ldr	r3, [pc, #132]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004630:	2253      	movs	r2, #83	@ 0x53
 8004632:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800463a:	d115      	bne.n	8004668 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800463c:	4b1d      	ldr	r3, [pc, #116]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	4a1c      	ldr	r2, [pc, #112]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004642:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004646:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8004648:	4b1a      	ldr	r3, [pc, #104]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800464a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464c:	4a19      	ldr	r2, [pc, #100]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800464e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004652:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004658:	f023 0201 	bic.w	r2, r3, #1
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004660:	4b14      	ldr	r3, [pc, #80]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004662:	2201      	movs	r2, #1
 8004664:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004666:	e014      	b.n	8004692 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8004668:	4b12      	ldr	r3, [pc, #72]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	4a11      	ldr	r2, [pc, #68]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800466e:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8004672:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8004674:	4b0f      	ldr	r3, [pc, #60]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004678:	4a0e      	ldr	r2, [pc, #56]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800467a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800467e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004684:	f023 0202 	bic.w	r2, r3, #2
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800468c:	4b09      	ldr	r3, [pc, #36]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800468e:	2202      	movs	r2, #2
 8004690:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004692:	4b08      	ldr	r3, [pc, #32]	@ (80046b4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004694:	22ff      	movs	r2, #255	@ 0xff
 8004696:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr
 80046b4:	40002800 	.word	0x40002800

080046b8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80046c0:	4b11      	ldr	r3, [pc, #68]	@ (8004708 <HAL_RTC_AlarmIRQHandler+0x50>)
 80046c2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c8:	4013      	ands	r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d005      	beq.n	80046e2 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80046d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004708 <HAL_RTC_AlarmIRQHandler+0x50>)
 80046d8:	2201      	movs	r2, #1
 80046da:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7fc fcd0 	bl	8001082 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d005      	beq.n	80046f8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80046ec:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <HAL_RTC_AlarmIRQHandler+0x50>)
 80046ee:	2202      	movs	r2, #2
 80046f0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f94a 	bl	800498c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8004700:	bf00      	nop
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40002800 	.word	0x40002800

0800470c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8004714:	4b0f      	ldr	r3, [pc, #60]	@ (8004754 <HAL_RTC_WaitForSynchro+0x48>)
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	4a0e      	ldr	r2, [pc, #56]	@ (8004754 <HAL_RTC_WaitForSynchro+0x48>)
 800471a:	f023 0320 	bic.w	r3, r3, #32
 800471e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8004720:	f7fc fad6 	bl	8000cd0 <HAL_GetTick>
 8004724:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8004726:	e009      	b.n	800473c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004728:	f7fc fad2 	bl	8000cd0 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004736:	d901      	bls.n	800473c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e006      	b.n	800474a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800473c:	4b05      	ldr	r3, [pc, #20]	@ (8004754 <HAL_RTC_WaitForSynchro+0x48>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f003 0320 	and.w	r3, r3, #32
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0ef      	beq.n	8004728 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	40002800 	.word	0x40002800

08004758 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004764:	4b15      	ldr	r3, [pc, #84]	@ (80047bc <RTC_EnterInitMode+0x64>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d120      	bne.n	80047b2 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004770:	4b12      	ldr	r3, [pc, #72]	@ (80047bc <RTC_EnterInitMode+0x64>)
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	4a11      	ldr	r2, [pc, #68]	@ (80047bc <RTC_EnterInitMode+0x64>)
 8004776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800477a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800477c:	f7fc faa8 	bl	8000cd0 <HAL_GetTick>
 8004780:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004782:	e00d      	b.n	80047a0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004784:	f7fc faa4 	bl	8000cd0 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004792:	d905      	bls.n	80047a0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2203      	movs	r2, #3
 800479c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80047a0:	4b06      	ldr	r3, [pc, #24]	@ (80047bc <RTC_EnterInitMode+0x64>)
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d102      	bne.n	80047b2 <RTC_EnterInitMode+0x5a>
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d1e8      	bne.n	8004784 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	40002800 	.word	0x40002800

080047c0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80047cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004838 <RTC_ExitInitMode+0x78>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4a19      	ldr	r2, [pc, #100]	@ (8004838 <RTC_ExitInitMode+0x78>)
 80047d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047d6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80047d8:	4b17      	ldr	r3, [pc, #92]	@ (8004838 <RTC_ExitInitMode+0x78>)
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	f003 0320 	and.w	r3, r3, #32
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d10c      	bne.n	80047fe <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f7ff ff91 	bl	800470c <HAL_RTC_WaitForSynchro>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d01e      	beq.n	800482e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2203      	movs	r2, #3
 80047f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	73fb      	strb	r3, [r7, #15]
 80047fc:	e017      	b.n	800482e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80047fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004838 <RTC_ExitInitMode+0x78>)
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	4a0d      	ldr	r2, [pc, #52]	@ (8004838 <RTC_ExitInitMode+0x78>)
 8004804:	f023 0320 	bic.w	r3, r3, #32
 8004808:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff ff7e 	bl	800470c <HAL_RTC_WaitForSynchro>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d005      	beq.n	8004822 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2203      	movs	r2, #3
 800481a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004822:	4b05      	ldr	r3, [pc, #20]	@ (8004838 <RTC_ExitInitMode+0x78>)
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	4a04      	ldr	r2, [pc, #16]	@ (8004838 <RTC_ExitInitMode+0x78>)
 8004828:	f043 0320 	orr.w	r3, r3, #32
 800482c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800482e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40002800 	.word	0x40002800

0800483c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800484e:	e005      	b.n	800485c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	3301      	adds	r3, #1
 8004854:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8004856:	7afb      	ldrb	r3, [r7, #11]
 8004858:	3b0a      	subs	r3, #10
 800485a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800485c:	7afb      	ldrb	r3, [r7, #11]
 800485e:	2b09      	cmp	r3, #9
 8004860:	d8f6      	bhi.n	8004850 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	b2db      	uxtb	r3, r3
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	b2da      	uxtb	r2, r3
 800486a:	7afb      	ldrb	r3, [r7, #11]
 800486c:	4313      	orrs	r3, r2
 800486e:	b2db      	uxtb	r3, r3
}
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr
	...

0800487c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800488a:	2b01      	cmp	r3, #1
 800488c:	d101      	bne.n	8004892 <HAL_RTCEx_EnableBypassShadow+0x16>
 800488e:	2302      	movs	r3, #2
 8004890:	e01f      	b.n	80048d2 <HAL_RTCEx_EnableBypassShadow+0x56>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80048a2:	4b0e      	ldr	r3, [pc, #56]	@ (80048dc <HAL_RTCEx_EnableBypassShadow+0x60>)
 80048a4:	22ca      	movs	r2, #202	@ 0xca
 80048a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80048a8:	4b0c      	ldr	r3, [pc, #48]	@ (80048dc <HAL_RTCEx_EnableBypassShadow+0x60>)
 80048aa:	2253      	movs	r2, #83	@ 0x53
 80048ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80048ae:	4b0b      	ldr	r3, [pc, #44]	@ (80048dc <HAL_RTCEx_EnableBypassShadow+0x60>)
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	4a0a      	ldr	r2, [pc, #40]	@ (80048dc <HAL_RTCEx_EnableBypassShadow+0x60>)
 80048b4:	f043 0320 	orr.w	r3, r3, #32
 80048b8:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048ba:	4b08      	ldr	r3, [pc, #32]	@ (80048dc <HAL_RTCEx_EnableBypassShadow+0x60>)
 80048bc:	22ff      	movs	r2, #255	@ 0xff
 80048be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bc80      	pop	{r7}
 80048da:	4770      	bx	lr
 80048dc:	40002800 	.word	0x40002800

080048e0 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d101      	bne.n	80048f6 <HAL_RTCEx_SetSSRU_IT+0x16>
 80048f2:	2302      	movs	r3, #2
 80048f4:	e027      	b.n	8004946 <HAL_RTCEx_SetSSRU_IT+0x66>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2202      	movs	r2, #2
 8004902:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004906:	4b12      	ldr	r3, [pc, #72]	@ (8004950 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004908:	22ca      	movs	r2, #202	@ 0xca
 800490a:	625a      	str	r2, [r3, #36]	@ 0x24
 800490c:	4b10      	ldr	r3, [pc, #64]	@ (8004950 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800490e:	2253      	movs	r2, #83	@ 0x53
 8004910:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8004912:	4b0f      	ldr	r3, [pc, #60]	@ (8004950 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	4a0e      	ldr	r2, [pc, #56]	@ (8004950 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800491c:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800491e:	4b0d      	ldr	r3, [pc, #52]	@ (8004954 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8004920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004924:	4a0b      	ldr	r2, [pc, #44]	@ (8004954 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8004926:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800492a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800492e:	4b08      	ldr	r3, [pc, #32]	@ (8004950 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004930:	22ff      	movs	r2, #255	@ 0xff
 8004932:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr
 8004950:	40002800 	.word	0x40002800
 8004954:	58000800 	.word	0x58000800

08004958 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8004960:	4b09      	ldr	r3, [pc, #36]	@ (8004988 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8004962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004968:	2b00      	cmp	r3, #0
 800496a:	d005      	beq.n	8004978 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800496c:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800496e:	2240      	movs	r2, #64	@ 0x40
 8004970:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7fc fb8f 	bl	8001096 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8004980:	bf00      	nop
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40002800 	.word	0x40002800

0800498c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	bc80      	pop	{r7}
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b087      	sub	sp, #28
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80049ac:	4b07      	ldr	r3, [pc, #28]	@ (80049cc <HAL_RTCEx_BKUPWrite+0x2c>)
 80049ae:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4413      	add	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	601a      	str	r2, [r3, #0]
}
 80049c0:	bf00      	nop
 80049c2:	371c      	adds	r7, #28
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bc80      	pop	{r7}
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	4000b100 	.word	0x4000b100

080049d0 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80049da:	4b07      	ldr	r3, [pc, #28]	@ (80049f8 <HAL_RTCEx_BKUPRead+0x28>)
 80049dc:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4413      	add	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bc80      	pop	{r7}
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	4000b100 	.word	0x4000b100

080049fc <LL_PWR_SetRadioBusyTrigger>:
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8004a04:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004a0c:	4904      	ldr	r1, [pc, #16]	@ (8004a20 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	608b      	str	r3, [r1, #8]
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	58000400 	.word	0x58000400

08004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004a28:	4b05      	ldr	r3, [pc, #20]	@ (8004a40 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2e:	4a04      	ldr	r2, [pc, #16]	@ (8004a40 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004a38:	bf00      	nop
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr
 8004a40:	58000400 	.word	0x58000400

08004a44 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004a48:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4e:	4a04      	ldr	r2, [pc, #16]	@ (8004a60 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004a50:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004a58:	bf00      	nop
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr
 8004a60:	58000400 	.word	0x58000400

08004a64 <LL_PWR_ClearFlag_RFBUSY>:
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8004a68:	4b03      	ldr	r3, [pc, #12]	@ (8004a78 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8004a6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a6e:	619a      	str	r2, [r3, #24]
}
 8004a70:	bf00      	nop
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr
 8004a78:	58000400 	.word	0x58000400

08004a7c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8004a80:	4b06      	ldr	r3, [pc, #24]	@ (8004a9c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8004a82:	695b      	ldr	r3, [r3, #20]
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d101      	bne.n	8004a90 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e000      	b.n	8004a92 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bc80      	pop	{r7}
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	58000400 	.word	0x58000400

08004aa0 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8004aa4:	4b06      	ldr	r3, [pc, #24]	@ (8004ac0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b04      	cmp	r3, #4
 8004aae:	d101      	bne.n	8004ab4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e000      	b.n	8004ab6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bc80      	pop	{r7}
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	58000400 	.word	0x58000400

08004ac4 <LL_RCC_RF_DisableReset>:
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8004ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ad0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ad4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ad8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004adc:	bf00      	nop
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr

08004ae4 <LL_RCC_IsRFUnderReset>:
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8004ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004af0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004af4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004af8:	d101      	bne.n	8004afe <LL_RCC_IsRFUnderReset+0x1a>
 8004afa:	2301      	movs	r3, #1
 8004afc:	e000      	b.n	8004b00 <LL_RCC_IsRFUnderReset+0x1c>
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bc80      	pop	{r7}
 8004b06:	4770      	bx	lr

08004b08 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004b10:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <LL_EXTI_EnableIT_32_63+0x24>)
 8004b12:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004b16:	4905      	ldr	r1, [pc, #20]	@ (8004b2c <LL_EXTI_EnableIT_32_63+0x24>)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	58000800 	.word	0x58000800

08004b30 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	73fb      	strb	r3, [r7, #15]
    return status;
 8004b42:	7bfb      	ldrb	r3, [r7, #15]
 8004b44:	e04b      	b.n	8004bde <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	799b      	ldrb	r3, [r3, #6]
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d105      	bne.n	8004b60 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc f818 	bl	8000b90 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8004b66:	f7ff ffad 	bl	8004ac4 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004be8 <HAL_SUBGHZ_Init+0xb8>)
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	1a9b      	subs	r3, r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	0cdb      	lsrs	r3, r3, #19
 8004b78:	2264      	movs	r2, #100	@ 0x64
 8004b7a:	fb02 f303 	mul.w	r3, r2, r3
 8004b7e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d105      	bne.n	8004b92 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	609a      	str	r2, [r3, #8]
      break;
 8004b90:	e007      	b.n	8004ba2 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	3b01      	subs	r3, #1
 8004b96:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8004b98:	f7ff ffa4 	bl	8004ae4 <LL_RCC_IsRFUnderReset>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1ee      	bne.n	8004b80 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8004ba2:	f7ff ff3f 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8004ba6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004baa:	f7ff ffad 	bl	8004b08 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8004bae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004bb2:	f7ff ff23 	bl	80049fc <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8004bb6:	f7ff ff55 	bl	8004a64 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8004bba:	7bfb      	ldrb	r3, [r7, #15]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10a      	bne.n	8004bd6 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 faa5 	bl	8005114 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	719a      	strb	r2, [r3, #6]

  return status;
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	20000000 	.word	0x20000000

08004bec <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	607a      	str	r2, [r7, #4]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	817b      	strh	r3, [r7, #10]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	799b      	ldrb	r3, [r3, #6]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d14a      	bne.n	8004ca0 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	795b      	ldrb	r3, [r3, #5]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e045      	b.n	8004ca2 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 fb44 	bl	80052b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004c28:	f7ff ff0c 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8004c2c:	210d      	movs	r1, #13
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f000 fa90 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004c34:	897b      	ldrh	r3, [r7, #10]
 8004c36:	0a1b      	lsrs	r3, r3, #8
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fa88 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004c44:	897b      	ldrh	r3, [r7, #10]
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	4619      	mov	r1, r3
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f000 fa82 	bl	8005154 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004c50:	2300      	movs	r3, #0
 8004c52:	82bb      	strh	r3, [r7, #20]
 8004c54:	e00a      	b.n	8004c6c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004c56:	8abb      	ldrh	r3, [r7, #20]
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	4413      	add	r3, r2
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	4619      	mov	r1, r3
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 fa77 	bl	8005154 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004c66:	8abb      	ldrh	r3, [r7, #20]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	82bb      	strh	r3, [r7, #20]
 8004c6c:	8aba      	ldrh	r2, [r7, #20]
 8004c6e:	893b      	ldrh	r3, [r7, #8]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d3f0      	bcc.n	8004c56 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004c74:	f7ff fed6 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f000 fb3d 	bl	80052f8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	75fb      	strb	r3, [r7, #23]
 8004c8a:	e001      	b.n	8004c90 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2201      	movs	r2, #1
 8004c94:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	715a      	strb	r2, [r3, #5]

    return status;
 8004c9c:	7dfb      	ldrb	r3, [r7, #23]
 8004c9e:	e000      	b.n	8004ca2 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004ca0:	2302      	movs	r3, #2
  }
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b088      	sub	sp, #32
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	607a      	str	r2, [r7, #4]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	817b      	strh	r3, [r7, #10]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	799b      	ldrb	r3, [r3, #6]
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d14a      	bne.n	8004d62 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	795b      	ldrb	r3, [r3, #5]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d101      	bne.n	8004cd8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e045      	b.n	8004d64 <HAL_SUBGHZ_ReadRegisters+0xba>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 fae6 	bl	80052b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004ce4:	f7ff feae 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8004ce8:	211d      	movs	r1, #29
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 fa32 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004cf0:	897b      	ldrh	r3, [r7, #10]
 8004cf2:	0a1b      	lsrs	r3, r3, #8
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f000 fa2a 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004d00:	897b      	ldrh	r3, [r7, #10]
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	4619      	mov	r1, r3
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f000 fa24 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fa20 	bl	8005154 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004d14:	2300      	movs	r3, #0
 8004d16:	82fb      	strh	r3, [r7, #22]
 8004d18:	e009      	b.n	8004d2e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004d1a:	69b9      	ldr	r1, [r7, #24]
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 fa6f 	bl	8005200 <SUBGHZSPI_Receive>
      pData++;
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	3301      	adds	r3, #1
 8004d26:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004d28:	8afb      	ldrh	r3, [r7, #22]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	82fb      	strh	r3, [r7, #22]
 8004d2e:	8afa      	ldrh	r2, [r7, #22]
 8004d30:	893b      	ldrh	r3, [r7, #8]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d3f1      	bcc.n	8004d1a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004d36:	f7ff fe75 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 fadc 	bl	80052f8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	77fb      	strb	r3, [r7, #31]
 8004d4c:	e001      	b.n	8004d52 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2201      	movs	r2, #1
 8004d56:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	715a      	strb	r2, [r3, #5]

    return status;
 8004d5e:	7ffb      	ldrb	r3, [r7, #31]
 8004d60:	e000      	b.n	8004d64 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8004d62:	2302      	movs	r3, #2
  }
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3720      	adds	r7, #32
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	607a      	str	r2, [r7, #4]
 8004d76:	461a      	mov	r2, r3
 8004d78:	460b      	mov	r3, r1
 8004d7a:	72fb      	strb	r3, [r7, #11]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	799b      	ldrb	r3, [r3, #6]
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d14a      	bne.n	8004e20 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	795b      	ldrb	r3, [r3, #5]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d101      	bne.n	8004d96 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8004d92:	2302      	movs	r3, #2
 8004d94:	e045      	b.n	8004e22 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 fa87 	bl	80052b0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8004da2:	7afb      	ldrb	r3, [r7, #11]
 8004da4:	2b84      	cmp	r3, #132	@ 0x84
 8004da6:	d002      	beq.n	8004dae <HAL_SUBGHZ_ExecSetCmd+0x42>
 8004da8:	7afb      	ldrb	r3, [r7, #11]
 8004daa:	2b94      	cmp	r3, #148	@ 0x94
 8004dac:	d103      	bne.n	8004db6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2201      	movs	r2, #1
 8004db2:	711a      	strb	r2, [r3, #4]
 8004db4:	e002      	b.n	8004dbc <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004dbc:	f7ff fe42 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004dc0:	7afb      	ldrb	r3, [r7, #11]
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 f9c5 	bl	8005154 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004dca:	2300      	movs	r3, #0
 8004dcc:	82bb      	strh	r3, [r7, #20]
 8004dce:	e00a      	b.n	8004de6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004dd0:	8abb      	ldrh	r3, [r7, #20]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	4619      	mov	r1, r3
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f9ba 	bl	8005154 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004de0:	8abb      	ldrh	r3, [r7, #20]
 8004de2:	3301      	adds	r3, #1
 8004de4:	82bb      	strh	r3, [r7, #20]
 8004de6:	8aba      	ldrh	r2, [r7, #20]
 8004de8:	893b      	ldrh	r3, [r7, #8]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d3f0      	bcc.n	8004dd0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004dee:	f7ff fe19 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8004df2:	7afb      	ldrb	r3, [r7, #11]
 8004df4:	2b84      	cmp	r3, #132	@ 0x84
 8004df6:	d002      	beq.n	8004dfe <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f000 fa7d 	bl	80052f8 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d002      	beq.n	8004e0c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	75fb      	strb	r3, [r7, #23]
 8004e0a:	e001      	b.n	8004e10 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2201      	movs	r2, #1
 8004e14:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	715a      	strb	r2, [r3, #5]

    return status;
 8004e1c:	7dfb      	ldrb	r3, [r7, #23]
 8004e1e:	e000      	b.n	8004e22 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004e20:	2302      	movs	r3, #2
  }
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3718      	adds	r7, #24
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b088      	sub	sp, #32
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	60f8      	str	r0, [r7, #12]
 8004e32:	607a      	str	r2, [r7, #4]
 8004e34:	461a      	mov	r2, r3
 8004e36:	460b      	mov	r3, r1
 8004e38:	72fb      	strb	r3, [r7, #11]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	799b      	ldrb	r3, [r3, #6]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d13d      	bne.n	8004ec8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	795b      	ldrb	r3, [r3, #5]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e038      	b.n	8004eca <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f000 fa26 	bl	80052b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004e64:	f7ff fdee 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004e68:	7afb      	ldrb	r3, [r7, #11]
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f971 	bl	8005154 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004e72:	2100      	movs	r1, #0
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 f96d 	bl	8005154 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	82fb      	strh	r3, [r7, #22]
 8004e7e:	e009      	b.n	8004e94 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004e80:	69b9      	ldr	r1, [r7, #24]
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 f9bc 	bl	8005200 <SUBGHZSPI_Receive>
      pData++;
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004e8e:	8afb      	ldrh	r3, [r7, #22]
 8004e90:	3301      	adds	r3, #1
 8004e92:	82fb      	strh	r3, [r7, #22]
 8004e94:	8afa      	ldrh	r2, [r7, #22]
 8004e96:	893b      	ldrh	r3, [r7, #8]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d3f1      	bcc.n	8004e80 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004e9c:	f7ff fdc2 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f000 fa29 	bl	80052f8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	77fb      	strb	r3, [r7, #31]
 8004eb2:	e001      	b.n	8004eb8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	715a      	strb	r2, [r3, #5]

    return status;
 8004ec4:	7ffb      	ldrb	r3, [r7, #31]
 8004ec6:	e000      	b.n	8004eca <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004ec8:	2302      	movs	r3, #2
  }
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3720      	adds	r7, #32
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b086      	sub	sp, #24
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	60f8      	str	r0, [r7, #12]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	461a      	mov	r2, r3
 8004ede:	460b      	mov	r3, r1
 8004ee0:	72fb      	strb	r3, [r7, #11]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	799b      	ldrb	r3, [r3, #6]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d13e      	bne.n	8004f6e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	795b      	ldrb	r3, [r3, #5]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_SUBGHZ_WriteBuffer+0x2a>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e039      	b.n	8004f70 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2201      	movs	r2, #1
 8004f00:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 f9d4 	bl	80052b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004f08:	f7ff fd9c 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8004f0c:	210e      	movs	r1, #14
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 f920 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004f14:	7afb      	ldrb	r3, [r7, #11]
 8004f16:	4619      	mov	r1, r3
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 f91b 	bl	8005154 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004f1e:	2300      	movs	r3, #0
 8004f20:	82bb      	strh	r3, [r7, #20]
 8004f22:	e00a      	b.n	8004f3a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004f24:	8abb      	ldrh	r3, [r7, #20]
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	4413      	add	r3, r2
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f000 f910 	bl	8005154 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004f34:	8abb      	ldrh	r3, [r7, #20]
 8004f36:	3301      	adds	r3, #1
 8004f38:	82bb      	strh	r3, [r7, #20]
 8004f3a:	8aba      	ldrh	r2, [r7, #20]
 8004f3c:	893b      	ldrh	r3, [r7, #8]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d3f0      	bcc.n	8004f24 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004f42:	f7ff fd6f 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 f9d6 	bl	80052f8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d002      	beq.n	8004f5a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	75fb      	strb	r3, [r7, #23]
 8004f58:	e001      	b.n	8004f5e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2201      	movs	r2, #1
 8004f62:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	715a      	strb	r2, [r3, #5]

    return status;
 8004f6a:	7dfb      	ldrb	r3, [r7, #23]
 8004f6c:	e000      	b.n	8004f70 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004f6e:	2302      	movs	r3, #2
  }
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3718      	adds	r7, #24
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b088      	sub	sp, #32
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	607a      	str	r2, [r7, #4]
 8004f82:	461a      	mov	r2, r3
 8004f84:	460b      	mov	r3, r1
 8004f86:	72fb      	strb	r3, [r7, #11]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	799b      	ldrb	r3, [r3, #6]
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d141      	bne.n	800501e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	795b      	ldrb	r3, [r3, #5]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d101      	bne.n	8004fa6 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	e03c      	b.n	8005020 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 f97f 	bl	80052b0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004fb2:	f7ff fd47 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8004fb6:	211e      	movs	r1, #30
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f8cb 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004fbe:	7afb      	ldrb	r3, [r7, #11]
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 f8c6 	bl	8005154 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004fc8:	2100      	movs	r1, #0
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 f8c2 	bl	8005154 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	82fb      	strh	r3, [r7, #22]
 8004fd4:	e009      	b.n	8004fea <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004fd6:	69b9      	ldr	r1, [r7, #24]
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 f911 	bl	8005200 <SUBGHZSPI_Receive>
      pData++;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004fe4:	8afb      	ldrh	r3, [r7, #22]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	82fb      	strh	r3, [r7, #22]
 8004fea:	8afa      	ldrh	r2, [r7, #22]
 8004fec:	893b      	ldrh	r3, [r7, #8]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d3f1      	bcc.n	8004fd6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004ff2:	f7ff fd17 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f97e 	bl	80052f8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d002      	beq.n	800500a <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	77fb      	strb	r3, [r7, #31]
 8005008:	e001      	b.n	800500e <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800500a:	2300      	movs	r3, #0
 800500c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	715a      	strb	r2, [r3, #5]

    return status;
 800501a:	7ffb      	ldrb	r3, [r7, #31]
 800501c:	e000      	b.n	8005020 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800501e:	2302      	movs	r3, #2
  }
}
 8005020:	4618      	mov	r0, r3
 8005022:	3720      	adds	r7, #32
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8005030:	2300      	movs	r3, #0
 8005032:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8005034:	f107 020c 	add.w	r2, r7, #12
 8005038:	2302      	movs	r3, #2
 800503a:	2112      	movs	r1, #18
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f7ff fef4 	bl	8004e2a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8005042:	7b3b      	ldrb	r3, [r7, #12]
 8005044:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8005046:	89fb      	ldrh	r3, [r7, #14]
 8005048:	021b      	lsls	r3, r3, #8
 800504a:	b21a      	sxth	r2, r3
 800504c:	7b7b      	ldrb	r3, [r7, #13]
 800504e:	b21b      	sxth	r3, r3
 8005050:	4313      	orrs	r3, r2
 8005052:	b21b      	sxth	r3, r3
 8005054:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8005056:	89fb      	ldrh	r3, [r7, #14]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d002      	beq.n	8005066 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f005 fb07 	bl	800a674 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8005066:	89fb      	ldrh	r3, [r7, #14]
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d002      	beq.n	8005076 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f005 fb0d 	bl	800a690 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8005076:	89fb      	ldrh	r3, [r7, #14]
 8005078:	f003 0304 	and.w	r3, r3, #4
 800507c:	2b00      	cmp	r3, #0
 800507e:	d002      	beq.n	8005086 <HAL_SUBGHZ_IRQHandler+0x5e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f005 fb5d 	bl	800a740 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8005086:	89fb      	ldrh	r3, [r7, #14]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <HAL_SUBGHZ_IRQHandler+0x6e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f005 fb63 	bl	800a75c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8005096:	89fb      	ldrh	r3, [r7, #14]
 8005098:	f003 0310 	and.w	r3, r3, #16
 800509c:	2b00      	cmp	r3, #0
 800509e:	d002      	beq.n	80050a6 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f005 fb69 	bl	800a778 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80050a6:	89fb      	ldrh	r3, [r7, #14]
 80050a8:	f003 0320 	and.w	r3, r3, #32
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <HAL_SUBGHZ_IRQHandler+0x8e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f005 fb37 	bl	800a724 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80050b6:	89fb      	ldrh	r3, [r7, #14]
 80050b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <HAL_SUBGHZ_IRQHandler+0x9e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f005 faf3 	bl	800a6ac <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80050c6:	89fb      	ldrh	r3, [r7, #14]
 80050c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00d      	beq.n	80050ec <HAL_SUBGHZ_IRQHandler+0xc4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80050d0:	89fb      	ldrh	r3, [r7, #14]
 80050d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d004      	beq.n	80050e4 <HAL_SUBGHZ_IRQHandler+0xbc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80050da:	2101      	movs	r1, #1
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f005 faf3 	bl	800a6c8 <HAL_SUBGHZ_CADStatusCallback>
 80050e2:	e003      	b.n	80050ec <HAL_SUBGHZ_IRQHandler+0xc4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80050e4:	2100      	movs	r1, #0
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f005 faee 	bl	800a6c8 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80050ec:	89fb      	ldrh	r3, [r7, #14]
 80050ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d002      	beq.n	80050fc <HAL_SUBGHZ_IRQHandler+0xd4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f005 fb04 	bl	800a704 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 80050fc:	f107 020c 	add.w	r2, r7, #12
 8005100:	2302      	movs	r3, #2
 8005102:	2102      	movs	r1, #2
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f7ff fe31 	bl	8004d6c <HAL_SUBGHZ_ExecSetCmd>
}
 800510a:	bf00      	nop
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
	...

08005114 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800511c:	4b0c      	ldr	r3, [pc, #48]	@ (8005150 <SUBGHZSPI_Init+0x3c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a0b      	ldr	r2, [pc, #44]	@ (8005150 <SUBGHZSPI_Init+0x3c>)
 8005122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005126:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8005128:	4a09      	ldr	r2, [pc, #36]	@ (8005150 <SUBGHZSPI_Init+0x3c>)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8005130:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8005132:	4b07      	ldr	r3, [pc, #28]	@ (8005150 <SUBGHZSPI_Init+0x3c>)
 8005134:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8005138:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800513a:	4b05      	ldr	r3, [pc, #20]	@ (8005150 <SUBGHZSPI_Init+0x3c>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a04      	ldr	r2, [pc, #16]	@ (8005150 <SUBGHZSPI_Init+0x3c>)
 8005140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005144:	6013      	str	r3, [r2, #0]
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	bc80      	pop	{r7}
 800514e:	4770      	bx	lr
 8005150:	58010000 	.word	0x58010000

08005154 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	460b      	mov	r3, r1
 800515e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005160:	2300      	movs	r3, #0
 8005162:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005164:	4b23      	ldr	r3, [pc, #140]	@ (80051f4 <SUBGHZSPI_Transmit+0xa0>)
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	4613      	mov	r3, r2
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	0cdb      	lsrs	r3, r3, #19
 8005172:	2264      	movs	r2, #100	@ 0x64
 8005174:	fb02 f303 	mul.w	r3, r2, r3
 8005178:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d105      	bne.n	800518c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	609a      	str	r2, [r3, #8]
      break;
 800518a:	e008      	b.n	800519e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	3b01      	subs	r3, #1
 8005190:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8005192:	4b19      	ldr	r3, [pc, #100]	@ (80051f8 <SUBGHZSPI_Transmit+0xa4>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d1ed      	bne.n	800517a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800519e:	4b17      	ldr	r3, [pc, #92]	@ (80051fc <SUBGHZSPI_Transmit+0xa8>)
 80051a0:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	78fa      	ldrb	r2, [r7, #3]
 80051a6:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80051a8:	4b12      	ldr	r3, [pc, #72]	@ (80051f4 <SUBGHZSPI_Transmit+0xa0>)
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	4613      	mov	r3, r2
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	1a9b      	subs	r3, r3, r2
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	0cdb      	lsrs	r3, r3, #19
 80051b6:	2264      	movs	r2, #100	@ 0x64
 80051b8:	fb02 f303 	mul.w	r3, r2, r3
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d105      	bne.n	80051d0 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	609a      	str	r2, [r3, #8]
      break;
 80051ce:	e008      	b.n	80051e2 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	3b01      	subs	r3, #1
 80051d4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80051d6:	4b08      	ldr	r3, [pc, #32]	@ (80051f8 <SUBGHZSPI_Transmit+0xa4>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d1ed      	bne.n	80051be <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80051e2:	4b05      	ldr	r3, [pc, #20]	@ (80051f8 <SUBGHZSPI_Transmit+0xa4>)
 80051e4:	68db      	ldr	r3, [r3, #12]

  return status;
 80051e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bc80      	pop	{r7}
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	20000000 	.word	0x20000000
 80051f8:	58010000 	.word	0x58010000
 80051fc:	5801000c 	.word	0x5801000c

08005200 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800520a:	2300      	movs	r3, #0
 800520c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800520e:	4b25      	ldr	r3, [pc, #148]	@ (80052a4 <SUBGHZSPI_Receive+0xa4>)
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	4613      	mov	r3, r2
 8005214:	00db      	lsls	r3, r3, #3
 8005216:	1a9b      	subs	r3, r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	0cdb      	lsrs	r3, r3, #19
 800521c:	2264      	movs	r2, #100	@ 0x64
 800521e:	fb02 f303 	mul.w	r3, r2, r3
 8005222:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d105      	bne.n	8005236 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	609a      	str	r2, [r3, #8]
      break;
 8005234:	e008      	b.n	8005248 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	3b01      	subs	r3, #1
 800523a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800523c:	4b1a      	ldr	r3, [pc, #104]	@ (80052a8 <SUBGHZSPI_Receive+0xa8>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b02      	cmp	r3, #2
 8005246:	d1ed      	bne.n	8005224 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8005248:	4b18      	ldr	r3, [pc, #96]	@ (80052ac <SUBGHZSPI_Receive+0xac>)
 800524a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	22ff      	movs	r2, #255	@ 0xff
 8005250:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005252:	4b14      	ldr	r3, [pc, #80]	@ (80052a4 <SUBGHZSPI_Receive+0xa4>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4613      	mov	r3, r2
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	1a9b      	subs	r3, r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	0cdb      	lsrs	r3, r3, #19
 8005260:	2264      	movs	r2, #100	@ 0x64
 8005262:	fb02 f303 	mul.w	r3, r2, r3
 8005266:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d105      	bne.n	800527a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	609a      	str	r2, [r3, #8]
      break;
 8005278:	e008      	b.n	800528c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	3b01      	subs	r3, #1
 800527e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8005280:	4b09      	ldr	r3, [pc, #36]	@ (80052a8 <SUBGHZSPI_Receive+0xa8>)
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b01      	cmp	r3, #1
 800528a:	d1ed      	bne.n	8005268 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800528c:	4b06      	ldr	r3, [pc, #24]	@ (80052a8 <SUBGHZSPI_Receive+0xa8>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	b2da      	uxtb	r2, r3
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	701a      	strb	r2, [r3, #0]

  return status;
 8005296:	7dfb      	ldrb	r3, [r7, #23]
}
 8005298:	4618      	mov	r0, r3
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	20000000 	.word	0x20000000
 80052a8:	58010000 	.word	0x58010000
 80052ac:	5801000c 	.word	0x5801000c

080052b0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	791b      	ldrb	r3, [r3, #4]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d111      	bne.n	80052e4 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80052c0:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <SUBGHZ_CheckDeviceReady+0x44>)
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	4613      	mov	r3, r2
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	4413      	add	r3, r2
 80052ca:	00db      	lsls	r3, r3, #3
 80052cc:	0c1b      	lsrs	r3, r3, #16
 80052ce:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80052d0:	f7ff fbb8 	bl	8004a44 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1f9      	bne.n	80052d4 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80052e0:	f7ff fba0 	bl	8004a24 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f807 	bl	80052f8 <SUBGHZ_WaitOnBusy>
 80052ea:	4603      	mov	r3, r0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	20000000 	.word	0x20000000

080052f8 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8005300:	2300      	movs	r3, #0
 8005302:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8005304:	4b12      	ldr	r3, [pc, #72]	@ (8005350 <SUBGHZ_WaitOnBusy+0x58>)
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	4613      	mov	r3, r2
 800530a:	005b      	lsls	r3, r3, #1
 800530c:	4413      	add	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	0d1b      	lsrs	r3, r3, #20
 8005312:	2264      	movs	r2, #100	@ 0x64
 8005314:	fb02 f303 	mul.w	r3, r2, r3
 8005318:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800531a:	f7ff fbc1 	bl	8004aa0 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800531e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d105      	bne.n	8005332 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2202      	movs	r2, #2
 800532e:	609a      	str	r2, [r3, #8]
      break;
 8005330:	e009      	b.n	8005346 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	3b01      	subs	r3, #1
 8005336:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8005338:	f7ff fba0 	bl	8004a7c <LL_PWR_IsActiveFlag_RFBUSYS>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	4013      	ands	r3, r2
 8005342:	2b01      	cmp	r3, #1
 8005344:	d0e9      	beq.n	800531a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8005346:	7dfb      	ldrb	r3, [r7, #23]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3718      	adds	r7, #24
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	20000000 	.word	0x20000000

08005354 <LL_RCC_GetUSARTClockSource>:
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800535c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005360:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	401a      	ands	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	041b      	lsls	r3, r3, #16
 800536c:	4313      	orrs	r3, r2
}
 800536e:	4618      	mov	r0, r3
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	bc80      	pop	{r7}
 8005376:	4770      	bx	lr

08005378 <LL_RCC_GetLPUARTClockSource>:
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8005380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005384:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4013      	ands	r3, r2
}
 800538c:	4618      	mov	r0, r3
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	bc80      	pop	{r7}
 8005394:	4770      	bx	lr

08005396 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b082      	sub	sp, #8
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d101      	bne.n	80053a8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e042      	b.n	800542e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fb ffd0 	bl	8001360 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2224      	movs	r2, #36	@ 0x24
 80053c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0201 	bic.w	r2, r2, #1
 80053d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 fc4b 	bl	8005c74 <UART_SetConfig>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e022      	b.n	800542e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 feb3 	bl	800615c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005404:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005414:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f042 0201 	orr.w	r2, r2, #1
 8005424:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 ff39 	bl	800629e <UART_CheckIdleState>
 800542c:	4603      	mov	r3, r0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
	...

08005438 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b08a      	sub	sp, #40	@ 0x28
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	4613      	mov	r3, r2
 8005444:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544c:	2b20      	cmp	r3, #32
 800544e:	d142      	bne.n	80054d6 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d002      	beq.n	800545c <HAL_UART_Receive_IT+0x24>
 8005456:	88fb      	ldrh	r3, [r7, #6]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e03b      	b.n	80054d8 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005466:	2b01      	cmp	r3, #1
 8005468:	d101      	bne.n	800546e <HAL_UART_Receive_IT+0x36>
 800546a:	2302      	movs	r3, #2
 800546c:	e034      	b.n	80054d8 <HAL_UART_Receive_IT+0xa0>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a17      	ldr	r2, [pc, #92]	@ (80054e0 <HAL_UART_Receive_IT+0xa8>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d01f      	beq.n	80054c6 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d018      	beq.n	80054c6 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	e853 3f00 	ldrex	r3, [r3]
 80054a0:	613b      	str	r3, [r7, #16]
   return(result);
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	623b      	str	r3, [r7, #32]
 80054b4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	69f9      	ldr	r1, [r7, #28]
 80054b8:	6a3a      	ldr	r2, [r7, #32]
 80054ba:	e841 2300 	strex	r3, r2, [r1]
 80054be:	61bb      	str	r3, [r7, #24]
   return(result);
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1e6      	bne.n	8005494 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 80054c6:	88fb      	ldrh	r3, [r7, #6]
 80054c8:	461a      	mov	r2, r3
 80054ca:	68b9      	ldr	r1, [r7, #8]
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 fff9 	bl	80064c4 <UART_Start_Receive_IT>
 80054d2:	4603      	mov	r3, r0
 80054d4:	e000      	b.n	80054d8 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80054d6:	2302      	movs	r3, #2
  }
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3728      	adds	r7, #40	@ 0x28
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40008000 	.word	0x40008000

080054e4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b08a      	sub	sp, #40	@ 0x28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	4613      	mov	r3, r2
 80054f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054f8:	2b20      	cmp	r3, #32
 80054fa:	d17a      	bne.n	80055f2 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <HAL_UART_Transmit_DMA+0x24>
 8005502:	88fb      	ldrh	r3, [r7, #6]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d101      	bne.n	800550c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e073      	b.n	80055f4 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005512:	2b01      	cmp	r3, #1
 8005514:	d101      	bne.n	800551a <HAL_UART_Transmit_DMA+0x36>
 8005516:	2302      	movs	r3, #2
 8005518:	e06c      	b.n	80055f4 <HAL_UART_Transmit_DMA+0x110>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->pTxBuffPtr  = pData;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	88fa      	ldrh	r2, [r7, #6]
 800552c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	88fa      	ldrh	r2, [r7, #6]
 8005534:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2221      	movs	r2, #33	@ 0x21
 8005544:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    if (huart->hdmatx != NULL)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800554c:	2b00      	cmp	r3, #0
 800554e:	d02c      	beq.n	80055aa <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005554:	4a29      	ldr	r2, [pc, #164]	@ (80055fc <HAL_UART_Transmit_DMA+0x118>)
 8005556:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800555c:	4a28      	ldr	r2, [pc, #160]	@ (8005600 <HAL_UART_Transmit_DMA+0x11c>)
 800555e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005564:	4a27      	ldr	r2, [pc, #156]	@ (8005604 <HAL_UART_Transmit_DMA+0x120>)
 8005566:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800556c:	2200      	movs	r2, #0
 800556e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005578:	4619      	mov	r1, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3328      	adds	r3, #40	@ 0x28
 8005580:	461a      	mov	r2, r3
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	f7fc fc66 	bl	8001e54 <HAL_DMA_Start_IT>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00d      	beq.n	80055aa <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2210      	movs	r2, #16
 8005592:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e024      	b.n	80055f4 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2240      	movs	r2, #64	@ 0x40
 80055b0:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	3308      	adds	r3, #8
 80055c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	e853 3f00 	ldrex	r3, [r3]
 80055c8:	613b      	str	r3, [r7, #16]
   return(result);
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3308      	adds	r3, #8
 80055d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055da:	623a      	str	r2, [r7, #32]
 80055dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055de:	69f9      	ldr	r1, [r7, #28]
 80055e0:	6a3a      	ldr	r2, [r7, #32]
 80055e2:	e841 2300 	strex	r3, r2, [r1]
 80055e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1e5      	bne.n	80055ba <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	e000      	b.n	80055f4 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 80055f2:	2302      	movs	r3, #2
  }
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3728      	adds	r7, #40	@ 0x28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	0800685f 	.word	0x0800685f
 8005600:	080068f9 	.word	0x080068f9
 8005604:	08006915 	.word	0x08006915

08005608 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b0ba      	sub	sp, #232	@ 0xe8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800562e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005632:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005636:	4013      	ands	r3, r2
 8005638:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800563c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005640:	2b00      	cmp	r3, #0
 8005642:	d11b      	bne.n	800567c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005648:	f003 0320 	and.w	r3, r3, #32
 800564c:	2b00      	cmp	r3, #0
 800564e:	d015      	beq.n	800567c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b00      	cmp	r3, #0
 800565a:	d105      	bne.n	8005668 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800565c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005660:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d009      	beq.n	800567c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800566c:	2b00      	cmp	r3, #0
 800566e:	f000 82d6 	beq.w	8005c1e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	4798      	blx	r3
      }
      return;
 800567a:	e2d0      	b.n	8005c1e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800567c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 811f 	beq.w	80058c4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005686:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800568a:	4b8b      	ldr	r3, [pc, #556]	@ (80058b8 <HAL_UART_IRQHandler+0x2b0>)
 800568c:	4013      	ands	r3, r2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d106      	bne.n	80056a0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005692:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005696:	4b89      	ldr	r3, [pc, #548]	@ (80058bc <HAL_UART_IRQHandler+0x2b4>)
 8005698:	4013      	ands	r3, r2
 800569a:	2b00      	cmp	r3, #0
 800569c:	f000 8112 	beq.w	80058c4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80056a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d011      	beq.n	80056d0 <HAL_UART_IRQHandler+0xc8>
 80056ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00b      	beq.n	80056d0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2201      	movs	r2, #1
 80056be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056c6:	f043 0201 	orr.w	r2, r3, #1
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d011      	beq.n	8005700 <HAL_UART_IRQHandler+0xf8>
 80056dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056e0:	f003 0301 	and.w	r3, r3, #1
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00b      	beq.n	8005700 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2202      	movs	r2, #2
 80056ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056f6:	f043 0204 	orr.w	r2, r3, #4
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d011      	beq.n	8005730 <HAL_UART_IRQHandler+0x128>
 800570c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00b      	beq.n	8005730 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2204      	movs	r2, #4
 800571e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005726:	f043 0202 	orr.w	r2, r3, #2
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005734:	f003 0308 	and.w	r3, r3, #8
 8005738:	2b00      	cmp	r3, #0
 800573a:	d017      	beq.n	800576c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800573c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005740:	f003 0320 	and.w	r3, r3, #32
 8005744:	2b00      	cmp	r3, #0
 8005746:	d105      	bne.n	8005754 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005748:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800574c:	4b5a      	ldr	r3, [pc, #360]	@ (80058b8 <HAL_UART_IRQHandler+0x2b0>)
 800574e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00b      	beq.n	800576c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2208      	movs	r2, #8
 800575a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005762:	f043 0208 	orr.w	r2, r3, #8
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800576c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005770:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005774:	2b00      	cmp	r3, #0
 8005776:	d012      	beq.n	800579e <HAL_UART_IRQHandler+0x196>
 8005778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800577c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00c      	beq.n	800579e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800578c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005794:	f043 0220 	orr.w	r2, r3, #32
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 823c 	beq.w	8005c22 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80057aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d013      	beq.n	80057de <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80057b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d105      	bne.n	80057ce <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80057c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d007      	beq.n	80057de <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f2:	2b40      	cmp	r3, #64	@ 0x40
 80057f4:	d005      	beq.n	8005802 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80057f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d04f      	beq.n	80058a2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 ffc6 	bl	8006794 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005812:	2b40      	cmp	r3, #64	@ 0x40
 8005814:	d141      	bne.n	800589a <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	3308      	adds	r3, #8
 800581c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005820:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800582c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005830:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005834:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3308      	adds	r3, #8
 800583e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005842:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005846:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800584e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005852:	e841 2300 	strex	r3, r2, [r1]
 8005856:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800585a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1d9      	bne.n	8005816 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005866:	2b00      	cmp	r3, #0
 8005868:	d013      	beq.n	8005892 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800586e:	4a14      	ldr	r2, [pc, #80]	@ (80058c0 <HAL_UART_IRQHandler+0x2b8>)
 8005870:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005876:	4618      	mov	r0, r3
 8005878:	f7fc fbc8 	bl	800200c <HAL_DMA_Abort_IT>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d017      	beq.n	80058b2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 800588c:	4610      	mov	r0, r2
 800588e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005890:	e00f      	b.n	80058b2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f9d9 	bl	8005c4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005898:	e00b      	b.n	80058b2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f9d5 	bl	8005c4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a0:	e007      	b.n	80058b2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f9d1 	bl	8005c4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 80058b0:	e1b7      	b.n	8005c22 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b2:	bf00      	nop
    return;
 80058b4:	e1b5      	b.n	8005c22 <HAL_UART_IRQHandler+0x61a>
 80058b6:	bf00      	nop
 80058b8:	10000001 	.word	0x10000001
 80058bc:	04000120 	.word	0x04000120
 80058c0:	08006995 	.word	0x08006995

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	f040 814a 	bne.w	8005b62 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80058ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058d2:	f003 0310 	and.w	r3, r3, #16
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 8143 	beq.w	8005b62 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80058dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 813c 	beq.w	8005b62 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2210      	movs	r2, #16
 80058f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058fc:	2b40      	cmp	r3, #64	@ 0x40
 80058fe:	f040 80b5 	bne.w	8005a6c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if (  (nb_remaining_rx_data > 0U)
 800590e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 8187 	beq.w	8005c26 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800591e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005922:	429a      	cmp	r2, r3
 8005924:	f080 817f 	bcs.w	8005c26 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800592e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0320 	and.w	r3, r3, #32
 800593e:	2b00      	cmp	r3, #0
 8005940:	f040 8086 	bne.w	8005a50 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005950:	e853 3f00 	ldrex	r3, [r3]
 8005954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005958:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800595c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005960:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	461a      	mov	r2, r3
 800596a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800596e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005972:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800597a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800597e:	e841 2300 	strex	r3, r2, [r1]
 8005982:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005986:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1da      	bne.n	8005944 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3308      	adds	r3, #8
 8005994:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800599e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80059a0:	f023 0301 	bic.w	r3, r3, #1
 80059a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3308      	adds	r3, #8
 80059ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80059b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80059b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80059ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80059be:	e841 2300 	strex	r3, r2, [r1]
 80059c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80059c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1e1      	bne.n	800598e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3308      	adds	r3, #8
 80059d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80059da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3308      	adds	r3, #8
 80059ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80059ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80059f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80059f6:	e841 2300 	strex	r3, r2, [r1]
 80059fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80059fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1e3      	bne.n	80059ca <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2220      	movs	r2, #32
 8005a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a18:	e853 3f00 	ldrex	r3, [r3]
 8005a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a20:	f023 0310 	bic.w	r3, r3, #16
 8005a24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a3a:	e841 2300 	strex	r3, r2, [r1]
 8005a3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e4      	bne.n	8005a10 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7fc fa80 	bl	8001f50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	4619      	mov	r1, r3
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f8f9 	bl	8005c5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005a6a:	e0dc      	b.n	8005c26 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if (  (huart->RxXferCount > 0U)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 80ce 	beq.w	8005c2a <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 8005a8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f000 80c9 	beq.w	8005c2a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005aac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005aba:	647b      	str	r3, [r7, #68]	@ 0x44
 8005abc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ac0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e4      	bne.n	8005a98 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3308      	adds	r3, #8
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	623b      	str	r3, [r7, #32]
   return(result);
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ae4:	f023 0301 	bic.w	r3, r3, #1
 8005ae8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3308      	adds	r3, #8
 8005af2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005af6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005afe:	e841 2300 	strex	r3, r2, [r1]
 8005b02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1e1      	bne.n	8005ace <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	e853 3f00 	ldrex	r3, [r3]
 8005b2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0310 	bic.w	r3, r3, #16
 8005b32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005b40:	61fb      	str	r3, [r7, #28]
 8005b42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	69b9      	ldr	r1, [r7, #24]
 8005b46:	69fa      	ldr	r2, [r7, #28]
 8005b48:	e841 2300 	strex	r3, r2, [r1]
 8005b4c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e4      	bne.n	8005b1e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b58:	4619      	mov	r1, r3
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f87e 	bl	8005c5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005b60:	e063      	b.n	8005c2a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00e      	beq.n	8005b8c <HAL_UART_IRQHandler+0x584>
 8005b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d008      	beq.n	8005b8c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005b82:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f001 fba3 	bl	80072d0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b8a:	e051      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d014      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d105      	bne.n	8005bb0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005ba4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ba8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d03a      	beq.n	8005c2e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	4798      	blx	r3
    }
    return;
 8005bc0:	e035      	b.n	8005c2e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d009      	beq.n	8005be2 <HAL_UART_IRQHandler+0x5da>
 8005bce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 fef0 	bl	80069c0 <UART_EndTransmit_IT>
    return;
 8005be0:	e026      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d009      	beq.n	8005c02 <HAL_UART_IRQHandler+0x5fa>
 8005bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bf2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f001 fb7a 	bl	80072f4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c00:	e016      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d010      	beq.n	8005c30 <HAL_UART_IRQHandler+0x628>
 8005c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	da0c      	bge.n	8005c30 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f001 fb63 	bl	80072e2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c1c:	e008      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
      return;
 8005c1e:	bf00      	nop
 8005c20:	e006      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
    return;
 8005c22:	bf00      	nop
 8005c24:	e004      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
      return;
 8005c26:	bf00      	nop
 8005c28:	e002      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
      return;
 8005c2a:	bf00      	nop
 8005c2c:	e000      	b.n	8005c30 <HAL_UART_IRQHandler+0x628>
    return;
 8005c2e:	bf00      	nop
  }
}
 8005c30:	37e8      	adds	r7, #232	@ 0xe8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop

08005c38 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c52:	bf00      	nop
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bc80      	pop	{r7}
 8005c5a:	4770      	bx	lr

08005c5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	460b      	mov	r3, r1
 8005c66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bc80      	pop	{r7}
 8005c70:	4770      	bx	lr
	...

08005c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c78:	b08c      	sub	sp, #48	@ 0x30
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	689a      	ldr	r2, [r3, #8]
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	431a      	orrs	r2, r3
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	431a      	orrs	r2, r3
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	4b94      	ldr	r3, [pc, #592]	@ (8005ef4 <UART_SetConfig+0x280>)
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	6812      	ldr	r2, [r2, #0]
 8005caa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cac:	430b      	orrs	r3, r1
 8005cae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	68da      	ldr	r2, [r3, #12]
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a89      	ldr	r2, [pc, #548]	@ (8005ef8 <UART_SetConfig+0x284>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d004      	beq.n	8005ce0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005cea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	6812      	ldr	r2, [r2, #0]
 8005cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cf4:	430b      	orrs	r3, r1
 8005cf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfe:	f023 010f 	bic.w	r1, r3, #15
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a7a      	ldr	r2, [pc, #488]	@ (8005efc <UART_SetConfig+0x288>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d127      	bne.n	8005d68 <UART_SetConfig+0xf4>
 8005d18:	2003      	movs	r0, #3
 8005d1a:	f7ff fb1b 	bl	8005354 <LL_RCC_GetUSARTClockSource>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8005d24:	2b03      	cmp	r3, #3
 8005d26:	d81b      	bhi.n	8005d60 <UART_SetConfig+0xec>
 8005d28:	a201      	add	r2, pc, #4	@ (adr r2, 8005d30 <UART_SetConfig+0xbc>)
 8005d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2e:	bf00      	nop
 8005d30:	08005d41 	.word	0x08005d41
 8005d34:	08005d51 	.word	0x08005d51
 8005d38:	08005d49 	.word	0x08005d49
 8005d3c:	08005d59 	.word	0x08005d59
 8005d40:	2301      	movs	r3, #1
 8005d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d46:	e080      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d4e:	e07c      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005d50:	2304      	movs	r3, #4
 8005d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d56:	e078      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005d58:	2308      	movs	r3, #8
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5e:	e074      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005d60:	2310      	movs	r3, #16
 8005d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d66:	e070      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a64      	ldr	r2, [pc, #400]	@ (8005f00 <UART_SetConfig+0x28c>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d138      	bne.n	8005de4 <UART_SetConfig+0x170>
 8005d72:	200c      	movs	r0, #12
 8005d74:	f7ff faee 	bl	8005354 <LL_RCC_GetUSARTClockSource>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8005d7e:	2b0c      	cmp	r3, #12
 8005d80:	d82c      	bhi.n	8005ddc <UART_SetConfig+0x168>
 8005d82:	a201      	add	r2, pc, #4	@ (adr r2, 8005d88 <UART_SetConfig+0x114>)
 8005d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d88:	08005dbd 	.word	0x08005dbd
 8005d8c:	08005ddd 	.word	0x08005ddd
 8005d90:	08005ddd 	.word	0x08005ddd
 8005d94:	08005ddd 	.word	0x08005ddd
 8005d98:	08005dcd 	.word	0x08005dcd
 8005d9c:	08005ddd 	.word	0x08005ddd
 8005da0:	08005ddd 	.word	0x08005ddd
 8005da4:	08005ddd 	.word	0x08005ddd
 8005da8:	08005dc5 	.word	0x08005dc5
 8005dac:	08005ddd 	.word	0x08005ddd
 8005db0:	08005ddd 	.word	0x08005ddd
 8005db4:	08005ddd 	.word	0x08005ddd
 8005db8:	08005dd5 	.word	0x08005dd5
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dc2:	e042      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dca:	e03e      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005dcc:	2304      	movs	r3, #4
 8005dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dd2:	e03a      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005dd4:	2308      	movs	r3, #8
 8005dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dda:	e036      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005ddc:	2310      	movs	r3, #16
 8005dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005de2:	e032      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a43      	ldr	r2, [pc, #268]	@ (8005ef8 <UART_SetConfig+0x284>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d12a      	bne.n	8005e44 <UART_SetConfig+0x1d0>
 8005dee:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8005df2:	f7ff fac1 	bl	8005378 <LL_RCC_GetLPUARTClockSource>
 8005df6:	4603      	mov	r3, r0
 8005df8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005dfc:	d01a      	beq.n	8005e34 <UART_SetConfig+0x1c0>
 8005dfe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e02:	d81b      	bhi.n	8005e3c <UART_SetConfig+0x1c8>
 8005e04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e08:	d00c      	beq.n	8005e24 <UART_SetConfig+0x1b0>
 8005e0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e0e:	d815      	bhi.n	8005e3c <UART_SetConfig+0x1c8>
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d003      	beq.n	8005e1c <UART_SetConfig+0x1a8>
 8005e14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e18:	d008      	beq.n	8005e2c <UART_SetConfig+0x1b8>
 8005e1a:	e00f      	b.n	8005e3c <UART_SetConfig+0x1c8>
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e22:	e012      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005e24:	2302      	movs	r3, #2
 8005e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e2a:	e00e      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005e2c:	2304      	movs	r3, #4
 8005e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e32:	e00a      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005e34:	2308      	movs	r3, #8
 8005e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e3a:	e006      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e42:	e002      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005e44:	2310      	movs	r3, #16
 8005e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ef8 <UART_SetConfig+0x284>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	f040 80a4 	bne.w	8005f9e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e5a:	2b08      	cmp	r3, #8
 8005e5c:	d823      	bhi.n	8005ea6 <UART_SetConfig+0x232>
 8005e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e64 <UART_SetConfig+0x1f0>)
 8005e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e64:	08005e89 	.word	0x08005e89
 8005e68:	08005ea7 	.word	0x08005ea7
 8005e6c:	08005e91 	.word	0x08005e91
 8005e70:	08005ea7 	.word	0x08005ea7
 8005e74:	08005e97 	.word	0x08005e97
 8005e78:	08005ea7 	.word	0x08005ea7
 8005e7c:	08005ea7 	.word	0x08005ea7
 8005e80:	08005ea7 	.word	0x08005ea7
 8005e84:	08005e9f 	.word	0x08005e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e88:	f7fd ff50 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 8005e8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e8e:	e010      	b.n	8005eb2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e90:	4b1c      	ldr	r3, [pc, #112]	@ (8005f04 <UART_SetConfig+0x290>)
 8005e92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e94:	e00d      	b.n	8005eb2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e96:	f7fd fe95 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 8005e9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e9c:	e009      	b.n	8005eb2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ea2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ea4:	e005      	b.n	8005eb2 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005eb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f000 8137 	beq.w	8006128 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebe:	4a12      	ldr	r2, [pc, #72]	@ (8005f08 <UART_SetConfig+0x294>)
 8005ec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ecc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	4413      	add	r3, r2
 8005ed8:	69ba      	ldr	r2, [r7, #24]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d305      	bcc.n	8005eea <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ee4:	69ba      	ldr	r2, [r7, #24]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d910      	bls.n	8005f0c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ef0:	e11a      	b.n	8006128 <UART_SetConfig+0x4b4>
 8005ef2:	bf00      	nop
 8005ef4:	cfff69f3 	.word	0xcfff69f3
 8005ef8:	40008000 	.word	0x40008000
 8005efc:	40013800 	.word	0x40013800
 8005f00:	40004400 	.word	0x40004400
 8005f04:	00f42400 	.word	0x00f42400
 8005f08:	0800c340 	.word	0x0800c340
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0e:	2200      	movs	r2, #0
 8005f10:	60bb      	str	r3, [r7, #8]
 8005f12:	60fa      	str	r2, [r7, #12]
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f18:	4a8e      	ldr	r2, [pc, #568]	@ (8006154 <UART_SetConfig+0x4e0>)
 8005f1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2200      	movs	r2, #0
 8005f22:	603b      	str	r3, [r7, #0]
 8005f24:	607a      	str	r2, [r7, #4]
 8005f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f2e:	f7fa f92b 	bl	8000188 <__aeabi_uldivmod>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	4610      	mov	r0, r2
 8005f38:	4619      	mov	r1, r3
 8005f3a:	f04f 0200 	mov.w	r2, #0
 8005f3e:	f04f 0300 	mov.w	r3, #0
 8005f42:	020b      	lsls	r3, r1, #8
 8005f44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f48:	0202      	lsls	r2, r0, #8
 8005f4a:	6979      	ldr	r1, [r7, #20]
 8005f4c:	6849      	ldr	r1, [r1, #4]
 8005f4e:	0849      	lsrs	r1, r1, #1
 8005f50:	2000      	movs	r0, #0
 8005f52:	460c      	mov	r4, r1
 8005f54:	4605      	mov	r5, r0
 8005f56:	eb12 0804 	adds.w	r8, r2, r4
 8005f5a:	eb43 0905 	adc.w	r9, r3, r5
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	469a      	mov	sl, r3
 8005f66:	4693      	mov	fp, r2
 8005f68:	4652      	mov	r2, sl
 8005f6a:	465b      	mov	r3, fp
 8005f6c:	4640      	mov	r0, r8
 8005f6e:	4649      	mov	r1, r9
 8005f70:	f7fa f90a 	bl	8000188 <__aeabi_uldivmod>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4613      	mov	r3, r2
 8005f7a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f82:	d308      	bcc.n	8005f96 <UART_SetConfig+0x322>
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f8a:	d204      	bcs.n	8005f96 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6a3a      	ldr	r2, [r7, #32]
 8005f92:	60da      	str	r2, [r3, #12]
 8005f94:	e0c8      	b.n	8006128 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f9c:	e0c4      	b.n	8006128 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fa6:	d168      	bne.n	800607a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8005fa8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d828      	bhi.n	8006002 <UART_SetConfig+0x38e>
 8005fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8005fb8 <UART_SetConfig+0x344>)
 8005fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb6:	bf00      	nop
 8005fb8:	08005fdd 	.word	0x08005fdd
 8005fbc:	08005fe5 	.word	0x08005fe5
 8005fc0:	08005fed 	.word	0x08005fed
 8005fc4:	08006003 	.word	0x08006003
 8005fc8:	08005ff3 	.word	0x08005ff3
 8005fcc:	08006003 	.word	0x08006003
 8005fd0:	08006003 	.word	0x08006003
 8005fd4:	08006003 	.word	0x08006003
 8005fd8:	08005ffb 	.word	0x08005ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fdc:	f7fd fea6 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 8005fe0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fe2:	e014      	b.n	800600e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fe4:	f7fd feb4 	bl	8003d50 <HAL_RCC_GetPCLK2Freq>
 8005fe8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fea:	e010      	b.n	800600e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fec:	4b5a      	ldr	r3, [pc, #360]	@ (8006158 <UART_SetConfig+0x4e4>)
 8005fee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ff0:	e00d      	b.n	800600e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ff2:	f7fd fde7 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 8005ff6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ff8:	e009      	b.n	800600e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006000:	e005      	b.n	800600e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8006002:	2300      	movs	r3, #0
 8006004:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800600c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 8089 	beq.w	8006128 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601a:	4a4e      	ldr	r2, [pc, #312]	@ (8006154 <UART_SetConfig+0x4e0>)
 800601c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006020:	461a      	mov	r2, r3
 8006022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006024:	fbb3 f3f2 	udiv	r3, r3, r2
 8006028:	005a      	lsls	r2, r3, #1
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	085b      	lsrs	r3, r3, #1
 8006030:	441a      	add	r2, r3
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	fbb2 f3f3 	udiv	r3, r2, r3
 800603a:	b29b      	uxth	r3, r3
 800603c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800603e:	6a3b      	ldr	r3, [r7, #32]
 8006040:	2b0f      	cmp	r3, #15
 8006042:	d916      	bls.n	8006072 <UART_SetConfig+0x3fe>
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800604a:	d212      	bcs.n	8006072 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800604c:	6a3b      	ldr	r3, [r7, #32]
 800604e:	b29b      	uxth	r3, r3
 8006050:	f023 030f 	bic.w	r3, r3, #15
 8006054:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006056:	6a3b      	ldr	r3, [r7, #32]
 8006058:	085b      	lsrs	r3, r3, #1
 800605a:	b29b      	uxth	r3, r3
 800605c:	f003 0307 	and.w	r3, r3, #7
 8006060:	b29a      	uxth	r2, r3
 8006062:	8bfb      	ldrh	r3, [r7, #30]
 8006064:	4313      	orrs	r3, r2
 8006066:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	8bfa      	ldrh	r2, [r7, #30]
 800606e:	60da      	str	r2, [r3, #12]
 8006070:	e05a      	b.n	8006128 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006078:	e056      	b.n	8006128 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800607a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800607e:	2b08      	cmp	r3, #8
 8006080:	d827      	bhi.n	80060d2 <UART_SetConfig+0x45e>
 8006082:	a201      	add	r2, pc, #4	@ (adr r2, 8006088 <UART_SetConfig+0x414>)
 8006084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006088:	080060ad 	.word	0x080060ad
 800608c:	080060b5 	.word	0x080060b5
 8006090:	080060bd 	.word	0x080060bd
 8006094:	080060d3 	.word	0x080060d3
 8006098:	080060c3 	.word	0x080060c3
 800609c:	080060d3 	.word	0x080060d3
 80060a0:	080060d3 	.word	0x080060d3
 80060a4:	080060d3 	.word	0x080060d3
 80060a8:	080060cb 	.word	0x080060cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060ac:	f7fd fe3e 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 80060b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060b2:	e014      	b.n	80060de <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060b4:	f7fd fe4c 	bl	8003d50 <HAL_RCC_GetPCLK2Freq>
 80060b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060ba:	e010      	b.n	80060de <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060bc:	4b26      	ldr	r3, [pc, #152]	@ (8006158 <UART_SetConfig+0x4e4>)
 80060be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060c0:	e00d      	b.n	80060de <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060c2:	f7fd fd7f 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 80060c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060c8:	e009      	b.n	80060de <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060d0:	e005      	b.n	80060de <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80060dc:	bf00      	nop
    }

    if (pclk != 0U)
 80060de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d021      	beq.n	8006128 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	4a1a      	ldr	r2, [pc, #104]	@ (8006154 <UART_SetConfig+0x4e0>)
 80060ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060ee:	461a      	mov	r2, r3
 80060f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	085b      	lsrs	r3, r3, #1
 80060fc:	441a      	add	r2, r3
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	fbb2 f3f3 	udiv	r3, r2, r3
 8006106:	b29b      	uxth	r3, r3
 8006108:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	2b0f      	cmp	r3, #15
 800610e:	d908      	bls.n	8006122 <UART_SetConfig+0x4ae>
 8006110:	6a3b      	ldr	r3, [r7, #32]
 8006112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006116:	d204      	bcs.n	8006122 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6a3a      	ldr	r2, [r7, #32]
 800611e:	60da      	str	r2, [r3, #12]
 8006120:	e002      	b.n	8006128 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	2201      	movs	r2, #1
 800612c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2201      	movs	r2, #1
 8006134:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	2200      	movs	r2, #0
 800613c:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2200      	movs	r2, #0
 8006142:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 8006144:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006148:	4618      	mov	r0, r3
 800614a:	3730      	adds	r7, #48	@ 0x30
 800614c:	46bd      	mov	sp, r7
 800614e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006152:	bf00      	nop
 8006154:	0800c340 	.word	0x0800c340
 8006158:	00f42400 	.word	0x00f42400

0800615c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006168:	f003 0301 	and.w	r3, r3, #1
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00a      	beq.n	8006186 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	430a      	orrs	r2, r1
 8006184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00a      	beq.n	80061a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	430a      	orrs	r2, r1
 80061a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00a      	beq.n	80061ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	430a      	orrs	r2, r1
 80061c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ce:	f003 0308 	and.w	r3, r3, #8
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00a      	beq.n	80061ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f0:	f003 0310 	and.w	r3, r3, #16
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00a      	beq.n	800620e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	430a      	orrs	r2, r1
 800620c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00a      	beq.n	8006230 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	430a      	orrs	r2, r1
 800622e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006238:	2b00      	cmp	r3, #0
 800623a:	d01a      	beq.n	8006272 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006256:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800625a:	d10a      	bne.n	8006272 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00a      	beq.n	8006294 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	605a      	str	r2, [r3, #4]
  }
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	bc80      	pop	{r7}
 800629c:	4770      	bx	lr

0800629e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b086      	sub	sp, #24
 80062a2:	af02      	add	r7, sp, #8
 80062a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062ae:	f7fa fd0f 	bl	8000cd0 <HAL_GetTick>
 80062b2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0308 	and.w	r3, r3, #8
 80062be:	2b08      	cmp	r3, #8
 80062c0:	d10e      	bne.n	80062e0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f82f 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e025      	b.n	800632c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0304 	and.w	r3, r3, #4
 80062ea:	2b04      	cmp	r3, #4
 80062ec:	d10e      	bne.n	800630c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062f2:	9300      	str	r3, [sp, #0]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 f819 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e00f      	b.n	800632c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2220      	movs	r2, #32
 8006310:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2220      	movs	r2, #32
 8006318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b09c      	sub	sp, #112	@ 0x70
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	4613      	mov	r3, r2
 8006342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006344:	e0a9      	b.n	800649a <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006346:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800634c:	f000 80a5 	beq.w	800649a <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006350:	f7fa fcbe 	bl	8000cd0 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800635c:	429a      	cmp	r2, r3
 800635e:	d302      	bcc.n	8006366 <UART_WaitOnFlagUntilTimeout+0x32>
 8006360:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006362:	2b00      	cmp	r3, #0
 8006364:	d140      	bne.n	80063e8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800636e:	e853 3f00 	ldrex	r3, [r3]
 8006372:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006376:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800637a:	667b      	str	r3, [r7, #100]	@ 0x64
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	461a      	mov	r2, r3
 8006382:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006384:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006386:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800638a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e6      	bne.n	8006366 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3308      	adds	r3, #8
 800639e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063aa:	f023 0301 	bic.w	r3, r3, #1
 80063ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3308      	adds	r3, #8
 80063b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80063b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80063ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80063be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80063c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e5      	bne.n	8006398 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80063e4:	2303      	movs	r3, #3
 80063e6:	e069      	b.n	80064bc <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d051      	beq.n	800649a <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69db      	ldr	r3, [r3, #28]
 80063fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006404:	d149      	bne.n	800649a <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800640e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006418:	e853 3f00 	ldrex	r3, [r3]
 800641c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800641e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006420:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8006424:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	461a      	mov	r2, r3
 800642c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800642e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006430:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006432:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006434:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006436:	e841 2300 	strex	r3, r2, [r1]
 800643a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800643c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1e6      	bne.n	8006410 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3308      	adds	r3, #8
 8006448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	e853 3f00 	ldrex	r3, [r3]
 8006450:	613b      	str	r3, [r7, #16]
   return(result);
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	f023 0301 	bic.w	r3, r3, #1
 8006458:	66bb      	str	r3, [r7, #104]	@ 0x68
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	3308      	adds	r3, #8
 8006460:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006462:	623a      	str	r2, [r7, #32]
 8006464:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	69f9      	ldr	r1, [r7, #28]
 8006468:	6a3a      	ldr	r2, [r7, #32]
 800646a:	e841 2300 	strex	r3, r2, [r1]
 800646e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1e5      	bne.n	8006442 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2220      	movs	r2, #32
 800647a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2220      	movs	r2, #32
 800648a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e010      	b.n	80064bc <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	69da      	ldr	r2, [r3, #28]
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4013      	ands	r3, r2
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	bf0c      	ite	eq
 80064aa:	2301      	moveq	r3, #1
 80064ac:	2300      	movne	r3, #0
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	79fb      	ldrb	r3, [r7, #7]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	f43f af46 	beq.w	8006346 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3770      	adds	r7, #112	@ 0x70
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b0a3      	sub	sp, #140	@ 0x8c
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	4613      	mov	r3, r2
 80064d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	88fa      	ldrh	r2, [r7, #6]
 80064dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	88fa      	ldrh	r2, [r7, #6]
 80064e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064f6:	d10e      	bne.n	8006516 <UART_Start_Receive_IT+0x52>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d105      	bne.n	800650c <UART_Start_Receive_IT+0x48>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006506:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800650a:	e02d      	b.n	8006568 <UART_Start_Receive_IT+0xa4>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	22ff      	movs	r2, #255	@ 0xff
 8006510:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006514:	e028      	b.n	8006568 <UART_Start_Receive_IT+0xa4>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10d      	bne.n	800653a <UART_Start_Receive_IT+0x76>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d104      	bne.n	8006530 <UART_Start_Receive_IT+0x6c>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	22ff      	movs	r2, #255	@ 0xff
 800652a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800652e:	e01b      	b.n	8006568 <UART_Start_Receive_IT+0xa4>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	227f      	movs	r2, #127	@ 0x7f
 8006534:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006538:	e016      	b.n	8006568 <UART_Start_Receive_IT+0xa4>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006542:	d10d      	bne.n	8006560 <UART_Start_Receive_IT+0x9c>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <UART_Start_Receive_IT+0x92>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	227f      	movs	r2, #127	@ 0x7f
 8006550:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006554:	e008      	b.n	8006568 <UART_Start_Receive_IT+0xa4>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	223f      	movs	r2, #63	@ 0x3f
 800655a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800655e:	e003      	b.n	8006568 <UART_Start_Receive_IT+0xa4>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2222      	movs	r2, #34	@ 0x22
 8006574:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	3308      	adds	r3, #8
 800657e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006580:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006582:	e853 3f00 	ldrex	r3, [r3]
 8006586:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800658a:	f043 0301 	orr.w	r3, r3, #1
 800658e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	3308      	adds	r3, #8
 8006598:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800659c:	673a      	str	r2, [r7, #112]	@ 0x70
 800659e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80065a2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80065a4:	e841 2300 	strex	r3, r2, [r1]
 80065a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80065aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1e3      	bne.n	8006578 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065b8:	d153      	bne.n	8006662 <UART_Start_Receive_IT+0x19e>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80065c0:	88fa      	ldrh	r2, [r7, #6]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d34d      	bcc.n	8006662 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ce:	d107      	bne.n	80065e0 <UART_Start_Receive_IT+0x11c>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d103      	bne.n	80065e0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	4a4a      	ldr	r2, [pc, #296]	@ (8006704 <UART_Start_Receive_IT+0x240>)
 80065dc:	671a      	str	r2, [r3, #112]	@ 0x70
 80065de:	e002      	b.n	80065e6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4a49      	ldr	r2, [pc, #292]	@ (8006708 <UART_Start_Receive_IT+0x244>)
 80065e4:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d01a      	beq.n	800662c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800660a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	461a      	mov	r2, r3
 8006614:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006618:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800661a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800661e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006620:	e841 2300 	strex	r3, r2, [r1]
 8006624:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1e4      	bne.n	80065f6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3308      	adds	r3, #8
 8006632:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006636:	e853 3f00 	ldrex	r3, [r3]
 800663a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800663c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800663e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006642:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	3308      	adds	r3, #8
 800664a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800664c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800664e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006650:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006652:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006654:	e841 2300 	strex	r3, r2, [r1]
 8006658:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800665a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1e5      	bne.n	800662c <UART_Start_Receive_IT+0x168>
 8006660:	e04a      	b.n	80066f8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800666a:	d107      	bne.n	800667c <UART_Start_Receive_IT+0x1b8>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d103      	bne.n	800667c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	4a25      	ldr	r2, [pc, #148]	@ (800670c <UART_Start_Receive_IT+0x248>)
 8006678:	671a      	str	r2, [r3, #112]	@ 0x70
 800667a:	e002      	b.n	8006682 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4a24      	ldr	r2, [pc, #144]	@ (8006710 <UART_Start_Receive_IT+0x24c>)
 8006680:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d019      	beq.n	80066c6 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669a:	e853 3f00 	ldrex	r3, [r3]
 800669e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80066a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	461a      	mov	r2, r3
 80066ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066b2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80066b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066b8:	e841 2300 	strex	r3, r2, [r1]
 80066bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80066be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d1e6      	bne.n	8006692 <UART_Start_Receive_IT+0x1ce>
 80066c4:	e018      	b.n	80066f8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	e853 3f00 	ldrex	r3, [r3]
 80066d2:	613b      	str	r3, [r7, #16]
   return(result);
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	f043 0320 	orr.w	r3, r3, #32
 80066da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	461a      	mov	r2, r3
 80066e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066e4:	623b      	str	r3, [r7, #32]
 80066e6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e8:	69f9      	ldr	r1, [r7, #28]
 80066ea:	6a3a      	ldr	r2, [r7, #32]
 80066ec:	e841 2300 	strex	r3, r2, [r1]
 80066f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1e6      	bne.n	80066c6 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	378c      	adds	r7, #140	@ 0x8c
 80066fe:	46bd      	mov	sp, r7
 8006700:	bc80      	pop	{r7}
 8006702:	4770      	bx	lr
 8006704:	08006fd1 	.word	0x08006fd1
 8006708:	08006cd9 	.word	0x08006cd9
 800670c:	08006b77 	.word	0x08006b77
 8006710:	08006a17 	.word	0x08006a17

08006714 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006714:	b480      	push	{r7}
 8006716:	b08f      	sub	sp, #60	@ 0x3c
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006722:	6a3b      	ldr	r3, [r7, #32]
 8006724:	e853 3f00 	ldrex	r3, [r3]
 8006728:	61fb      	str	r3, [r7, #28]
   return(result);
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006730:	637b      	str	r3, [r7, #52]	@ 0x34
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	461a      	mov	r2, r3
 8006738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800673a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800673c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006740:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006742:	e841 2300 	strex	r3, r2, [r1]
 8006746:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1e6      	bne.n	800671c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	3308      	adds	r3, #8
 8006754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	e853 3f00 	ldrex	r3, [r3]
 800675c:	60bb      	str	r3, [r7, #8]
   return(result);
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006764:	633b      	str	r3, [r7, #48]	@ 0x30
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3308      	adds	r3, #8
 800676c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800676e:	61ba      	str	r2, [r7, #24]
 8006770:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006772:	6979      	ldr	r1, [r7, #20]
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	e841 2300 	strex	r3, r2, [r1]
 800677a:	613b      	str	r3, [r7, #16]
   return(result);
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1e5      	bne.n	800674e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2220      	movs	r2, #32
 8006786:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 800678a:	bf00      	nop
 800678c:	373c      	adds	r7, #60	@ 0x3c
 800678e:	46bd      	mov	sp, r7
 8006790:	bc80      	pop	{r7}
 8006792:	4770      	bx	lr

08006794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006794:	b480      	push	{r7}
 8006796:	b095      	sub	sp, #84	@ 0x54
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067a4:	e853 3f00 	ldrex	r3, [r3]
 80067a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	461a      	mov	r2, r3
 80067b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80067bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067c2:	e841 2300 	strex	r3, r2, [r1]
 80067c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1e6      	bne.n	800679c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	3308      	adds	r3, #8
 80067d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	e853 3f00 	ldrex	r3, [r3]
 80067dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067e4:	f023 0301 	bic.w	r3, r3, #1
 80067e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	3308      	adds	r3, #8
 80067f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067fa:	e841 2300 	strex	r3, r2, [r1]
 80067fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1e3      	bne.n	80067ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800680a:	2b01      	cmp	r3, #1
 800680c:	d118      	bne.n	8006840 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	e853 3f00 	ldrex	r3, [r3]
 800681a:	60bb      	str	r3, [r7, #8]
   return(result);
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f023 0310 	bic.w	r3, r3, #16
 8006822:	647b      	str	r3, [r7, #68]	@ 0x44
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	461a      	mov	r2, r3
 800682a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800682c:	61bb      	str	r3, [r7, #24]
 800682e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006830:	6979      	ldr	r1, [r7, #20]
 8006832:	69ba      	ldr	r2, [r7, #24]
 8006834:	e841 2300 	strex	r3, r2, [r1]
 8006838:	613b      	str	r3, [r7, #16]
   return(result);
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1e6      	bne.n	800680e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2220      	movs	r2, #32
 8006844:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8006854:	bf00      	nop
 8006856:	3754      	adds	r7, #84	@ 0x54
 8006858:	46bd      	mov	sp, r7
 800685a:	bc80      	pop	{r7}
 800685c:	4770      	bx	lr

0800685e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b090      	sub	sp, #64	@ 0x40
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800686a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0320 	and.w	r3, r3, #32
 8006876:	2b00      	cmp	r3, #0
 8006878:	d137      	bne.n	80068ea <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800687a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800687c:	2200      	movs	r2, #0
 800687e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3308      	adds	r3, #8
 8006888:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	623b      	str	r3, [r7, #32]
   return(result);
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006898:	63bb      	str	r3, [r7, #56]	@ 0x38
 800689a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3308      	adds	r3, #8
 80068a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80068a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e5      	bne.n	8006882 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80068cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	461a      	mov	r2, r3
 80068d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d4:	61fb      	str	r3, [r7, #28]
 80068d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d8:	69b9      	ldr	r1, [r7, #24]
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	e841 2300 	strex	r3, r2, [r1]
 80068e0:	617b      	str	r3, [r7, #20]
   return(result);
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1e6      	bne.n	80068b6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80068e8:	e002      	b.n	80068f0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80068ea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80068ec:	f7fa feaa 	bl	8001644 <HAL_UART_TxCpltCallback>
}
 80068f0:	bf00      	nop
 80068f2:	3740      	adds	r7, #64	@ 0x40
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006904:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f7ff f996 	bl	8005c38 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800690c:	bf00      	nop
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006920:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006928:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006930:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800693c:	2b80      	cmp	r3, #128	@ 0x80
 800693e:	d109      	bne.n	8006954 <UART_DMAError+0x40>
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	2b21      	cmp	r3, #33	@ 0x21
 8006944:	d106      	bne.n	8006954 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	2200      	movs	r2, #0
 800694a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800694e:	6978      	ldr	r0, [r7, #20]
 8006950:	f7ff fee0 	bl	8006714 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800695e:	2b40      	cmp	r3, #64	@ 0x40
 8006960:	d109      	bne.n	8006976 <UART_DMAError+0x62>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2b22      	cmp	r3, #34	@ 0x22
 8006966:	d106      	bne.n	8006976 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	2200      	movs	r2, #0
 800696c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006970:	6978      	ldr	r0, [r7, #20]
 8006972:	f7ff ff0f 	bl	8006794 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800697c:	f043 0210 	orr.w	r2, r3, #16
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006986:	6978      	ldr	r0, [r7, #20]
 8006988:	f7ff f95f 	bl	8005c4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800698c:	bf00      	nop
 800698e:	3718      	adds	r7, #24
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b084      	sub	sp, #16
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f7ff f949 	bl	8005c4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069b8:	bf00      	nop
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b088      	sub	sp, #32
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	e853 3f00 	ldrex	r3, [r3]
 80069d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069dc:	61fb      	str	r3, [r7, #28]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	461a      	mov	r2, r3
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	61bb      	str	r3, [r7, #24]
 80069e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ea:	6979      	ldr	r1, [r7, #20]
 80069ec:	69ba      	ldr	r2, [r7, #24]
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	613b      	str	r3, [r7, #16]
   return(result);
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1e6      	bne.n	80069c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7fa fe1b 	bl	8001644 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a0e:	bf00      	nop
 8006a10:	3720      	adds	r7, #32
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006a16:	b580      	push	{r7, lr}
 8006a18:	b096      	sub	sp, #88	@ 0x58
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006a24:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a2e:	2b22      	cmp	r3, #34	@ 0x22
 8006a30:	f040 8095 	bne.w	8006b5e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a3a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a3e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8006a42:	b2d9      	uxtb	r1, r3
 8006a44:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006a48:	b2da      	uxtb	r2, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a4e:	400a      	ands	r2, r1
 8006a50:	b2d2      	uxtb	r2, r2
 8006a52:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a58:	1c5a      	adds	r2, r3, #1
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	3b01      	subs	r3, #1
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d178      	bne.n	8006b6e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a84:	e853 3f00 	ldrex	r3, [r3]
 8006a88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a90:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	461a      	mov	r2, r3
 8006a98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a9c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006aa0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006aa2:	e841 2300 	strex	r3, r2, [r1]
 8006aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1e6      	bne.n	8006a7c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	3308      	adds	r3, #8
 8006ab4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	e853 3f00 	ldrex	r3, [r3]
 8006abc:	623b      	str	r3, [r7, #32]
   return(result);
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	f023 0301 	bic.w	r3, r3, #1
 8006ac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3308      	adds	r3, #8
 8006acc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ace:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ad6:	e841 2300 	strex	r3, r2, [r1]
 8006ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1e5      	bne.n	8006aae <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d12e      	bne.n	8006b56 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	e853 3f00 	ldrex	r3, [r3]
 8006b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f023 0310 	bic.w	r3, r3, #16
 8006b12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b1c:	61fb      	str	r3, [r7, #28]
 8006b1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	69b9      	ldr	r1, [r7, #24]
 8006b22:	69fa      	ldr	r2, [r7, #28]
 8006b24:	e841 2300 	strex	r3, r2, [r1]
 8006b28:	617b      	str	r3, [r7, #20]
   return(result);
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1e6      	bne.n	8006afe <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	69db      	ldr	r3, [r3, #28]
 8006b36:	f003 0310 	and.w	r3, r3, #16
 8006b3a:	2b10      	cmp	r3, #16
 8006b3c:	d103      	bne.n	8006b46 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2210      	movs	r2, #16
 8006b44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f7ff f884 	bl	8005c5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b54:	e00b      	b.n	8006b6e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f7fa fd8a 	bl	8001670 <HAL_UART_RxCpltCallback>
}
 8006b5c:	e007      	b.n	8006b6e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	699a      	ldr	r2, [r3, #24]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f042 0208 	orr.w	r2, r2, #8
 8006b6c:	619a      	str	r2, [r3, #24]
}
 8006b6e:	bf00      	nop
 8006b70:	3758      	adds	r7, #88	@ 0x58
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006b76:	b580      	push	{r7, lr}
 8006b78:	b096      	sub	sp, #88	@ 0x58
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006b84:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b8e:	2b22      	cmp	r3, #34	@ 0x22
 8006b90:	f040 8095 	bne.w	8006cbe <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba2:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006ba4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8006ba8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006bac:	4013      	ands	r3, r2
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bb2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb8:	1c9a      	adds	r2, r3, #2
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d178      	bne.n	8006cce <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006be4:	e853 3f00 	ldrex	r3, [r3]
 8006be8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bfa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bfc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c02:	e841 2300 	strex	r3, r2, [r1]
 8006c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1e6      	bne.n	8006bdc <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	3308      	adds	r3, #8
 8006c14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c16:	6a3b      	ldr	r3, [r7, #32]
 8006c18:	e853 3f00 	ldrex	r3, [r3]
 8006c1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	f023 0301 	bic.w	r3, r3, #1
 8006c24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c36:	e841 2300 	strex	r3, r2, [r1]
 8006c3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1e5      	bne.n	8006c0e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2220      	movs	r2, #32
 8006c46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d12e      	bne.n	8006cb6 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f023 0310 	bic.w	r3, r3, #16
 8006c72:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	461a      	mov	r2, r3
 8006c7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c7c:	61bb      	str	r3, [r7, #24]
 8006c7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6979      	ldr	r1, [r7, #20]
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	613b      	str	r3, [r7, #16]
   return(result);
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e6      	bne.n	8006c5e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	69db      	ldr	r3, [r3, #28]
 8006c96:	f003 0310 	and.w	r3, r3, #16
 8006c9a:	2b10      	cmp	r3, #16
 8006c9c:	d103      	bne.n	8006ca6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2210      	movs	r2, #16
 8006ca4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cac:	4619      	mov	r1, r3
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f7fe ffd4 	bl	8005c5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006cb4:	e00b      	b.n	8006cce <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7fa fcda 	bl	8001670 <HAL_UART_RxCpltCallback>
}
 8006cbc:	e007      	b.n	8006cce <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	699a      	ldr	r2, [r3, #24]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f042 0208 	orr.w	r2, r2, #8
 8006ccc:	619a      	str	r2, [r3, #24]
}
 8006cce:	bf00      	nop
 8006cd0:	3758      	adds	r7, #88	@ 0x58
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
	...

08006cd8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b0a6      	sub	sp, #152	@ 0x98
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006ce6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d0e:	2b22      	cmp	r3, #34	@ 0x22
 8006d10:	f040 814f 	bne.w	8006fb2 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006d1a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006d1e:	e0f6      	b.n	8006f0e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d26:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006d2a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006d2e:	b2d9      	uxtb	r1, r3
 8006d30:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006d34:	b2da      	uxtb	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d3a:	400a      	ands	r2, r1
 8006d3c:	b2d2      	uxtb	r2, r2
 8006d3e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d44:	1c5a      	adds	r2, r3, #1
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	3b01      	subs	r3, #1
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	69db      	ldr	r3, [r3, #28]
 8006d62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006d66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d6a:	f003 0307 	and.w	r3, r3, #7
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d053      	beq.n	8006e1a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006d72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d011      	beq.n	8006da2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006d7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00b      	beq.n	8006da2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d98:	f043 0201 	orr.w	r2, r3, #1
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006da2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d011      	beq.n	8006dd2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006dae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00b      	beq.n	8006dd2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dc8:	f043 0204 	orr.w	r2, r3, #4
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006dd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006dd6:	f003 0304 	and.w	r3, r3, #4
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d011      	beq.n	8006e02 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00b      	beq.n	8006e02 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2204      	movs	r2, #4
 8006df0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006df8:	f043 0202 	orr.w	r2, r3, #2
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d006      	beq.n	8006e1a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f7fe ff1c 	bl	8005c4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d173      	bne.n	8006f0e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e2e:	e853 3f00 	ldrex	r3, [r3]
 8006e32:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006e34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	461a      	mov	r2, r3
 8006e44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e4a:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006e4e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e50:	e841 2300 	strex	r3, r2, [r1]
 8006e54:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006e56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1e4      	bne.n	8006e26 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3308      	adds	r3, #8
 8006e62:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e66:	e853 3f00 	ldrex	r3, [r3]
 8006e6a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e72:	f023 0301 	bic.w	r3, r3, #1
 8006e76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	3308      	adds	r3, #8
 8006e7e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006e80:	657a      	str	r2, [r7, #84]	@ 0x54
 8006e82:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e84:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006e88:	e841 2300 	strex	r3, r2, [r1]
 8006e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1e3      	bne.n	8006e5c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2220      	movs	r2, #32
 8006e98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d12e      	bne.n	8006f08 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eb8:	e853 3f00 	ldrex	r3, [r3]
 8006ebc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec0:	f023 0310 	bic.w	r3, r3, #16
 8006ec4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ece:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ed0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ed4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ed6:	e841 2300 	strex	r3, r2, [r1]
 8006eda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1e6      	bne.n	8006eb0 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	f003 0310 	and.w	r3, r3, #16
 8006eec:	2b10      	cmp	r3, #16
 8006eee:	d103      	bne.n	8006ef8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2210      	movs	r2, #16
 8006ef6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006efe:	4619      	mov	r1, r3
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f7fe feab 	bl	8005c5c <HAL_UARTEx_RxEventCallback>
 8006f06:	e002      	b.n	8006f0e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7fa fbb1 	bl	8001670 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006f0e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d006      	beq.n	8006f24 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8006f16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f47f aefe 	bne.w	8006d20 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f2a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006f2e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d045      	beq.n	8006fc2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f3c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d23e      	bcs.n	8006fc2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	3308      	adds	r3, #8
 8006f4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	6a3b      	ldr	r3, [r7, #32]
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3308      	adds	r3, #8
 8006f62:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006f64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e5      	bne.n	8006f44 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a14      	ldr	r2, [pc, #80]	@ (8006fcc <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8006f7c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	e853 3f00 	ldrex	r3, [r3]
 8006f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f043 0320 	orr.w	r3, r3, #32
 8006f92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f9c:	61bb      	str	r3, [r7, #24]
 8006f9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa0:	6979      	ldr	r1, [r7, #20]
 8006fa2:	69ba      	ldr	r2, [r7, #24]
 8006fa4:	e841 2300 	strex	r3, r2, [r1]
 8006fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1e6      	bne.n	8006f7e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006fb0:	e007      	b.n	8006fc2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	699a      	ldr	r2, [r3, #24]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f042 0208 	orr.w	r2, r2, #8
 8006fc0:	619a      	str	r2, [r3, #24]
}
 8006fc2:	bf00      	nop
 8006fc4:	3798      	adds	r7, #152	@ 0x98
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	08006a17 	.word	0x08006a17

08006fd0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b0a8      	sub	sp, #160	@ 0xa0
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006fde:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	69db      	ldr	r3, [r3, #28]
 8006fe8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007006:	2b22      	cmp	r3, #34	@ 0x22
 8007008:	f040 8153 	bne.w	80072b2 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007012:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007016:	e0fa      	b.n	800720e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007026:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800702a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 800702e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8007032:	4013      	ands	r3, r2
 8007034:	b29a      	uxth	r2, r3
 8007036:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800703a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007040:	1c9a      	adds	r2, r3, #2
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800704c:	b29b      	uxth	r3, r3
 800704e:	3b01      	subs	r3, #1
 8007050:	b29a      	uxth	r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007062:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007066:	f003 0307 	and.w	r3, r3, #7
 800706a:	2b00      	cmp	r3, #0
 800706c:	d053      	beq.n	8007116 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800706e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	2b00      	cmp	r3, #0
 8007078:	d011      	beq.n	800709e <UART_RxISR_16BIT_FIFOEN+0xce>
 800707a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800707e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00b      	beq.n	800709e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2201      	movs	r2, #1
 800708c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007094:	f043 0201 	orr.w	r2, r3, #1
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800709e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d011      	beq.n	80070ce <UART_RxISR_16BIT_FIFOEN+0xfe>
 80070aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00b      	beq.n	80070ce <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2202      	movs	r2, #2
 80070bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070c4:	f043 0204 	orr.w	r2, r3, #4
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070d2:	f003 0304 	and.w	r3, r3, #4
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d011      	beq.n	80070fe <UART_RxISR_16BIT_FIFOEN+0x12e>
 80070da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80070de:	f003 0301 	and.w	r3, r3, #1
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00b      	beq.n	80070fe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2204      	movs	r2, #4
 80070ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070f4:	f043 0202 	orr.w	r2, r3, #2
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007104:	2b00      	cmp	r3, #0
 8007106:	d006      	beq.n	8007116 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7fe fd9e 	bl	8005c4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800711c:	b29b      	uxth	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	d175      	bne.n	800720e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800712a:	e853 3f00 	ldrex	r3, [r3]
 800712e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007130:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007132:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007136:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	461a      	mov	r2, r3
 8007140:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007144:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007146:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800714a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800714c:	e841 2300 	strex	r3, r2, [r1]
 8007150:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007152:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1e4      	bne.n	8007122 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3308      	adds	r3, #8
 800715e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007168:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800716a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800716e:	f023 0301 	bic.w	r3, r3, #1
 8007172:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	3308      	adds	r3, #8
 800717c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007180:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007182:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007184:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007186:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007188:	e841 2300 	strex	r3, r2, [r1]
 800718c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800718e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1e1      	bne.n	8007158 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2220      	movs	r2, #32
 8007198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d12e      	bne.n	8007208 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071c0:	f023 0310 	bic.w	r3, r3, #16
 80071c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	461a      	mov	r2, r3
 80071cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80071ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80071d0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1e6      	bne.n	80071b0 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69db      	ldr	r3, [r3, #28]
 80071e8:	f003 0310 	and.w	r3, r3, #16
 80071ec:	2b10      	cmp	r3, #16
 80071ee:	d103      	bne.n	80071f8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2210      	movs	r2, #16
 80071f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80071fe:	4619      	mov	r1, r3
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f7fe fd2b 	bl	8005c5c <HAL_UARTEx_RxEventCallback>
 8007206:	e002      	b.n	800720e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7fa fa31 	bl	8001670 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800720e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007212:	2b00      	cmp	r3, #0
 8007214:	d006      	beq.n	8007224 <UART_RxISR_16BIT_FIFOEN+0x254>
 8007216:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800721a:	f003 0320 	and.w	r3, r3, #32
 800721e:	2b00      	cmp	r3, #0
 8007220:	f47f aefa 	bne.w	8007018 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800722a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800722e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8007232:	2b00      	cmp	r3, #0
 8007234:	d045      	beq.n	80072c2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800723c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8007240:	429a      	cmp	r2, r3
 8007242:	d23e      	bcs.n	80072c2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3308      	adds	r3, #8
 800724a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	e853 3f00 	ldrex	r3, [r3]
 8007252:	623b      	str	r3, [r7, #32]
   return(result);
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800725a:	677b      	str	r3, [r7, #116]	@ 0x74
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	3308      	adds	r3, #8
 8007262:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007264:	633a      	str	r2, [r7, #48]	@ 0x30
 8007266:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007268:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800726a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800726c:	e841 2300 	strex	r3, r2, [r1]
 8007270:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1e5      	bne.n	8007244 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a14      	ldr	r2, [pc, #80]	@ (80072cc <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800727c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	e853 3f00 	ldrex	r3, [r3]
 800728a:	60fb      	str	r3, [r7, #12]
   return(result);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f043 0320 	orr.w	r3, r3, #32
 8007292:	673b      	str	r3, [r7, #112]	@ 0x70
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	461a      	mov	r2, r3
 800729a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800729c:	61fb      	str	r3, [r7, #28]
 800729e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a0:	69b9      	ldr	r1, [r7, #24]
 80072a2:	69fa      	ldr	r2, [r7, #28]
 80072a4:	e841 2300 	strex	r3, r2, [r1]
 80072a8:	617b      	str	r3, [r7, #20]
   return(result);
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1e6      	bne.n	800727e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80072b0:	e007      	b.n	80072c2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	699a      	ldr	r2, [r3, #24]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f042 0208 	orr.w	r2, r2, #8
 80072c0:	619a      	str	r2, [r3, #24]
}
 80072c2:	bf00      	nop
 80072c4:	37a0      	adds	r7, #160	@ 0xa0
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	08006b77 	.word	0x08006b77

080072d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	bc80      	pop	{r7}
 80072e0:	4770      	bx	lr

080072e2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80072ea:	bf00      	nop
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bc80      	pop	{r7}
 80072f2:	4770      	bx	lr

080072f4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80072fc:	bf00      	nop
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	bc80      	pop	{r7}
 8007304:	4770      	bx	lr

08007306 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b088      	sub	sp, #32
 800730a:	af02      	add	r7, sp, #8
 800730c:	60f8      	str	r0, [r7, #12]
 800730e:	1d3b      	adds	r3, r7, #4
 8007310:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8007314:	2300      	movs	r3, #0
 8007316:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800731e:	2b01      	cmp	r3, #1
 8007320:	d101      	bne.n	8007326 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8007322:	2302      	movs	r3, #2
 8007324:	e046      	b.n	80073b4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2201      	movs	r2, #1
 800732a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2224      	movs	r2, #36	@ 0x24
 8007332:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f022 0201 	bic.w	r2, r2, #1
 8007344:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	430a      	orrs	r2, r1
 8007358:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d105      	bne.n	800736c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8007360:	1d3b      	adds	r3, r7, #4
 8007362:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f000 f911 	bl	800758e <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 0201 	orr.w	r2, r2, #1
 800737a:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800737c:	f7f9 fca8 	bl	8000cd0 <HAL_GetTick>
 8007380:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007382:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	2200      	movs	r2, #0
 800738c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f7fe ffcf 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d002      	beq.n	80073a2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800739c:	2303      	movs	r3, #3
 800739e:	75fb      	strb	r3, [r7, #23]
 80073a0:	e003      	b.n	80073aa <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return status;
 80073b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3718      	adds	r7, #24
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 80073bc:	b480      	push	{r7}
 80073be:	b089      	sub	sp, #36	@ 0x24
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_UARTEx_EnableStopMode+0x16>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e021      	b.n	8007416 <HAL_UARTEx_EnableStopMode+0x5a>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	e853 3f00 	ldrex	r3, [r3]
 80073e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f043 0302 	orr.w	r3, r3, #2
 80073ee:	61fb      	str	r3, [r7, #28]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	461a      	mov	r2, r3
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	61bb      	str	r3, [r7, #24]
 80073fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fc:	6979      	ldr	r1, [r7, #20]
 80073fe:	69ba      	ldr	r2, [r7, #24]
 8007400:	e841 2300 	strex	r3, r2, [r1]
 8007404:	613b      	str	r3, [r7, #16]
   return(result);
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1e6      	bne.n	80073da <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	3724      	adds	r7, #36	@ 0x24
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr

08007420 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800742e:	2b01      	cmp	r3, #1
 8007430:	d101      	bne.n	8007436 <HAL_UARTEx_EnableFifoMode+0x16>
 8007432:	2302      	movs	r3, #2
 8007434:	e02b      	b.n	800748e <HAL_UARTEx_EnableFifoMode+0x6e>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2201      	movs	r2, #1
 800743a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2224      	movs	r2, #36	@ 0x24
 8007442:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0201 	bic.w	r2, r2, #1
 800745c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007464:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800746c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f8ac 	bl	80075d4 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2220      	movs	r2, #32
 8007480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
 800749e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d101      	bne.n	80074ae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80074aa:	2302      	movs	r3, #2
 80074ac:	e02d      	b.n	800750a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2224      	movs	r2, #36	@ 0x24
 80074ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0201 	bic.w	r2, r2, #1
 80074d4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 f872 	bl	80075d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2220      	movs	r2, #32
 80074fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007512:	b580      	push	{r7, lr}
 8007514:	b084      	sub	sp, #16
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
 800751a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007522:	2b01      	cmp	r3, #1
 8007524:	d101      	bne.n	800752a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007526:	2302      	movs	r3, #2
 8007528:	e02d      	b.n	8007586 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2224      	movs	r2, #36	@ 0x24
 8007536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0201 	bic.w	r2, r2, #1
 8007550:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	430a      	orrs	r2, r1
 8007564:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f834 	bl	80075d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800758e:	b480      	push	{r7}
 8007590:	b085      	sub	sp, #20
 8007592:	af00      	add	r7, sp, #0
 8007594:	60f8      	str	r0, [r7, #12]
 8007596:	1d3b      	adds	r3, r7, #4
 8007598:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f023 0210 	bic.w	r2, r3, #16
 80075a6:	893b      	ldrh	r3, [r7, #8]
 80075a8:	4619      	mov	r1, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 80075bc:	7abb      	ldrb	r3, [r7, #10]
 80075be:	061a      	lsls	r2, r3, #24
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	430a      	orrs	r2, r1
 80075c6:	605a      	str	r2, [r3, #4]
}
 80075c8:	bf00      	nop
 80075ca:	3714      	adds	r7, #20
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bc80      	pop	{r7}
 80075d0:	4770      	bx	lr
	...

080075d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d108      	bne.n	80075f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80075f4:	e031      	b.n	800765a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80075f6:	2308      	movs	r3, #8
 80075f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80075fa:	2308      	movs	r3, #8
 80075fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	0e5b      	lsrs	r3, r3, #25
 8007606:	b2db      	uxtb	r3, r3
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	0f5b      	lsrs	r3, r3, #29
 8007616:	b2db      	uxtb	r3, r3
 8007618:	f003 0307 	and.w	r3, r3, #7
 800761c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800761e:	7bbb      	ldrb	r3, [r7, #14]
 8007620:	7b3a      	ldrb	r2, [r7, #12]
 8007622:	4910      	ldr	r1, [pc, #64]	@ (8007664 <UARTEx_SetNbDataToProcess+0x90>)
 8007624:	5c8a      	ldrb	r2, [r1, r2]
 8007626:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800762a:	7b3a      	ldrb	r2, [r7, #12]
 800762c:	490e      	ldr	r1, [pc, #56]	@ (8007668 <UARTEx_SetNbDataToProcess+0x94>)
 800762e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007630:	fb93 f3f2 	sdiv	r3, r3, r2
 8007634:	b29a      	uxth	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800763c:	7bfb      	ldrb	r3, [r7, #15]
 800763e:	7b7a      	ldrb	r2, [r7, #13]
 8007640:	4908      	ldr	r1, [pc, #32]	@ (8007664 <UARTEx_SetNbDataToProcess+0x90>)
 8007642:	5c8a      	ldrb	r2, [r1, r2]
 8007644:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007648:	7b7a      	ldrb	r2, [r7, #13]
 800764a:	4907      	ldr	r1, [pc, #28]	@ (8007668 <UARTEx_SetNbDataToProcess+0x94>)
 800764c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800764e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007652:	b29a      	uxth	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800765a:	bf00      	nop
 800765c:	3714      	adds	r7, #20
 800765e:	46bd      	mov	sp, r7
 8007660:	bc80      	pop	{r7}
 8007662:	4770      	bx	lr
 8007664:	0800c358 	.word	0x0800c358
 8007668:	0800c360 	.word	0x0800c360

0800766c <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af02      	add	r7, sp, #8
 8007672:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8007674:	4a24      	ldr	r2, [pc, #144]	@ (8007708 <RadioInit+0x9c>)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 800767a:	4b24      	ldr	r3, [pc, #144]	@ (800770c <RadioInit+0xa0>)
 800767c:	2200      	movs	r2, #0
 800767e:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8007680:	4b22      	ldr	r3, [pc, #136]	@ (800770c <RadioInit+0xa0>)
 8007682:	2200      	movs	r2, #0
 8007684:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8007686:	4b21      	ldr	r3, [pc, #132]	@ (800770c <RadioInit+0xa0>)
 8007688:	2200      	movs	r2, #0
 800768a:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800768c:	4b1f      	ldr	r3, [pc, #124]	@ (800770c <RadioInit+0xa0>)
 800768e:	2200      	movs	r2, #0
 8007690:	659a      	str	r2, [r3, #88]	@ 0x58

    SUBGRF_Init( RadioOnDioIrq );
 8007692:	481f      	ldr	r0, [pc, #124]	@ (8007710 <RadioInit+0xa4>)
 8007694:	f001 ff88 	bl	80095a8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8007698:	4b1c      	ldr	r3, [pc, #112]	@ (800770c <RadioInit+0xa0>)
 800769a:	2200      	movs	r2, #0
 800769c:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 800769e:	4b1b      	ldr	r3, [pc, #108]	@ (800770c <RadioInit+0xa0>)
 80076a0:	2200      	movs	r2, #0
 80076a2:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 80076a4:	f002 fa18 	bl	8009ad8 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80076a8:	2100      	movs	r1, #0
 80076aa:	2000      	movs	r0, #0
 80076ac:	f002 fde0 	bl	800a270 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 80076b0:	2204      	movs	r2, #4
 80076b2:	2100      	movs	r1, #0
 80076b4:	2001      	movs	r0, #1
 80076b6:	f002 fb9d 	bl	8009df4 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80076ba:	2300      	movs	r3, #0
 80076bc:	2200      	movs	r2, #0
 80076be:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80076c2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80076c6:	f002 facd 	bl	8009c64 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 80076ca:	f000 fe83 	bl	80083d4 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 80076ce:	2300      	movs	r3, #0
 80076d0:	9300      	str	r3, [sp, #0]
 80076d2:	4b10      	ldr	r3, [pc, #64]	@ (8007714 <RadioInit+0xa8>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	f04f 31ff 	mov.w	r1, #4294967295
 80076da:	480f      	ldr	r0, [pc, #60]	@ (8007718 <RadioInit+0xac>)
 80076dc:	f003 ffc4 	bl	800b668 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 80076e0:	2300      	movs	r3, #0
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	4b0d      	ldr	r3, [pc, #52]	@ (800771c <RadioInit+0xb0>)
 80076e6:	2200      	movs	r2, #0
 80076e8:	f04f 31ff 	mov.w	r1, #4294967295
 80076ec:	480c      	ldr	r0, [pc, #48]	@ (8007720 <RadioInit+0xb4>)
 80076ee:	f003 ffbb 	bl	800b668 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 80076f2:	4809      	ldr	r0, [pc, #36]	@ (8007718 <RadioInit+0xac>)
 80076f4:	f004 f85c 	bl	800b7b0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 80076f8:	4809      	ldr	r0, [pc, #36]	@ (8007720 <RadioInit+0xb4>)
 80076fa:	f004 f859 	bl	800b7b0 <UTIL_TIMER_Stop>
}
 80076fe:	bf00      	nop
 8007700:	3708      	adds	r7, #8
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	200002cc 	.word	0x200002cc
 800770c:	200002d0 	.word	0x200002d0
 8007710:	080087bd 	.word	0x080087bd
 8007714:	08008745 	.word	0x08008745
 8007718:	2000032c 	.word	0x2000032c
 800771c:	08008759 	.word	0x08008759
 8007720:	20000344 	.word	0x20000344

08007724 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8007728:	f001 ff82 	bl	8009630 <SUBGRF_GetOperatingMode>
 800772c:	4603      	mov	r3, r0
 800772e:	2b07      	cmp	r3, #7
 8007730:	d00a      	beq.n	8007748 <RadioGetStatus+0x24>
 8007732:	2b07      	cmp	r3, #7
 8007734:	dc0a      	bgt.n	800774c <RadioGetStatus+0x28>
 8007736:	2b04      	cmp	r3, #4
 8007738:	d002      	beq.n	8007740 <RadioGetStatus+0x1c>
 800773a:	2b05      	cmp	r3, #5
 800773c:	d002      	beq.n	8007744 <RadioGetStatus+0x20>
 800773e:	e005      	b.n	800774c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8007740:	2302      	movs	r3, #2
 8007742:	e004      	b.n	800774e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8007744:	2301      	movs	r3, #1
 8007746:	e002      	b.n	800774e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8007748:	2303      	movs	r3, #3
 800774a:	e000      	b.n	800774e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800774c:	2300      	movs	r3, #0
    }
}
 800774e:	4618      	mov	r0, r3
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	4603      	mov	r3, r0
 800775c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 800775e:	4a2a      	ldr	r2, [pc, #168]	@ (8007808 <RadioSetModem+0xb4>)
 8007760:	79fb      	ldrb	r3, [r7, #7]
 8007762:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8007764:	79fb      	ldrb	r3, [r7, #7]
 8007766:	4618      	mov	r0, r3
 8007768:	f003 f945 	bl	800a9f6 <RFW_SetRadioModem>
    switch( modem )
 800776c:	79fb      	ldrb	r3, [r7, #7]
 800776e:	2b05      	cmp	r3, #5
 8007770:	d80e      	bhi.n	8007790 <RadioSetModem+0x3c>
 8007772:	a201      	add	r2, pc, #4	@ (adr r2, 8007778 <RadioSetModem+0x24>)
 8007774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007778:	0800779f 	.word	0x0800779f
 800777c:	080077ad 	.word	0x080077ad
 8007780:	08007791 	.word	0x08007791
 8007784:	080077d3 	.word	0x080077d3
 8007788:	080077e1 	.word	0x080077e1
 800778c:	080077ef 	.word	0x080077ef
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8007790:	2003      	movs	r0, #3
 8007792:	f002 fb09 	bl	8009da8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007796:	4b1c      	ldr	r3, [pc, #112]	@ (8007808 <RadioSetModem+0xb4>)
 8007798:	2200      	movs	r2, #0
 800779a:	735a      	strb	r2, [r3, #13]
        break;
 800779c:	e02f      	b.n	80077fe <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800779e:	2000      	movs	r0, #0
 80077a0:	f002 fb02 	bl	8009da8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80077a4:	4b18      	ldr	r3, [pc, #96]	@ (8007808 <RadioSetModem+0xb4>)
 80077a6:	2200      	movs	r2, #0
 80077a8:	735a      	strb	r2, [r3, #13]
        break;
 80077aa:	e028      	b.n	80077fe <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80077ac:	2001      	movs	r0, #1
 80077ae:	f002 fafb 	bl	8009da8 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80077b2:	4b15      	ldr	r3, [pc, #84]	@ (8007808 <RadioSetModem+0xb4>)
 80077b4:	7b5a      	ldrb	r2, [r3, #13]
 80077b6:	4b14      	ldr	r3, [pc, #80]	@ (8007808 <RadioSetModem+0xb4>)
 80077b8:	7b1b      	ldrb	r3, [r3, #12]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d01e      	beq.n	80077fc <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80077be:	4b12      	ldr	r3, [pc, #72]	@ (8007808 <RadioSetModem+0xb4>)
 80077c0:	7b1a      	ldrb	r2, [r3, #12]
 80077c2:	4b11      	ldr	r3, [pc, #68]	@ (8007808 <RadioSetModem+0xb4>)
 80077c4:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 80077c6:	4b10      	ldr	r3, [pc, #64]	@ (8007808 <RadioSetModem+0xb4>)
 80077c8:	7b5b      	ldrb	r3, [r3, #13]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 ff84 	bl	80086d8 <RadioSetPublicNetwork>
        }
        break;
 80077d0:	e014      	b.n	80077fc <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80077d2:	2002      	movs	r0, #2
 80077d4:	f002 fae8 	bl	8009da8 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80077d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007808 <RadioSetModem+0xb4>)
 80077da:	2200      	movs	r2, #0
 80077dc:	735a      	strb	r2, [r3, #13]
        break;
 80077de:	e00e      	b.n	80077fe <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80077e0:	2002      	movs	r0, #2
 80077e2:	f002 fae1 	bl	8009da8 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80077e6:	4b08      	ldr	r3, [pc, #32]	@ (8007808 <RadioSetModem+0xb4>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	735a      	strb	r2, [r3, #13]
        break;
 80077ec:	e007      	b.n	80077fe <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80077ee:	2000      	movs	r0, #0
 80077f0:	f002 fada 	bl	8009da8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80077f4:	4b04      	ldr	r3, [pc, #16]	@ (8007808 <RadioSetModem+0xb4>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	735a      	strb	r2, [r3, #13]
        break;
 80077fa:	e000      	b.n	80077fe <RadioSetModem+0xaa>
        break;
 80077fc:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 80077fe:	bf00      	nop
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	200002d0 	.word	0x200002d0

0800780c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f002 fa81 	bl	8009d1c <SUBGRF_SetRfFrequency>
}
 800781a:	bf00      	nop
 800781c:	3708      	adds	r7, #8
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8007822:	b580      	push	{r7, lr}
 8007824:	b090      	sub	sp, #64	@ 0x40
 8007826:	af0a      	add	r7, sp, #40	@ 0x28
 8007828:	60f8      	str	r0, [r7, #12]
 800782a:	60b9      	str	r1, [r7, #8]
 800782c:	603b      	str	r3, [r7, #0]
 800782e:	4613      	mov	r3, r2
 8007830:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8007832:	2301      	movs	r3, #1
 8007834:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8007836:	2300      	movs	r3, #0
 8007838:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 800783a:	2300      	movs	r3, #0
 800783c:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 800783e:	f000 fddc 	bl	80083fa <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8007842:	2000      	movs	r0, #0
 8007844:	f7ff ff86 	bl	8007754 <RadioSetModem>

    RadioSetChannel( freq );
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f7ff ffdf 	bl	800780c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800784e:	2301      	movs	r3, #1
 8007850:	9309      	str	r3, [sp, #36]	@ 0x24
 8007852:	2300      	movs	r3, #0
 8007854:	9308      	str	r3, [sp, #32]
 8007856:	2300      	movs	r3, #0
 8007858:	9307      	str	r3, [sp, #28]
 800785a:	2300      	movs	r3, #0
 800785c:	9306      	str	r3, [sp, #24]
 800785e:	2300      	movs	r3, #0
 8007860:	9305      	str	r3, [sp, #20]
 8007862:	2300      	movs	r3, #0
 8007864:	9304      	str	r3, [sp, #16]
 8007866:	2300      	movs	r3, #0
 8007868:	9303      	str	r3, [sp, #12]
 800786a:	2300      	movs	r3, #0
 800786c:	9302      	str	r3, [sp, #8]
 800786e:	2303      	movs	r3, #3
 8007870:	9301      	str	r3, [sp, #4]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	2300      	movs	r3, #0
 8007878:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800787c:	68b9      	ldr	r1, [r7, #8]
 800787e:	2000      	movs	r0, #0
 8007880:	f000 f83c 	bl	80078fc <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8007884:	2000      	movs	r0, #0
 8007886:	f000 fdbf 	bl	8008408 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800788a:	f000 ff53 	bl	8008734 <RadioGetWakeupTime>
 800788e:	4603      	mov	r3, r0
 8007890:	4618      	mov	r0, r3
 8007892:	f7f9 fa31 	bl	8000cf8 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8007896:	f004 f8a5 	bl	800b9e4 <UTIL_TIMER_GetCurrentTime>
 800789a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800789c:	e00d      	b.n	80078ba <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 800789e:	2000      	movs	r0, #0
 80078a0:	f000 fe9a 	bl	80085d8 <RadioRssi>
 80078a4:	4603      	mov	r3, r0
 80078a6:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80078a8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80078ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	dd02      	ble.n	80078ba <RadioIsChannelFree+0x98>
        {
            status = false;
 80078b4:	2300      	movs	r3, #0
 80078b6:	75fb      	strb	r3, [r7, #23]
            break;
 80078b8:	e006      	b.n	80078c8 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80078ba:	6938      	ldr	r0, [r7, #16]
 80078bc:	f004 f8a4 	bl	800ba08 <UTIL_TIMER_GetElapsedTime>
 80078c0:	4602      	mov	r2, r0
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d8ea      	bhi.n	800789e <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 80078c8:	f000 fd97 	bl	80083fa <RadioStandby>

    return status;
 80078cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3718      	adds	r7, #24
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b082      	sub	sp, #8
 80078da:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80078dc:	2300      	movs	r3, #0
 80078de:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80078e0:	2300      	movs	r3, #0
 80078e2:	2200      	movs	r2, #0
 80078e4:	2100      	movs	r1, #0
 80078e6:	2000      	movs	r0, #0
 80078e8:	f002 f9bc 	bl	8009c64 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 80078ec:	f001 ff71 	bl	80097d2 <SUBGRF_GetRandom>
 80078f0:	6078      	str	r0, [r7, #4]

    return rnd;
 80078f2:	687b      	ldr	r3, [r7, #4]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08a      	sub	sp, #40	@ 0x28
 8007900:	af00      	add	r7, sp, #0
 8007902:	60b9      	str	r1, [r7, #8]
 8007904:	607a      	str	r2, [r7, #4]
 8007906:	461a      	mov	r2, r3
 8007908:	4603      	mov	r3, r0
 800790a:	73fb      	strb	r3, [r7, #15]
 800790c:	4613      	mov	r3, r2
 800790e:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8007910:	4ab9      	ldr	r2, [pc, #740]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007912:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007916:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8007918:	f003 f82b 	bl	800a972 <RFW_DeInit>
    if( rxContinuous == true )
 800791c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007920:	2b00      	cmp	r3, #0
 8007922:	d001      	beq.n	8007928 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8007924:	2300      	movs	r3, #0
 8007926:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8007928:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800792c:	2b00      	cmp	r3, #0
 800792e:	d004      	beq.n	800793a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8007930:	4ab2      	ldr	r2, [pc, #712]	@ (8007bfc <RadioSetRxConfig+0x300>)
 8007932:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007936:	7013      	strb	r3, [r2, #0]
 8007938:	e002      	b.n	8007940 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800793a:	4bb0      	ldr	r3, [pc, #704]	@ (8007bfc <RadioSetRxConfig+0x300>)
 800793c:	22ff      	movs	r2, #255	@ 0xff
 800793e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8007940:	7bfb      	ldrb	r3, [r7, #15]
 8007942:	2b05      	cmp	r3, #5
 8007944:	d009      	beq.n	800795a <RadioSetRxConfig+0x5e>
 8007946:	2b05      	cmp	r3, #5
 8007948:	f300 81ca 	bgt.w	8007ce0 <RadioSetRxConfig+0x3e4>
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 80bf 	beq.w	8007ad0 <RadioSetRxConfig+0x1d4>
 8007952:	2b01      	cmp	r3, #1
 8007954:	f000 8124 	beq.w	8007ba0 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8007958:	e1c2      	b.n	8007ce0 <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800795a:	2001      	movs	r0, #1
 800795c:	f002 f87e 	bl	8009a5c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8007960:	4ba5      	ldr	r3, [pc, #660]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007962:	2200      	movs	r2, #0
 8007964:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007968:	4aa3      	ldr	r2, [pc, #652]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800796e:	4ba2      	ldr	r3, [pc, #648]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007970:	2209      	movs	r2, #9
 8007972:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8007976:	4ba0      	ldr	r3, [pc, #640]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007978:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800797c:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800797e:	68b8      	ldr	r0, [r7, #8]
 8007980:	f002 ff2a 	bl	800a7d8 <SUBGRF_GetFskBandwidthRegValue>
 8007984:	4603      	mov	r3, r0
 8007986:	461a      	mov	r2, r3
 8007988:	4b9b      	ldr	r3, [pc, #620]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 800798a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800798e:	4b9a      	ldr	r3, [pc, #616]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007990:	2200      	movs	r2, #0
 8007992:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007994:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007996:	00db      	lsls	r3, r3, #3
 8007998:	b29a      	uxth	r2, r3
 800799a:	4b97      	ldr	r3, [pc, #604]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 800799c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800799e:	4b96      	ldr	r3, [pc, #600]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079a0:	2200      	movs	r2, #0
 80079a2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80079a4:	4b94      	ldr	r3, [pc, #592]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079a6:	2210      	movs	r2, #16
 80079a8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80079aa:	4b93      	ldr	r3, [pc, #588]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80079b0:	4b91      	ldr	r3, [pc, #580]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079b2:	2200      	movs	r2, #0
 80079b4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80079b6:	4b91      	ldr	r3, [pc, #580]	@ (8007bfc <RadioSetRxConfig+0x300>)
 80079b8:	781a      	ldrb	r2, [r3, #0]
 80079ba:	4b8f      	ldr	r3, [pc, #572]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079bc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80079be:	4b8e      	ldr	r3, [pc, #568]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079c0:	2201      	movs	r2, #1
 80079c2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80079c4:	4b8c      	ldr	r3, [pc, #560]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 80079c6:	2200      	movs	r2, #0
 80079c8:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80079ca:	2005      	movs	r0, #5
 80079cc:	f7ff fec2 	bl	8007754 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80079d0:	488b      	ldr	r0, [pc, #556]	@ (8007c00 <RadioSetRxConfig+0x304>)
 80079d2:	f002 fadd 	bl	8009f90 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80079d6:	488b      	ldr	r0, [pc, #556]	@ (8007c04 <RadioSetRxConfig+0x308>)
 80079d8:	f002 fbac 	bl	800a134 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80079dc:	4a8a      	ldr	r2, [pc, #552]	@ (8007c08 <RadioSetRxConfig+0x30c>)
 80079de:	f107 031c 	add.w	r3, r7, #28
 80079e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80079e6:	e883 0003 	stmia.w	r3, {r0, r1}
 80079ea:	f107 031c 	add.w	r3, r7, #28
 80079ee:	4618      	mov	r0, r3
 80079f0:	f001 fe6d 	bl	80096ce <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80079f4:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80079f8:	f001 feb8 	bl	800976c <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 80079fc:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8007a00:	f000 fe08 	bl	8008614 <RadioRead>
 8007a04:	4603      	mov	r3, r0
 8007a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8007a0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a0e:	f023 0310 	bic.w	r3, r3, #16
 8007a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8007a16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8007a20:	f000 fde6 	bl	80085f0 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8007a24:	2104      	movs	r1, #4
 8007a26:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8007a2a:	f000 fde1 	bl	80085f0 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8007a2e:	f640 009b 	movw	r0, #2203	@ 0x89b
 8007a32:	f000 fdef 	bl	8008614 <RadioRead>
 8007a36:	4603      	mov	r3, r0
 8007a38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8007a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a40:	f023 031c 	bic.w	r3, r3, #28
 8007a44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8007a48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a4c:	f043 0308 	orr.w	r3, r3, #8
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	4619      	mov	r1, r3
 8007a54:	f640 009b 	movw	r0, #2203	@ 0x89b
 8007a58:	f000 fdca 	bl	80085f0 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8007a5c:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8007a60:	f000 fdd8 	bl	8008614 <RadioRead>
 8007a64:	4603      	mov	r3, r0
 8007a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8007a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a6e:	f023 0318 	bic.w	r3, r3, #24
 8007a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8007a76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a7a:	f043 0318 	orr.w	r3, r3, #24
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	4619      	mov	r1, r3
 8007a82:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8007a86:	f000 fdb3 	bl	80085f0 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8007a8a:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8007a8e:	f000 fdc1 	bl	8008614 <RadioRead>
 8007a92:	4603      	mov	r3, r0
 8007a94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8007a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8007aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007aa8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	4619      	mov	r1, r3
 8007ab0:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8007ab4:	f000 fd9c 	bl	80085f0 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8007ab8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007aba:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8007abe:	fb02 f303 	mul.w	r3, r2, r3
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aca:	4a4b      	ldr	r2, [pc, #300]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007acc:	6093      	str	r3, [r2, #8]
            break;
 8007ace:	e108      	b.n	8007ce2 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	f001 ffc3 	bl	8009a5c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8007ad6:	4b48      	ldr	r3, [pc, #288]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007ade:	4a46      	ldr	r2, [pc, #280]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007ae4:	4b44      	ldr	r3, [pc, #272]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007ae6:	220b      	movs	r2, #11
 8007ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007aec:	68b8      	ldr	r0, [r7, #8]
 8007aee:	f002 fe73 	bl	800a7d8 <SUBGRF_GetFskBandwidthRegValue>
 8007af2:	4603      	mov	r3, r0
 8007af4:	461a      	mov	r2, r3
 8007af6:	4b40      	ldr	r3, [pc, #256]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007afc:	4b3e      	ldr	r3, [pc, #248]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007afe:	2200      	movs	r2, #0
 8007b00:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007b02:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007b04:	00db      	lsls	r3, r3, #3
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	4b3b      	ldr	r3, [pc, #236]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b0a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b0e:	2204      	movs	r2, #4
 8007b10:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8007b12:	4b39      	ldr	r3, [pc, #228]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b14:	2218      	movs	r2, #24
 8007b16:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8007b18:	4b37      	ldr	r3, [pc, #220]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8007b1e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8007b22:	f083 0301 	eor.w	r3, r3, #1
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	461a      	mov	r2, r3
 8007b2a:	4b33      	ldr	r3, [pc, #204]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b2c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8007b2e:	4b33      	ldr	r3, [pc, #204]	@ (8007bfc <RadioSetRxConfig+0x300>)
 8007b30:	781a      	ldrb	r2, [r3, #0]
 8007b32:	4b31      	ldr	r3, [pc, #196]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b34:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8007b36:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d003      	beq.n	8007b46 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8007b3e:	4b2e      	ldr	r3, [pc, #184]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b40:	22f2      	movs	r2, #242	@ 0xf2
 8007b42:	75da      	strb	r2, [r3, #23]
 8007b44:	e002      	b.n	8007b4c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007b46:	4b2c      	ldr	r3, [pc, #176]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b48:	2201      	movs	r2, #1
 8007b4a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b4e:	2201      	movs	r2, #1
 8007b50:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8007b52:	f000 fc52 	bl	80083fa <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8007b56:	2000      	movs	r0, #0
 8007b58:	f7ff fdfc 	bl	8007754 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007b5c:	4828      	ldr	r0, [pc, #160]	@ (8007c00 <RadioSetRxConfig+0x304>)
 8007b5e:	f002 fa17 	bl	8009f90 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007b62:	4828      	ldr	r0, [pc, #160]	@ (8007c04 <RadioSetRxConfig+0x308>)
 8007b64:	f002 fae6 	bl	800a134 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007b68:	4a28      	ldr	r2, [pc, #160]	@ (8007c0c <RadioSetRxConfig+0x310>)
 8007b6a:	f107 0314 	add.w	r3, r7, #20
 8007b6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b72:	e883 0003 	stmia.w	r3, {r0, r1}
 8007b76:	f107 0314 	add.w	r3, r7, #20
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 fda7 	bl	80096ce <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007b80:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007b84:	f001 fdf2 	bl	800976c <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8007b88:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007b8a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8007b8e:	fb02 f303 	mul.w	r3, r2, r3
 8007b92:	461a      	mov	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9a:	4a17      	ldr	r2, [pc, #92]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007b9c:	6093      	str	r3, [r2, #8]
            break;
 8007b9e:	e0a0      	b.n	8007ce2 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	f001 ff5b 	bl	8009a5c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007ba6:	4b14      	ldr	r3, [pc, #80]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007ba8:	2201      	movs	r2, #1
 8007baa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	b2da      	uxtb	r2, r3
 8007bb2:	4b11      	ldr	r3, [pc, #68]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007bb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8007bb8:	4a15      	ldr	r2, [pc, #84]	@ (8007c10 <RadioSetRxConfig+0x314>)
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	781a      	ldrb	r2, [r3, #0]
 8007bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007bc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8007bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007bc8:	7bbb      	ldrb	r3, [r7, #14]
 8007bca:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d105      	bne.n	8007be0 <RadioSetRxConfig+0x2e4>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2b0b      	cmp	r3, #11
 8007bd8:	d008      	beq.n	8007bec <RadioSetRxConfig+0x2f0>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2b0c      	cmp	r3, #12
 8007bde:	d005      	beq.n	8007bec <RadioSetRxConfig+0x2f0>
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d116      	bne.n	8007c14 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2b0c      	cmp	r3, #12
 8007bea:	d113      	bne.n	8007c14 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007bec:	4b02      	ldr	r3, [pc, #8]	@ (8007bf8 <RadioSetRxConfig+0x2fc>)
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007bf4:	e012      	b.n	8007c1c <RadioSetRxConfig+0x320>
 8007bf6:	bf00      	nop
 8007bf8:	200002d0 	.word	0x200002d0
 8007bfc:	20000008 	.word	0x20000008
 8007c00:	20000308 	.word	0x20000308
 8007c04:	200002de 	.word	0x200002de
 8007c08:	0800c128 	.word	0x0800c128
 8007c0c:	0800c130 	.word	0x0800c130
 8007c10:	0800c3ec 	.word	0x0800c3ec
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007c14:	4b35      	ldr	r3, [pc, #212]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8007c1c:	4b33      	ldr	r3, [pc, #204]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c1e:	2201      	movs	r2, #1
 8007c20:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007c22:	4b32      	ldr	r3, [pc, #200]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c24:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c28:	2b05      	cmp	r3, #5
 8007c2a:	d004      	beq.n	8007c36 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8007c2c:	4b2f      	ldr	r3, [pc, #188]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007c32:	2b06      	cmp	r3, #6
 8007c34:	d10a      	bne.n	8007c4c <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8007c36:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007c38:	2b0b      	cmp	r3, #11
 8007c3a:	d803      	bhi.n	8007c44 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8007c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c3e:	220c      	movs	r2, #12
 8007c40:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8007c42:	e006      	b.n	8007c52 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007c44:	4a29      	ldr	r2, [pc, #164]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c46:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007c48:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8007c4a:	e002      	b.n	8007c52 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007c4c:	4a27      	ldr	r2, [pc, #156]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c4e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007c50:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8007c52:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8007c56:	4b25      	ldr	r3, [pc, #148]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c58:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8007c5a:	4b25      	ldr	r3, [pc, #148]	@ (8007cf0 <RadioSetRxConfig+0x3f4>)
 8007c5c:	781a      	ldrb	r2, [r3, #0]
 8007c5e:	4b23      	ldr	r3, [pc, #140]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c60:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007c62:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8007c66:	4b21      	ldr	r3, [pc, #132]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c68:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007c6c:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8007c70:	4b1e      	ldr	r3, [pc, #120]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c72:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8007c76:	f000 fbc0 	bl	80083fa <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8007c7a:	2001      	movs	r0, #1
 8007c7c:	f7ff fd6a 	bl	8007754 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007c80:	481c      	ldr	r0, [pc, #112]	@ (8007cf4 <RadioSetRxConfig+0x3f8>)
 8007c82:	f002 f985 	bl	8009f90 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007c86:	481c      	ldr	r0, [pc, #112]	@ (8007cf8 <RadioSetRxConfig+0x3fc>)
 8007c88:	f002 fa54 	bl	800a134 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8007c8c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	4618      	mov	r0, r3
 8007c92:	f001 fef2 	bl	8009a7a <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8007c96:	4b15      	ldr	r3, [pc, #84]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007c98:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d10d      	bne.n	8007cbc <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8007ca0:	f240 7036 	movw	r0, #1846	@ 0x736
 8007ca4:	f002 fba2 	bl	800a3ec <SUBGRF_ReadRegister>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	f023 0304 	bic.w	r3, r3, #4
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	f240 7036 	movw	r0, #1846	@ 0x736
 8007cb6:	f002 fb85 	bl	800a3c4 <SUBGRF_WriteRegister>
 8007cba:	e00c      	b.n	8007cd6 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8007cbc:	f240 7036 	movw	r0, #1846	@ 0x736
 8007cc0:	f002 fb94 	bl	800a3ec <SUBGRF_ReadRegister>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	f043 0304 	orr.w	r3, r3, #4
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	4619      	mov	r1, r3
 8007cce:	f240 7036 	movw	r0, #1846	@ 0x736
 8007cd2:	f002 fb77 	bl	800a3c4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8007cd6:	4b05      	ldr	r3, [pc, #20]	@ (8007cec <RadioSetRxConfig+0x3f0>)
 8007cd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007cdc:	609a      	str	r2, [r3, #8]
            break;
 8007cde:	e000      	b.n	8007ce2 <RadioSetRxConfig+0x3e6>
            break;
 8007ce0:	bf00      	nop
    }
}
 8007ce2:	bf00      	nop
 8007ce4:	3728      	adds	r7, #40	@ 0x28
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	200002d0 	.word	0x200002d0
 8007cf0:	20000008 	.word	0x20000008
 8007cf4:	20000308 	.word	0x20000308
 8007cf8:	200002de 	.word	0x200002de

08007cfc <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b086      	sub	sp, #24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60ba      	str	r2, [r7, #8]
 8007d04:	607b      	str	r3, [r7, #4]
 8007d06:	4603      	mov	r3, r0
 8007d08:	73fb      	strb	r3, [r7, #15]
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8007d0e:	f002 fe30 	bl	800a972 <RFW_DeInit>
    switch( modem )
 8007d12:	7bfb      	ldrb	r3, [r7, #15]
 8007d14:	2b04      	cmp	r3, #4
 8007d16:	f000 80c7 	beq.w	8007ea8 <RadioSetTxConfig+0x1ac>
 8007d1a:	2b04      	cmp	r3, #4
 8007d1c:	f300 80d6 	bgt.w	8007ecc <RadioSetTxConfig+0x1d0>
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <RadioSetTxConfig+0x2e>
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d059      	beq.n	8007ddc <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8007d28:	e0d0      	b.n	8007ecc <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8007d2a:	4b74      	ldr	r3, [pc, #464]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007d32:	4a72      	ldr	r2, [pc, #456]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007d38:	4b70      	ldr	r3, [pc, #448]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d3a:	220b      	movs	r2, #11
 8007d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f002 fd49 	bl	800a7d8 <SUBGRF_GetFskBandwidthRegValue>
 8007d46:	4603      	mov	r3, r0
 8007d48:	461a      	mov	r2, r3
 8007d4a:	4b6c      	ldr	r3, [pc, #432]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8007d50:	4a6a      	ldr	r2, [pc, #424]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007d56:	4b69      	ldr	r3, [pc, #420]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007d5c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007d5e:	00db      	lsls	r3, r3, #3
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	4b66      	ldr	r3, [pc, #408]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d64:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007d66:	4b65      	ldr	r3, [pc, #404]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d68:	2204      	movs	r2, #4
 8007d6a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8007d6c:	4b63      	ldr	r3, [pc, #396]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d6e:	2218      	movs	r2, #24
 8007d70:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8007d72:	4b62      	ldr	r3, [pc, #392]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8007d78:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007d7c:	f083 0301 	eor.w	r3, r3, #1
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	461a      	mov	r2, r3
 8007d84:	4b5d      	ldr	r3, [pc, #372]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d86:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8007d88:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d003      	beq.n	8007d98 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8007d90:	4b5a      	ldr	r3, [pc, #360]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d92:	22f2      	movs	r2, #242	@ 0xf2
 8007d94:	75da      	strb	r2, [r3, #23]
 8007d96:	e002      	b.n	8007d9e <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007d98:	4b58      	ldr	r3, [pc, #352]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007d9e:	4b57      	ldr	r3, [pc, #348]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007da0:	2201      	movs	r2, #1
 8007da2:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8007da4:	f000 fb29 	bl	80083fa <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8007da8:	2000      	movs	r0, #0
 8007daa:	f7ff fcd3 	bl	8007754 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007dae:	4854      	ldr	r0, [pc, #336]	@ (8007f00 <RadioSetTxConfig+0x204>)
 8007db0:	f002 f8ee 	bl	8009f90 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007db4:	4853      	ldr	r0, [pc, #332]	@ (8007f04 <RadioSetTxConfig+0x208>)
 8007db6:	f002 f9bd 	bl	800a134 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007dba:	4a53      	ldr	r2, [pc, #332]	@ (8007f08 <RadioSetTxConfig+0x20c>)
 8007dbc:	f107 0310 	add.w	r3, r7, #16
 8007dc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007dc4:	e883 0003 	stmia.w	r3, {r0, r1}
 8007dc8:	f107 0310 	add.w	r3, r7, #16
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f001 fc7e 	bl	80096ce <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007dd2:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007dd6:	f001 fcc9 	bl	800976c <SUBGRF_SetWhiteningSeed>
            break;
 8007dda:	e078      	b.n	8007ece <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007ddc:	4b47      	ldr	r3, [pc, #284]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	4b44      	ldr	r3, [pc, #272]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007dea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8007dee:	4a47      	ldr	r2, [pc, #284]	@ (8007f0c <RadioSetTxConfig+0x210>)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4413      	add	r3, r2
 8007df4:	781a      	ldrb	r2, [r3, #0]
 8007df6:	4b41      	ldr	r3, [pc, #260]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8007dfc:	4a3f      	ldr	r2, [pc, #252]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007dfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007e02:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d105      	bne.n	8007e18 <RadioSetTxConfig+0x11c>
 8007e0c:	6a3b      	ldr	r3, [r7, #32]
 8007e0e:	2b0b      	cmp	r3, #11
 8007e10:	d008      	beq.n	8007e24 <RadioSetTxConfig+0x128>
 8007e12:	6a3b      	ldr	r3, [r7, #32]
 8007e14:	2b0c      	cmp	r3, #12
 8007e16:	d005      	beq.n	8007e24 <RadioSetTxConfig+0x128>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d107      	bne.n	8007e2e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	2b0c      	cmp	r3, #12
 8007e22:	d104      	bne.n	8007e2e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007e24:	4b35      	ldr	r3, [pc, #212]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007e2c:	e003      	b.n	8007e36 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007e2e:	4b33      	ldr	r3, [pc, #204]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8007e36:	4b31      	ldr	r3, [pc, #196]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e38:	2201      	movs	r2, #1
 8007e3a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007e42:	2b05      	cmp	r3, #5
 8007e44:	d004      	beq.n	8007e50 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8007e46:	4b2d      	ldr	r3, [pc, #180]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e48:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007e4c:	2b06      	cmp	r3, #6
 8007e4e:	d10a      	bne.n	8007e66 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8007e50:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e52:	2b0b      	cmp	r3, #11
 8007e54:	d803      	bhi.n	8007e5e <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8007e56:	4b29      	ldr	r3, [pc, #164]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e58:	220c      	movs	r2, #12
 8007e5a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8007e5c:	e006      	b.n	8007e6c <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007e5e:	4a27      	ldr	r2, [pc, #156]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e62:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8007e64:	e002      	b.n	8007e6c <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007e66:	4a25      	ldr	r2, [pc, #148]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e68:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e6a:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8007e6c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007e70:	4b22      	ldr	r3, [pc, #136]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e72:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8007e74:	4b26      	ldr	r3, [pc, #152]	@ (8007f10 <RadioSetTxConfig+0x214>)
 8007e76:	781a      	ldrb	r2, [r3, #0]
 8007e78:	4b20      	ldr	r3, [pc, #128]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e7a:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007e7c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8007e80:	4b1e      	ldr	r3, [pc, #120]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e82:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007e86:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8007e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007e8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8007e90:	f000 fab3 	bl	80083fa <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8007e94:	2001      	movs	r0, #1
 8007e96:	f7ff fc5d 	bl	8007754 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007e9a:	4819      	ldr	r0, [pc, #100]	@ (8007f00 <RadioSetTxConfig+0x204>)
 8007e9c:	f002 f878 	bl	8009f90 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007ea0:	4818      	ldr	r0, [pc, #96]	@ (8007f04 <RadioSetTxConfig+0x208>)
 8007ea2:	f002 f947 	bl	800a134 <SUBGRF_SetPacketParams>
            break;
 8007ea6:	e012      	b.n	8007ece <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8007ea8:	2004      	movs	r0, #4
 8007eaa:	f7ff fc53 	bl	8007754 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8007eae:	4b13      	ldr	r3, [pc, #76]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8007eb6:	4a11      	ldr	r2, [pc, #68]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007eb8:	6a3b      	ldr	r3, [r7, #32]
 8007eba:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8007ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007ebe:	2216      	movs	r2, #22
 8007ec0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007ec4:	480e      	ldr	r0, [pc, #56]	@ (8007f00 <RadioSetTxConfig+0x204>)
 8007ec6:	f002 f863 	bl	8009f90 <SUBGRF_SetModulationParams>
            break;
 8007eca:	e000      	b.n	8007ece <RadioSetTxConfig+0x1d2>
            break;
 8007ecc:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8007ece:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f002 fb92 	bl	800a5fc <SUBGRF_SetRfTxPower>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	461a      	mov	r2, r3
 8007edc:	4b07      	ldr	r3, [pc, #28]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007ede:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8007ee2:	4b06      	ldr	r3, [pc, #24]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007ee4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f002 fd56 	bl	800a99a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8007eee:	4a03      	ldr	r2, [pc, #12]	@ (8007efc <RadioSetTxConfig+0x200>)
 8007ef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ef2:	6053      	str	r3, [r2, #4]
}
 8007ef4:	bf00      	nop
 8007ef6:	3718      	adds	r7, #24
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	200002d0 	.word	0x200002d0
 8007f00:	20000308 	.word	0x20000308
 8007f04:	200002de 	.word	0x200002de
 8007f08:	0800c130 	.word	0x0800c130
 8007f0c:	0800c3ec 	.word	0x0800c3ec
 8007f10:	20000008 	.word	0x20000008

08007f14 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
    return true;
 8007f1c:	2301      	movs	r3, #1
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bc80      	pop	{r7}
 8007f26:	4770      	bx	lr

08007f28 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	4603      	mov	r3, r0
 8007f30:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8007f32:	2300      	movs	r3, #0
 8007f34:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8007f36:	79fb      	ldrb	r3, [r7, #7]
 8007f38:	2b0a      	cmp	r3, #10
 8007f3a:	d83e      	bhi.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
 8007f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f44 <RadioGetLoRaBandwidthInHz+0x1c>)
 8007f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f42:	bf00      	nop
 8007f44:	08007f71 	.word	0x08007f71
 8007f48:	08007f81 	.word	0x08007f81
 8007f4c:	08007f91 	.word	0x08007f91
 8007f50:	08007fa1 	.word	0x08007fa1
 8007f54:	08007fa9 	.word	0x08007fa9
 8007f58:	08007faf 	.word	0x08007faf
 8007f5c:	08007fb5 	.word	0x08007fb5
 8007f60:	08007fbb 	.word	0x08007fbb
 8007f64:	08007f79 	.word	0x08007f79
 8007f68:	08007f89 	.word	0x08007f89
 8007f6c:	08007f99 	.word	0x08007f99
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8007f70:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8007f74:	60fb      	str	r3, [r7, #12]
        break;
 8007f76:	e020      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8007f78:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8007f7c:	60fb      	str	r3, [r7, #12]
        break;
 8007f7e:	e01c      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8007f80:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8007f84:	60fb      	str	r3, [r7, #12]
        break;
 8007f86:	e018      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8007f88:	f245 1361 	movw	r3, #20833	@ 0x5161
 8007f8c:	60fb      	str	r3, [r7, #12]
        break;
 8007f8e:	e014      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8007f90:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8007f94:	60fb      	str	r3, [r7, #12]
        break;
 8007f96:	e010      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8007f98:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8007f9c:	60fb      	str	r3, [r7, #12]
        break;
 8007f9e:	e00c      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8007fa0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007fa4:	60fb      	str	r3, [r7, #12]
        break;
 8007fa6:	e008      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8007fa8:	4b07      	ldr	r3, [pc, #28]	@ (8007fc8 <RadioGetLoRaBandwidthInHz+0xa0>)
 8007faa:	60fb      	str	r3, [r7, #12]
        break;
 8007fac:	e005      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8007fae:	4b07      	ldr	r3, [pc, #28]	@ (8007fcc <RadioGetLoRaBandwidthInHz+0xa4>)
 8007fb0:	60fb      	str	r3, [r7, #12]
        break;
 8007fb2:	e002      	b.n	8007fba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8007fb4:	4b06      	ldr	r3, [pc, #24]	@ (8007fd0 <RadioGetLoRaBandwidthInHz+0xa8>)
 8007fb6:	60fb      	str	r3, [r7, #12]
        break;
 8007fb8:	bf00      	nop
    }

    return bandwidthInHz;
 8007fba:	68fb      	ldr	r3, [r7, #12]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3714      	adds	r7, #20
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	0001e848 	.word	0x0001e848
 8007fcc:	0003d090 	.word	0x0003d090
 8007fd0:	0007a120 	.word	0x0007a120

08007fd4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	4608      	mov	r0, r1
 8007fde:	4611      	mov	r1, r2
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	70fb      	strb	r3, [r7, #3]
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	803b      	strh	r3, [r7, #0]
 8007fea:	4613      	mov	r3, r2
 8007fec:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8007fee:	883b      	ldrh	r3, [r7, #0]
 8007ff0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007ff2:	78ba      	ldrb	r2, [r7, #2]
 8007ff4:	f082 0201 	eor.w	r2, r2, #1
 8007ff8:	b2d2      	uxtb	r2, r2
 8007ffa:	2a00      	cmp	r2, #0
 8007ffc:	d001      	beq.n	8008002 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8007ffe:	2208      	movs	r2, #8
 8008000:	e000      	b.n	8008004 <RadioGetGfskTimeOnAirNumerator+0x30>
 8008002:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8008004:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008006:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800800a:	7c3b      	ldrb	r3, [r7, #16]
 800800c:	7d39      	ldrb	r1, [r7, #20]
 800800e:	2900      	cmp	r1, #0
 8008010:	d001      	beq.n	8008016 <RadioGetGfskTimeOnAirNumerator+0x42>
 8008012:	2102      	movs	r1, #2
 8008014:	e000      	b.n	8008018 <RadioGetGfskTimeOnAirNumerator+0x44>
 8008016:	2100      	movs	r1, #0
 8008018:	440b      	add	r3, r1
 800801a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800801c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800801e:	4618      	mov	r0, r3
 8008020:	370c      	adds	r7, #12
 8008022:	46bd      	mov	sp, r7
 8008024:	bc80      	pop	{r7}
 8008026:	4770      	bx	lr

08008028 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8008028:	b480      	push	{r7}
 800802a:	b08b      	sub	sp, #44	@ 0x2c
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	60b9      	str	r1, [r7, #8]
 8008032:	4611      	mov	r1, r2
 8008034:	461a      	mov	r2, r3
 8008036:	460b      	mov	r3, r1
 8008038:	71fb      	strb	r3, [r7, #7]
 800803a:	4613      	mov	r3, r2
 800803c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800803e:	79fb      	ldrb	r3, [r7, #7]
 8008040:	3304      	adds	r3, #4
 8008042:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8008044:	2300      	movs	r3, #0
 8008046:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	2b05      	cmp	r3, #5
 800804e:	d002      	beq.n	8008056 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	2b06      	cmp	r3, #6
 8008054:	d104      	bne.n	8008060 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8008056:	88bb      	ldrh	r3, [r7, #4]
 8008058:	2b0b      	cmp	r3, #11
 800805a:	d801      	bhi.n	8008060 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800805c:	230c      	movs	r3, #12
 800805e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d105      	bne.n	8008072 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2b0b      	cmp	r3, #11
 800806a:	d008      	beq.n	800807e <RadioGetLoRaTimeOnAirNumerator+0x56>
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	2b0c      	cmp	r3, #12
 8008070:	d005      	beq.n	800807e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2b01      	cmp	r3, #1
 8008076:	d105      	bne.n	8008084 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2b0c      	cmp	r3, #12
 800807c:	d102      	bne.n	8008084 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800807e:	2301      	movs	r3, #1
 8008080:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008084:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008088:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800808a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800808e:	2a00      	cmp	r2, #0
 8008090:	d001      	beq.n	8008096 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8008092:	2210      	movs	r2, #16
 8008094:	e000      	b.n	8008098 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8008096:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008098:	4413      	add	r3, r2
 800809a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80080a0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80080a2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80080a6:	2a00      	cmp	r2, #0
 80080a8:	d001      	beq.n	80080ae <RadioGetLoRaTimeOnAirNumerator+0x86>
 80080aa:	2200      	movs	r2, #0
 80080ac:	e000      	b.n	80080b0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80080ae:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80080b0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80080b2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	2b06      	cmp	r3, #6
 80080b8:	d803      	bhi.n	80080c2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	623b      	str	r3, [r7, #32]
 80080c0:	e00e      	b.n	80080e0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	3308      	adds	r3, #8
 80080c6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 80080c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d004      	beq.n	80080da <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	3b02      	subs	r3, #2
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	623b      	str	r3, [r7, #32]
 80080d8:	e002      	b.n	80080e0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80080e0:	69fb      	ldr	r3, [r7, #28]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	da01      	bge.n	80080ea <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80080e6:	2300      	movs	r3, #0
 80080e8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80080ea:	69fa      	ldr	r2, [r7, #28]
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	4413      	add	r3, r2
 80080f0:	1e5a      	subs	r2, r3, #1
 80080f2:	6a3b      	ldr	r3, [r7, #32]
 80080f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	fb03 f202 	mul.w	r2, r3, r2
 80080fe:	88bb      	ldrh	r3, [r7, #4]
 8008100:	4413      	add	r3, r2
    int32_t intermediate =
 8008102:	330c      	adds	r3, #12
 8008104:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	2b06      	cmp	r3, #6
 800810a:	d802      	bhi.n	8008112 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	3302      	adds	r3, #2
 8008110:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	1c5a      	adds	r2, r3, #1
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	3b02      	subs	r3, #2
 800811c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8008120:	4618      	mov	r0, r3
 8008122:	372c      	adds	r7, #44	@ 0x2c
 8008124:	46bd      	mov	sp, r7
 8008126:	bc80      	pop	{r7}
 8008128:	4770      	bx	lr
	...

0800812c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b08a      	sub	sp, #40	@ 0x28
 8008130:	af04      	add	r7, sp, #16
 8008132:	60b9      	str	r1, [r7, #8]
 8008134:	607a      	str	r2, [r7, #4]
 8008136:	461a      	mov	r2, r3
 8008138:	4603      	mov	r3, r0
 800813a:	73fb      	strb	r3, [r7, #15]
 800813c:	4613      	mov	r3, r2
 800813e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8008140:	2300      	movs	r3, #0
 8008142:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8008144:	2301      	movs	r3, #1
 8008146:	613b      	str	r3, [r7, #16]

    switch( modem )
 8008148:	7bfb      	ldrb	r3, [r7, #15]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d002      	beq.n	8008154 <RadioTimeOnAir+0x28>
 800814e:	2b01      	cmp	r3, #1
 8008150:	d017      	beq.n	8008182 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8008152:	e035      	b.n	80081c0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8008154:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8008158:	8c3a      	ldrh	r2, [r7, #32]
 800815a:	7bb9      	ldrb	r1, [r7, #14]
 800815c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008160:	9301      	str	r3, [sp, #4]
 8008162:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008166:	9300      	str	r3, [sp, #0]
 8008168:	4603      	mov	r3, r0
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7ff ff32 	bl	8007fd4 <RadioGetGfskTimeOnAirNumerator>
 8008170:	4603      	mov	r3, r0
 8008172:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008176:	fb02 f303 	mul.w	r3, r2, r3
 800817a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	613b      	str	r3, [r7, #16]
        break;
 8008180:	e01e      	b.n	80081c0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8008182:	8c39      	ldrh	r1, [r7, #32]
 8008184:	7bba      	ldrb	r2, [r7, #14]
 8008186:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800818a:	9302      	str	r3, [sp, #8]
 800818c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	460b      	mov	r3, r1
 800819a:	6879      	ldr	r1, [r7, #4]
 800819c:	68b8      	ldr	r0, [r7, #8]
 800819e:	f7ff ff43 	bl	8008028 <RadioGetLoRaTimeOnAirNumerator>
 80081a2:	4603      	mov	r3, r0
 80081a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80081a8:	fb02 f303 	mul.w	r3, r2, r3
 80081ac:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80081ae:	4a0a      	ldr	r2, [pc, #40]	@ (80081d8 <RadioTimeOnAir+0xac>)
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	4413      	add	r3, r2
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7ff feb6 	bl	8007f28 <RadioGetLoRaBandwidthInHz>
 80081bc:	6138      	str	r0, [r7, #16]
        break;
 80081be:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 80081c0:	697a      	ldr	r2, [r7, #20]
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	4413      	add	r3, r2
 80081c6:	1e5a      	subs	r2, r3, #1
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3718      	adds	r7, #24
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	0800c3ec 	.word	0x0800c3ec

080081dc <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b084      	sub	sp, #16
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	460b      	mov	r3, r1
 80081e6:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80081e8:	2300      	movs	r3, #0
 80081ea:	2200      	movs	r2, #0
 80081ec:	f240 2101 	movw	r1, #513	@ 0x201
 80081f0:	f240 2001 	movw	r0, #513	@ 0x201
 80081f4:	f001 fd36 	bl	8009c64 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80081f8:	4b71      	ldr	r3, [pc, #452]	@ (80083c0 <RadioSend+0x1e4>)
 80081fa:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80081fe:	2101      	movs	r1, #1
 8008200:	4618      	mov	r0, r3
 8008202:	f002 f9d3 	bl	800a5ac <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8008206:	4b6e      	ldr	r3, [pc, #440]	@ (80083c0 <RadioSend+0x1e4>)
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	2b01      	cmp	r3, #1
 800820c:	d112      	bne.n	8008234 <RadioSend+0x58>
 800820e:	4b6c      	ldr	r3, [pc, #432]	@ (80083c0 <RadioSend+0x1e4>)
 8008210:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008214:	2b06      	cmp	r3, #6
 8008216:	d10d      	bne.n	8008234 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8008218:	f640 0089 	movw	r0, #2185	@ 0x889
 800821c:	f002 f8e6 	bl	800a3ec <SUBGRF_ReadRegister>
 8008220:	4603      	mov	r3, r0
 8008222:	f023 0304 	bic.w	r3, r3, #4
 8008226:	b2db      	uxtb	r3, r3
 8008228:	4619      	mov	r1, r3
 800822a:	f640 0089 	movw	r0, #2185	@ 0x889
 800822e:	f002 f8c9 	bl	800a3c4 <SUBGRF_WriteRegister>
 8008232:	e00c      	b.n	800824e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8008234:	f640 0089 	movw	r0, #2185	@ 0x889
 8008238:	f002 f8d8 	bl	800a3ec <SUBGRF_ReadRegister>
 800823c:	4603      	mov	r3, r0
 800823e:	f043 0304 	orr.w	r3, r3, #4
 8008242:	b2db      	uxtb	r3, r3
 8008244:	4619      	mov	r1, r3
 8008246:	f640 0089 	movw	r0, #2185	@ 0x889
 800824a:	f002 f8bb 	bl	800a3c4 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 800824e:	4b5c      	ldr	r3, [pc, #368]	@ (80083c0 <RadioSend+0x1e4>)
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	2b04      	cmp	r3, #4
 8008254:	f200 80a7 	bhi.w	80083a6 <RadioSend+0x1ca>
 8008258:	a201      	add	r2, pc, #4	@ (adr r2, 8008260 <RadioSend+0x84>)
 800825a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825e:	bf00      	nop
 8008260:	0800828f 	.word	0x0800828f
 8008264:	08008275 	.word	0x08008275
 8008268:	0800828f 	.word	0x0800828f
 800826c:	080082ef 	.word	0x080082ef
 8008270:	0800830f 	.word	0x0800830f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8008274:	4a52      	ldr	r2, [pc, #328]	@ (80083c0 <RadioSend+0x1e4>)
 8008276:	78fb      	ldrb	r3, [r7, #3]
 8008278:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800827a:	4852      	ldr	r0, [pc, #328]	@ (80083c4 <RadioSend+0x1e8>)
 800827c:	f001 ff5a 	bl	800a134 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8008280:	78fb      	ldrb	r3, [r7, #3]
 8008282:	2200      	movs	r2, #0
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f001 fa0e 	bl	80096a8 <SUBGRF_SendPayload>
            break;
 800828c:	e08c      	b.n	80083a8 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 800828e:	f002 fb76 	bl	800a97e <RFW_Is_Init>
 8008292:	4603      	mov	r3, r0
 8008294:	2b01      	cmp	r3, #1
 8008296:	d11d      	bne.n	80082d4 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8008298:	f107 020d 	add.w	r2, r7, #13
 800829c:	78fb      	ldrb	r3, [r7, #3]
 800829e:	4619      	mov	r1, r3
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f002 fb84 	bl	800a9ae <RFW_TransmitInit>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d10c      	bne.n	80082c6 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80082ac:	7b7a      	ldrb	r2, [r7, #13]
 80082ae:	4b44      	ldr	r3, [pc, #272]	@ (80083c0 <RadioSend+0x1e4>)
 80082b0:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80082b2:	4844      	ldr	r0, [pc, #272]	@ (80083c4 <RadioSend+0x1e8>)
 80082b4:	f001 ff3e 	bl	800a134 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 80082b8:	7b7b      	ldrb	r3, [r7, #13]
 80082ba:	2200      	movs	r2, #0
 80082bc:	4619      	mov	r1, r3
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f001 f9f2 	bl	80096a8 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 80082c4:	e070      	b.n	80083a8 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 80082c6:	4b40      	ldr	r3, [pc, #256]	@ (80083c8 <RadioSend+0x1ec>)
 80082c8:	2201      	movs	r2, #1
 80082ca:	2100      	movs	r1, #0
 80082cc:	2002      	movs	r0, #2
 80082ce:	f003 fc67 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
 80082d2:	e072      	b.n	80083ba <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80082d4:	4a3a      	ldr	r2, [pc, #232]	@ (80083c0 <RadioSend+0x1e4>)
 80082d6:	78fb      	ldrb	r3, [r7, #3]
 80082d8:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80082da:	483a      	ldr	r0, [pc, #232]	@ (80083c4 <RadioSend+0x1e8>)
 80082dc:	f001 ff2a 	bl	800a134 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 80082e0:	78fb      	ldrb	r3, [r7, #3]
 80082e2:	2200      	movs	r2, #0
 80082e4:	4619      	mov	r1, r3
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f001 f9de 	bl	80096a8 <SUBGRF_SendPayload>
            break;
 80082ec:	e05c      	b.n	80083a8 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80082ee:	4b34      	ldr	r3, [pc, #208]	@ (80083c0 <RadioSend+0x1e4>)
 80082f0:	2202      	movs	r2, #2
 80082f2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80082f4:	4a32      	ldr	r2, [pc, #200]	@ (80083c0 <RadioSend+0x1e4>)
 80082f6:	78fb      	ldrb	r3, [r7, #3]
 80082f8:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80082fa:	4832      	ldr	r0, [pc, #200]	@ (80083c4 <RadioSend+0x1e8>)
 80082fc:	f001 ff1a 	bl	800a134 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8008300:	78fb      	ldrb	r3, [r7, #3]
 8008302:	2200      	movs	r2, #0
 8008304:	4619      	mov	r1, r3
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f001 f9ce 	bl	80096a8 <SUBGRF_SendPayload>
            break;
 800830c:	e04c      	b.n	80083a8 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 800830e:	78fb      	ldrb	r3, [r7, #3]
 8008310:	461a      	mov	r2, r3
 8008312:	6879      	ldr	r1, [r7, #4]
 8008314:	482d      	ldr	r0, [pc, #180]	@ (80083cc <RadioSend+0x1f0>)
 8008316:	f000 fcbc 	bl	8008c92 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800831a:	4b29      	ldr	r3, [pc, #164]	@ (80083c0 <RadioSend+0x1e4>)
 800831c:	2202      	movs	r2, #2
 800831e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8008320:	78fb      	ldrb	r3, [r7, #3]
 8008322:	3301      	adds	r3, #1
 8008324:	b2da      	uxtb	r2, r3
 8008326:	4b26      	ldr	r3, [pc, #152]	@ (80083c0 <RadioSend+0x1e4>)
 8008328:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800832a:	4826      	ldr	r0, [pc, #152]	@ (80083c4 <RadioSend+0x1e8>)
 800832c:	f001 ff02 	bl	800a134 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8008330:	2100      	movs	r1, #0
 8008332:	20f1      	movs	r0, #241	@ 0xf1
 8008334:	f000 f95c 	bl	80085f0 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8008338:	2100      	movs	r1, #0
 800833a:	20f0      	movs	r0, #240	@ 0xf0
 800833c:	f000 f958 	bl	80085f0 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8008340:	4b1f      	ldr	r3, [pc, #124]	@ (80083c0 <RadioSend+0x1e4>)
 8008342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008344:	2b64      	cmp	r3, #100	@ 0x64
 8008346:	d108      	bne.n	800835a <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8008348:	2170      	movs	r1, #112	@ 0x70
 800834a:	20f3      	movs	r0, #243	@ 0xf3
 800834c:	f000 f950 	bl	80085f0 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8008350:	211d      	movs	r1, #29
 8008352:	20f2      	movs	r0, #242	@ 0xf2
 8008354:	f000 f94c 	bl	80085f0 <RadioWrite>
 8008358:	e007      	b.n	800836a <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 800835a:	21e1      	movs	r1, #225	@ 0xe1
 800835c:	20f3      	movs	r0, #243	@ 0xf3
 800835e:	f000 f947 	bl	80085f0 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8008362:	2104      	movs	r1, #4
 8008364:	20f2      	movs	r0, #242	@ 0xf2
 8008366:	f000 f943 	bl	80085f0 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 800836a:	78fb      	ldrb	r3, [r7, #3]
 800836c:	b29b      	uxth	r3, r3
 800836e:	00db      	lsls	r3, r3, #3
 8008370:	b29b      	uxth	r3, r3
 8008372:	3302      	adds	r3, #2
 8008374:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8008376:	89fb      	ldrh	r3, [r7, #14]
 8008378:	0a1b      	lsrs	r3, r3, #8
 800837a:	b29b      	uxth	r3, r3
 800837c:	b2db      	uxtb	r3, r3
 800837e:	4619      	mov	r1, r3
 8008380:	20f4      	movs	r0, #244	@ 0xf4
 8008382:	f000 f935 	bl	80085f0 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8008386:	89fb      	ldrh	r3, [r7, #14]
 8008388:	b2db      	uxtb	r3, r3
 800838a:	4619      	mov	r1, r3
 800838c:	20f5      	movs	r0, #245	@ 0xf5
 800838e:	f000 f92f 	bl	80085f0 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8008392:	78fb      	ldrb	r3, [r7, #3]
 8008394:	3301      	adds	r3, #1
 8008396:	b2db      	uxtb	r3, r3
 8008398:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800839c:	4619      	mov	r1, r3
 800839e:	480b      	ldr	r0, [pc, #44]	@ (80083cc <RadioSend+0x1f0>)
 80083a0:	f001 f982 	bl	80096a8 <SUBGRF_SendPayload>
            break;
 80083a4:	e000      	b.n	80083a8 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 80083a6:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 80083a8:	4b05      	ldr	r3, [pc, #20]	@ (80083c0 <RadioSend+0x1e4>)
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	4619      	mov	r1, r3
 80083ae:	4808      	ldr	r0, [pc, #32]	@ (80083d0 <RadioSend+0x1f4>)
 80083b0:	f003 fa6e 	bl	800b890 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80083b4:	4806      	ldr	r0, [pc, #24]	@ (80083d0 <RadioSend+0x1f4>)
 80083b6:	f003 f98d 	bl	800b6d4 <UTIL_TIMER_Start>
}
 80083ba:	3710      	adds	r7, #16
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	200002d0 	.word	0x200002d0
 80083c4:	200002de 	.word	0x200002de
 80083c8:	0800c138 	.word	0x0800c138
 80083cc:	200001cc 	.word	0x200001cc
 80083d0:	2000032c 	.word	0x2000032c

080083d4 <RadioSleep>:

static void RadioSleep( void )
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 80083da:	2300      	movs	r3, #0
 80083dc:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 80083de:	793b      	ldrb	r3, [r7, #4]
 80083e0:	f043 0304 	orr.w	r3, r3, #4
 80083e4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 80083e6:	7938      	ldrb	r0, [r7, #4]
 80083e8:	f001 fa3a 	bl	8009860 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80083ec:	2002      	movs	r0, #2
 80083ee:	f7f8 fc83 	bl	8000cf8 <HAL_Delay>
}
 80083f2:	bf00      	nop
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <RadioStandby>:

static void RadioStandby( void )
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 80083fe:	2000      	movs	r0, #0
 8008400:	f001 fa60 	bl	80098c4 <SUBGRF_SetStandby>
}
 8008404:	bf00      	nop
 8008406:	bd80      	pop	{r7, pc}

08008408 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8008410:	f002 fab5 	bl	800a97e <RFW_Is_Init>
 8008414:	4603      	mov	r3, r0
 8008416:	2b01      	cmp	r3, #1
 8008418:	d102      	bne.n	8008420 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 800841a:	f002 fad8 	bl	800a9ce <RFW_ReceiveInit>
 800841e:	e007      	b.n	8008430 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008420:	2300      	movs	r3, #0
 8008422:	2200      	movs	r2, #0
 8008424:	f240 2162 	movw	r1, #610	@ 0x262
 8008428:	f240 2062 	movw	r0, #610	@ 0x262
 800842c:	f001 fc1a 	bl	8009c64 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d006      	beq.n	8008444 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8008436:	6879      	ldr	r1, [r7, #4]
 8008438:	4811      	ldr	r0, [pc, #68]	@ (8008480 <RadioRx+0x78>)
 800843a:	f003 fa29 	bl	800b890 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800843e:	4810      	ldr	r0, [pc, #64]	@ (8008480 <RadioRx+0x78>)
 8008440:	f003 f948 	bl	800b6d4 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8008444:	4b0f      	ldr	r3, [pc, #60]	@ (8008484 <RadioRx+0x7c>)
 8008446:	2200      	movs	r2, #0
 8008448:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800844a:	4b0e      	ldr	r3, [pc, #56]	@ (8008484 <RadioRx+0x7c>)
 800844c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008450:	2100      	movs	r1, #0
 8008452:	4618      	mov	r0, r3
 8008454:	f002 f8aa 	bl	800a5ac <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8008458:	4b0a      	ldr	r3, [pc, #40]	@ (8008484 <RadioRx+0x7c>)
 800845a:	785b      	ldrb	r3, [r3, #1]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d004      	beq.n	800846a <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8008460:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008464:	f001 fa6a 	bl	800993c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8008468:	e005      	b.n	8008476 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800846a:	4b06      	ldr	r3, [pc, #24]	@ (8008484 <RadioRx+0x7c>)
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	019b      	lsls	r3, r3, #6
 8008470:	4618      	mov	r0, r3
 8008472:	f001 fa63 	bl	800993c <SUBGRF_SetRx>
}
 8008476:	bf00      	nop
 8008478:	3708      	adds	r7, #8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20000344 	.word	0x20000344
 8008484:	200002d0 	.word	0x200002d0

08008488 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 8008490:	f002 fa75 	bl	800a97e <RFW_Is_Init>
 8008494:	4603      	mov	r3, r0
 8008496:	2b01      	cmp	r3, #1
 8008498:	d102      	bne.n	80084a0 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 800849a:	f002 fa98 	bl	800a9ce <RFW_ReceiveInit>
 800849e:	e007      	b.n	80084b0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80084a0:	2300      	movs	r3, #0
 80084a2:	2200      	movs	r2, #0
 80084a4:	f240 2162 	movw	r1, #610	@ 0x262
 80084a8:	f240 2062 	movw	r0, #610	@ 0x262
 80084ac:	f001 fbda 	bl	8009c64 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d006      	beq.n	80084c4 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80084b6:	6879      	ldr	r1, [r7, #4]
 80084b8:	4811      	ldr	r0, [pc, #68]	@ (8008500 <RadioRxBoosted+0x78>)
 80084ba:	f003 f9e9 	bl	800b890 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80084be:	4810      	ldr	r0, [pc, #64]	@ (8008500 <RadioRxBoosted+0x78>)
 80084c0:	f003 f908 	bl	800b6d4 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80084c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008504 <RadioRxBoosted+0x7c>)
 80084c6:	2200      	movs	r2, #0
 80084c8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80084ca:	4b0e      	ldr	r3, [pc, #56]	@ (8008504 <RadioRxBoosted+0x7c>)
 80084cc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80084d0:	2100      	movs	r1, #0
 80084d2:	4618      	mov	r0, r3
 80084d4:	f002 f86a 	bl	800a5ac <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 80084d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008504 <RadioRxBoosted+0x7c>)
 80084da:	785b      	ldrb	r3, [r3, #1]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d004      	beq.n	80084ea <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80084e0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80084e4:	f001 fa4a 	bl	800997c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 80084e8:	e005      	b.n	80084f6 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80084ea:	4b06      	ldr	r3, [pc, #24]	@ (8008504 <RadioRxBoosted+0x7c>)
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	019b      	lsls	r3, r3, #6
 80084f0:	4618      	mov	r0, r3
 80084f2:	f001 fa43 	bl	800997c <SUBGRF_SetRxBoosted>
}
 80084f6:	bf00      	nop
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
 80084fe:	bf00      	nop
 8008500:	20000344 	.word	0x20000344
 8008504:	200002d0 	.word	0x200002d0

08008508 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	005a      	lsls	r2, r3, #1
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	4413      	add	r3, r2
 800851a:	4a0c      	ldr	r2, [pc, #48]	@ (800854c <RadioSetRxDutyCycle+0x44>)
 800851c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800851e:	2300      	movs	r3, #0
 8008520:	2200      	movs	r2, #0
 8008522:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008526:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800852a:	f001 fb9b 	bl	8009c64 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800852e:	4b07      	ldr	r3, [pc, #28]	@ (800854c <RadioSetRxDutyCycle+0x44>)
 8008530:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008534:	2100      	movs	r1, #0
 8008536:	4618      	mov	r0, r3
 8008538:	f002 f838 	bl	800a5ac <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800853c:	6839      	ldr	r1, [r7, #0]
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f001 fa40 	bl	80099c4 <SUBGRF_SetRxDutyCycle>
}
 8008544:	bf00      	nop
 8008546:	3708      	adds	r7, #8
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	200002d0 	.word	0x200002d0

08008550 <RadioStartCad>:

static void RadioStartCad( void )
{
 8008550:	b580      	push	{r7, lr}
 8008552:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008554:	4b09      	ldr	r3, [pc, #36]	@ (800857c <RadioStartCad+0x2c>)
 8008556:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800855a:	2100      	movs	r1, #0
 800855c:	4618      	mov	r0, r3
 800855e:	f002 f825 	bl	800a5ac <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8008562:	2300      	movs	r3, #0
 8008564:	2200      	movs	r2, #0
 8008566:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800856a:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 800856e:	f001 fb79 	bl	8009c64 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8008572:	f001 fa53 	bl	8009a1c <SUBGRF_SetCad>
}
 8008576:	bf00      	nop
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	200002d0 	.word	0x200002d0

08008580 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	460b      	mov	r3, r1
 800858a:	70fb      	strb	r3, [r7, #3]
 800858c:	4613      	mov	r3, r2
 800858e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8008590:	883b      	ldrh	r3, [r7, #0]
 8008592:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008596:	fb02 f303 	mul.w	r3, r2, r3
 800859a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f001 fbbd 	bl	8009d1c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 80085a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f002 f828 	bl	800a5fc <SUBGRF_SetRfTxPower>
 80085ac:	4603      	mov	r3, r0
 80085ae:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 80085b0:	7afb      	ldrb	r3, [r7, #11]
 80085b2:	2101      	movs	r1, #1
 80085b4:	4618      	mov	r0, r3
 80085b6:	f001 fff9 	bl	800a5ac <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 80085ba:	f001 fa3d 	bl	8009a38 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80085be:	68f9      	ldr	r1, [r7, #12]
 80085c0:	4804      	ldr	r0, [pc, #16]	@ (80085d4 <RadioSetTxContinuousWave+0x54>)
 80085c2:	f003 f965 	bl	800b890 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80085c6:	4803      	ldr	r0, [pc, #12]	@ (80085d4 <RadioSetTxContinuousWave+0x54>)
 80085c8:	f003 f884 	bl	800b6d4 <UTIL_TIMER_Start>
}
 80085cc:	bf00      	nop
 80085ce:	3710      	adds	r7, #16
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	2000032c 	.word	0x2000032c

080085d8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	4603      	mov	r3, r0
 80085e0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 80085e2:	f001 fe5c 	bl	800a29e <SUBGRF_GetRssiInst>
 80085e6:	4603      	mov	r3, r0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	4603      	mov	r3, r0
 80085f8:	460a      	mov	r2, r1
 80085fa:	80fb      	strh	r3, [r7, #6]
 80085fc:	4613      	mov	r3, r2
 80085fe:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8008600:	797a      	ldrb	r2, [r7, #5]
 8008602:	88fb      	ldrh	r3, [r7, #6]
 8008604:	4611      	mov	r1, r2
 8008606:	4618      	mov	r0, r3
 8008608:	f001 fedc 	bl	800a3c4 <SUBGRF_WriteRegister>
}
 800860c:	bf00      	nop
 800860e:	3708      	adds	r7, #8
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b082      	sub	sp, #8
 8008618:	af00      	add	r7, sp, #0
 800861a:	4603      	mov	r3, r0
 800861c:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 800861e:	88fb      	ldrh	r3, [r7, #6]
 8008620:	4618      	mov	r0, r3
 8008622:	f001 fee3 	bl	800a3ec <SUBGRF_ReadRegister>
 8008626:	4603      	mov	r3, r0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	4603      	mov	r3, r0
 8008638:	6039      	str	r1, [r7, #0]
 800863a:	80fb      	strh	r3, [r7, #6]
 800863c:	4613      	mov	r3, r2
 800863e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8008640:	797b      	ldrb	r3, [r7, #5]
 8008642:	b29a      	uxth	r2, r3
 8008644:	88fb      	ldrh	r3, [r7, #6]
 8008646:	6839      	ldr	r1, [r7, #0]
 8008648:	4618      	mov	r0, r3
 800864a:	f001 fee3 	bl	800a414 <SUBGRF_WriteRegisters>
}
 800864e:	bf00      	nop
 8008650:	3708      	adds	r7, #8
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8008656:	b580      	push	{r7, lr}
 8008658:	b082      	sub	sp, #8
 800865a:	af00      	add	r7, sp, #0
 800865c:	4603      	mov	r3, r0
 800865e:	6039      	str	r1, [r7, #0]
 8008660:	80fb      	strh	r3, [r7, #6]
 8008662:	4613      	mov	r3, r2
 8008664:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8008666:	797b      	ldrb	r3, [r7, #5]
 8008668:	b29a      	uxth	r2, r3
 800866a:	88fb      	ldrh	r3, [r7, #6]
 800866c:	6839      	ldr	r1, [r7, #0]
 800866e:	4618      	mov	r0, r3
 8008670:	f001 fef2 	bl	800a458 <SUBGRF_ReadRegisters>
}
 8008674:	bf00      	nop
 8008676:	3708      	adds	r7, #8
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
 8008682:	4603      	mov	r3, r0
 8008684:	460a      	mov	r2, r1
 8008686:	71fb      	strb	r3, [r7, #7]
 8008688:	4613      	mov	r3, r2
 800868a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800868c:	79fb      	ldrb	r3, [r7, #7]
 800868e:	2b01      	cmp	r3, #1
 8008690:	d10a      	bne.n	80086a8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8008692:	4a0e      	ldr	r2, [pc, #56]	@ (80086cc <RadioSetMaxPayloadLength+0x50>)
 8008694:	79bb      	ldrb	r3, [r7, #6]
 8008696:	7013      	strb	r3, [r2, #0]
 8008698:	4b0c      	ldr	r3, [pc, #48]	@ (80086cc <RadioSetMaxPayloadLength+0x50>)
 800869a:	781a      	ldrb	r2, [r3, #0]
 800869c:	4b0c      	ldr	r3, [pc, #48]	@ (80086d0 <RadioSetMaxPayloadLength+0x54>)
 800869e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80086a0:	480c      	ldr	r0, [pc, #48]	@ (80086d4 <RadioSetMaxPayloadLength+0x58>)
 80086a2:	f001 fd47 	bl	800a134 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 80086a6:	e00d      	b.n	80086c4 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80086a8:	4b09      	ldr	r3, [pc, #36]	@ (80086d0 <RadioSetMaxPayloadLength+0x54>)
 80086aa:	7d5b      	ldrb	r3, [r3, #21]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d109      	bne.n	80086c4 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 80086b0:	4a06      	ldr	r2, [pc, #24]	@ (80086cc <RadioSetMaxPayloadLength+0x50>)
 80086b2:	79bb      	ldrb	r3, [r7, #6]
 80086b4:	7013      	strb	r3, [r2, #0]
 80086b6:	4b05      	ldr	r3, [pc, #20]	@ (80086cc <RadioSetMaxPayloadLength+0x50>)
 80086b8:	781a      	ldrb	r2, [r3, #0]
 80086ba:	4b05      	ldr	r3, [pc, #20]	@ (80086d0 <RadioSetMaxPayloadLength+0x54>)
 80086bc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80086be:	4805      	ldr	r0, [pc, #20]	@ (80086d4 <RadioSetMaxPayloadLength+0x58>)
 80086c0:	f001 fd38 	bl	800a134 <SUBGRF_SetPacketParams>
}
 80086c4:	bf00      	nop
 80086c6:	3708      	adds	r7, #8
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}
 80086cc:	20000008 	.word	0x20000008
 80086d0:	200002d0 	.word	0x200002d0
 80086d4:	200002de 	.word	0x200002de

080086d8 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	4603      	mov	r3, r0
 80086e0:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80086e2:	4a13      	ldr	r2, [pc, #76]	@ (8008730 <RadioSetPublicNetwork+0x58>)
 80086e4:	79fb      	ldrb	r3, [r7, #7]
 80086e6:	7313      	strb	r3, [r2, #12]
 80086e8:	4b11      	ldr	r3, [pc, #68]	@ (8008730 <RadioSetPublicNetwork+0x58>)
 80086ea:	7b1a      	ldrb	r2, [r3, #12]
 80086ec:	4b10      	ldr	r3, [pc, #64]	@ (8008730 <RadioSetPublicNetwork+0x58>)
 80086ee:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 80086f0:	2001      	movs	r0, #1
 80086f2:	f7ff f82f 	bl	8007754 <RadioSetModem>
    if( enable == true )
 80086f6:	79fb      	ldrb	r3, [r7, #7]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00a      	beq.n	8008712 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80086fc:	2134      	movs	r1, #52	@ 0x34
 80086fe:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8008702:	f001 fe5f 	bl	800a3c4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8008706:	2144      	movs	r1, #68	@ 0x44
 8008708:	f240 7041 	movw	r0, #1857	@ 0x741
 800870c:	f001 fe5a 	bl	800a3c4 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8008710:	e009      	b.n	8008726 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8008712:	2114      	movs	r1, #20
 8008714:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8008718:	f001 fe54 	bl	800a3c4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800871c:	2124      	movs	r1, #36	@ 0x24
 800871e:	f240 7041 	movw	r0, #1857	@ 0x741
 8008722:	f001 fe4f 	bl	800a3c4 <SUBGRF_WriteRegister>
}
 8008726:	bf00      	nop
 8008728:	3708      	adds	r7, #8
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	200002d0 	.word	0x200002d0

08008734 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8008738:	f001 ff94 	bl	800a664 <SUBGRF_GetRadioWakeUpTime>
 800873c:	4603      	mov	r3, r0
 800873e:	3303      	adds	r3, #3
}
 8008740:	4618      	mov	r0, r3
 8008742:	bd80      	pop	{r7, pc}

08008744 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 800874c:	f000 f80e 	bl	800876c <RadioOnTxTimeoutProcess>
}
 8008750:	bf00      	nop
 8008752:	3708      	adds	r7, #8
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8008760:	f000 f818 	bl	8008794 <RadioOnRxTimeoutProcess>
}
 8008764:	bf00      	nop
 8008766:	3708      	adds	r7, #8
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 800876c:	b580      	push	{r7, lr}
 800876e:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8008770:	4b07      	ldr	r3, [pc, #28]	@ (8008790 <RadioOnTxTimeoutProcess+0x24>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d008      	beq.n	800878a <RadioOnTxTimeoutProcess+0x1e>
 8008778:	4b05      	ldr	r3, [pc, #20]	@ (8008790 <RadioOnTxTimeoutProcess+0x24>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d003      	beq.n	800878a <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8008782:	4b03      	ldr	r3, [pc, #12]	@ (8008790 <RadioOnTxTimeoutProcess+0x24>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	4798      	blx	r3
    }
}
 800878a:	bf00      	nop
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	200002cc 	.word	0x200002cc

08008794 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008798:	4b07      	ldr	r3, [pc, #28]	@ (80087b8 <RadioOnRxTimeoutProcess+0x24>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d008      	beq.n	80087b2 <RadioOnRxTimeoutProcess+0x1e>
 80087a0:	4b05      	ldr	r3, [pc, #20]	@ (80087b8 <RadioOnRxTimeoutProcess+0x24>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 80087aa:	4b03      	ldr	r3, [pc, #12]	@ (80087b8 <RadioOnRxTimeoutProcess+0x24>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	4798      	blx	r3
    }
}
 80087b2:	bf00      	nop
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	200002cc 	.word	0x200002cc

080087bc <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b082      	sub	sp, #8
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	4603      	mov	r3, r0
 80087c4:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 80087c6:	4a05      	ldr	r2, [pc, #20]	@ (80087dc <RadioOnDioIrq+0x20>)
 80087c8:	88fb      	ldrh	r3, [r7, #6]
 80087ca:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 80087ce:	f000 f807 	bl	80087e0 <RadioIrqProcess>
}
 80087d2:	bf00      	nop
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	200002d0 	.word	0x200002d0

080087e0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 80087e0:	b5b0      	push	{r4, r5, r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 80087ea:	2300      	movs	r3, #0
 80087ec:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 80087ee:	4ba8      	ldr	r3, [pc, #672]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 80087f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80087f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087f8:	f000 810d 	beq.w	8008a16 <RadioIrqProcess+0x236>
 80087fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008800:	f300 81e8 	bgt.w	8008bd4 <RadioIrqProcess+0x3f4>
 8008804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008808:	f000 80f1 	beq.w	80089ee <RadioIrqProcess+0x20e>
 800880c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008810:	f300 81e0 	bgt.w	8008bd4 <RadioIrqProcess+0x3f4>
 8008814:	2b80      	cmp	r3, #128	@ 0x80
 8008816:	f000 80d6 	beq.w	80089c6 <RadioIrqProcess+0x1e6>
 800881a:	2b80      	cmp	r3, #128	@ 0x80
 800881c:	f300 81da 	bgt.w	8008bd4 <RadioIrqProcess+0x3f4>
 8008820:	2b20      	cmp	r3, #32
 8008822:	dc49      	bgt.n	80088b8 <RadioIrqProcess+0xd8>
 8008824:	2b00      	cmp	r3, #0
 8008826:	f340 81d5 	ble.w	8008bd4 <RadioIrqProcess+0x3f4>
 800882a:	3b01      	subs	r3, #1
 800882c:	2b1f      	cmp	r3, #31
 800882e:	f200 81d1 	bhi.w	8008bd4 <RadioIrqProcess+0x3f4>
 8008832:	a201      	add	r2, pc, #4	@ (adr r2, 8008838 <RadioIrqProcess+0x58>)
 8008834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008838:	080088c1 	.word	0x080088c1
 800883c:	080088fb 	.word	0x080088fb
 8008840:	08008bd5 	.word	0x08008bd5
 8008844:	08008ab1 	.word	0x08008ab1
 8008848:	08008bd5 	.word	0x08008bd5
 800884c:	08008bd5 	.word	0x08008bd5
 8008850:	08008bd5 	.word	0x08008bd5
 8008854:	08008b2d 	.word	0x08008b2d
 8008858:	08008bd5 	.word	0x08008bd5
 800885c:	08008bd5 	.word	0x08008bd5
 8008860:	08008bd5 	.word	0x08008bd5
 8008864:	08008bd5 	.word	0x08008bd5
 8008868:	08008bd5 	.word	0x08008bd5
 800886c:	08008bd5 	.word	0x08008bd5
 8008870:	08008bd5 	.word	0x08008bd5
 8008874:	08008b49 	.word	0x08008b49
 8008878:	08008bd5 	.word	0x08008bd5
 800887c:	08008bd5 	.word	0x08008bd5
 8008880:	08008bd5 	.word	0x08008bd5
 8008884:	08008bd5 	.word	0x08008bd5
 8008888:	08008bd5 	.word	0x08008bd5
 800888c:	08008bd5 	.word	0x08008bd5
 8008890:	08008bd5 	.word	0x08008bd5
 8008894:	08008bd5 	.word	0x08008bd5
 8008898:	08008bd5 	.word	0x08008bd5
 800889c:	08008bd5 	.word	0x08008bd5
 80088a0:	08008bd5 	.word	0x08008bd5
 80088a4:	08008bd5 	.word	0x08008bd5
 80088a8:	08008bd5 	.word	0x08008bd5
 80088ac:	08008bd5 	.word	0x08008bd5
 80088b0:	08008bd5 	.word	0x08008bd5
 80088b4:	08008b57 	.word	0x08008b57
 80088b8:	2b40      	cmp	r3, #64	@ 0x40
 80088ba:	f000 816d 	beq.w	8008b98 <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 80088be:	e189      	b.n	8008bd4 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 80088c0:	4874      	ldr	r0, [pc, #464]	@ (8008a94 <RadioIrqProcess+0x2b4>)
 80088c2:	f002 ff75 	bl	800b7b0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 80088c6:	2000      	movs	r0, #0
 80088c8:	f000 fffc 	bl	80098c4 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 80088cc:	f002 f85e 	bl	800a98c <RFW_Is_LongPacketModeEnabled>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d101      	bne.n	80088da <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 80088d6:	f002 f882 	bl	800a9de <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80088da:	4b6f      	ldr	r3, [pc, #444]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	f000 817a 	beq.w	8008bd8 <RadioIrqProcess+0x3f8>
 80088e4:	4b6c      	ldr	r3, [pc, #432]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f000 8174 	beq.w	8008bd8 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 80088f0:	4b69      	ldr	r3, [pc, #420]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4798      	blx	r3
        break;
 80088f8:	e16e      	b.n	8008bd8 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 80088fa:	4868      	ldr	r0, [pc, #416]	@ (8008a9c <RadioIrqProcess+0x2bc>)
 80088fc:	f002 ff58 	bl	800b7b0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8008900:	4b63      	ldr	r3, [pc, #396]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 8008902:	785b      	ldrb	r3, [r3, #1]
 8008904:	f083 0301 	eor.w	r3, r3, #1
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b00      	cmp	r3, #0
 800890c:	d014      	beq.n	8008938 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 800890e:	2000      	movs	r0, #0
 8008910:	f000 ffd8 	bl	80098c4 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8008914:	2100      	movs	r1, #0
 8008916:	f640 1002 	movw	r0, #2306	@ 0x902
 800891a:	f001 fd53 	bl	800a3c4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 800891e:	f640 1044 	movw	r0, #2372	@ 0x944
 8008922:	f001 fd63 	bl	800a3ec <SUBGRF_ReadRegister>
 8008926:	4603      	mov	r3, r0
 8008928:	f043 0302 	orr.w	r3, r3, #2
 800892c:	b2db      	uxtb	r3, r3
 800892e:	4619      	mov	r1, r3
 8008930:	f640 1044 	movw	r0, #2372	@ 0x944
 8008934:	f001 fd46 	bl	800a3c4 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8008938:	1dfb      	adds	r3, r7, #7
 800893a:	22ff      	movs	r2, #255	@ 0xff
 800893c:	4619      	mov	r1, r3
 800893e:	4858      	ldr	r0, [pc, #352]	@ (8008aa0 <RadioIrqProcess+0x2c0>)
 8008940:	f000 fe90 	bl	8009664 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8008944:	4857      	ldr	r0, [pc, #348]	@ (8008aa4 <RadioIrqProcess+0x2c4>)
 8008946:	f001 fceb 	bl	800a320 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800894a:	4b53      	ldr	r3, [pc, #332]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	f000 8144 	beq.w	8008bdc <RadioIrqProcess+0x3fc>
 8008954:	4b50      	ldr	r3, [pc, #320]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	2b00      	cmp	r3, #0
 800895c:	f000 813e 	beq.w	8008bdc <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 8008960:	4b4b      	ldr	r3, [pc, #300]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 8008962:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008966:	2b01      	cmp	r3, #1
 8008968:	d10e      	bne.n	8008988 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800896a:	4b4b      	ldr	r3, [pc, #300]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689c      	ldr	r4, [r3, #8]
 8008970:	79fb      	ldrb	r3, [r7, #7]
 8008972:	4619      	mov	r1, r3
 8008974:	4b46      	ldr	r3, [pc, #280]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 8008976:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 800897a:	461a      	mov	r2, r3
 800897c:	4b44      	ldr	r3, [pc, #272]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 800897e:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8008982:	4847      	ldr	r0, [pc, #284]	@ (8008aa0 <RadioIrqProcess+0x2c0>)
 8008984:	47a0      	blx	r4
                break;
 8008986:	e01d      	b.n	80089c4 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8008988:	4b41      	ldr	r3, [pc, #260]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 800898a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800898c:	463a      	mov	r2, r7
 800898e:	4611      	mov	r1, r2
 8008990:	4618      	mov	r0, r3
 8008992:	f001 ff49 	bl	800a828 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 8008996:	4b40      	ldr	r3, [pc, #256]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	689c      	ldr	r4, [r3, #8]
 800899c:	79fb      	ldrb	r3, [r7, #7]
 800899e:	4619      	mov	r1, r3
 80089a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008a90 <RadioIrqProcess+0x2b0>)
 80089a2:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 80089a6:	4618      	mov	r0, r3
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80089ae:	4a3e      	ldr	r2, [pc, #248]	@ (8008aa8 <RadioIrqProcess+0x2c8>)
 80089b0:	fb82 5203 	smull	r5, r2, r2, r3
 80089b4:	1192      	asrs	r2, r2, #6
 80089b6:	17db      	asrs	r3, r3, #31
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	b25b      	sxtb	r3, r3
 80089bc:	4602      	mov	r2, r0
 80089be:	4838      	ldr	r0, [pc, #224]	@ (8008aa0 <RadioIrqProcess+0x2c0>)
 80089c0:	47a0      	blx	r4
                break;
 80089c2:	bf00      	nop
        break;
 80089c4:	e10a      	b.n	8008bdc <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 80089c6:	2000      	movs	r0, #0
 80089c8:	f000 ff7c 	bl	80098c4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80089cc:	4b32      	ldr	r3, [pc, #200]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 8105 	beq.w	8008be0 <RadioIrqProcess+0x400>
 80089d6:	4b30      	ldr	r3, [pc, #192]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	699b      	ldr	r3, [r3, #24]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 80ff 	beq.w	8008be0 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 80089e2:	4b2d      	ldr	r3, [pc, #180]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	699b      	ldr	r3, [r3, #24]
 80089e8:	2000      	movs	r0, #0
 80089ea:	4798      	blx	r3
        break;
 80089ec:	e0f8      	b.n	8008be0 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 80089ee:	2000      	movs	r0, #0
 80089f0:	f000 ff68 	bl	80098c4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80089f4:	4b28      	ldr	r3, [pc, #160]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 80f3 	beq.w	8008be4 <RadioIrqProcess+0x404>
 80089fe:	4b26      	ldr	r3, [pc, #152]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	699b      	ldr	r3, [r3, #24]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 80ed 	beq.w	8008be4 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 8008a0a:	4b23      	ldr	r3, [pc, #140]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	699b      	ldr	r3, [r3, #24]
 8008a10:	2001      	movs	r0, #1
 8008a12:	4798      	blx	r3
        break;
 8008a14:	e0e6      	b.n	8008be4 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8008a16:	4b25      	ldr	r3, [pc, #148]	@ (8008aac <RadioIrqProcess+0x2cc>)
 8008a18:	2201      	movs	r2, #1
 8008a1a:	2100      	movs	r1, #0
 8008a1c:	2002      	movs	r0, #2
 8008a1e:	f003 f8bf 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8008a22:	f000 fe05 	bl	8009630 <SUBGRF_GetOperatingMode>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b04      	cmp	r3, #4
 8008a2a:	d115      	bne.n	8008a58 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 8008a2c:	4819      	ldr	r0, [pc, #100]	@ (8008a94 <RadioIrqProcess+0x2b4>)
 8008a2e:	f002 febf 	bl	800b7b0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8008a32:	2000      	movs	r0, #0
 8008a34:	f000 ff46 	bl	80098c4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8008a38:	4b17      	ldr	r3, [pc, #92]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f000 80d3 	beq.w	8008be8 <RadioIrqProcess+0x408>
 8008a42:	4b15      	ldr	r3, [pc, #84]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f000 80cd 	beq.w	8008be8 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 8008a4e:	4b12      	ldr	r3, [pc, #72]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	4798      	blx	r3
        break;
 8008a56:	e0c7      	b.n	8008be8 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8008a58:	f000 fdea 	bl	8009630 <SUBGRF_GetOperatingMode>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	f040 80c2 	bne.w	8008be8 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8008a64:	480d      	ldr	r0, [pc, #52]	@ (8008a9c <RadioIrqProcess+0x2bc>)
 8008a66:	f002 fea3 	bl	800b7b0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	f000 ff2a 	bl	80098c4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008a70:	4b09      	ldr	r3, [pc, #36]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 80b7 	beq.w	8008be8 <RadioIrqProcess+0x408>
 8008a7a:	4b07      	ldr	r3, [pc, #28]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f000 80b1 	beq.w	8008be8 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 8008a86:	4b04      	ldr	r3, [pc, #16]	@ (8008a98 <RadioIrqProcess+0x2b8>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	4798      	blx	r3
        break;
 8008a8e:	e0ab      	b.n	8008be8 <RadioIrqProcess+0x408>
 8008a90:	200002d0 	.word	0x200002d0
 8008a94:	2000032c 	.word	0x2000032c
 8008a98:	200002cc 	.word	0x200002cc
 8008a9c:	20000344 	.word	0x20000344
 8008aa0:	200001cc 	.word	0x200001cc
 8008aa4:	200002f4 	.word	0x200002f4
 8008aa8:	10624dd3 	.word	0x10624dd3
 8008aac:	0800c150 	.word	0x0800c150
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8008ab0:	4b54      	ldr	r3, [pc, #336]	@ (8008c04 <RadioIrqProcess+0x424>)
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	2002      	movs	r0, #2
 8008ab8:	f003 f872 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8008abc:	4b52      	ldr	r3, [pc, #328]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f000 8093 	beq.w	8008bec <RadioIrqProcess+0x40c>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 8008ac6:	4a51      	ldr	r2, [pc, #324]	@ (8008c0c <RadioIrqProcess+0x42c>)
 8008ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008acc:	0c1b      	lsrs	r3, r3, #16
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	f640 1003 	movw	r0, #2307	@ 0x903
 8008ad6:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 8008ad8:	4a4c      	ldr	r2, [pc, #304]	@ (8008c0c <RadioIrqProcess+0x42c>)
 8008ada:	4b4b      	ldr	r3, [pc, #300]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ade:	0a1b      	lsrs	r3, r3, #8
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	f640 1004 	movw	r0, #2308	@ 0x904
 8008ae8:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 8008aea:	4a48      	ldr	r2, [pc, #288]	@ (8008c0c <RadioIrqProcess+0x42c>)
 8008aec:	4b46      	ldr	r3, [pc, #280]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	4619      	mov	r1, r3
 8008af4:	f640 1005 	movw	r0, #2309	@ 0x905
 8008af8:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 8008afa:	4c44      	ldr	r4, [pc, #272]	@ (8008c0c <RadioIrqProcess+0x42c>)
 8008afc:	4b44      	ldr	r3, [pc, #272]	@ (8008c10 <RadioIrqProcess+0x430>)
 8008afe:	f640 1002 	movw	r0, #2306	@ 0x902
 8008b02:	4798      	blx	r3
 8008b04:	4603      	mov	r3, r0
 8008b06:	f043 0301 	orr.w	r3, r3, #1
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	f640 1002 	movw	r0, #2306	@ 0x902
 8008b12:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 8008b14:	4b3c      	ldr	r3, [pc, #240]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008b16:	2200      	movs	r2, #0
 8008b18:	659a      	str	r2, [r3, #88]	@ 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f240 2162 	movw	r1, #610	@ 0x262
 8008b22:	f240 2062 	movw	r0, #610	@ 0x262
 8008b26:	f001 f89d 	bl	8009c64 <SUBGRF_SetDioIrqParams>
        break;
 8008b2a:	e05f      	b.n	8008bec <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8008b2c:	4b39      	ldr	r3, [pc, #228]	@ (8008c14 <RadioIrqProcess+0x434>)
 8008b2e:	2201      	movs	r2, #1
 8008b30:	2100      	movs	r1, #0
 8008b32:	2002      	movs	r0, #2
 8008b34:	f003 f834 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8008b38:	f001 ff21 	bl	800a97e <RFW_Is_Init>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d156      	bne.n	8008bf0 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 8008b42:	f001 ff52 	bl	800a9ea <RFW_ReceivePayload>
        break;
 8008b46:	e053      	b.n	8008bf0 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8008b48:	4b33      	ldr	r3, [pc, #204]	@ (8008c18 <RadioIrqProcess+0x438>)
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	2002      	movs	r0, #2
 8008b50:	f003 f826 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8008b54:	e051      	b.n	8008bfa <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 8008b56:	4831      	ldr	r0, [pc, #196]	@ (8008c1c <RadioIrqProcess+0x43c>)
 8008b58:	f002 fe2a 	bl	800b7b0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8008b5c:	4b2a      	ldr	r3, [pc, #168]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008b5e:	785b      	ldrb	r3, [r3, #1]
 8008b60:	f083 0301 	eor.w	r3, r3, #1
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d002      	beq.n	8008b70 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	f000 feaa 	bl	80098c4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008b70:	4b2b      	ldr	r3, [pc, #172]	@ (8008c20 <RadioIrqProcess+0x440>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d03d      	beq.n	8008bf4 <RadioIrqProcess+0x414>
 8008b78:	4b29      	ldr	r3, [pc, #164]	@ (8008c20 <RadioIrqProcess+0x440>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d038      	beq.n	8008bf4 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 8008b82:	4b27      	ldr	r3, [pc, #156]	@ (8008c20 <RadioIrqProcess+0x440>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8008b8a:	4b26      	ldr	r3, [pc, #152]	@ (8008c24 <RadioIrqProcess+0x444>)
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	2100      	movs	r1, #0
 8008b90:	2002      	movs	r0, #2
 8008b92:	f003 f805 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8008b96:	e02d      	b.n	8008bf4 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8008b98:	4b23      	ldr	r3, [pc, #140]	@ (8008c28 <RadioIrqProcess+0x448>)
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	2002      	movs	r0, #2
 8008ba0:	f002 fffe 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8008ba4:	4b18      	ldr	r3, [pc, #96]	@ (8008c08 <RadioIrqProcess+0x428>)
 8008ba6:	785b      	ldrb	r3, [r3, #1]
 8008ba8:	f083 0301 	eor.w	r3, r3, #1
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d002      	beq.n	8008bb8 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	f000 fe86 	bl	80098c4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8008bb8:	4b19      	ldr	r3, [pc, #100]	@ (8008c20 <RadioIrqProcess+0x440>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d01b      	beq.n	8008bf8 <RadioIrqProcess+0x418>
 8008bc0:	4b17      	ldr	r3, [pc, #92]	@ (8008c20 <RadioIrqProcess+0x440>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	691b      	ldr	r3, [r3, #16]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d016      	beq.n	8008bf8 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 8008bca:	4b15      	ldr	r3, [pc, #84]	@ (8008c20 <RadioIrqProcess+0x440>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	691b      	ldr	r3, [r3, #16]
 8008bd0:	4798      	blx	r3
        break;
 8008bd2:	e011      	b.n	8008bf8 <RadioIrqProcess+0x418>
        break;
 8008bd4:	bf00      	nop
 8008bd6:	e010      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008bd8:	bf00      	nop
 8008bda:	e00e      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008bdc:	bf00      	nop
 8008bde:	e00c      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008be0:	bf00      	nop
 8008be2:	e00a      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008be4:	bf00      	nop
 8008be6:	e008      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008be8:	bf00      	nop
 8008bea:	e006      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008bec:	bf00      	nop
 8008bee:	e004      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008bf0:	bf00      	nop
 8008bf2:	e002      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008bf4:	bf00      	nop
 8008bf6:	e000      	b.n	8008bfa <RadioIrqProcess+0x41a>
        break;
 8008bf8:	bf00      	nop
    }
}
 8008bfa:	bf00      	nop
 8008bfc:	3708      	adds	r7, #8
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bdb0      	pop	{r4, r5, r7, pc}
 8008c02:	bf00      	nop
 8008c04:	0800c164 	.word	0x0800c164
 8008c08:	200002d0 	.word	0x200002d0
 8008c0c:	080085f1 	.word	0x080085f1
 8008c10:	08008615 	.word	0x08008615
 8008c14:	0800c170 	.word	0x0800c170
 8008c18:	0800c17c 	.word	0x0800c17c
 8008c1c:	20000344 	.word	0x20000344
 8008c20:	200002cc 	.word	0x200002cc
 8008c24:	0800c188 	.word	0x0800c188
 8008c28:	0800c194 	.word	0x0800c194

08008c2c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8008c30:	4b09      	ldr	r3, [pc, #36]	@ (8008c58 <RadioTxPrbs+0x2c>)
 8008c32:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008c36:	2101      	movs	r1, #1
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f001 fcb7 	bl	800a5ac <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8008c3e:	4b07      	ldr	r3, [pc, #28]	@ (8008c5c <RadioTxPrbs+0x30>)
 8008c40:	212d      	movs	r1, #45	@ 0x2d
 8008c42:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8008c46:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8008c48:	f000 feff 	bl	8009a4a <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8008c4c:	4804      	ldr	r0, [pc, #16]	@ (8008c60 <RadioTxPrbs+0x34>)
 8008c4e:	f000 fe55 	bl	80098fc <SUBGRF_SetTx>
}
 8008c52:	bf00      	nop
 8008c54:	bd80      	pop	{r7, pc}
 8008c56:	bf00      	nop
 8008c58:	200002d0 	.word	0x200002d0
 8008c5c:	080085f1 	.word	0x080085f1
 8008c60:	000fffff 	.word	0x000fffff

08008c64 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8008c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f001 fcc2 	bl	800a5fc <SUBGRF_SetRfTxPower>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
 8008c7e:	2101      	movs	r1, #1
 8008c80:	4618      	mov	r0, r3
 8008c82:	f001 fc93 	bl	800a5ac <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8008c86:	f000 fed7 	bl	8009a38 <SUBGRF_SetTxContinuousWave>
}
 8008c8a:	bf00      	nop
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8008c92:	b480      	push	{r7}
 8008c94:	b089      	sub	sp, #36	@ 0x24
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	60f8      	str	r0, [r7, #12]
 8008c9a:	60b9      	str	r1, [r7, #8]
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 8008ca8:	2300      	movs	r3, #0
 8008caa:	61bb      	str	r3, [r7, #24]
 8008cac:	e011      	b.n	8008cd2 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	781a      	ldrb	r2, [r3, #0]
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	68b9      	ldr	r1, [r7, #8]
 8008cba:	440b      	add	r3, r1
 8008cbc:	43d2      	mvns	r2, r2
 8008cbe:	b2d2      	uxtb	r2, r2
 8008cc0:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	68fa      	ldr	r2, [r7, #12]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	2200      	movs	r2, #0
 8008cca:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	61bb      	str	r3, [r7, #24]
 8008cd2:	79fb      	ldrb	r3, [r7, #7]
 8008cd4:	69ba      	ldr	r2, [r7, #24]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	dbe9      	blt.n	8008cae <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8008cda:	2300      	movs	r3, #0
 8008cdc:	61bb      	str	r3, [r7, #24]
 8008cde:	e049      	b.n	8008d74 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	425a      	negs	r2, r3
 8008ce4:	f003 0307 	and.w	r3, r3, #7
 8008ce8:	f002 0207 	and.w	r2, r2, #7
 8008cec:	bf58      	it	pl
 8008cee:	4253      	negpl	r3, r2
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	f1c3 0307 	rsb	r3, r3, #7
 8008cf6:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	da00      	bge.n	8008d00 <payload_integration+0x6e>
 8008cfe:	3307      	adds	r3, #7
 8008d00:	10db      	asrs	r3, r3, #3
 8008d02:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	3301      	adds	r3, #1
 8008d08:	425a      	negs	r2, r3
 8008d0a:	f003 0307 	and.w	r3, r3, #7
 8008d0e:	f002 0207 	and.w	r2, r2, #7
 8008d12:	bf58      	it	pl
 8008d14:	4253      	negpl	r3, r2
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	f1c3 0307 	rsb	r3, r3, #7
 8008d1c:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	3301      	adds	r3, #1
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	da00      	bge.n	8008d28 <payload_integration+0x96>
 8008d26:	3307      	adds	r3, #7
 8008d28:	10db      	asrs	r3, r3, #3
 8008d2a:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8008d2c:	7dbb      	ldrb	r3, [r7, #22]
 8008d2e:	68ba      	ldr	r2, [r7, #8]
 8008d30:	4413      	add	r3, r2
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	461a      	mov	r2, r3
 8008d36:	7dfb      	ldrb	r3, [r7, #23]
 8008d38:	fa42 f303 	asr.w	r3, r2, r3
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	f003 0301 	and.w	r3, r3, #1
 8008d42:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8008d44:	7ffa      	ldrb	r2, [r7, #31]
 8008d46:	7cfb      	ldrb	r3, [r7, #19]
 8008d48:	4053      	eors	r3, r2
 8008d4a:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8008d4c:	7d3b      	ldrb	r3, [r7, #20]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	4413      	add	r3, r2
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	b25a      	sxtb	r2, r3
 8008d56:	7ff9      	ldrb	r1, [r7, #31]
 8008d58:	7d7b      	ldrb	r3, [r7, #21]
 8008d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d5e:	b25b      	sxtb	r3, r3
 8008d60:	4313      	orrs	r3, r2
 8008d62:	b259      	sxtb	r1, r3
 8008d64:	7d3b      	ldrb	r3, [r7, #20]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	4413      	add	r3, r2
 8008d6a:	b2ca      	uxtb	r2, r1
 8008d6c:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	3301      	adds	r3, #1
 8008d72:	61bb      	str	r3, [r7, #24]
 8008d74:	79fb      	ldrb	r3, [r7, #7]
 8008d76:	00db      	lsls	r3, r3, #3
 8008d78:	69ba      	ldr	r2, [r7, #24]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	dbb0      	blt.n	8008ce0 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8008d7e:	7ffb      	ldrb	r3, [r7, #31]
 8008d80:	01db      	lsls	r3, r3, #7
 8008d82:	b25a      	sxtb	r2, r3
 8008d84:	7ffb      	ldrb	r3, [r7, #31]
 8008d86:	019b      	lsls	r3, r3, #6
 8008d88:	b25b      	sxtb	r3, r3
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	b25b      	sxtb	r3, r3
 8008d8e:	7ffa      	ldrb	r2, [r7, #31]
 8008d90:	2a00      	cmp	r2, #0
 8008d92:	d101      	bne.n	8008d98 <payload_integration+0x106>
 8008d94:	2220      	movs	r2, #32
 8008d96:	e000      	b.n	8008d9a <payload_integration+0x108>
 8008d98:	2200      	movs	r2, #0
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	b259      	sxtb	r1, r3
 8008d9e:	79fb      	ldrb	r3, [r7, #7]
 8008da0:	68fa      	ldr	r2, [r7, #12]
 8008da2:	4413      	add	r3, r2
 8008da4:	b2ca      	uxtb	r2, r1
 8008da6:	701a      	strb	r2, [r3, #0]
}
 8008da8:	bf00      	nop
 8008daa:	3724      	adds	r7, #36	@ 0x24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bc80      	pop	{r7}
 8008db0:	4770      	bx	lr
	...

08008db4 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b08c      	sub	sp, #48	@ 0x30
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60b9      	str	r1, [r7, #8]
 8008dbc:	607a      	str	r2, [r7, #4]
 8008dbe:	603b      	str	r3, [r7, #0]
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 8008dc8:	2300      	movs	r3, #0
 8008dca:	623b      	str	r3, [r7, #32]
 8008dcc:	2300      	movs	r3, #0
 8008dce:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8008dd0:	f001 fdcf 	bl	800a972 <RFW_DeInit>

    if( rxContinuous != 0 )
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d001      	beq.n	8008dde <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	bf14      	ite	ne
 8008de4:	2301      	movne	r3, #1
 8008de6:	2300      	moveq	r3, #0
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	4ba3      	ldr	r3, [pc, #652]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008dec:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8008dee:	7bfb      	ldrb	r3, [r7, #15]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d003      	beq.n	8008dfc <RadioSetRxGenericConfig+0x48>
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	f000 80dc 	beq.w	8008fb2 <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8008dfa:	e194      	b.n	8009126 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d003      	beq.n	8008e0c <RadioSetRxGenericConfig+0x58>
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d102      	bne.n	8008e12 <RadioSetRxGenericConfig+0x5e>
            return -1;
 8008e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e10:	e18a      	b.n	8009128 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	7f9b      	ldrb	r3, [r3, #30]
 8008e16:	2b08      	cmp	r3, #8
 8008e18:	d902      	bls.n	8008e20 <RadioSetRxGenericConfig+0x6c>
            return -1;
 8008e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e1e:	e183      	b.n	8009128 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	6919      	ldr	r1, [r3, #16]
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	7f9b      	ldrb	r3, [r3, #30]
 8008e28:	461a      	mov	r2, r3
 8008e2a:	f107 0320 	add.w	r3, r7, #32
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f001 ffb8 	bl	800ada4 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bf14      	ite	ne
 8008e3c:	2301      	movne	r3, #1
 8008e3e:	2300      	moveq	r3, #0
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	4618      	mov	r0, r3
 8008e44:	f000 fe0a 	bl	8009a5c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008e48:	4b8b      	ldr	r3, [pc, #556]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	4a88      	ldr	r2, [pc, #544]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e56:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	f893 2020 	ldrb.w	r2, [r3, #32]
 8008e5e:	4b86      	ldr	r3, [pc, #536]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	4618      	mov	r0, r3
 8008e6a:	f001 fcb5 	bl	800a7d8 <SUBGRF_GetFskBandwidthRegValue>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	461a      	mov	r2, r3
 8008e72:	4b81      	ldr	r3, [pc, #516]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008e78:	4b7f      	ldr	r3, [pc, #508]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	00db      	lsls	r3, r3, #3
 8008e86:	b29a      	uxth	r2, r3
 8008e88:	4b7b      	ldr	r3, [pc, #492]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e8a:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	7fda      	ldrb	r2, [r3, #31]
 8008e90:	4b79      	ldr	r3, [pc, #484]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e92:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	7f9b      	ldrb	r3, [r3, #30]
 8008e98:	00db      	lsls	r3, r3, #3
 8008e9a:	b2da      	uxtb	r2, r3
 8008e9c:	4b76      	ldr	r3, [pc, #472]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008e9e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8008ea6:	4b74      	ldr	r3, [pc, #464]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008ea8:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d105      	bne.n	8008ec0 <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	695b      	ldr	r3, [r3, #20]
 8008eb8:	b2da      	uxtb	r2, r3
 8008eba:	4b6f      	ldr	r3, [pc, #444]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008ebc:	759a      	strb	r2, [r3, #22]
 8008ebe:	e00b      	b.n	8008ed8 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	d103      	bne.n	8008ed2 <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8008eca:	4b6b      	ldr	r3, [pc, #428]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008ecc:	22ff      	movs	r2, #255	@ 0xff
 8008ece:	759a      	strb	r2, [r3, #22]
 8008ed0:	e002      	b.n	8008ed8 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8008ed2:	4b69      	ldr	r3, [pc, #420]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008ed4:	22ff      	movs	r2, #255	@ 0xff
 8008ed6:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ede:	2b02      	cmp	r3, #2
 8008ee0:	d004      	beq.n	8008eec <RadioSetRxGenericConfig+0x138>
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	d12d      	bne.n	8008f48 <RadioSetRxGenericConfig+0x194>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008ef2:	2bf1      	cmp	r3, #241	@ 0xf1
 8008ef4:	d00c      	beq.n	8008f10 <RadioSetRxGenericConfig+0x15c>
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008efc:	2bf2      	cmp	r3, #242	@ 0xf2
 8008efe:	d007      	beq.n	8008f10 <RadioSetRxGenericConfig+0x15c>
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d002      	beq.n	8008f10 <RadioSetRxGenericConfig+0x15c>
            return -1;
 8008f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f0e:	e10b      	b.n	8009128 <RadioSetRxGenericConfig+0x374>
          ConfigGeneric.rtx = CONFIG_RX;
 8008f10:	2300      	movs	r3, #0
 8008f12:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8008f18:	4b58      	ldr	r3, [pc, #352]	@ (800907c <RadioSetRxGenericConfig+0x2c8>)
 8008f1a:	6819      	ldr	r1, [r3, #0]
 8008f1c:	f107 0314 	add.w	r3, r7, #20
 8008f20:	4a57      	ldr	r2, [pc, #348]	@ (8009080 <RadioSetRxGenericConfig+0x2cc>)
 8008f22:	4618      	mov	r0, r3
 8008f24:	f001 fd18 	bl	800a958 <RFW_Init>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d002      	beq.n	8008f34 <RadioSetRxGenericConfig+0x180>
            return -1;
 8008f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8008f32:	e0f9      	b.n	8009128 <RadioSetRxGenericConfig+0x374>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008f34:	4b50      	ldr	r3, [pc, #320]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008f36:	2200      	movs	r2, #0
 8008f38:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008f3a:	4b4f      	ldr	r3, [pc, #316]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008f40:	4b4d      	ldr	r3, [pc, #308]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008f42:	2200      	movs	r2, #0
 8008f44:	755a      	strb	r2, [r3, #21]
        {
 8008f46:	e00e      	b.n	8008f66 <RadioSetRxGenericConfig+0x1b2>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8008f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008f50:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8008f58:	4b47      	ldr	r3, [pc, #284]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008f5a:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8008f62:	4b45      	ldr	r3, [pc, #276]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008f64:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8008f66:	f7ff fa48 	bl	80083fa <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8008f6a:	2000      	movs	r0, #0
 8008f6c:	f7fe fbf2 	bl	8007754 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008f70:	4844      	ldr	r0, [pc, #272]	@ (8009084 <RadioSetRxGenericConfig+0x2d0>)
 8008f72:	f001 f80d 	bl	8009f90 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008f76:	4844      	ldr	r0, [pc, #272]	@ (8009088 <RadioSetRxGenericConfig+0x2d4>)
 8008f78:	f001 f8dc 	bl	800a134 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008f7c:	f107 0320 	add.w	r3, r7, #32
 8008f80:	4618      	mov	r0, r3
 8008f82:	f000 fba4 	bl	80096ce <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	8b9b      	ldrh	r3, [r3, #28]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 fbee 	bl	800976c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	8b1b      	ldrh	r3, [r3, #24]
 8008f94:	4618      	mov	r0, r3
 8008f96:	f000 fbc9 	bl	800972c <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8008fa0:	fb03 f202 	mul.w	r2, r3, r2
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fac:	4a32      	ldr	r2, [pc, #200]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008fae:	6093      	str	r3, [r2, #8]
        break;
 8008fb0:	e0b9      	b.n	8009126 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d102      	bne.n	8008fc0 <RadioSetRxGenericConfig+0x20c>
            return -1;
 8008fba:	f04f 33ff 	mov.w	r3, #4294967295
 8008fbe:	e0b3      	b.n	8009128 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d104      	bne.n	8008fd4 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008fd2:	e002      	b.n	8008fda <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 8008fd4:	23ff      	movs	r3, #255	@ 0xff
 8008fd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	bf14      	ite	ne
 8008fe2:	2301      	movne	r3, #1
 8008fe4:	2300      	moveq	r3, #0
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f000 fd37 	bl	8009a5c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f000 fd41 	bl	8009a7a <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8009006:	4b1c      	ldr	r3, [pc, #112]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8009008:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8009012:	4b19      	ldr	r3, [pc, #100]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8009014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800901e:	4b16      	ldr	r3, [pc, #88]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8009020:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800902a:	2b02      	cmp	r3, #2
 800902c:	d010      	beq.n	8009050 <RadioSetRxGenericConfig+0x29c>
 800902e:	2b02      	cmp	r3, #2
 8009030:	dc2c      	bgt.n	800908c <RadioSetRxGenericConfig+0x2d8>
 8009032:	2b00      	cmp	r3, #0
 8009034:	d002      	beq.n	800903c <RadioSetRxGenericConfig+0x288>
 8009036:	2b01      	cmp	r3, #1
 8009038:	d005      	beq.n	8009046 <RadioSetRxGenericConfig+0x292>
            break;
 800903a:	e027      	b.n	800908c <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800903c:	4b0e      	ldr	r3, [pc, #56]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 800903e:	2200      	movs	r2, #0
 8009040:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009044:	e023      	b.n	800908e <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009046:	4b0c      	ldr	r3, [pc, #48]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8009048:	2201      	movs	r2, #1
 800904a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800904e:	e01e      	b.n	800908e <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009056:	2b0b      	cmp	r3, #11
 8009058:	d004      	beq.n	8009064 <RadioSetRxGenericConfig+0x2b0>
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009060:	2b0c      	cmp	r3, #12
 8009062:	d104      	bne.n	800906e <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009064:	4b04      	ldr	r3, [pc, #16]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8009066:	2201      	movs	r2, #1
 8009068:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800906c:	e00f      	b.n	800908e <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800906e:	4b02      	ldr	r3, [pc, #8]	@ (8009078 <RadioSetRxGenericConfig+0x2c4>)
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009076:	e00a      	b.n	800908e <RadioSetRxGenericConfig+0x2da>
 8009078:	200002d0 	.word	0x200002d0
 800907c:	200002cc 	.word	0x200002cc
 8009080:	20000344 	.word	0x20000344
 8009084:	20000308 	.word	0x20000308
 8009088:	200002de 	.word	0x200002de
            break;
 800908c:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800908e:	4b28      	ldr	r3, [pc, #160]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 8009090:	2201      	movs	r2, #1
 8009092:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8009098:	4b25      	ldr	r3, [pc, #148]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 800909a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80090a2:	4b23      	ldr	r3, [pc, #140]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 80090a4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80090a6:	4a22      	ldr	r2, [pc, #136]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 80090a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80090ac:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 80090b4:	4b1e      	ldr	r3, [pc, #120]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 80090b6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 80090c0:	4b1b      	ldr	r3, [pc, #108]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 80090c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 80090c6:	f7ff f998 	bl	80083fa <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80090ca:	2001      	movs	r0, #1
 80090cc:	f7fe fb42 	bl	8007754 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80090d0:	4818      	ldr	r0, [pc, #96]	@ (8009134 <RadioSetRxGenericConfig+0x380>)
 80090d2:	f000 ff5d 	bl	8009f90 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80090d6:	4818      	ldr	r0, [pc, #96]	@ (8009138 <RadioSetRxGenericConfig+0x384>)
 80090d8:	f001 f82c 	bl	800a134 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80090dc:	4b14      	ldr	r3, [pc, #80]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 80090de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d10d      	bne.n	8009102 <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80090e6:	f240 7036 	movw	r0, #1846	@ 0x736
 80090ea:	f001 f97f 	bl	800a3ec <SUBGRF_ReadRegister>
 80090ee:	4603      	mov	r3, r0
 80090f0:	f023 0304 	bic.w	r3, r3, #4
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	4619      	mov	r1, r3
 80090f8:	f240 7036 	movw	r0, #1846	@ 0x736
 80090fc:	f001 f962 	bl	800a3c4 <SUBGRF_WriteRegister>
 8009100:	e00c      	b.n	800911c <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8009102:	f240 7036 	movw	r0, #1846	@ 0x736
 8009106:	f001 f971 	bl	800a3ec <SUBGRF_ReadRegister>
 800910a:	4603      	mov	r3, r0
 800910c:	f043 0304 	orr.w	r3, r3, #4
 8009110:	b2db      	uxtb	r3, r3
 8009112:	4619      	mov	r1, r3
 8009114:	f240 7036 	movw	r0, #1846	@ 0x736
 8009118:	f001 f954 	bl	800a3c4 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 800911c:	4b04      	ldr	r3, [pc, #16]	@ (8009130 <RadioSetRxGenericConfig+0x37c>)
 800911e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009122:	609a      	str	r2, [r3, #8]
        break;
 8009124:	bf00      	nop
    }
    return status;
 8009126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8009128:	4618      	mov	r0, r3
 800912a:	3730      	adds	r7, #48	@ 0x30
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	200002d0 	.word	0x200002d0
 8009134:	20000308 	.word	0x20000308
 8009138:	200002de 	.word	0x200002de

0800913c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b08e      	sub	sp, #56	@ 0x38
 8009140:	af00      	add	r7, sp, #0
 8009142:	60b9      	str	r1, [r7, #8]
 8009144:	607b      	str	r3, [r7, #4]
 8009146:	4603      	mov	r3, r0
 8009148:	73fb      	strb	r3, [r7, #15]
 800914a:	4613      	mov	r3, r2
 800914c:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 800914e:	2300      	movs	r3, #0
 8009150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009152:	2300      	movs	r3, #0
 8009154:	633b      	str	r3, [r7, #48]	@ 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8009156:	f001 fc0c 	bl	800a972 <RFW_DeInit>
    switch( modem )
 800915a:	7bfb      	ldrb	r3, [r7, #15]
 800915c:	2b03      	cmp	r3, #3
 800915e:	f200 8204 	bhi.w	800956a <RadioSetTxGenericConfig+0x42e>
 8009162:	a201      	add	r2, pc, #4	@ (adr r2, 8009168 <RadioSetTxGenericConfig+0x2c>)
 8009164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009168:	080092ed 	.word	0x080092ed
 800916c:	08009435 	.word	0x08009435
 8009170:	0800952d 	.word	0x0800952d
 8009174:	08009179 	.word	0x08009179
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	7c9b      	ldrb	r3, [r3, #18]
 800917c:	2b08      	cmp	r3, #8
 800917e:	d902      	bls.n	8009186 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 8009180:	f04f 33ff 	mov.w	r3, #4294967295
 8009184:	e206      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	6899      	ldr	r1, [r3, #8]
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	7c9b      	ldrb	r3, [r3, #18]
 800918e:	461a      	mov	r2, r3
 8009190:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009194:	4618      	mov	r0, r3
 8009196:	f001 fe05 	bl	800ada4 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d102      	bne.n	80091a8 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 80091a2:	f04f 33ff 	mov.w	r3, #4294967295
 80091a6:	e1f5      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
        }
        else if (config->msk.BitRate<= 10000)
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f242 7210 	movw	r2, #10000	@ 0x2710
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d813      	bhi.n	80091dc <RadioSetTxGenericConfig+0xa0>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 80091b4:	2302      	movs	r3, #2
 80091b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 80091ba:	4b99      	ldr	r3, [pc, #612]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091bc:	2203      	movs	r2, #3
 80091be:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 80091c0:	4b97      	ldr	r3, [pc, #604]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091c2:	2203      	movs	r2, #3
 80091c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a94      	ldr	r2, [pc, #592]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	7cda      	ldrb	r2, [r3, #19]
 80091d4:	4b92      	ldr	r3, [pc, #584]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091da:	e017      	b.n	800920c <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
          radio_modem= MODEM_FSK;
 80091dc:	2300      	movs	r3, #0
 80091de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80091e2:	4b8f      	ldr	r3, [pc, #572]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091e4:	2200      	movs	r2, #0
 80091e6:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80091e8:	4b8d      	ldr	r3, [pc, #564]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a8a      	ldr	r2, [pc, #552]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	7cda      	ldrb	r2, [r3, #19]
 80091fc:	4b88      	ldr	r3, [pc, #544]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80091fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	089b      	lsrs	r3, r3, #2
 8009208:	4a85      	ldr	r2, [pc, #532]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800920a:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	b29b      	uxth	r3, r3
 8009212:	00db      	lsls	r3, r3, #3
 8009214:	b29a      	uxth	r2, r3
 8009216:	4b82      	ldr	r3, [pc, #520]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009218:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800921a:	4b81      	ldr	r3, [pc, #516]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800921c:	2204      	movs	r2, #4
 800921e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	7c9b      	ldrb	r3, [r3, #18]
 8009224:	00db      	lsls	r3, r3, #3
 8009226:	b2da      	uxtb	r2, r3
 8009228:	4b7d      	ldr	r3, [pc, #500]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800922a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800922c:	4b7c      	ldr	r3, [pc, #496]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800922e:	2200      	movs	r2, #0
 8009230:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	7d9b      	ldrb	r3, [r3, #22]
 8009236:	2b02      	cmp	r3, #2
 8009238:	d003      	beq.n	8009242 <RadioSetTxGenericConfig+0x106>
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	7d1b      	ldrb	r3, [r3, #20]
 800923e:	2b02      	cmp	r3, #2
 8009240:	d12b      	bne.n	800929a <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	7d5b      	ldrb	r3, [r3, #21]
 8009246:	2bf1      	cmp	r3, #241	@ 0xf1
 8009248:	d00a      	beq.n	8009260 <RadioSetTxGenericConfig+0x124>
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	7d5b      	ldrb	r3, [r3, #21]
 800924e:	2bf2      	cmp	r3, #242	@ 0xf2
 8009250:	d006      	beq.n	8009260 <RadioSetTxGenericConfig+0x124>
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	7d5b      	ldrb	r3, [r3, #21]
 8009256:	2b01      	cmp	r3, #1
 8009258:	d002      	beq.n	8009260 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 800925a:	f04f 33ff 	mov.w	r3, #4294967295
 800925e:	e199      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8009264:	2301      	movs	r3, #1
 8009266:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800926a:	4b6e      	ldr	r3, [pc, #440]	@ (8009424 <RadioSetTxGenericConfig+0x2e8>)
 800926c:	6819      	ldr	r1, [r3, #0]
 800926e:	f107 0320 	add.w	r3, r7, #32
 8009272:	4a6d      	ldr	r2, [pc, #436]	@ (8009428 <RadioSetTxGenericConfig+0x2ec>)
 8009274:	4618      	mov	r0, r3
 8009276:	f001 fb6f 	bl	800a958 <RFW_Init>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <RadioSetTxGenericConfig+0x14a>
            {
              return -1;
 8009280:	f04f 33ff 	mov.w	r3, #4294967295
 8009284:	e186      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8009286:	4b66      	ldr	r3, [pc, #408]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009288:	2200      	movs	r2, #0
 800928a:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 800928c:	4b64      	ldr	r3, [pc, #400]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800928e:	2201      	movs	r2, #1
 8009290:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8009292:	4b63      	ldr	r3, [pc, #396]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009294:	2200      	movs	r2, #0
 8009296:	755a      	strb	r2, [r3, #21]
        {
 8009298:	e00b      	b.n	80092b2 <RadioSetTxGenericConfig+0x176>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	7d5a      	ldrb	r2, [r3, #21]
 800929e:	4b60      	ldr	r3, [pc, #384]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80092a0:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	7d9a      	ldrb	r2, [r3, #22]
 80092a6:	4b5e      	ldr	r3, [pc, #376]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80092a8:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	7d1a      	ldrb	r2, [r3, #20]
 80092ae:	4b5c      	ldr	r3, [pc, #368]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80092b0:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 80092b2:	f7ff f8a2 	bl	80083fa <RadioStandby>
        RadioSetModem( radio_modem );
 80092b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7fe fa4a 	bl	8007754 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80092c0:	485a      	ldr	r0, [pc, #360]	@ (800942c <RadioSetTxGenericConfig+0x2f0>)
 80092c2:	f000 fe65 	bl	8009f90 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80092c6:	485a      	ldr	r0, [pc, #360]	@ (8009430 <RadioSetTxGenericConfig+0x2f4>)
 80092c8:	f000 ff34 	bl	800a134 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80092cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80092d0:	4618      	mov	r0, r3
 80092d2:	f000 f9fc 	bl	80096ce <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	8a1b      	ldrh	r3, [r3, #16]
 80092da:	4618      	mov	r0, r3
 80092dc:	f000 fa46 	bl	800976c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	899b      	ldrh	r3, [r3, #12]
 80092e4:	4618      	mov	r0, r3
 80092e6:	f000 fa21 	bl	800972c <SUBGRF_SetCrcPolynomial>
        break;
 80092ea:	e13f      	b.n	800956c <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d102      	bne.n	80092fa <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 80092f4:	f04f 33ff 	mov.w	r3, #4294967295
 80092f8:	e14c      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	7c9b      	ldrb	r3, [r3, #18]
 80092fe:	2b08      	cmp	r3, #8
 8009300:	d902      	bls.n	8009308 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 8009302:	f04f 33ff 	mov.w	r3, #4294967295
 8009306:	e145      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	6899      	ldr	r1, [r3, #8]
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	7c9b      	ldrb	r3, [r3, #18]
 8009310:	461a      	mov	r2, r3
 8009312:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009316:	4618      	mov	r0, r3
 8009318:	f001 fd44 	bl	800ada4 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800931c:	4b40      	ldr	r3, [pc, #256]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800931e:	2200      	movs	r2, #0
 8009320:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a3d      	ldr	r2, [pc, #244]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800932a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	7cda      	ldrb	r2, [r3, #19]
 8009330:	4b3b      	ldr	r3, [pc, #236]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009332:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	699b      	ldr	r3, [r3, #24]
 800933a:	4a39      	ldr	r2, [pc, #228]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 800933c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800933e:	4b38      	ldr	r3, [pc, #224]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009340:	2200      	movs	r2, #0
 8009342:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	b29b      	uxth	r3, r3
 800934a:	00db      	lsls	r3, r3, #3
 800934c:	b29a      	uxth	r2, r3
 800934e:	4b34      	ldr	r3, [pc, #208]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009350:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8009352:	4b33      	ldr	r3, [pc, #204]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009354:	2204      	movs	r2, #4
 8009356:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	7c9b      	ldrb	r3, [r3, #18]
 800935c:	00db      	lsls	r3, r3, #3
 800935e:	b2da      	uxtb	r2, r3
 8009360:	4b2f      	ldr	r3, [pc, #188]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009362:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8009364:	4b2e      	ldr	r3, [pc, #184]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 8009366:	2200      	movs	r2, #0
 8009368:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	7d9b      	ldrb	r3, [r3, #22]
 800936e:	2b02      	cmp	r3, #2
 8009370:	d003      	beq.n	800937a <RadioSetTxGenericConfig+0x23e>
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	7d1b      	ldrb	r3, [r3, #20]
 8009376:	2b02      	cmp	r3, #2
 8009378:	d12a      	bne.n	80093d0 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	7d5b      	ldrb	r3, [r3, #21]
 800937e:	2bf1      	cmp	r3, #241	@ 0xf1
 8009380:	d00a      	beq.n	8009398 <RadioSetTxGenericConfig+0x25c>
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	7d5b      	ldrb	r3, [r3, #21]
 8009386:	2bf2      	cmp	r3, #242	@ 0xf2
 8009388:	d006      	beq.n	8009398 <RadioSetTxGenericConfig+0x25c>
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	7d5b      	ldrb	r3, [r3, #21]
 800938e:	2b01      	cmp	r3, #1
 8009390:	d002      	beq.n	8009398 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 8009392:	f04f 33ff 	mov.w	r3, #4294967295
 8009396:	e0fd      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8009398:	2301      	movs	r3, #1
 800939a:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80093a0:	4b20      	ldr	r3, [pc, #128]	@ (8009424 <RadioSetTxGenericConfig+0x2e8>)
 80093a2:	6819      	ldr	r1, [r3, #0]
 80093a4:	f107 0314 	add.w	r3, r7, #20
 80093a8:	4a1f      	ldr	r2, [pc, #124]	@ (8009428 <RadioSetTxGenericConfig+0x2ec>)
 80093aa:	4618      	mov	r0, r3
 80093ac:	f001 fad4 	bl	800a958 <RFW_Init>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d002      	beq.n	80093bc <RadioSetTxGenericConfig+0x280>
            {
              return -1;
 80093b6:	f04f 33ff 	mov.w	r3, #4294967295
 80093ba:	e0eb      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80093bc:	4b18      	ldr	r3, [pc, #96]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80093be:	2200      	movs	r2, #0
 80093c0:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 80093c2:	4b17      	ldr	r3, [pc, #92]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80093c4:	2201      	movs	r2, #1
 80093c6:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80093c8:	4b15      	ldr	r3, [pc, #84]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80093ca:	2200      	movs	r2, #0
 80093cc:	755a      	strb	r2, [r3, #21]
        {
 80093ce:	e00b      	b.n	80093e8 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	7d5a      	ldrb	r2, [r3, #21]
 80093d4:	4b12      	ldr	r3, [pc, #72]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80093d6:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	7d9a      	ldrb	r2, [r3, #22]
 80093dc:	4b10      	ldr	r3, [pc, #64]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80093de:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	7d1a      	ldrb	r2, [r3, #20]
 80093e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009420 <RadioSetTxGenericConfig+0x2e4>)
 80093e6:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 80093e8:	f7ff f807 	bl	80083fa <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80093ec:	2000      	movs	r0, #0
 80093ee:	f7fe f9b1 	bl	8007754 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80093f2:	480e      	ldr	r0, [pc, #56]	@ (800942c <RadioSetTxGenericConfig+0x2f0>)
 80093f4:	f000 fdcc 	bl	8009f90 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80093f8:	480d      	ldr	r0, [pc, #52]	@ (8009430 <RadioSetTxGenericConfig+0x2f4>)
 80093fa:	f000 fe9b 	bl	800a134 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80093fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009402:	4618      	mov	r0, r3
 8009404:	f000 f963 	bl	80096ce <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	8a1b      	ldrh	r3, [r3, #16]
 800940c:	4618      	mov	r0, r3
 800940e:	f000 f9ad 	bl	800976c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	899b      	ldrh	r3, [r3, #12]
 8009416:	4618      	mov	r0, r3
 8009418:	f000 f988 	bl	800972c <SUBGRF_SetCrcPolynomial>
        break;
 800941c:	e0a6      	b.n	800956c <RadioSetTxGenericConfig+0x430>
 800941e:	bf00      	nop
 8009420:	200002d0 	.word	0x200002d0
 8009424:	200002cc 	.word	0x200002cc
 8009428:	2000032c 	.word	0x2000032c
 800942c:	20000308 	.word	0x20000308
 8009430:	200002de 	.word	0x200002de
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009434:	4b59      	ldr	r3, [pc, #356]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	781a      	ldrb	r2, [r3, #0]
 8009440:	4b56      	ldr	r3, [pc, #344]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009442:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	785a      	ldrb	r2, [r3, #1]
 800944a:	4b54      	ldr	r3, [pc, #336]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 800944c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	789a      	ldrb	r2, [r3, #2]
 8009454:	4b51      	ldr	r3, [pc, #324]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009456:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	78db      	ldrb	r3, [r3, #3]
 800945e:	2b02      	cmp	r3, #2
 8009460:	d010      	beq.n	8009484 <RadioSetTxGenericConfig+0x348>
 8009462:	2b02      	cmp	r3, #2
 8009464:	dc20      	bgt.n	80094a8 <RadioSetTxGenericConfig+0x36c>
 8009466:	2b00      	cmp	r3, #0
 8009468:	d002      	beq.n	8009470 <RadioSetTxGenericConfig+0x334>
 800946a:	2b01      	cmp	r3, #1
 800946c:	d005      	beq.n	800947a <RadioSetTxGenericConfig+0x33e>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 800946e:	e01b      	b.n	80094a8 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009470:	4b4a      	ldr	r3, [pc, #296]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009472:	2200      	movs	r2, #0
 8009474:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009478:	e017      	b.n	80094aa <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800947a:	4b48      	ldr	r3, [pc, #288]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 800947c:	2201      	movs	r2, #1
 800947e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009482:	e012      	b.n	80094aa <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	2b0b      	cmp	r3, #11
 800948a:	d003      	beq.n	8009494 <RadioSetTxGenericConfig+0x358>
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b0c      	cmp	r3, #12
 8009492:	d104      	bne.n	800949e <RadioSetTxGenericConfig+0x362>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009494:	4b41      	ldr	r3, [pc, #260]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800949c:	e005      	b.n	80094aa <RadioSetTxGenericConfig+0x36e>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800949e:	4b3f      	ldr	r3, [pc, #252]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80094a6:	e000      	b.n	80094aa <RadioSetTxGenericConfig+0x36e>
            break;
 80094a8:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80094aa:	4b3c      	ldr	r3, [pc, #240]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094ac:	2201      	movs	r2, #1
 80094ae:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	889a      	ldrh	r2, [r3, #4]
 80094b4:	4b39      	ldr	r3, [pc, #228]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094b6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	799a      	ldrb	r2, [r3, #6]
 80094bc:	4b37      	ldr	r3, [pc, #220]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094be:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	79da      	ldrb	r2, [r3, #7]
 80094c4:	4b35      	ldr	r3, [pc, #212]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094c6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	7a1a      	ldrb	r2, [r3, #8]
 80094ce:	4b33      	ldr	r3, [pc, #204]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 80094d4:	f7fe ff91 	bl	80083fa <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80094d8:	2001      	movs	r0, #1
 80094da:	f7fe f93b 	bl	8007754 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80094de:	4830      	ldr	r0, [pc, #192]	@ (80095a0 <RadioSetTxGenericConfig+0x464>)
 80094e0:	f000 fd56 	bl	8009f90 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80094e4:	482f      	ldr	r0, [pc, #188]	@ (80095a4 <RadioSetTxGenericConfig+0x468>)
 80094e6:	f000 fe25 	bl	800a134 <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80094ea:	4b2c      	ldr	r3, [pc, #176]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 80094ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80094f0:	2b06      	cmp	r3, #6
 80094f2:	d10d      	bne.n	8009510 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80094f4:	f640 0089 	movw	r0, #2185	@ 0x889
 80094f8:	f000 ff78 	bl	800a3ec <SUBGRF_ReadRegister>
 80094fc:	4603      	mov	r3, r0
 80094fe:	f023 0304 	bic.w	r3, r3, #4
 8009502:	b2db      	uxtb	r3, r3
 8009504:	4619      	mov	r1, r3
 8009506:	f640 0089 	movw	r0, #2185	@ 0x889
 800950a:	f000 ff5b 	bl	800a3c4 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 800950e:	e02d      	b.n	800956c <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009510:	f640 0089 	movw	r0, #2185	@ 0x889
 8009514:	f000 ff6a 	bl	800a3ec <SUBGRF_ReadRegister>
 8009518:	4603      	mov	r3, r0
 800951a:	f043 0304 	orr.w	r3, r3, #4
 800951e:	b2db      	uxtb	r3, r3
 8009520:	4619      	mov	r1, r3
 8009522:	f640 0089 	movw	r0, #2185	@ 0x889
 8009526:	f000 ff4d 	bl	800a3c4 <SUBGRF_WriteRegister>
        break;
 800952a:	e01f      	b.n	800956c <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d004      	beq.n	800953e <RadioSetTxGenericConfig+0x402>
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800953c:	d902      	bls.n	8009544 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 800953e:	f04f 33ff 	mov.w	r3, #4294967295
 8009542:	e027      	b.n	8009594 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 8009544:	2003      	movs	r0, #3
 8009546:	f7fe f905 	bl	8007754 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800954a:	4b14      	ldr	r3, [pc, #80]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 800954c:	2202      	movs	r2, #2
 800954e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a11      	ldr	r2, [pc, #68]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009558:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800955a:	4b10      	ldr	r3, [pc, #64]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 800955c:	2216      	movs	r2, #22
 800955e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009562:	480f      	ldr	r0, [pc, #60]	@ (80095a0 <RadioSetTxGenericConfig+0x464>)
 8009564:	f000 fd14 	bl	8009f90 <SUBGRF_SetModulationParams>
        break;
 8009568:	e000      	b.n	800956c <RadioSetTxGenericConfig+0x430>
    default:
        break;
 800956a:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800956c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009570:	4618      	mov	r0, r3
 8009572:	f001 f843 	bl	800a5fc <SUBGRF_SetRfTxPower>
 8009576:	4603      	mov	r3, r0
 8009578:	461a      	mov	r2, r3
 800957a:	4b08      	ldr	r3, [pc, #32]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 800957c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009580:	4b06      	ldr	r3, [pc, #24]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 8009582:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8009586:	4618      	mov	r0, r3
 8009588:	f001 fa07 	bl	800a99a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800958c:	4a03      	ldr	r2, [pc, #12]	@ (800959c <RadioSetTxGenericConfig+0x460>)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6053      	str	r3, [r2, #4]
    return 0;
 8009592:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8009594:	4618      	mov	r0, r3
 8009596:	3738      	adds	r7, #56	@ 0x38
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}
 800959c:	200002d0 	.word	0x200002d0
 80095a0:	20000308 	.word	0x20000308
 80095a4:	200002de 	.word	0x200002de

080095a8 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d002      	beq.n	80095bc <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80095b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009624 <SUBGRF_Init+0x7c>)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80095bc:	f7f7 fad6 	bl	8000b6c <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80095c0:	2002      	movs	r0, #2
 80095c2:	f001 f8e7 	bl	800a794 <Radio_SMPS_Set>

    ImageCalibrated = false;
 80095c6:	4b18      	ldr	r3, [pc, #96]	@ (8009628 <SUBGRF_Init+0x80>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80095cc:	2000      	movs	r0, #0
 80095ce:	f000 f979 	bl	80098c4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80095d2:	f001 fb25 	bl	800ac20 <RBI_IsTCXO>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d10f      	bne.n	80095fc <SUBGRF_Init+0x54>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80095dc:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80095e0:	2001      	movs	r0, #1
 80095e2:	f000 fb79 	bl	8009cd8 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80095e6:	2100      	movs	r1, #0
 80095e8:	f640 1011 	movw	r0, #2321	@ 0x911
 80095ec:	f000 feea 	bl	800a3c4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 80095f0:	237f      	movs	r3, #127	@ 0x7f
 80095f2:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 80095f4:	7b38      	ldrb	r0, [r7, #12]
 80095f6:	f000 fa86 	bl	8009b06 <SUBGRF_Calibrate>
 80095fa:	e009      	b.n	8009610 <SUBGRF_Init+0x68>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80095fc:	2120      	movs	r1, #32
 80095fe:	f640 1011 	movw	r0, #2321	@ 0x911
 8009602:	f000 fedf 	bl	800a3c4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8009606:	2120      	movs	r1, #32
 8009608:	f640 1012 	movw	r0, #2322	@ 0x912
 800960c:	f000 feda 	bl	800a3c4 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8009610:	f001 faea 	bl	800abe8 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8009614:	4b05      	ldr	r3, [pc, #20]	@ (800962c <SUBGRF_Init+0x84>)
 8009616:	2201      	movs	r2, #1
 8009618:	701a      	strb	r2, [r3, #0]
}
 800961a:	bf00      	nop
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20000368 	.word	0x20000368
 8009628:	20000364 	.word	0x20000364
 800962c:	2000035c 	.word	0x2000035c

08009630 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8009630:	b480      	push	{r7}
 8009632:	af00      	add	r7, sp, #0
    return OperatingMode;
 8009634:	4b02      	ldr	r3, [pc, #8]	@ (8009640 <SUBGRF_GetOperatingMode+0x10>)
 8009636:	781b      	ldrb	r3, [r3, #0]
}
 8009638:	4618      	mov	r0, r3
 800963a:	46bd      	mov	sp, r7
 800963c:	bc80      	pop	{r7}
 800963e:	4770      	bx	lr
 8009640:	2000035c 	.word	0x2000035c

08009644 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b082      	sub	sp, #8
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	460b      	mov	r3, r1
 800964e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	461a      	mov	r2, r3
 8009654:	6879      	ldr	r1, [r7, #4]
 8009656:	2000      	movs	r0, #0
 8009658:	f000 ff20 	bl	800a49c <SUBGRF_WriteBuffer>
}
 800965c:	bf00      	nop
 800965e:	3708      	adds	r7, #8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b086      	sub	sp, #24
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	4613      	mov	r3, r2
 8009670:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8009672:	2300      	movs	r3, #0
 8009674:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8009676:	f107 0317 	add.w	r3, r7, #23
 800967a:	4619      	mov	r1, r3
 800967c:	68b8      	ldr	r0, [r7, #8]
 800967e:	f000 fe23 	bl	800a2c8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	79fa      	ldrb	r2, [r7, #7]
 8009688:	429a      	cmp	r2, r3
 800968a:	d201      	bcs.n	8009690 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800968c:	2301      	movs	r3, #1
 800968e:	e007      	b.n	80096a0 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8009690:	7df8      	ldrb	r0, [r7, #23]
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	781b      	ldrb	r3, [r3, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	68f9      	ldr	r1, [r7, #12]
 800969a:	f000 ff21 	bl	800a4e0 <SUBGRF_ReadBuffer>

    return 0;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	460b      	mov	r3, r1
 80096b2:	607a      	str	r2, [r7, #4]
 80096b4:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80096b6:	7afb      	ldrb	r3, [r7, #11]
 80096b8:	4619      	mov	r1, r3
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f7ff ffc2 	bl	8009644 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 f91b 	bl	80098fc <SUBGRF_SetTx>
}
 80096c6:	bf00      	nop
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b082      	sub	sp, #8
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80096d6:	2208      	movs	r2, #8
 80096d8:	6879      	ldr	r1, [r7, #4]
 80096da:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 80096de:	f000 fe99 	bl	800a414 <SUBGRF_WriteRegisters>
    return 0;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	4603      	mov	r3, r0
 80096f4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80096f6:	88fb      	ldrh	r3, [r7, #6]
 80096f8:	0a1b      	lsrs	r3, r3, #8
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8009700:	88fb      	ldrh	r3, [r7, #6]
 8009702:	b2db      	uxtb	r3, r3
 8009704:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8009706:	f000 fb6b 	bl	8009de0 <SUBGRF_GetPacketType>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d108      	bne.n	8009722 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8009710:	f107 030c 	add.w	r3, r7, #12
 8009714:	2202      	movs	r2, #2
 8009716:	4619      	mov	r1, r3
 8009718:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 800971c:	f000 fe7a 	bl	800a414 <SUBGRF_WriteRegisters>
            break;
 8009720:	e000      	b.n	8009724 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8009722:	bf00      	nop
    }
}
 8009724:	bf00      	nop
 8009726:	3710      	adds	r7, #16
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	4603      	mov	r3, r0
 8009734:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8009736:	88fb      	ldrh	r3, [r7, #6]
 8009738:	0a1b      	lsrs	r3, r3, #8
 800973a:	b29b      	uxth	r3, r3
 800973c:	b2db      	uxtb	r3, r3
 800973e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8009740:	88fb      	ldrh	r3, [r7, #6]
 8009742:	b2db      	uxtb	r3, r3
 8009744:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8009746:	f000 fb4b 	bl	8009de0 <SUBGRF_GetPacketType>
 800974a:	4603      	mov	r3, r0
 800974c:	2b00      	cmp	r3, #0
 800974e:	d108      	bne.n	8009762 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8009750:	f107 030c 	add.w	r3, r7, #12
 8009754:	2202      	movs	r2, #2
 8009756:	4619      	mov	r1, r3
 8009758:	f240 60be 	movw	r0, #1726	@ 0x6be
 800975c:	f000 fe5a 	bl	800a414 <SUBGRF_WriteRegisters>
            break;
 8009760:	e000      	b.n	8009764 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8009762:	bf00      	nop
    }
}
 8009764:	bf00      	nop
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	4603      	mov	r3, r0
 8009774:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8009776:	2300      	movs	r3, #0
 8009778:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800977a:	f000 fb31 	bl	8009de0 <SUBGRF_GetPacketType>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d121      	bne.n	80097c8 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8009784:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009788:	f000 fe30 	bl	800a3ec <SUBGRF_ReadRegister>
 800978c:	4603      	mov	r3, r0
 800978e:	f023 0301 	bic.w	r3, r3, #1
 8009792:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8009794:	88fb      	ldrh	r3, [r7, #6]
 8009796:	0a1b      	lsrs	r3, r3, #8
 8009798:	b29b      	uxth	r3, r3
 800979a:	b25b      	sxtb	r3, r3
 800979c:	f003 0301 	and.w	r3, r3, #1
 80097a0:	b25a      	sxtb	r2, r3
 80097a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097a6:	4313      	orrs	r3, r2
 80097a8:	b25b      	sxtb	r3, r3
 80097aa:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80097ac:	7bfb      	ldrb	r3, [r7, #15]
 80097ae:	4619      	mov	r1, r3
 80097b0:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80097b4:	f000 fe06 	bl	800a3c4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80097b8:	88fb      	ldrh	r3, [r7, #6]
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	4619      	mov	r1, r3
 80097be:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 80097c2:	f000 fdff 	bl	800a3c4 <SUBGRF_WriteRegister>
            break;
 80097c6:	e000      	b.n	80097ca <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80097c8:	bf00      	nop
    }
}
 80097ca:	bf00      	nop
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b082      	sub	sp, #8
 80097d6:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80097d8:	2300      	movs	r3, #0
 80097da:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80097dc:	2300      	movs	r3, #0
 80097de:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80097e0:	2300      	movs	r3, #0
 80097e2:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80097e4:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 80097e8:	f000 fe00 	bl	800a3ec <SUBGRF_ReadRegister>
 80097ec:	4603      	mov	r3, r0
 80097ee:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80097f0:	79fb      	ldrb	r3, [r7, #7]
 80097f2:	f023 0301 	bic.w	r3, r3, #1
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	4619      	mov	r1, r3
 80097fa:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 80097fe:	f000 fde1 	bl	800a3c4 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8009802:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009806:	f000 fdf1 	bl	800a3ec <SUBGRF_ReadRegister>
 800980a:	4603      	mov	r3, r0
 800980c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800980e:	79bb      	ldrb	r3, [r7, #6]
 8009810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009814:	b2db      	uxtb	r3, r3
 8009816:	4619      	mov	r1, r3
 8009818:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800981c:	f000 fdd2 	bl	800a3c4 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8009820:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8009824:	f000 f88a 	bl	800993c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8009828:	463b      	mov	r3, r7
 800982a:	2204      	movs	r2, #4
 800982c:	4619      	mov	r1, r3
 800982e:	f640 0019 	movw	r0, #2073	@ 0x819
 8009832:	f000 fe11 	bl	800a458 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8009836:	2000      	movs	r0, #0
 8009838:	f000 f844 	bl	80098c4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800983c:	79fb      	ldrb	r3, [r7, #7]
 800983e:	4619      	mov	r1, r3
 8009840:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8009844:	f000 fdbe 	bl	800a3c4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8009848:	79bb      	ldrb	r3, [r7, #6]
 800984a:	4619      	mov	r1, r3
 800984c:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009850:	f000 fdb8 	bl	800a3c4 <SUBGRF_WriteRegister>

    return number;
 8009854:	683b      	ldr	r3, [r7, #0]
}
 8009856:	4618      	mov	r0, r3
 8009858:	3708      	adds	r7, #8
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
	...

08009860 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8009868:	2000      	movs	r0, #0
 800986a:	f001 f9c4 	bl	800abf6 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800986e:	2002      	movs	r0, #2
 8009870:	f000 ff90 	bl	800a794 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009874:	793b      	ldrb	r3, [r7, #4]
 8009876:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800987a:	b2db      	uxtb	r3, r3
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8009880:	793b      	ldrb	r3, [r7, #4]
 8009882:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009886:	b2db      	uxtb	r3, r3
 8009888:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800988a:	b25b      	sxtb	r3, r3
 800988c:	4313      	orrs	r3, r2
 800988e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8009890:	793b      	ldrb	r3, [r7, #4]
 8009892:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009896:	b2db      	uxtb	r3, r3
 8009898:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800989a:	4313      	orrs	r3, r2
 800989c:	b25b      	sxtb	r3, r3
 800989e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80098a0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80098a2:	f107 030f 	add.w	r3, r7, #15
 80098a6:	2201      	movs	r2, #1
 80098a8:	4619      	mov	r1, r3
 80098aa:	2084      	movs	r0, #132	@ 0x84
 80098ac:	f000 fe3a 	bl	800a524 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 80098b0:	4b03      	ldr	r3, [pc, #12]	@ (80098c0 <SUBGRF_SetSleep+0x60>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	701a      	strb	r2, [r3, #0]
}
 80098b6:	bf00      	nop
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	2000035c 	.word	0x2000035c

080098c4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	4603      	mov	r3, r0
 80098cc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80098ce:	1dfb      	adds	r3, r7, #7
 80098d0:	2201      	movs	r2, #1
 80098d2:	4619      	mov	r1, r3
 80098d4:	2080      	movs	r0, #128	@ 0x80
 80098d6:	f000 fe25 	bl	800a524 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80098da:	79fb      	ldrb	r3, [r7, #7]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d103      	bne.n	80098e8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80098e0:	4b05      	ldr	r3, [pc, #20]	@ (80098f8 <SUBGRF_SetStandby+0x34>)
 80098e2:	2201      	movs	r2, #1
 80098e4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80098e6:	e002      	b.n	80098ee <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80098e8:	4b03      	ldr	r3, [pc, #12]	@ (80098f8 <SUBGRF_SetStandby+0x34>)
 80098ea:	2202      	movs	r2, #2
 80098ec:	701a      	strb	r2, [r3, #0]
}
 80098ee:	bf00      	nop
 80098f0:	3708      	adds	r7, #8
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	2000035c 	.word	0x2000035c

080098fc <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8009904:	4b0c      	ldr	r3, [pc, #48]	@ (8009938 <SUBGRF_SetTx+0x3c>)
 8009906:	2204      	movs	r2, #4
 8009908:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	0c1b      	lsrs	r3, r3, #16
 800990e:	b2db      	uxtb	r3, r3
 8009910:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	0a1b      	lsrs	r3, r3, #8
 8009916:	b2db      	uxtb	r3, r3
 8009918:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	b2db      	uxtb	r3, r3
 800991e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8009920:	f107 030c 	add.w	r3, r7, #12
 8009924:	2203      	movs	r2, #3
 8009926:	4619      	mov	r1, r3
 8009928:	2083      	movs	r0, #131	@ 0x83
 800992a:	f000 fdfb 	bl	800a524 <SUBGRF_WriteCommand>
}
 800992e:	bf00      	nop
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
 8009936:	bf00      	nop
 8009938:	2000035c 	.word	0x2000035c

0800993c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009944:	4b0c      	ldr	r3, [pc, #48]	@ (8009978 <SUBGRF_SetRx+0x3c>)
 8009946:	2205      	movs	r2, #5
 8009948:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	0c1b      	lsrs	r3, r3, #16
 800994e:	b2db      	uxtb	r3, r3
 8009950:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	0a1b      	lsrs	r3, r3, #8
 8009956:	b2db      	uxtb	r3, r3
 8009958:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	b2db      	uxtb	r3, r3
 800995e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8009960:	f107 030c 	add.w	r3, r7, #12
 8009964:	2203      	movs	r2, #3
 8009966:	4619      	mov	r1, r3
 8009968:	2082      	movs	r0, #130	@ 0x82
 800996a:	f000 fddb 	bl	800a524 <SUBGRF_WriteCommand>
}
 800996e:	bf00      	nop
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	2000035c 	.word	0x2000035c

0800997c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009984:	4b0e      	ldr	r3, [pc, #56]	@ (80099c0 <SUBGRF_SetRxBoosted+0x44>)
 8009986:	2205      	movs	r2, #5
 8009988:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800998a:	2197      	movs	r1, #151	@ 0x97
 800998c:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 8009990:	f000 fd18 	bl	800a3c4 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	0c1b      	lsrs	r3, r3, #16
 8009998:	b2db      	uxtb	r3, r3
 800999a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	0a1b      	lsrs	r3, r3, #8
 80099a0:	b2db      	uxtb	r3, r3
 80099a2:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80099aa:	f107 030c 	add.w	r3, r7, #12
 80099ae:	2203      	movs	r2, #3
 80099b0:	4619      	mov	r1, r3
 80099b2:	2082      	movs	r0, #130	@ 0x82
 80099b4:	f000 fdb6 	bl	800a524 <SUBGRF_WriteCommand>
}
 80099b8:	bf00      	nop
 80099ba:	3710      	adds	r7, #16
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}
 80099c0:	2000035c 	.word	0x2000035c

080099c4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	0c1b      	lsrs	r3, r3, #16
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	0a1b      	lsrs	r3, r3, #8
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	0c1b      	lsrs	r3, r3, #16
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	0a1b      	lsrs	r3, r3, #8
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 80099fa:	f107 0308 	add.w	r3, r7, #8
 80099fe:	2206      	movs	r2, #6
 8009a00:	4619      	mov	r1, r3
 8009a02:	2094      	movs	r0, #148	@ 0x94
 8009a04:	f000 fd8e 	bl	800a524 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8009a08:	4b03      	ldr	r3, [pc, #12]	@ (8009a18 <SUBGRF_SetRxDutyCycle+0x54>)
 8009a0a:	2206      	movs	r2, #6
 8009a0c:	701a      	strb	r2, [r3, #0]
}
 8009a0e:	bf00      	nop
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	2000035c 	.word	0x2000035c

08009a1c <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8009a20:	2200      	movs	r2, #0
 8009a22:	2100      	movs	r1, #0
 8009a24:	20c5      	movs	r0, #197	@ 0xc5
 8009a26:	f000 fd7d 	bl	800a524 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8009a2a:	4b02      	ldr	r3, [pc, #8]	@ (8009a34 <SUBGRF_SetCad+0x18>)
 8009a2c:	2207      	movs	r2, #7
 8009a2e:	701a      	strb	r2, [r3, #0]
}
 8009a30:	bf00      	nop
 8009a32:	bd80      	pop	{r7, pc}
 8009a34:	2000035c 	.word	0x2000035c

08009a38 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	2100      	movs	r1, #0
 8009a40:	20d1      	movs	r0, #209	@ 0xd1
 8009a42:	f000 fd6f 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009a46:	bf00      	nop
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8009a4e:	2200      	movs	r2, #0
 8009a50:	2100      	movs	r1, #0
 8009a52:	20d2      	movs	r0, #210	@ 0xd2
 8009a54:	f000 fd66 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009a58:	bf00      	nop
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	4603      	mov	r3, r0
 8009a64:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8009a66:	1dfb      	adds	r3, r7, #7
 8009a68:	2201      	movs	r2, #1
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	209f      	movs	r0, #159	@ 0x9f
 8009a6e:	f000 fd59 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009a72:	bf00      	nop
 8009a74:	3708      	adds	r7, #8
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}

08009a7a <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b084      	sub	sp, #16
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	4603      	mov	r3, r0
 8009a82:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8009a84:	1dfb      	adds	r3, r7, #7
 8009a86:	2201      	movs	r2, #1
 8009a88:	4619      	mov	r1, r3
 8009a8a:	20a0      	movs	r0, #160	@ 0xa0
 8009a8c:	f000 fd4a 	bl	800a524 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8009a90:	79fb      	ldrb	r3, [r7, #7]
 8009a92:	2b3f      	cmp	r3, #63	@ 0x3f
 8009a94:	d91c      	bls.n	8009ad0 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8009a96:	79fb      	ldrb	r3, [r7, #7]
 8009a98:	085b      	lsrs	r3, r3, #1
 8009a9a:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8009aa4:	e005      	b.n	8009ab2 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8009aa6:	7bfb      	ldrb	r3, [r7, #15]
 8009aa8:	089b      	lsrs	r3, r3, #2
 8009aaa:	73fb      	strb	r3, [r7, #15]
            exp++;
 8009aac:	7bbb      	ldrb	r3, [r7, #14]
 8009aae:	3301      	adds	r3, #1
 8009ab0:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8009ab2:	7bfb      	ldrb	r3, [r7, #15]
 8009ab4:	2b1f      	cmp	r3, #31
 8009ab6:	d8f6      	bhi.n	8009aa6 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8009ab8:	7bfb      	ldrb	r3, [r7, #15]
 8009aba:	00db      	lsls	r3, r3, #3
 8009abc:	b2da      	uxtb	r2, r3
 8009abe:	7bbb      	ldrb	r3, [r7, #14]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8009ac4:	7b7b      	ldrb	r3, [r7, #13]
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	f240 7006 	movw	r0, #1798	@ 0x706
 8009acc:	f000 fc7a 	bl	800a3c4 <SUBGRF_WriteRegister>
    }
}
 8009ad0:	bf00      	nop
 8009ad2:	3710      	adds	r7, #16
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b082      	sub	sp, #8
 8009adc:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8009ade:	f001 f8a6 	bl	800ac2e <RBI_IsDCDC>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d102      	bne.n	8009aee <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8009ae8:	2301      	movs	r3, #1
 8009aea:	71fb      	strb	r3, [r7, #7]
 8009aec:	e001      	b.n	8009af2 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8009aee:	2300      	movs	r3, #0
 8009af0:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8009af2:	1dfb      	adds	r3, r7, #7
 8009af4:	2201      	movs	r2, #1
 8009af6:	4619      	mov	r1, r3
 8009af8:	2096      	movs	r0, #150	@ 0x96
 8009afa:	f000 fd13 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009afe:	bf00      	nop
 8009b00:	3708      	adds	r7, #8
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b084      	sub	sp, #16
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8009b0e:	793b      	ldrb	r3, [r7, #4]
 8009b10:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	019b      	lsls	r3, r3, #6
 8009b18:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8009b1a:	793b      	ldrb	r3, [r7, #4]
 8009b1c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8009b24:	b25b      	sxtb	r3, r3
 8009b26:	4313      	orrs	r3, r2
 8009b28:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8009b2a:	793b      	ldrb	r3, [r7, #4]
 8009b2c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8009b34:	b25b      	sxtb	r3, r3
 8009b36:	4313      	orrs	r3, r2
 8009b38:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8009b3a:	793b      	ldrb	r3, [r7, #4]
 8009b3c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8009b44:	b25b      	sxtb	r3, r3
 8009b46:	4313      	orrs	r3, r2
 8009b48:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8009b4a:	793b      	ldrb	r3, [r7, #4]
 8009b4c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8009b54:	b25b      	sxtb	r3, r3
 8009b56:	4313      	orrs	r3, r2
 8009b58:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8009b5a:	793b      	ldrb	r3, [r7, #4]
 8009b5c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8009b64:	b25b      	sxtb	r3, r3
 8009b66:	4313      	orrs	r3, r2
 8009b68:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8009b6a:	793b      	ldrb	r3, [r7, #4]
 8009b6c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8009b74:	4313      	orrs	r3, r2
 8009b76:	b25b      	sxtb	r3, r3
 8009b78:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8009b7a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8009b7c:	f107 030f 	add.w	r3, r7, #15
 8009b80:	2201      	movs	r2, #1
 8009b82:	4619      	mov	r1, r3
 8009b84:	2089      	movs	r0, #137	@ 0x89
 8009b86:	f000 fccd 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009b8a:	bf00      	nop
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
	...

08009b94 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a1b      	ldr	r2, [pc, #108]	@ (8009c0c <SUBGRF_CalibrateImage+0x78>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d904      	bls.n	8009bae <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8009ba4:	23e1      	movs	r3, #225	@ 0xe1
 8009ba6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8009ba8:	23e9      	movs	r3, #233	@ 0xe9
 8009baa:	737b      	strb	r3, [r7, #13]
 8009bac:	e022      	b.n	8009bf4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a17      	ldr	r2, [pc, #92]	@ (8009c10 <SUBGRF_CalibrateImage+0x7c>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d904      	bls.n	8009bc0 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8009bb6:	23d7      	movs	r3, #215	@ 0xd7
 8009bb8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8009bba:	23db      	movs	r3, #219	@ 0xdb
 8009bbc:	737b      	strb	r3, [r7, #13]
 8009bbe:	e019      	b.n	8009bf4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a14      	ldr	r2, [pc, #80]	@ (8009c14 <SUBGRF_CalibrateImage+0x80>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d904      	bls.n	8009bd2 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8009bc8:	23c1      	movs	r3, #193	@ 0xc1
 8009bca:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8009bcc:	23c5      	movs	r3, #197	@ 0xc5
 8009bce:	737b      	strb	r3, [r7, #13]
 8009bd0:	e010      	b.n	8009bf4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a10      	ldr	r2, [pc, #64]	@ (8009c18 <SUBGRF_CalibrateImage+0x84>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d904      	bls.n	8009be4 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8009bda:	2375      	movs	r3, #117	@ 0x75
 8009bdc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8009bde:	2381      	movs	r3, #129	@ 0x81
 8009be0:	737b      	strb	r3, [r7, #13]
 8009be2:	e007      	b.n	8009bf4 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	4a0d      	ldr	r2, [pc, #52]	@ (8009c1c <SUBGRF_CalibrateImage+0x88>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d903      	bls.n	8009bf4 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8009bec:	236b      	movs	r3, #107	@ 0x6b
 8009bee:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8009bf0:	236f      	movs	r3, #111	@ 0x6f
 8009bf2:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8009bf4:	f107 030c 	add.w	r3, r7, #12
 8009bf8:	2202      	movs	r2, #2
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	2098      	movs	r0, #152	@ 0x98
 8009bfe:	f000 fc91 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009c02:	bf00      	nop
 8009c04:	3710      	adds	r7, #16
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	35a4e900 	.word	0x35a4e900
 8009c10:	32a9f880 	.word	0x32a9f880
 8009c14:	2de54480 	.word	0x2de54480
 8009c18:	1b6b0b00 	.word	0x1b6b0b00
 8009c1c:	1954fc40 	.word	0x1954fc40

08009c20 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8009c20:	b590      	push	{r4, r7, lr}
 8009c22:	b085      	sub	sp, #20
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	4604      	mov	r4, r0
 8009c28:	4608      	mov	r0, r1
 8009c2a:	4611      	mov	r1, r2
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	4623      	mov	r3, r4
 8009c30:	71fb      	strb	r3, [r7, #7]
 8009c32:	4603      	mov	r3, r0
 8009c34:	71bb      	strb	r3, [r7, #6]
 8009c36:	460b      	mov	r3, r1
 8009c38:	717b      	strb	r3, [r7, #5]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8009c3e:	79fb      	ldrb	r3, [r7, #7]
 8009c40:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8009c42:	79bb      	ldrb	r3, [r7, #6]
 8009c44:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8009c46:	797b      	ldrb	r3, [r7, #5]
 8009c48:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8009c4a:	793b      	ldrb	r3, [r7, #4]
 8009c4c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8009c4e:	f107 030c 	add.w	r3, r7, #12
 8009c52:	2204      	movs	r2, #4
 8009c54:	4619      	mov	r1, r3
 8009c56:	2095      	movs	r0, #149	@ 0x95
 8009c58:	f000 fc64 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009c5c:	bf00      	nop
 8009c5e:	3714      	adds	r7, #20
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd90      	pop	{r4, r7, pc}

08009c64 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8009c64:	b590      	push	{r4, r7, lr}
 8009c66:	b085      	sub	sp, #20
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	4611      	mov	r1, r2
 8009c70:	461a      	mov	r2, r3
 8009c72:	4623      	mov	r3, r4
 8009c74:	80fb      	strh	r3, [r7, #6]
 8009c76:	4603      	mov	r3, r0
 8009c78:	80bb      	strh	r3, [r7, #4]
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	807b      	strh	r3, [r7, #2]
 8009c7e:	4613      	mov	r3, r2
 8009c80:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8009c82:	88fb      	ldrh	r3, [r7, #6]
 8009c84:	0a1b      	lsrs	r3, r3, #8
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8009c8c:	88fb      	ldrh	r3, [r7, #6]
 8009c8e:	b2db      	uxtb	r3, r3
 8009c90:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8009c92:	88bb      	ldrh	r3, [r7, #4]
 8009c94:	0a1b      	lsrs	r3, r3, #8
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8009c9c:	88bb      	ldrh	r3, [r7, #4]
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8009ca2:	887b      	ldrh	r3, [r7, #2]
 8009ca4:	0a1b      	lsrs	r3, r3, #8
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8009cac:	887b      	ldrh	r3, [r7, #2]
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8009cb2:	883b      	ldrh	r3, [r7, #0]
 8009cb4:	0a1b      	lsrs	r3, r3, #8
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	b2db      	uxtb	r3, r3
 8009cba:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8009cbc:	883b      	ldrh	r3, [r7, #0]
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8009cc2:	f107 0308 	add.w	r3, r7, #8
 8009cc6:	2208      	movs	r2, #8
 8009cc8:	4619      	mov	r1, r3
 8009cca:	2008      	movs	r0, #8
 8009ccc:	f000 fc2a 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009cd0:	bf00      	nop
 8009cd2:	3714      	adds	r7, #20
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd90      	pop	{r4, r7, pc}

08009cd8 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b084      	sub	sp, #16
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	4603      	mov	r3, r0
 8009ce0:	6039      	str	r1, [r7, #0]
 8009ce2:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8009ce4:	79fb      	ldrb	r3, [r7, #7]
 8009ce6:	f003 0307 	and.w	r3, r3, #7
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	0c1b      	lsrs	r3, r3, #16
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	0a1b      	lsrs	r3, r3, #8
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8009d04:	f107 030c 	add.w	r3, r7, #12
 8009d08:	2204      	movs	r2, #4
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	2097      	movs	r0, #151	@ 0x97
 8009d0e:	f000 fc09 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009d12:	bf00      	nop
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
	...

08009d1c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8009d1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009d20:	b084      	sub	sp, #16
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8009d26:	2300      	movs	r3, #0
 8009d28:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8009d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8009da0 <SUBGRF_SetRfFrequency+0x84>)
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	f083 0301 	eor.w	r3, r3, #1
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d005      	beq.n	8009d44 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f7ff ff2b 	bl	8009b94 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8009d3e:	4b18      	ldr	r3, [pc, #96]	@ (8009da0 <SUBGRF_SetRfFrequency+0x84>)
 8009d40:	2201      	movs	r2, #1
 8009d42:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	461c      	mov	r4, r3
 8009d4a:	4615      	mov	r5, r2
 8009d4c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8009d50:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8009d54:	4a13      	ldr	r2, [pc, #76]	@ (8009da4 <SUBGRF_SetRfFrequency+0x88>)
 8009d56:	f04f 0300 	mov.w	r3, #0
 8009d5a:	4640      	mov	r0, r8
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	f7f6 fa13 	bl	8000188 <__aeabi_uldivmod>
 8009d62:	4602      	mov	r2, r0
 8009d64:	460b      	mov	r3, r1
 8009d66:	4613      	mov	r3, r2
 8009d68:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	0e1b      	lsrs	r3, r3, #24
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	0c1b      	lsrs	r3, r3, #16
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	0a1b      	lsrs	r3, r3, #8
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8009d88:	f107 0308 	add.w	r3, r7, #8
 8009d8c:	2204      	movs	r2, #4
 8009d8e:	4619      	mov	r1, r3
 8009d90:	2086      	movs	r0, #134	@ 0x86
 8009d92:	f000 fbc7 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009d96:	bf00      	nop
 8009d98:	3710      	adds	r7, #16
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009da0:	20000364 	.word	0x20000364
 8009da4:	01e84800 	.word	0x01e84800

08009da8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	4603      	mov	r3, r0
 8009db0:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8009db2:	79fa      	ldrb	r2, [r7, #7]
 8009db4:	4b09      	ldr	r3, [pc, #36]	@ (8009ddc <SUBGRF_SetPacketType+0x34>)
 8009db6:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8009db8:	79fb      	ldrb	r3, [r7, #7]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d104      	bne.n	8009dc8 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009dc4:	f000 fafe 	bl	800a3c4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8009dc8:	1dfb      	adds	r3, r7, #7
 8009dca:	2201      	movs	r2, #1
 8009dcc:	4619      	mov	r1, r3
 8009dce:	208a      	movs	r0, #138	@ 0x8a
 8009dd0:	f000 fba8 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009dd4:	bf00      	nop
 8009dd6:	3708      	adds	r7, #8
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	2000035d 	.word	0x2000035d

08009de0 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8009de0:	b480      	push	{r7}
 8009de2:	af00      	add	r7, sp, #0
    return PacketType;
 8009de4:	4b02      	ldr	r3, [pc, #8]	@ (8009df0 <SUBGRF_GetPacketType+0x10>)
 8009de6:	781b      	ldrb	r3, [r3, #0]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bc80      	pop	{r7}
 8009dee:	4770      	bx	lr
 8009df0:	2000035d 	.word	0x2000035d

08009df4 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	71fb      	strb	r3, [r7, #7]
 8009dfe:	460b      	mov	r3, r1
 8009e00:	71bb      	strb	r3, [r7, #6]
 8009e02:	4613      	mov	r3, r2
 8009e04:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8009e06:	79fb      	ldrb	r3, [r7, #7]
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d149      	bne.n	8009ea0 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	f000 ff15 	bl	800ac3c <RBI_GetRFOMaxPowerConfig>
 8009e12:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8009e14:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009e18:	68fa      	ldr	r2, [r7, #12]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	da01      	bge.n	8009e22 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2b0e      	cmp	r3, #14
 8009e26:	d10e      	bne.n	8009e46 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8009e28:	2301      	movs	r3, #1
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	2100      	movs	r1, #0
 8009e2e:	2004      	movs	r0, #4
 8009e30:	f7ff fef6 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009e34:	79ba      	ldrb	r2, [r7, #6]
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	1ad3      	subs	r3, r2, r3
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	330e      	adds	r3, #14
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	71bb      	strb	r3, [r7, #6]
 8009e44:	e01f      	b.n	8009e86 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2b0a      	cmp	r3, #10
 8009e4a:	d10e      	bne.n	8009e6a <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	2201      	movs	r2, #1
 8009e50:	2100      	movs	r1, #0
 8009e52:	2001      	movs	r0, #1
 8009e54:	f7ff fee4 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8009e58:	79ba      	ldrb	r2, [r7, #6]
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	1ad3      	subs	r3, r2, r3
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	330d      	adds	r3, #13
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	71bb      	strb	r3, [r7, #6]
 8009e68:	e00d      	b.n	8009e86 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	2201      	movs	r2, #1
 8009e6e:	2100      	movs	r1, #0
 8009e70:	2006      	movs	r0, #6
 8009e72:	f7ff fed5 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009e76:	79ba      	ldrb	r2, [r7, #6]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	1ad3      	subs	r3, r2, r3
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	330e      	adds	r3, #14
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 8009e86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009e8a:	f113 0f11 	cmn.w	r3, #17
 8009e8e:	da01      	bge.n	8009e94 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8009e90:	23ef      	movs	r3, #239	@ 0xef
 8009e92:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8009e94:	2118      	movs	r1, #24
 8009e96:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8009e9a:	f000 fa93 	bl	800a3c4 <SUBGRF_WriteRegister>
 8009e9e:	e067      	b.n	8009f70 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8009ea0:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009ea4:	f000 faa2 	bl	800a3ec <SUBGRF_ReadRegister>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	f043 031e 	orr.w	r3, r3, #30
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009eb6:	f000 fa85 	bl	800a3c4 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8009eba:	2001      	movs	r0, #1
 8009ebc:	f000 febe 	bl	800ac3c <RBI_GetRFOMaxPowerConfig>
 8009ec0:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8009ec2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	da01      	bge.n	8009ed0 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2b14      	cmp	r3, #20
 8009ed4:	d10e      	bne.n	8009ef4 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	2200      	movs	r2, #0
 8009eda:	2105      	movs	r1, #5
 8009edc:	2003      	movs	r0, #3
 8009ede:	f7ff fe9f 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009ee2:	79ba      	ldrb	r2, [r7, #6]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	1ad3      	subs	r3, r2, r3
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	3316      	adds	r3, #22
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	71bb      	strb	r3, [r7, #6]
 8009ef2:	e031      	b.n	8009f58 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2b11      	cmp	r3, #17
 8009ef8:	d10e      	bne.n	8009f18 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8009efa:	2301      	movs	r3, #1
 8009efc:	2200      	movs	r2, #0
 8009efe:	2103      	movs	r1, #3
 8009f00:	2002      	movs	r0, #2
 8009f02:	f7ff fe8d 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009f06:	79ba      	ldrb	r2, [r7, #6]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	1ad3      	subs	r3, r2, r3
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	3316      	adds	r3, #22
 8009f12:	b2db      	uxtb	r3, r3
 8009f14:	71bb      	strb	r3, [r7, #6]
 8009f16:	e01f      	b.n	8009f58 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2b0e      	cmp	r3, #14
 8009f1c:	d10e      	bne.n	8009f3c <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8009f1e:	2301      	movs	r3, #1
 8009f20:	2200      	movs	r2, #0
 8009f22:	2102      	movs	r1, #2
 8009f24:	2002      	movs	r0, #2
 8009f26:	f7ff fe7b 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009f2a:	79ba      	ldrb	r2, [r7, #6]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	1ad3      	subs	r3, r2, r3
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	330e      	adds	r3, #14
 8009f36:	b2db      	uxtb	r3, r3
 8009f38:	71bb      	strb	r3, [r7, #6]
 8009f3a:	e00d      	b.n	8009f58 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	2200      	movs	r2, #0
 8009f40:	2107      	movs	r1, #7
 8009f42:	2004      	movs	r0, #4
 8009f44:	f7ff fe6c 	bl	8009c20 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009f48:	79ba      	ldrb	r2, [r7, #6]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	1ad3      	subs	r3, r2, r3
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	3316      	adds	r3, #22
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8009f58:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009f5c:	f113 0f09 	cmn.w	r3, #9
 8009f60:	da01      	bge.n	8009f66 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8009f62:	23f7      	movs	r3, #247	@ 0xf7
 8009f64:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8009f66:	2138      	movs	r1, #56	@ 0x38
 8009f68:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8009f6c:	f000 fa2a 	bl	800a3c4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8009f70:	79bb      	ldrb	r3, [r7, #6]
 8009f72:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8009f74:	797b      	ldrb	r3, [r7, #5]
 8009f76:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8009f78:	f107 0308 	add.w	r3, r7, #8
 8009f7c:	2202      	movs	r2, #2
 8009f7e:	4619      	mov	r1, r3
 8009f80:	208e      	movs	r0, #142	@ 0x8e
 8009f82:	f000 facf 	bl	800a524 <SUBGRF_WriteCommand>
}
 8009f86:	bf00      	nop
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
	...

08009f90 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8009f90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009f94:	b086      	sub	sp, #24
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009f9e:	4a61      	ldr	r2, [pc, #388]	@ (800a124 <SUBGRF_SetModulationParams+0x194>)
 8009fa0:	f107 0308 	add.w	r3, r7, #8
 8009fa4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009fa8:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	781a      	ldrb	r2, [r3, #0]
 8009fb0:	4b5d      	ldr	r3, [pc, #372]	@ (800a128 <SUBGRF_SetModulationParams+0x198>)
 8009fb2:	781b      	ldrb	r3, [r3, #0]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d004      	beq.n	8009fc2 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7ff fef3 	bl	8009da8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	2b03      	cmp	r3, #3
 8009fc8:	f200 80a5 	bhi.w	800a116 <SUBGRF_SetModulationParams+0x186>
 8009fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8009fd4 <SUBGRF_SetModulationParams+0x44>)
 8009fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fd2:	bf00      	nop
 8009fd4:	08009fe5 	.word	0x08009fe5
 8009fd8:	0800a0a5 	.word	0x0800a0a5
 8009fdc:	0800a067 	.word	0x0800a067
 8009fe0:	0800a0d3 	.word	0x0800a0d3
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8009fe4:	2308      	movs	r3, #8
 8009fe6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	4a4f      	ldr	r2, [pc, #316]	@ (800a12c <SUBGRF_SetModulationParams+0x19c>)
 8009fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ff2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	0c1b      	lsrs	r3, r3, #16
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	0a1b      	lsrs	r3, r3, #8
 800a000:	b2db      	uxtb	r3, r3
 800a002:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	b2db      	uxtb	r3, r3
 800a008:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	7b1b      	ldrb	r3, [r3, #12]
 800a00e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	7b5b      	ldrb	r3, [r3, #13]
 800a014:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	2200      	movs	r2, #0
 800a01c:	461c      	mov	r4, r3
 800a01e:	4615      	mov	r5, r2
 800a020:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800a024:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800a028:	4a41      	ldr	r2, [pc, #260]	@ (800a130 <SUBGRF_SetModulationParams+0x1a0>)
 800a02a:	f04f 0300 	mov.w	r3, #0
 800a02e:	4640      	mov	r0, r8
 800a030:	4649      	mov	r1, r9
 800a032:	f7f6 f8a9 	bl	8000188 <__aeabi_uldivmod>
 800a036:	4602      	mov	r2, r0
 800a038:	460b      	mov	r3, r1
 800a03a:	4613      	mov	r3, r2
 800a03c:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	0c1b      	lsrs	r3, r3, #16
 800a042:	b2db      	uxtb	r3, r3
 800a044:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	0a1b      	lsrs	r3, r3, #8
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	b2db      	uxtb	r3, r3
 800a052:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a054:	7cfb      	ldrb	r3, [r7, #19]
 800a056:	b29a      	uxth	r2, r3
 800a058:	f107 0308 	add.w	r3, r7, #8
 800a05c:	4619      	mov	r1, r3
 800a05e:	208b      	movs	r0, #139	@ 0x8b
 800a060:	f000 fa60 	bl	800a524 <SUBGRF_WriteCommand>
        break;
 800a064:	e058      	b.n	800a118 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 800a066:	2304      	movs	r3, #4
 800a068:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	691b      	ldr	r3, [r3, #16]
 800a06e:	4a2f      	ldr	r2, [pc, #188]	@ (800a12c <SUBGRF_SetModulationParams+0x19c>)
 800a070:	fbb2 f3f3 	udiv	r3, r2, r3
 800a074:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	0c1b      	lsrs	r3, r3, #16
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	0a1b      	lsrs	r3, r3, #8
 800a082:	b2db      	uxtb	r3, r3
 800a084:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	7d1b      	ldrb	r3, [r3, #20]
 800a090:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a092:	7cfb      	ldrb	r3, [r7, #19]
 800a094:	b29a      	uxth	r2, r3
 800a096:	f107 0308 	add.w	r3, r7, #8
 800a09a:	4619      	mov	r1, r3
 800a09c:	208b      	movs	r0, #139	@ 0x8b
 800a09e:	f000 fa41 	bl	800a524 <SUBGRF_WriteCommand>
        break;
 800a0a2:	e039      	b.n	800a118 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 800a0a4:	2304      	movs	r3, #4
 800a0a6:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	7e1b      	ldrb	r3, [r3, #24]
 800a0ac:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	7e5b      	ldrb	r3, [r3, #25]
 800a0b2:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	7e9b      	ldrb	r3, [r3, #26]
 800a0b8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	7edb      	ldrb	r3, [r3, #27]
 800a0be:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a0c0:	7cfb      	ldrb	r3, [r7, #19]
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	f107 0308 	add.w	r3, r7, #8
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	208b      	movs	r0, #139	@ 0x8b
 800a0cc:	f000 fa2a 	bl	800a524 <SUBGRF_WriteCommand>

        break;
 800a0d0:	e022      	b.n	800a118 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 800a0d2:	2305      	movs	r3, #5
 800a0d4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	4a14      	ldr	r2, [pc, #80]	@ (800a12c <SUBGRF_SetModulationParams+0x19c>)
 800a0dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0e0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	0c1b      	lsrs	r3, r3, #16
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	0a1b      	lsrs	r3, r3, #8
 800a0ee:	b2db      	uxtb	r3, r3
 800a0f0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	7b1b      	ldrb	r3, [r3, #12]
 800a0fc:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	7b5b      	ldrb	r3, [r3, #13]
 800a102:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a104:	7cfb      	ldrb	r3, [r7, #19]
 800a106:	b29a      	uxth	r2, r3
 800a108:	f107 0308 	add.w	r3, r7, #8
 800a10c:	4619      	mov	r1, r3
 800a10e:	208b      	movs	r0, #139	@ 0x8b
 800a110:	f000 fa08 	bl	800a524 <SUBGRF_WriteCommand>
        break;
 800a114:	e000      	b.n	800a118 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 800a116:	bf00      	nop
    }
}
 800a118:	bf00      	nop
 800a11a:	3718      	adds	r7, #24
 800a11c:	46bd      	mov	sp, r7
 800a11e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a122:	bf00      	nop
 800a124:	0800c1a4 	.word	0x0800c1a4
 800a128:	2000035d 	.word	0x2000035d
 800a12c:	3d090000 	.word	0x3d090000
 800a130:	01e84800 	.word	0x01e84800

0800a134 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b086      	sub	sp, #24
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800a13c:	2300      	movs	r3, #0
 800a13e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800a140:	4a48      	ldr	r2, [pc, #288]	@ (800a264 <SUBGRF_SetPacketParams+0x130>)
 800a142:	f107 030c 	add.w	r3, r7, #12
 800a146:	ca07      	ldmia	r2, {r0, r1, r2}
 800a148:	c303      	stmia	r3!, {r0, r1}
 800a14a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	781a      	ldrb	r2, [r3, #0]
 800a150:	4b45      	ldr	r3, [pc, #276]	@ (800a268 <SUBGRF_SetPacketParams+0x134>)
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	429a      	cmp	r2, r3
 800a156:	d004      	beq.n	800a162 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7ff fe23 	bl	8009da8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	2b03      	cmp	r3, #3
 800a168:	d878      	bhi.n	800a25c <SUBGRF_SetPacketParams+0x128>
 800a16a:	a201      	add	r2, pc, #4	@ (adr r2, 800a170 <SUBGRF_SetPacketParams+0x3c>)
 800a16c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a170:	0800a181 	.word	0x0800a181
 800a174:	0800a211 	.word	0x0800a211
 800a178:	0800a205 	.word	0x0800a205
 800a17c:	0800a181 	.word	0x0800a181
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	7a5b      	ldrb	r3, [r3, #9]
 800a184:	2bf1      	cmp	r3, #241	@ 0xf1
 800a186:	d10a      	bne.n	800a19e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800a188:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800a18c:	f7ff faae 	bl	80096ec <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800a190:	f248 0005 	movw	r0, #32773	@ 0x8005
 800a194:	f7ff faca 	bl	800972c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800a198:	2302      	movs	r3, #2
 800a19a:	75bb      	strb	r3, [r7, #22]
 800a19c:	e011      	b.n	800a1c2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	7a5b      	ldrb	r3, [r3, #9]
 800a1a2:	2bf2      	cmp	r3, #242	@ 0xf2
 800a1a4:	d10a      	bne.n	800a1bc <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800a1a6:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800a1aa:	f7ff fa9f 	bl	80096ec <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800a1ae:	f241 0021 	movw	r0, #4129	@ 0x1021
 800a1b2:	f7ff fabb 	bl	800972c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800a1b6:	2306      	movs	r3, #6
 800a1b8:	75bb      	strb	r3, [r7, #22]
 800a1ba:	e002      	b.n	800a1c2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	7a5b      	ldrb	r3, [r3, #9]
 800a1c0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800a1c2:	2309      	movs	r3, #9
 800a1c4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	885b      	ldrh	r3, [r3, #2]
 800a1ca:	0a1b      	lsrs	r3, r3, #8
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	b2db      	uxtb	r3, r3
 800a1d0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	885b      	ldrh	r3, [r3, #2]
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	791b      	ldrb	r3, [r3, #4]
 800a1de:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	795b      	ldrb	r3, [r3, #5]
 800a1e4:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	799b      	ldrb	r3, [r3, #6]
 800a1ea:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	79db      	ldrb	r3, [r3, #7]
 800a1f0:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	7a1b      	ldrb	r3, [r3, #8]
 800a1f6:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800a1f8:	7dbb      	ldrb	r3, [r7, #22]
 800a1fa:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	7a9b      	ldrb	r3, [r3, #10]
 800a200:	753b      	strb	r3, [r7, #20]
        break;
 800a202:	e022      	b.n	800a24a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800a204:	2301      	movs	r3, #1
 800a206:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	7b1b      	ldrb	r3, [r3, #12]
 800a20c:	733b      	strb	r3, [r7, #12]
        break;
 800a20e:	e01c      	b.n	800a24a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800a210:	2306      	movs	r3, #6
 800a212:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	89db      	ldrh	r3, [r3, #14]
 800a218:	0a1b      	lsrs	r3, r3, #8
 800a21a:	b29b      	uxth	r3, r3
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	89db      	ldrh	r3, [r3, #14]
 800a224:	b2db      	uxtb	r3, r3
 800a226:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	7c1a      	ldrb	r2, [r3, #16]
 800a22c:	4b0f      	ldr	r3, [pc, #60]	@ (800a26c <SUBGRF_SetPacketParams+0x138>)
 800a22e:	4611      	mov	r1, r2
 800a230:	7019      	strb	r1, [r3, #0]
 800a232:	4613      	mov	r3, r2
 800a234:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	7c5b      	ldrb	r3, [r3, #17]
 800a23a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	7c9b      	ldrb	r3, [r3, #18]
 800a240:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	7cdb      	ldrb	r3, [r3, #19]
 800a246:	747b      	strb	r3, [r7, #17]
        break;
 800a248:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800a24a:	7dfb      	ldrb	r3, [r7, #23]
 800a24c:	b29a      	uxth	r2, r3
 800a24e:	f107 030c 	add.w	r3, r7, #12
 800a252:	4619      	mov	r1, r3
 800a254:	208c      	movs	r0, #140	@ 0x8c
 800a256:	f000 f965 	bl	800a524 <SUBGRF_WriteCommand>
 800a25a:	e000      	b.n	800a25e <SUBGRF_SetPacketParams+0x12a>
        return;
 800a25c:	bf00      	nop
}
 800a25e:	3718      	adds	r7, #24
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	0800c1ac 	.word	0x0800c1ac
 800a268:	2000035d 	.word	0x2000035d
 800a26c:	2000035e 	.word	0x2000035e

0800a270 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	4603      	mov	r3, r0
 800a278:	460a      	mov	r2, r1
 800a27a:	71fb      	strb	r3, [r7, #7]
 800a27c:	4613      	mov	r3, r2
 800a27e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800a280:	79fb      	ldrb	r3, [r7, #7]
 800a282:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800a284:	79bb      	ldrb	r3, [r7, #6]
 800a286:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800a288:	f107 030c 	add.w	r3, r7, #12
 800a28c:	2202      	movs	r2, #2
 800a28e:	4619      	mov	r1, r3
 800a290:	208f      	movs	r0, #143	@ 0x8f
 800a292:	f000 f947 	bl	800a524 <SUBGRF_WriteCommand>
}
 800a296:	bf00      	nop
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b082      	sub	sp, #8
 800a2a2:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800a2a8:	1d3b      	adds	r3, r7, #4
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	2015      	movs	r0, #21
 800a2b0:	f000 f95a 	bl	800a568 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800a2b4:	793b      	ldrb	r3, [r7, #4]
 800a2b6:	425b      	negs	r3, r3
 800a2b8:	105b      	asrs	r3, r3, #1
 800a2ba:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800a2bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3708      	adds	r7, #8
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}

0800a2c8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800a2d2:	f107 030c 	add.w	r3, r7, #12
 800a2d6:	2202      	movs	r2, #2
 800a2d8:	4619      	mov	r1, r3
 800a2da:	2013      	movs	r0, #19
 800a2dc:	f000 f944 	bl	800a568 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800a2e0:	f7ff fd7e 	bl	8009de0 <SUBGRF_GetPacketType>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d10d      	bne.n	800a306 <SUBGRF_GetRxBufferStatus+0x3e>
 800a2ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a31c <SUBGRF_GetRxBufferStatus+0x54>)
 800a2ec:	781b      	ldrb	r3, [r3, #0]
 800a2ee:	b2db      	uxtb	r3, r3
 800a2f0:	2b01      	cmp	r3, #1
 800a2f2:	d108      	bne.n	800a306 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800a2f4:	f240 7002 	movw	r0, #1794	@ 0x702
 800a2f8:	f000 f878 	bl	800a3ec <SUBGRF_ReadRegister>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	461a      	mov	r2, r3
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	701a      	strb	r2, [r3, #0]
 800a304:	e002      	b.n	800a30c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800a306:	7b3a      	ldrb	r2, [r7, #12]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800a30c:	7b7a      	ldrb	r2, [r7, #13]
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	701a      	strb	r2, [r3, #0]
}
 800a312:	bf00      	nop
 800a314:	3710      	adds	r7, #16
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	2000035e 	.word	0x2000035e

0800a320 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b084      	sub	sp, #16
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800a328:	f107 030c 	add.w	r3, r7, #12
 800a32c:	2203      	movs	r2, #3
 800a32e:	4619      	mov	r1, r3
 800a330:	2014      	movs	r0, #20
 800a332:	f000 f919 	bl	800a568 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800a336:	f7ff fd53 	bl	8009de0 <SUBGRF_GetPacketType>
 800a33a:	4603      	mov	r3, r0
 800a33c:	461a      	mov	r2, r3
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d002      	beq.n	800a350 <SUBGRF_GetPacketStatus+0x30>
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d013      	beq.n	800a376 <SUBGRF_GetPacketStatus+0x56>
 800a34e:	e02a      	b.n	800a3a6 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800a350:	7b3a      	ldrb	r2, [r7, #12]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800a356:	7b7b      	ldrb	r3, [r7, #13]
 800a358:	425b      	negs	r3, r3
 800a35a:	105b      	asrs	r3, r3, #1
 800a35c:	b25a      	sxtb	r2, r3
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800a362:	7bbb      	ldrb	r3, [r7, #14]
 800a364:	425b      	negs	r3, r3
 800a366:	105b      	asrs	r3, r3, #1
 800a368:	b25a      	sxtb	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	609a      	str	r2, [r3, #8]
            break;
 800a374:	e020      	b.n	800a3b8 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800a376:	7b3b      	ldrb	r3, [r7, #12]
 800a378:	425b      	negs	r3, r3
 800a37a:	105b      	asrs	r3, r3, #1
 800a37c:	b25a      	sxtb	r2, r3
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800a382:	7b7b      	ldrb	r3, [r7, #13]
 800a384:	b25b      	sxtb	r3, r3
 800a386:	3302      	adds	r3, #2
 800a388:	109b      	asrs	r3, r3, #2
 800a38a:	b25a      	sxtb	r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800a390:	7bbb      	ldrb	r3, [r7, #14]
 800a392:	425b      	negs	r3, r3
 800a394:	105b      	asrs	r3, r3, #1
 800a396:	b25a      	sxtb	r2, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800a39c:	4b08      	ldr	r3, [pc, #32]	@ (800a3c0 <SUBGRF_GetPacketStatus+0xa0>)
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	611a      	str	r2, [r3, #16]
            break;
 800a3a4:	e008      	b.n	800a3b8 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800a3a6:	2214      	movs	r2, #20
 800a3a8:	2100      	movs	r1, #0
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f000 fd19 	bl	800ade2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	220f      	movs	r2, #15
 800a3b4:	701a      	strb	r2, [r3, #0]
            break;
 800a3b6:	bf00      	nop
    }
}
 800a3b8:	bf00      	nop
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	20000360 	.word	0x20000360

0800a3c4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	460a      	mov	r2, r1
 800a3ce:	80fb      	strh	r3, [r7, #6]
 800a3d0:	4613      	mov	r3, r2
 800a3d2:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800a3d4:	1d7a      	adds	r2, r7, #5
 800a3d6:	88f9      	ldrh	r1, [r7, #6]
 800a3d8:	2301      	movs	r3, #1
 800a3da:	4803      	ldr	r0, [pc, #12]	@ (800a3e8 <SUBGRF_WriteRegister+0x24>)
 800a3dc:	f7fa fc06 	bl	8004bec <HAL_SUBGHZ_WriteRegisters>
}
 800a3e0:	bf00      	nop
 800a3e2:	3708      	adds	r7, #8
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}
 800a3e8:	200000bc 	.word	0x200000bc

0800a3ec <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800a3f6:	f107 020f 	add.w	r2, r7, #15
 800a3fa:	88f9      	ldrh	r1, [r7, #6]
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	4804      	ldr	r0, [pc, #16]	@ (800a410 <SUBGRF_ReadRegister+0x24>)
 800a400:	f7fa fc53 	bl	8004caa <HAL_SUBGHZ_ReadRegisters>
    return data;
 800a404:	7bfb      	ldrb	r3, [r7, #15]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	200000bc 	.word	0x200000bc

0800a414 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b086      	sub	sp, #24
 800a418:	af00      	add	r7, sp, #0
 800a41a:	4603      	mov	r3, r0
 800a41c:	6039      	str	r1, [r7, #0]
 800a41e:	80fb      	strh	r3, [r7, #6]
 800a420:	4613      	mov	r3, r2
 800a422:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a424:	f3ef 8310 	mrs	r3, PRIMASK
 800a428:	60fb      	str	r3, [r7, #12]
  return(result);
 800a42a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a42c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a42e:	b672      	cpsid	i
}
 800a430:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800a432:	88bb      	ldrh	r3, [r7, #4]
 800a434:	88f9      	ldrh	r1, [r7, #6]
 800a436:	683a      	ldr	r2, [r7, #0]
 800a438:	4806      	ldr	r0, [pc, #24]	@ (800a454 <SUBGRF_WriteRegisters+0x40>)
 800a43a:	f7fa fbd7 	bl	8004bec <HAL_SUBGHZ_WriteRegisters>
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	f383 8810 	msr	PRIMASK, r3
}
 800a448:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a44a:	bf00      	nop
 800a44c:	3718      	adds	r7, #24
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	200000bc 	.word	0x200000bc

0800a458 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b086      	sub	sp, #24
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	4603      	mov	r3, r0
 800a460:	6039      	str	r1, [r7, #0]
 800a462:	80fb      	strh	r3, [r7, #6]
 800a464:	4613      	mov	r3, r2
 800a466:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a468:	f3ef 8310 	mrs	r3, PRIMASK
 800a46c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a46e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a470:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a472:	b672      	cpsid	i
}
 800a474:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800a476:	88bb      	ldrh	r3, [r7, #4]
 800a478:	88f9      	ldrh	r1, [r7, #6]
 800a47a:	683a      	ldr	r2, [r7, #0]
 800a47c:	4806      	ldr	r0, [pc, #24]	@ (800a498 <SUBGRF_ReadRegisters+0x40>)
 800a47e:	f7fa fc14 	bl	8004caa <HAL_SUBGHZ_ReadRegisters>
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	f383 8810 	msr	PRIMASK, r3
}
 800a48c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a48e:	bf00      	nop
 800a490:	3718      	adds	r7, #24
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	200000bc 	.word	0x200000bc

0800a49c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b086      	sub	sp, #24
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	6039      	str	r1, [r7, #0]
 800a4a6:	71fb      	strb	r3, [r7, #7]
 800a4a8:	4613      	mov	r3, r2
 800a4aa:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4ac:	f3ef 8310 	mrs	r3, PRIMASK
 800a4b0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a4b2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a4b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a4b6:	b672      	cpsid	i
}
 800a4b8:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800a4ba:	79bb      	ldrb	r3, [r7, #6]
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	79f9      	ldrb	r1, [r7, #7]
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	4806      	ldr	r0, [pc, #24]	@ (800a4dc <SUBGRF_WriteBuffer+0x40>)
 800a4c4:	f7fa fd05 	bl	8004ed2 <HAL_SUBGHZ_WriteBuffer>
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	f383 8810 	msr	PRIMASK, r3
}
 800a4d2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a4d4:	bf00      	nop
 800a4d6:	3718      	adds	r7, #24
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	200000bc 	.word	0x200000bc

0800a4e0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b086      	sub	sp, #24
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	6039      	str	r1, [r7, #0]
 800a4ea:	71fb      	strb	r3, [r7, #7]
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4f0:	f3ef 8310 	mrs	r3, PRIMASK
 800a4f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a4f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a4fa:	b672      	cpsid	i
}
 800a4fc:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800a4fe:	79bb      	ldrb	r3, [r7, #6]
 800a500:	b29b      	uxth	r3, r3
 800a502:	79f9      	ldrb	r1, [r7, #7]
 800a504:	683a      	ldr	r2, [r7, #0]
 800a506:	4806      	ldr	r0, [pc, #24]	@ (800a520 <SUBGRF_ReadBuffer+0x40>)
 800a508:	f7fa fd36 	bl	8004f78 <HAL_SUBGHZ_ReadBuffer>
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	f383 8810 	msr	PRIMASK, r3
}
 800a516:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a518:	bf00      	nop
 800a51a:	3718      	adds	r7, #24
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}
 800a520:	200000bc 	.word	0x200000bc

0800a524 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b086      	sub	sp, #24
 800a528:	af00      	add	r7, sp, #0
 800a52a:	4603      	mov	r3, r0
 800a52c:	6039      	str	r1, [r7, #0]
 800a52e:	71fb      	strb	r3, [r7, #7]
 800a530:	4613      	mov	r3, r2
 800a532:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a534:	f3ef 8310 	mrs	r3, PRIMASK
 800a538:	60fb      	str	r3, [r7, #12]
  return(result);
 800a53a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a53c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a53e:	b672      	cpsid	i
}
 800a540:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800a542:	88bb      	ldrh	r3, [r7, #4]
 800a544:	79f9      	ldrb	r1, [r7, #7]
 800a546:	683a      	ldr	r2, [r7, #0]
 800a548:	4806      	ldr	r0, [pc, #24]	@ (800a564 <SUBGRF_WriteCommand+0x40>)
 800a54a:	f7fa fc0f 	bl	8004d6c <HAL_SUBGHZ_ExecSetCmd>
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f383 8810 	msr	PRIMASK, r3
}
 800a558:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a55a:	bf00      	nop
 800a55c:	3718      	adds	r7, #24
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop
 800a564:	200000bc 	.word	0x200000bc

0800a568 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b086      	sub	sp, #24
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	4603      	mov	r3, r0
 800a570:	6039      	str	r1, [r7, #0]
 800a572:	71fb      	strb	r3, [r7, #7]
 800a574:	4613      	mov	r3, r2
 800a576:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a578:	f3ef 8310 	mrs	r3, PRIMASK
 800a57c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a57e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a580:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a582:	b672      	cpsid	i
}
 800a584:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800a586:	88bb      	ldrh	r3, [r7, #4]
 800a588:	79f9      	ldrb	r1, [r7, #7]
 800a58a:	683a      	ldr	r2, [r7, #0]
 800a58c:	4806      	ldr	r0, [pc, #24]	@ (800a5a8 <SUBGRF_ReadCommand+0x40>)
 800a58e:	f7fa fc4c 	bl	8004e2a <HAL_SUBGHZ_ExecGetCmd>
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f383 8810 	msr	PRIMASK, r3
}
 800a59c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a59e:	bf00      	nop
 800a5a0:	3718      	adds	r7, #24
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	200000bc 	.word	0x200000bc

0800a5ac <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	460a      	mov	r2, r1
 800a5b6:	71fb      	strb	r3, [r7, #7]
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800a5bc:	2301      	movs	r3, #1
 800a5be:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800a5c0:	79bb      	ldrb	r3, [r7, #6]
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d10d      	bne.n	800a5e2 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800a5c6:	79fb      	ldrb	r3, [r7, #7]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d104      	bne.n	800a5d6 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800a5cc:	2302      	movs	r3, #2
 800a5ce:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800a5d0:	2004      	movs	r0, #4
 800a5d2:	f000 f8df 	bl	800a794 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800a5d6:	79fb      	ldrb	r3, [r7, #7]
 800a5d8:	2b02      	cmp	r3, #2
 800a5da:	d107      	bne.n	800a5ec <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800a5dc:	2303      	movs	r3, #3
 800a5de:	73fb      	strb	r3, [r7, #15]
 800a5e0:	e004      	b.n	800a5ec <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800a5e2:	79bb      	ldrb	r3, [r7, #6]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d101      	bne.n	800a5ec <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800a5ec:	7bfb      	ldrb	r3, [r7, #15]
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f000 fb01 	bl	800abf6 <RBI_ConfigRFSwitch>
}
 800a5f4:	bf00      	nop
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	4603      	mov	r3, r0
 800a604:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800a606:	2301      	movs	r3, #1
 800a608:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800a60a:	f000 fb02 	bl	800ac12 <RBI_GetTxConfig>
 800a60e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	2b02      	cmp	r3, #2
 800a614:	d016      	beq.n	800a644 <SUBGRF_SetRfTxPower+0x48>
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	2b02      	cmp	r3, #2
 800a61a:	dc16      	bgt.n	800a64a <SUBGRF_SetRfTxPower+0x4e>
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d003      	beq.n	800a62a <SUBGRF_SetRfTxPower+0x2e>
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	2b01      	cmp	r3, #1
 800a626:	d00a      	beq.n	800a63e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800a628:	e00f      	b.n	800a64a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800a62a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a62e:	2b0f      	cmp	r3, #15
 800a630:	dd02      	ble.n	800a638 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800a632:	2302      	movs	r3, #2
 800a634:	73fb      	strb	r3, [r7, #15]
            break;
 800a636:	e009      	b.n	800a64c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800a638:	2301      	movs	r3, #1
 800a63a:	73fb      	strb	r3, [r7, #15]
            break;
 800a63c:	e006      	b.n	800a64c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800a63e:	2301      	movs	r3, #1
 800a640:	73fb      	strb	r3, [r7, #15]
            break;
 800a642:	e003      	b.n	800a64c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800a644:	2302      	movs	r3, #2
 800a646:	73fb      	strb	r3, [r7, #15]
            break;
 800a648:	e000      	b.n	800a64c <SUBGRF_SetRfTxPower+0x50>
            break;
 800a64a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800a64c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800a650:	7bfb      	ldrb	r3, [r7, #15]
 800a652:	2202      	movs	r2, #2
 800a654:	4618      	mov	r0, r3
 800a656:	f7ff fbcd 	bl	8009df4 <SUBGRF_SetTxParams>

    return paSelect;
 800a65a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3710      	adds	r7, #16
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}

0800a664 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800a664:	b480      	push	{r7}
 800a666:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800a668:	230a      	movs	r3, #10
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bc80      	pop	{r7}
 800a670:	4770      	bx	lr
	...

0800a674 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b082      	sub	sp, #8
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800a67c:	4b03      	ldr	r3, [pc, #12]	@ (800a68c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	2001      	movs	r0, #1
 800a682:	4798      	blx	r3
}
 800a684:	bf00      	nop
 800a686:	3708      	adds	r7, #8
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}
 800a68c:	20000368 	.word	0x20000368

0800a690 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800a698:	4b03      	ldr	r3, [pc, #12]	@ (800a6a8 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2002      	movs	r0, #2
 800a69e:	4798      	blx	r3
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	20000368 	.word	0x20000368

0800a6ac <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b082      	sub	sp, #8
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800a6b4:	4b03      	ldr	r3, [pc, #12]	@ (800a6c4 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2040      	movs	r0, #64	@ 0x40
 800a6ba:	4798      	blx	r3
}
 800a6bc:	bf00      	nop
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	20000368 	.word	0x20000368

0800a6c8 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800a6d4:	78fb      	ldrb	r3, [r7, #3]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d002      	beq.n	800a6e0 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d005      	beq.n	800a6ea <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800a6de:	e00a      	b.n	800a6f6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800a6e0:	4b07      	ldr	r3, [pc, #28]	@ (800a700 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2080      	movs	r0, #128	@ 0x80
 800a6e6:	4798      	blx	r3
            break;
 800a6e8:	e005      	b.n	800a6f6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800a6ea:	4b05      	ldr	r3, [pc, #20]	@ (800a700 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800a6f2:	4798      	blx	r3
            break;
 800a6f4:	bf00      	nop
    }
}
 800a6f6:	bf00      	nop
 800a6f8:	3708      	adds	r7, #8
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	20000368 	.word	0x20000368

0800a704 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800a70c:	4b04      	ldr	r3, [pc, #16]	@ (800a720 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a714:	4798      	blx	r3
}
 800a716:	bf00      	nop
 800a718:	3708      	adds	r7, #8
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	20000368 	.word	0x20000368

0800a724 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800a72c:	4b03      	ldr	r3, [pc, #12]	@ (800a73c <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	2020      	movs	r0, #32
 800a732:	4798      	blx	r3
}
 800a734:	bf00      	nop
 800a736:	3708      	adds	r7, #8
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	20000368 	.word	0x20000368

0800a740 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800a748:	4b03      	ldr	r3, [pc, #12]	@ (800a758 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	2004      	movs	r0, #4
 800a74e:	4798      	blx	r3
}
 800a750:	bf00      	nop
 800a752:	3708      	adds	r7, #8
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}
 800a758:	20000368 	.word	0x20000368

0800a75c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800a764:	4b03      	ldr	r3, [pc, #12]	@ (800a774 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2008      	movs	r0, #8
 800a76a:	4798      	blx	r3
}
 800a76c:	bf00      	nop
 800a76e:	3708      	adds	r7, #8
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}
 800a774:	20000368 	.word	0x20000368

0800a778 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800a780:	4b03      	ldr	r3, [pc, #12]	@ (800a790 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2010      	movs	r0, #16
 800a786:	4798      	blx	r3
}
 800a788:	bf00      	nop
 800a78a:	3708      	adds	r7, #8
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}
 800a790:	20000368 	.word	0x20000368

0800a794 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b084      	sub	sp, #16
 800a798:	af00      	add	r7, sp, #0
 800a79a:	4603      	mov	r3, r0
 800a79c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800a79e:	f000 fa46 	bl	800ac2e <RBI_IsDCDC>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d112      	bne.n	800a7ce <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800a7a8:	f640 1023 	movw	r0, #2339	@ 0x923
 800a7ac:	f7ff fe1e 	bl	800a3ec <SUBGRF_ReadRegister>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800a7b4:	7bfb      	ldrb	r3, [r7, #15]
 800a7b6:	f023 0306 	bic.w	r3, r3, #6
 800a7ba:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800a7bc:	7bfa      	ldrb	r2, [r7, #15]
 800a7be:	79fb      	ldrb	r3, [r7, #7]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	f640 1023 	movw	r0, #2339	@ 0x923
 800a7ca:	f7ff fdfb 	bl	800a3c4 <SUBGRF_WriteRegister>
  }
}
 800a7ce:	bf00      	nop
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
	...

0800a7d8 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b085      	sub	sp, #20
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d101      	bne.n	800a7ea <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800a7e6:	231f      	movs	r3, #31
 800a7e8:	e017      	b.n	800a81a <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	73fb      	strb	r3, [r7, #15]
 800a7ee:	e00f      	b.n	800a810 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800a7f0:	7bfb      	ldrb	r3, [r7, #15]
 800a7f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a824 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800a7f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d205      	bcs.n	800a80a <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800a7fe:	7bfb      	ldrb	r3, [r7, #15]
 800a800:	4a08      	ldr	r2, [pc, #32]	@ (800a824 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800a802:	00db      	lsls	r3, r3, #3
 800a804:	4413      	add	r3, r2
 800a806:	791b      	ldrb	r3, [r3, #4]
 800a808:	e007      	b.n	800a81a <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a80a:	7bfb      	ldrb	r3, [r7, #15]
 800a80c:	3301      	adds	r3, #1
 800a80e:	73fb      	strb	r3, [r7, #15]
 800a810:	7bfb      	ldrb	r3, [r7, #15]
 800a812:	2b15      	cmp	r3, #21
 800a814:	d9ec      	bls.n	800a7f0 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 800a816:	bf00      	nop
 800a818:	e7fd      	b.n	800a816 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3714      	adds	r7, #20
 800a81e:	46bd      	mov	sp, r7
 800a820:	bc80      	pop	{r7}
 800a822:	4770      	bx	lr
 800a824:	0800c3f0 	.word	0x0800c3f0

0800a828 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b08a      	sub	sp, #40	@ 0x28
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800a832:	4b35      	ldr	r3, [pc, #212]	@ (800a908 <SUBGRF_GetCFO+0xe0>)
 800a834:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800a836:	f640 0007 	movw	r0, #2055	@ 0x807
 800a83a:	f7ff fdd7 	bl	800a3ec <SUBGRF_ReadRegister>
 800a83e:	4603      	mov	r3, r0
 800a840:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800a842:	7ffb      	ldrb	r3, [r7, #31]
 800a844:	08db      	lsrs	r3, r3, #3
 800a846:	b2db      	uxtb	r3, r3
 800a848:	f003 0303 	and.w	r3, r3, #3
 800a84c:	3328      	adds	r3, #40	@ 0x28
 800a84e:	443b      	add	r3, r7
 800a850:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800a854:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800a856:	7ffb      	ldrb	r3, [r7, #31]
 800a858:	f003 0307 	and.w	r3, r3, #7
 800a85c:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 800a85e:	7fba      	ldrb	r2, [r7, #30]
 800a860:	7f7b      	ldrb	r3, [r7, #29]
 800a862:	3b01      	subs	r3, #1
 800a864:	fa02 f303 	lsl.w	r3, r2, r3
 800a868:	461a      	mov	r2, r3
 800a86a:	4b28      	ldr	r3, [pc, #160]	@ (800a90c <SUBGRF_GetCFO+0xe4>)
 800a86c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a870:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800a872:	69ba      	ldr	r2, [r7, #24]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	fbb2 f3f3 	udiv	r3, r2, r3
 800a87a:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800a87c:	2301      	movs	r3, #1
 800a87e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800a882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a886:	697a      	ldr	r2, [r7, #20]
 800a888:	fb02 f303 	mul.w	r3, r2, r3
 800a88c:	2b07      	cmp	r3, #7
 800a88e:	d802      	bhi.n	800a896 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800a890:	2302      	movs	r3, #2
 800a892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 800a896:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a89a:	697a      	ldr	r2, [r7, #20]
 800a89c:	fb02 f303 	mul.w	r3, r2, r3
 800a8a0:	2b03      	cmp	r3, #3
 800a8a2:	d802      	bhi.n	800a8aa <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800a8a4:	2304      	movs	r3, #4
 800a8a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800a8aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	fb02 f303 	mul.w	r3, r2, r3
 800a8b4:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800a8b6:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 800a8ba:	f7ff fd97 	bl	800a3ec <SUBGRF_ReadRegister>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	021b      	lsls	r3, r3, #8
 800a8c2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a8c6:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800a8c8:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800a8cc:	f7ff fd8e 	bl	800a3ec <SUBGRF_ReadRegister>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	6a3b      	ldr	r3, [r7, #32]
 800a8d6:	4313      	orrs	r3, r2
 800a8d8:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800a8da:	6a3b      	ldr	r3, [r7, #32]
 800a8dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d005      	beq.n	800a8f0 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800a8e4:	6a3b      	ldr	r3, [r7, #32]
 800a8e6:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800a8ea:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800a8ee:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	095b      	lsrs	r3, r3, #5
 800a8f4:	6a3a      	ldr	r2, [r7, #32]
 800a8f6:	fb02 f303 	mul.w	r3, r2, r3
 800a8fa:	11da      	asrs	r2, r3, #7
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	601a      	str	r2, [r3, #0]
}
 800a900:	bf00      	nop
 800a902:	3728      	adds	r7, #40	@ 0x28
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	0c0a0804 	.word	0x0c0a0804
 800a90c:	01e84800 	.word	0x01e84800

0800a910 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 800a910:	b480      	push	{r7}
 800a912:	b087      	sub	sp, #28
 800a914:	af00      	add	r7, sp, #0
 800a916:	4603      	mov	r3, r0
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	607a      	str	r2, [r7, #4]
 800a91c:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 800a91e:	2300      	movs	r3, #0
 800a920:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 800a922:	f04f 33ff 	mov.w	r3, #4294967295
 800a926:	617b      	str	r3, [r7, #20]
#endif
  return status;
 800a928:	697b      	ldr	r3, [r7, #20]
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	371c      	adds	r7, #28
 800a92e:	46bd      	mov	sp, r7
 800a930:	bc80      	pop	{r7}
 800a932:	4770      	bx	lr

0800a934 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 800a934:	b480      	push	{r7}
 800a936:	b087      	sub	sp, #28
 800a938:	af00      	add	r7, sp, #0
 800a93a:	4603      	mov	r3, r0
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	607a      	str	r2, [r7, #4]
 800a940:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 800a942:	2300      	movs	r3, #0
 800a944:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 800a946:	f04f 33ff 	mov.w	r3, #4294967295
 800a94a:	617b      	str	r3, [r7, #20]
#endif
  return status;
 800a94c:	697b      	ldr	r3, [r7, #20]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	bc80      	pop	{r7}
 800a956:	4770      	bx	lr

0800a958 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 800a958:	b480      	push	{r7}
 800a95a:	b085      	sub	sp, #20
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	60f8      	str	r0, [r7, #12]
 800a960:	60b9      	str	r1, [r7, #8]
 800a962:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 800a964:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3714      	adds	r7, #20
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bc80      	pop	{r7}
 800a970:	4770      	bx	lr

0800a972 <RFW_DeInit>:

void RFW_DeInit( void)
{
 800a972:	b480      	push	{r7}
 800a974:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 800a976:	bf00      	nop
 800a978:	46bd      	mov	sp, r7
 800a97a:	bc80      	pop	{r7}
 800a97c:	4770      	bx	lr

0800a97e <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 800a97e:	b480      	push	{r7}
 800a980:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 800a982:	2300      	movs	r3, #0
#endif
}
 800a984:	4618      	mov	r0, r3
 800a986:	46bd      	mov	sp, r7
 800a988:	bc80      	pop	{r7}
 800a98a:	4770      	bx	lr

0800a98c <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 800a98c:	b480      	push	{r7}
 800a98e:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 800a990:	2300      	movs	r3, #0
#endif
}
 800a992:	4618      	mov	r0, r3
 800a994:	46bd      	mov	sp, r7
 800a996:	bc80      	pop	{r7}
 800a998:	4770      	bx	lr

0800a99a <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 800a99a:	b480      	push	{r7}
 800a99c:	b083      	sub	sp, #12
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 800a9a4:	bf00      	nop
 800a9a6:	370c      	adds	r7, #12
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bc80      	pop	{r7}
 800a9ac:	4770      	bx	lr

0800a9ae <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 800a9ae:	b480      	push	{r7}
 800a9b0:	b087      	sub	sp, #28
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	60f8      	str	r0, [r7, #12]
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	607a      	str	r2, [r7, #4]
 800a9ba:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 800a9bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a9c0:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 800a9c2:	697b      	ldr	r3, [r7, #20]
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	371c      	adds	r7, #28
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bc80      	pop	{r7}
 800a9cc:	4770      	bx	lr

0800a9ce <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800a9ce:	b480      	push	{r7}
 800a9d0:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 800a9d2:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bc80      	pop	{r7}
 800a9dc:	4770      	bx	lr

0800a9de <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 800a9de:	b480      	push	{r7}
 800a9e0:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 800a9e2:	bf00      	nop
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bc80      	pop	{r7}
 800a9e8:	4770      	bx	lr

0800a9ea <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800a9ea:	b480      	push	{r7}
 800a9ec:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 800a9ee:	bf00      	nop
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bc80      	pop	{r7}
 800a9f4:	4770      	bx	lr

0800a9f6 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 800a9f6:	b480      	push	{r7}
 800a9f8:	b083      	sub	sp, #12
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 800aa00:	bf00      	nop
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bc80      	pop	{r7}
 800aa08:	4770      	bx	lr

0800aa0a <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800aa0a:	b580      	push	{r7, lr}
 800aa0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800aa0e:	f7f6 f8e5 	bl	8000bdc <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800aa12:	f000 f80b 	bl	800aa2c <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800aa16:	bf00      	nop
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800aa1e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa22:	f000 fcd1 	bl	800b3c8 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 800aa26:	bf00      	nop
 800aa28:	bd80      	pop	{r7, pc}
	...

0800aa2c <SubghzApp_Init>:
static void TransmitPacket(void *context);    //[JT]
/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800aa2c:	b590      	push	{r4, r7, lr}
 800aa2e:	b08b      	sub	sp, #44	@ 0x2c
 800aa30:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800aa32:	4b3b      	ldr	r3, [pc, #236]	@ (800ab20 <SubghzApp_Init+0xf4>)
 800aa34:	4a3b      	ldr	r2, [pc, #236]	@ (800ab24 <SubghzApp_Init+0xf8>)
 800aa36:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800aa38:	4b39      	ldr	r3, [pc, #228]	@ (800ab20 <SubghzApp_Init+0xf4>)
 800aa3a:	4a3b      	ldr	r2, [pc, #236]	@ (800ab28 <SubghzApp_Init+0xfc>)
 800aa3c:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800aa3e:	4b38      	ldr	r3, [pc, #224]	@ (800ab20 <SubghzApp_Init+0xf4>)
 800aa40:	4a3a      	ldr	r2, [pc, #232]	@ (800ab2c <SubghzApp_Init+0x100>)
 800aa42:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800aa44:	4b36      	ldr	r3, [pc, #216]	@ (800ab20 <SubghzApp_Init+0xf4>)
 800aa46:	4a3a      	ldr	r2, [pc, #232]	@ (800ab30 <SubghzApp_Init+0x104>)
 800aa48:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800aa4a:	4b35      	ldr	r3, [pc, #212]	@ (800ab20 <SubghzApp_Init+0xf4>)
 800aa4c:	4a39      	ldr	r2, [pc, #228]	@ (800ab34 <SubghzApp_Init+0x108>)
 800aa4e:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800aa50:	4b39      	ldr	r3, [pc, #228]	@ (800ab38 <SubghzApp_Init+0x10c>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4832      	ldr	r0, [pc, #200]	@ (800ab20 <SubghzApp_Init+0xf4>)
 800aa56:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */
  APP_LOG(TS_ON, VLEVEL_L, "******TRANSMITTER******\n\r");
 800aa58:	4b38      	ldr	r3, [pc, #224]	@ (800ab3c <SubghzApp_Init+0x110>)
 800aa5a:	2201      	movs	r2, #1
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	2001      	movs	r0, #1
 800aa60:	f001 f89e 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800aa64:	4b34      	ldr	r3, [pc, #208]	@ (800ab38 <SubghzApp_Init+0x10c>)
 800aa66:	69dc      	ldr	r4, [r3, #28]
 800aa68:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800aa6c:	9308      	str	r3, [sp, #32]
 800aa6e:	2300      	movs	r3, #0
 800aa70:	9307      	str	r3, [sp, #28]
 800aa72:	2300      	movs	r3, #0
 800aa74:	9306      	str	r3, [sp, #24]
 800aa76:	2300      	movs	r3, #0
 800aa78:	9305      	str	r3, [sp, #20]
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	9304      	str	r3, [sp, #16]
 800aa7e:	2300      	movs	r3, #0
 800aa80:	9303      	str	r3, [sp, #12]
 800aa82:	2308      	movs	r3, #8
 800aa84:	9302      	str	r3, [sp, #8]
 800aa86:	2301      	movs	r3, #1
 800aa88:	9301      	str	r3, [sp, #4]
 800aa8a:	2307      	movs	r3, #7
 800aa8c:	9300      	str	r3, [sp, #0]
 800aa8e:	2300      	movs	r3, #0
 800aa90:	2200      	movs	r2, #0
 800aa92:	2164      	movs	r1, #100	@ 0x64
 800aa94:	2001      	movs	r0, #1
 800aa96:	47a0      	blx	r4
                        LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                        LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                        true, 0, 0, LORA_IQ_INVERSION_ON, TX_TIMEOUT_VALUE);

  Radio.SetMaxPayloadLength(MODEM_LORA, BUFFER_SIZE);
 800aa98:	4b27      	ldr	r3, [pc, #156]	@ (800ab38 <SubghzApp_Init+0x10c>)
 800aa9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa9c:	210a      	movs	r1, #10
 800aa9e:	2001      	movs	r0, #1
 800aaa0:	4798      	blx	r3
  Radio.SetChannel(RF_FREQUENCY);
 800aaa2:	4b25      	ldr	r3, [pc, #148]	@ (800ab38 <SubghzApp_Init+0x10c>)
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	4826      	ldr	r0, [pc, #152]	@ (800ab40 <SubghzApp_Init+0x114>)
 800aaa8:	4798      	blx	r3

  Buffer[0] = 'S';
 800aaaa:	4b26      	ldr	r3, [pc, #152]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aaac:	2253      	movs	r2, #83	@ 0x53
 800aaae:	701a      	strb	r2, [r3, #0]
    Buffer[1] = 'T';
 800aab0:	4b24      	ldr	r3, [pc, #144]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aab2:	2254      	movs	r2, #84	@ 0x54
 800aab4:	705a      	strb	r2, [r3, #1]
    Buffer[2] = 'M';
 800aab6:	4b23      	ldr	r3, [pc, #140]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aab8:	224d      	movs	r2, #77	@ 0x4d
 800aaba:	709a      	strb	r2, [r3, #2]
    Buffer[3] = '3';
 800aabc:	4b21      	ldr	r3, [pc, #132]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aabe:	2233      	movs	r2, #51	@ 0x33
 800aac0:	70da      	strb	r2, [r3, #3]
    Buffer[4] = '2';
 800aac2:	4b20      	ldr	r3, [pc, #128]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aac4:	2232      	movs	r2, #50	@ 0x32
 800aac6:	711a      	strb	r2, [r3, #4]
    Buffer[5] = 'W';
 800aac8:	4b1e      	ldr	r3, [pc, #120]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aaca:	2257      	movs	r2, #87	@ 0x57
 800aacc:	715a      	strb	r2, [r3, #5]
    Buffer[6] = 'L';
 800aace:	4b1d      	ldr	r3, [pc, #116]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aad0:	224c      	movs	r2, #76	@ 0x4c
 800aad2:	719a      	strb	r2, [r3, #6]
    Buffer[7] = '_';
 800aad4:	4b1b      	ldr	r3, [pc, #108]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aad6:	225f      	movs	r2, #95	@ 0x5f
 800aad8:	71da      	strb	r2, [r3, #7]
    Buffer[8] = 'T';
 800aada:	4b1a      	ldr	r3, [pc, #104]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aadc:	2254      	movs	r2, #84	@ 0x54
 800aade:	721a      	strb	r2, [r3, #8]
    Buffer[9] = 'X';
 800aae0:	4b18      	ldr	r3, [pc, #96]	@ (800ab44 <SubghzApp_Init+0x118>)
 800aae2:	2258      	movs	r2, #88	@ 0x58
 800aae4:	725a      	strb	r2, [r3, #9]

    /* Add delay between TX and RX =
    time Busy_signal is ON in RX opening window */
    HAL_Delay(Radio.GetWakeupTime() + 50);
 800aae6:	4b14      	ldr	r3, [pc, #80]	@ (800ab38 <SubghzApp_Init+0x10c>)
 800aae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaea:	4798      	blx	r3
 800aaec:	4603      	mov	r3, r0
 800aaee:	3332      	adds	r3, #50	@ 0x32
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	f7f6 f901 	bl	8000cf8 <HAL_Delay>

    UTIL_TIMER_Create(&timerTransmit, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, TransmitPacket, NULL);
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	9300      	str	r3, [sp, #0]
 800aafa:	4b13      	ldr	r3, [pc, #76]	@ (800ab48 <SubghzApp_Init+0x11c>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	f04f 31ff 	mov.w	r1, #4294967295
 800ab02:	4812      	ldr	r0, [pc, #72]	@ (800ab4c <SubghzApp_Init+0x120>)
 800ab04:	f000 fdb0 	bl	800b668 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&timerTransmit, TRANSMIT_PERIOD_MS);
 800ab08:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800ab0c:	480f      	ldr	r0, [pc, #60]	@ (800ab4c <SubghzApp_Init+0x120>)
 800ab0e:	f000 febf 	bl	800b890 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&timerTransmit);  // start transmitting packets every 2s
 800ab12:	480e      	ldr	r0, [pc, #56]	@ (800ab4c <SubghzApp_Init+0x120>)
 800ab14:	f000 fdde 	bl	800b6d4 <UTIL_TIMER_Start>

  /* USER CODE END SubghzApp_Init_2 */
}
 800ab18:	bf00      	nop
 800ab1a:	3704      	adds	r7, #4
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd90      	pop	{r4, r7, pc}
 800ab20:	20000384 	.word	0x20000384
 800ab24:	0800ab7d 	.word	0x0800ab7d
 800ab28:	0800aba1 	.word	0x0800aba1
 800ab2c:	0800abc5 	.word	0x0800abc5
 800ab30:	0800abd1 	.word	0x0800abd1
 800ab34:	0800abdd 	.word	0x0800abdd
 800ab38:	0800c368 	.word	0x0800c368
 800ab3c:	0800c1b8 	.word	0x0800c1b8
 800ab40:	33be27a0 	.word	0x33be27a0
 800ab44:	200003a0 	.word	0x200003a0
 800ab48:	0800ab51 	.word	0x0800ab51
 800ab4c:	2000036c 	.word	0x2000036c

0800ab50 <TransmitPacket>:

/* USER CODE BEGIN EF */
static void TransmitPacket(void *context)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  Radio.Send(Buffer, BufferSize);
 800ab58:	4b05      	ldr	r3, [pc, #20]	@ (800ab70 <TransmitPacket+0x20>)
 800ab5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab5c:	4a05      	ldr	r2, [pc, #20]	@ (800ab74 <TransmitPacket+0x24>)
 800ab5e:	8812      	ldrh	r2, [r2, #0]
 800ab60:	b2d2      	uxtb	r2, r2
 800ab62:	4611      	mov	r1, r2
 800ab64:	4804      	ldr	r0, [pc, #16]	@ (800ab78 <TransmitPacket+0x28>)
 800ab66:	4798      	blx	r3
}
 800ab68:	bf00      	nop
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}
 800ab70:	0800c368 	.word	0x0800c368
 800ab74:	2000000a 	.word	0x2000000a
 800ab78:	200003a0 	.word	0x200003a0

0800ab7c <OnTxDone>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  //[JT]
  APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 800ab80:	4b05      	ldr	r3, [pc, #20]	@ (800ab98 <OnTxDone+0x1c>)
 800ab82:	2201      	movs	r2, #1
 800ab84:	2100      	movs	r1, #0
 800ab86:	2001      	movs	r0, #1
 800ab88:	f001 f80a 	bl	800bba0 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Start(&timerTransmit);  //Transmit packet in 2s
 800ab8c:	4803      	ldr	r0, [pc, #12]	@ (800ab9c <OnTxDone+0x20>)
 800ab8e:	f000 fda1 	bl	800b6d4 <UTIL_TIMER_Start>
  /* USER CODE END OnTxDone */
}
 800ab92:	bf00      	nop
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	bf00      	nop
 800ab98:	0800c1d4 	.word	0x0800c1d4
 800ab9c:	2000036c 	.word	0x2000036c

0800aba0 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	4608      	mov	r0, r1
 800abaa:	4611      	mov	r1, r2
 800abac:	461a      	mov	r2, r3
 800abae:	4603      	mov	r3, r0
 800abb0:	817b      	strh	r3, [r7, #10]
 800abb2:	460b      	mov	r3, r1
 800abb4:	813b      	strh	r3, [r7, #8]
 800abb6:	4613      	mov	r3, r2
 800abb8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 800abba:	bf00      	nop
 800abbc:	3714      	adds	r7, #20
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bc80      	pop	{r7}
 800abc2:	4770      	bx	lr

0800abc4 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800abc4:	b480      	push	{r7}
 800abc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  /* USER CODE END OnTxTimeout */
}
 800abc8:	bf00      	nop
 800abca:	46bd      	mov	sp, r7
 800abcc:	bc80      	pop	{r7}
 800abce:	4770      	bx	lr

0800abd0 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800abd0:	b480      	push	{r7}
 800abd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}
 800abd4:	bf00      	nop
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bc80      	pop	{r7}
 800abda:	4770      	bx	lr

0800abdc <OnRxError>:

static void OnRxError(void)
{
 800abdc:	b480      	push	{r7}
 800abde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  /* USER CODE END OnRxError */
}
 800abe0:	bf00      	nop
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bc80      	pop	{r7}
 800abe6:	4770      	bx	lr

0800abe8 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800abec:	f7f6 fdaa 	bl	8001744 <BSP_RADIO_Init>
 800abf0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800abf2:	4618      	mov	r0, r3
 800abf4:	bd80      	pop	{r7, pc}

0800abf6 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800abf6:	b580      	push	{r7, lr}
 800abf8:	b082      	sub	sp, #8
 800abfa:	af00      	add	r7, sp, #0
 800abfc:	4603      	mov	r3, r0
 800abfe:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800ac00:	79fb      	ldrb	r3, [r7, #7]
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7f6 fddc 	bl	80017c0 <BSP_RADIO_ConfigRFSwitch>
 800ac08:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3708      	adds	r7, #8
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}

0800ac12 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800ac12:	b580      	push	{r7, lr}
 800ac14:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800ac16:	f7f6 fe2f 	bl	8001878 <BSP_RADIO_GetTxConfig>
 800ac1a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800ac24:	f7f6 fe2f 	bl	8001886 <BSP_RADIO_IsTCXO>
 800ac28:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	bd80      	pop	{r7, pc}

0800ac2e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800ac32:	f7f6 fe2f 	bl	8001894 <BSP_RADIO_IsDCDC>
 800ac36:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	4603      	mov	r3, r0
 800ac44:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800ac46:	79fb      	ldrb	r3, [r7, #7]
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7f6 fe2a 	bl	80018a2 <BSP_RADIO_GetRFOMaxPowerConfig>
 800ac4e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3708      	adds	r7, #8
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800ac58:	b480      	push	{r7}
 800ac5a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800ac5c:	4b04      	ldr	r3, [pc, #16]	@ (800ac70 <UTIL_LPM_Init+0x18>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800ac62:	4b04      	ldr	r3, [pc, #16]	@ (800ac74 <UTIL_LPM_Init+0x1c>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800ac68:	bf00      	nop
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bc80      	pop	{r7}
 800ac6e:	4770      	bx	lr
 800ac70:	200003ac 	.word	0x200003ac
 800ac74:	200003b0 	.word	0x200003b0

0800ac78 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b087      	sub	sp, #28
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	460b      	mov	r3, r1
 800ac82:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac84:	f3ef 8310 	mrs	r3, PRIMASK
 800ac88:	613b      	str	r3, [r7, #16]
  return(result);
 800ac8a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800ac8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ac8e:	b672      	cpsid	i
}
 800ac90:	bf00      	nop
  
  switch( state )
 800ac92:	78fb      	ldrb	r3, [r7, #3]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d008      	beq.n	800acaa <UTIL_LPM_SetStopMode+0x32>
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	d10e      	bne.n	800acba <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800ac9c:	4b0d      	ldr	r3, [pc, #52]	@ (800acd4 <UTIL_LPM_SetStopMode+0x5c>)
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4313      	orrs	r3, r2
 800aca4:	4a0b      	ldr	r2, [pc, #44]	@ (800acd4 <UTIL_LPM_SetStopMode+0x5c>)
 800aca6:	6013      	str	r3, [r2, #0]
      break;
 800aca8:	e008      	b.n	800acbc <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	43da      	mvns	r2, r3
 800acae:	4b09      	ldr	r3, [pc, #36]	@ (800acd4 <UTIL_LPM_SetStopMode+0x5c>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4013      	ands	r3, r2
 800acb4:	4a07      	ldr	r2, [pc, #28]	@ (800acd4 <UTIL_LPM_SetStopMode+0x5c>)
 800acb6:	6013      	str	r3, [r2, #0]
      break;
 800acb8:	e000      	b.n	800acbc <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800acba:	bf00      	nop
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f383 8810 	msr	PRIMASK, r3
}
 800acc6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800acc8:	bf00      	nop
 800acca:	371c      	adds	r7, #28
 800accc:	46bd      	mov	sp, r7
 800acce:	bc80      	pop	{r7}
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop
 800acd4:	200003ac 	.word	0x200003ac

0800acd8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800acd8:	b480      	push	{r7}
 800acda:	b087      	sub	sp, #28
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	460b      	mov	r3, r1
 800ace2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ace4:	f3ef 8310 	mrs	r3, PRIMASK
 800ace8:	613b      	str	r3, [r7, #16]
  return(result);
 800acea:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800acec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800acee:	b672      	cpsid	i
}
 800acf0:	bf00      	nop
  
  switch(state)
 800acf2:	78fb      	ldrb	r3, [r7, #3]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d008      	beq.n	800ad0a <UTIL_LPM_SetOffMode+0x32>
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d10e      	bne.n	800ad1a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800acfc:	4b0d      	ldr	r3, [pc, #52]	@ (800ad34 <UTIL_LPM_SetOffMode+0x5c>)
 800acfe:	681a      	ldr	r2, [r3, #0]
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4313      	orrs	r3, r2
 800ad04:	4a0b      	ldr	r2, [pc, #44]	@ (800ad34 <UTIL_LPM_SetOffMode+0x5c>)
 800ad06:	6013      	str	r3, [r2, #0]
      break;
 800ad08:	e008      	b.n	800ad1c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	43da      	mvns	r2, r3
 800ad0e:	4b09      	ldr	r3, [pc, #36]	@ (800ad34 <UTIL_LPM_SetOffMode+0x5c>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	4013      	ands	r3, r2
 800ad14:	4a07      	ldr	r2, [pc, #28]	@ (800ad34 <UTIL_LPM_SetOffMode+0x5c>)
 800ad16:	6013      	str	r3, [r2, #0]
      break;
 800ad18:	e000      	b.n	800ad1c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800ad1a:	bf00      	nop
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f383 8810 	msr	PRIMASK, r3
}
 800ad26:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800ad28:	bf00      	nop
 800ad2a:	371c      	adds	r7, #28
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bc80      	pop	{r7}
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	200003b0 	.word	0x200003b0

0800ad38 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b084      	sub	sp, #16
 800ad3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad3e:	f3ef 8310 	mrs	r3, PRIMASK
 800ad42:	60bb      	str	r3, [r7, #8]
  return(result);
 800ad44:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800ad46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad48:	b672      	cpsid	i
}
 800ad4a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800ad4c:	4b12      	ldr	r3, [pc, #72]	@ (800ad98 <UTIL_LPM_EnterLowPower+0x60>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d006      	beq.n	800ad62 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800ad54:	4b11      	ldr	r3, [pc, #68]	@ (800ad9c <UTIL_LPM_EnterLowPower+0x64>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800ad5a:	4b10      	ldr	r3, [pc, #64]	@ (800ad9c <UTIL_LPM_EnterLowPower+0x64>)
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	4798      	blx	r3
 800ad60:	e010      	b.n	800ad84 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800ad62:	4b0f      	ldr	r3, [pc, #60]	@ (800ada0 <UTIL_LPM_EnterLowPower+0x68>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d006      	beq.n	800ad78 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800ad6a:	4b0c      	ldr	r3, [pc, #48]	@ (800ad9c <UTIL_LPM_EnterLowPower+0x64>)
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800ad70:	4b0a      	ldr	r3, [pc, #40]	@ (800ad9c <UTIL_LPM_EnterLowPower+0x64>)
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	4798      	blx	r3
 800ad76:	e005      	b.n	800ad84 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800ad78:	4b08      	ldr	r3, [pc, #32]	@ (800ad9c <UTIL_LPM_EnterLowPower+0x64>)
 800ad7a:	691b      	ldr	r3, [r3, #16]
 800ad7c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800ad7e:	4b07      	ldr	r3, [pc, #28]	@ (800ad9c <UTIL_LPM_EnterLowPower+0x64>)
 800ad80:	695b      	ldr	r3, [r3, #20]
 800ad82:	4798      	blx	r3
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f383 8810 	msr	PRIMASK, r3
}
 800ad8e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800ad90:	bf00      	nop
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}
 800ad98:	200003ac 	.word	0x200003ac
 800ad9c:	0800c238 	.word	0x0800c238
 800ada0:	200003b0 	.word	0x200003b0

0800ada4 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 800ada4:	b480      	push	{r7}
 800ada6:	b087      	sub	sp, #28
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	60f8      	str	r0, [r7, #12]
 800adac:	60b9      	str	r1, [r7, #8]
 800adae:	4613      	mov	r3, r2
 800adb0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	613b      	str	r3, [r7, #16]

  while( size-- )
 800adba:	e007      	b.n	800adcc <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	1c53      	adds	r3, r2, #1
 800adc0:	613b      	str	r3, [r7, #16]
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	1c59      	adds	r1, r3, #1
 800adc6:	6179      	str	r1, [r7, #20]
 800adc8:	7812      	ldrb	r2, [r2, #0]
 800adca:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800adcc:	88fb      	ldrh	r3, [r7, #6]
 800adce:	1e5a      	subs	r2, r3, #1
 800add0:	80fa      	strh	r2, [r7, #6]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d1f2      	bne.n	800adbc <UTIL_MEM_cpy_8+0x18>
    }
}
 800add6:	bf00      	nop
 800add8:	bf00      	nop
 800adda:	371c      	adds	r7, #28
 800addc:	46bd      	mov	sp, r7
 800adde:	bc80      	pop	{r7}
 800ade0:	4770      	bx	lr

0800ade2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800ade2:	b480      	push	{r7}
 800ade4:	b085      	sub	sp, #20
 800ade6:	af00      	add	r7, sp, #0
 800ade8:	6078      	str	r0, [r7, #4]
 800adea:	460b      	mov	r3, r1
 800adec:	70fb      	strb	r3, [r7, #3]
 800adee:	4613      	mov	r3, r2
 800adf0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800adf6:	e004      	b.n	800ae02 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	60fa      	str	r2, [r7, #12]
 800adfe:	78fa      	ldrb	r2, [r7, #3]
 800ae00:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800ae02:	883b      	ldrh	r3, [r7, #0]
 800ae04:	1e5a      	subs	r2, r3, #1
 800ae06:	803a      	strh	r2, [r7, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1f5      	bne.n	800adf8 <UTIL_MEM_set_8+0x16>
  }
}
 800ae0c:	bf00      	nop
 800ae0e:	bf00      	nop
 800ae10:	3714      	adds	r7, #20
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bc80      	pop	{r7}
 800ae16:	4770      	bx	lr

0800ae18 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800ae18:	b082      	sub	sp, #8
 800ae1a:	b480      	push	{r7}
 800ae1c:	b087      	sub	sp, #28
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	60f8      	str	r0, [r7, #12]
 800ae22:	1d38      	adds	r0, r7, #4
 800ae24:	e880 0006 	stmia.w	r0, {r1, r2}
 800ae28:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	613b      	str	r3, [r7, #16]
 800ae2e:	2300      	movs	r3, #0
 800ae30:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae36:	4413      	add	r3, r2
 800ae38:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800ae3a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800ae3e:	b29a      	uxth	r2, r3
 800ae40:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800ae44:	b29b      	uxth	r3, r3
 800ae46:	4413      	add	r3, r2
 800ae48:	b29b      	uxth	r3, r3
 800ae4a:	b21b      	sxth	r3, r3
 800ae4c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800ae4e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ae52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae56:	db0a      	blt.n	800ae6e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	3301      	adds	r3, #1
 800ae5c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800ae5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ae62:	b29b      	uxth	r3, r3
 800ae64:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800ae68:	b29b      	uxth	r3, r3
 800ae6a:	b21b      	sxth	r3, r3
 800ae6c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	461a      	mov	r2, r3
 800ae72:	f107 0310 	add.w	r3, r7, #16
 800ae76:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae7a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800ae7e:	68f8      	ldr	r0, [r7, #12]
 800ae80:	371c      	adds	r7, #28
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bc80      	pop	{r7}
 800ae86:	b002      	add	sp, #8
 800ae88:	4770      	bx	lr
	...

0800ae8c <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b08a      	sub	sp, #40	@ 0x28
 800ae90:	af02      	add	r7, sp, #8
 800ae92:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800ae94:	2300      	movs	r3, #0
 800ae96:	61bb      	str	r3, [r7, #24]
 800ae98:	2300      	movs	r3, #0
 800ae9a:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	613b      	str	r3, [r7, #16]
 800aea0:	2300      	movs	r3, #0
 800aea2:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800aea4:	4b14      	ldr	r3, [pc, #80]	@ (800aef8 <SysTimeGet+0x6c>)
 800aea6:	691b      	ldr	r3, [r3, #16]
 800aea8:	f107 0218 	add.w	r2, r7, #24
 800aeac:	3204      	adds	r2, #4
 800aeae:	4610      	mov	r0, r2
 800aeb0:	4798      	blx	r3
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800aeb6:	4b10      	ldr	r3, [pc, #64]	@ (800aef8 <SysTimeGet+0x6c>)
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	4798      	blx	r3
 800aebc:	4603      	mov	r3, r0
 800aebe:	b21b      	sxth	r3, r3
 800aec0:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800aec2:	4b0d      	ldr	r3, [pc, #52]	@ (800aef8 <SysTimeGet+0x6c>)
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	4798      	blx	r3
 800aec8:	4603      	mov	r3, r0
 800aeca:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800aecc:	f107 0010 	add.w	r0, r7, #16
 800aed0:	69fb      	ldr	r3, [r7, #28]
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	f107 0208 	add.w	r2, r7, #8
 800aeda:	ca06      	ldmia	r2, {r1, r2}
 800aedc:	f7ff ff9c 	bl	800ae18 <SysTimeAdd>

  return sysTime;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	461a      	mov	r2, r3
 800aee4:	f107 0310 	add.w	r3, r7, #16
 800aee8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800aeec:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	3720      	adds	r7, #32
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}
 800aef8:	0800c31c 	.word	0x0800c31c

0800aefc <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b085      	sub	sp, #20
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  int i = 0;
 800af04:	2300      	movs	r3, #0
 800af06:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800af08:	e00e      	b.n	800af28 <ee_skip_atoi+0x2c>
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	4613      	mov	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4413      	add	r3, r2
 800af12:	005b      	lsls	r3, r3, #1
 800af14:	4618      	mov	r0, r3
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	1c59      	adds	r1, r3, #1
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	6011      	str	r1, [r2, #0]
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	4403      	add	r3, r0
 800af24:	3b30      	subs	r3, #48	@ 0x30
 800af26:	60fb      	str	r3, [r7, #12]
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	2b2f      	cmp	r3, #47	@ 0x2f
 800af30:	d904      	bls.n	800af3c <ee_skip_atoi+0x40>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	781b      	ldrb	r3, [r3, #0]
 800af38:	2b39      	cmp	r3, #57	@ 0x39
 800af3a:	d9e6      	bls.n	800af0a <ee_skip_atoi+0xe>
  return i;
 800af3c:	68fb      	ldr	r3, [r7, #12]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3714      	adds	r7, #20
 800af42:	46bd      	mov	sp, r7
 800af44:	bc80      	pop	{r7}
 800af46:	4770      	bx	lr

0800af48 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800af48:	b480      	push	{r7}
 800af4a:	b099      	sub	sp, #100	@ 0x64
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	60f8      	str	r0, [r7, #12]
 800af50:	60b9      	str	r1, [r7, #8]
 800af52:	607a      	str	r2, [r7, #4]
 800af54:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800af56:	4b71      	ldr	r3, [pc, #452]	@ (800b11c <ee_number+0x1d4>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800af5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af62:	2b00      	cmp	r3, #0
 800af64:	d002      	beq.n	800af6c <ee_number+0x24>
 800af66:	4b6e      	ldr	r3, [pc, #440]	@ (800b120 <ee_number+0x1d8>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	2b01      	cmp	r3, #1
 800af70:	dd02      	ble.n	800af78 <ee_number+0x30>
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	2b24      	cmp	r3, #36	@ 0x24
 800af76:	dd01      	ble.n	800af7c <ee_number+0x34>
 800af78:	2300      	movs	r3, #0
 800af7a:	e0ca      	b.n	800b112 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800af7c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af7e:	f003 0301 	and.w	r3, r3, #1
 800af82:	2b00      	cmp	r3, #0
 800af84:	d001      	beq.n	800af8a <ee_number+0x42>
 800af86:	2330      	movs	r3, #48	@ 0x30
 800af88:	e000      	b.n	800af8c <ee_number+0x44>
 800af8a:	2320      	movs	r3, #32
 800af8c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 800af90:	2300      	movs	r3, #0
 800af92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 800af96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af98:	f003 0302 	and.w	r3, r3, #2
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d00b      	beq.n	800afb8 <ee_number+0x70>
  {
    if (num < 0)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	da08      	bge.n	800afb8 <ee_number+0x70>
    {
      sign = '-';
 800afa6:	232d      	movs	r3, #45	@ 0x2d
 800afa8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	425b      	negs	r3, r3
 800afb0:	607b      	str	r3, [r7, #4]
      size--;
 800afb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800afb4:	3b01      	subs	r3, #1
 800afb6:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800afb8:	2300      	movs	r3, #0
 800afba:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d11e      	bne.n	800b000 <ee_number+0xb8>
    tmp[i++] = '0';
 800afc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afc4:	1c5a      	adds	r2, r3, #1
 800afc6:	657a      	str	r2, [r7, #84]	@ 0x54
 800afc8:	3360      	adds	r3, #96	@ 0x60
 800afca:	443b      	add	r3, r7
 800afcc:	2230      	movs	r2, #48	@ 0x30
 800afce:	f803 2c50 	strb.w	r2, [r3, #-80]
 800afd2:	e018      	b.n	800b006 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	683a      	ldr	r2, [r7, #0]
 800afd8:	fbb3 f1f2 	udiv	r1, r3, r2
 800afdc:	fb01 f202 	mul.w	r2, r1, r2
 800afe0:	1a9b      	subs	r3, r3, r2
 800afe2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afe4:	441a      	add	r2, r3
 800afe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afe8:	1c59      	adds	r1, r3, #1
 800afea:	6579      	str	r1, [r7, #84]	@ 0x54
 800afec:	7812      	ldrb	r2, [r2, #0]
 800afee:	3360      	adds	r3, #96	@ 0x60
 800aff0:	443b      	add	r3, r7
 800aff2:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	fbb2 f3f3 	udiv	r3, r2, r3
 800affe:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1e6      	bne.n	800afd4 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800b006:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b008:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b00a:	429a      	cmp	r2, r3
 800b00c:	dd01      	ble.n	800b012 <ee_number+0xca>
 800b00e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b010:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 800b012:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b014:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b016:	1ad3      	subs	r3, r2, r3
 800b018:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b01a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b01c:	f003 0301 	and.w	r3, r3, #1
 800b020:	2b00      	cmp	r3, #0
 800b022:	d112      	bne.n	800b04a <ee_number+0x102>
 800b024:	e00c      	b.n	800b040 <ee_number+0xf8>
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	1c5a      	adds	r2, r3, #1
 800b02a:	60fa      	str	r2, [r7, #12]
 800b02c:	2220      	movs	r2, #32
 800b02e:	701a      	strb	r2, [r3, #0]
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	3b01      	subs	r3, #1
 800b034:	60bb      	str	r3, [r7, #8]
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d101      	bne.n	800b040 <ee_number+0xf8>
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	e068      	b.n	800b112 <ee_number+0x1ca>
 800b040:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b042:	1e5a      	subs	r2, r3, #1
 800b044:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b046:	2b00      	cmp	r3, #0
 800b048:	dced      	bgt.n	800b026 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800b04a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d01b      	beq.n	800b08a <ee_number+0x142>
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	1c5a      	adds	r2, r3, #1
 800b056:	60fa      	str	r2, [r7, #12]
 800b058:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800b05c:	701a      	strb	r2, [r3, #0]
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	3b01      	subs	r3, #1
 800b062:	60bb      	str	r3, [r7, #8]
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d10f      	bne.n	800b08a <ee_number+0x142>
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	e051      	b.n	800b112 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	1c5a      	adds	r2, r3, #1
 800b072:	60fa      	str	r2, [r7, #12]
 800b074:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800b078:	701a      	strb	r2, [r3, #0]
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	3b01      	subs	r3, #1
 800b07e:	60bb      	str	r3, [r7, #8]
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d101      	bne.n	800b08a <ee_number+0x142>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	e043      	b.n	800b112 <ee_number+0x1ca>
 800b08a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b08c:	1e5a      	subs	r2, r3, #1
 800b08e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b090:	2b00      	cmp	r3, #0
 800b092:	dcec      	bgt.n	800b06e <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800b094:	e00c      	b.n	800b0b0 <ee_number+0x168>
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	1c5a      	adds	r2, r3, #1
 800b09a:	60fa      	str	r2, [r7, #12]
 800b09c:	2230      	movs	r2, #48	@ 0x30
 800b09e:	701a      	strb	r2, [r3, #0]
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	60bb      	str	r3, [r7, #8]
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d101      	bne.n	800b0b0 <ee_number+0x168>
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	e030      	b.n	800b112 <ee_number+0x1ca>
 800b0b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b0b2:	1e5a      	subs	r2, r3, #1
 800b0b4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b0b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	dbec      	blt.n	800b096 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800b0bc:	e010      	b.n	800b0e0 <ee_number+0x198>
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	1c5a      	adds	r2, r3, #1
 800b0c2:	60fa      	str	r2, [r7, #12]
 800b0c4:	f107 0110 	add.w	r1, r7, #16
 800b0c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0ca:	440a      	add	r2, r1
 800b0cc:	7812      	ldrb	r2, [r2, #0]
 800b0ce:	701a      	strb	r2, [r3, #0]
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	3b01      	subs	r3, #1
 800b0d4:	60bb      	str	r3, [r7, #8]
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d101      	bne.n	800b0e0 <ee_number+0x198>
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	e018      	b.n	800b112 <ee_number+0x1ca>
 800b0e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0e2:	1e5a      	subs	r2, r3, #1
 800b0e4:	657a      	str	r2, [r7, #84]	@ 0x54
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	dce9      	bgt.n	800b0be <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800b0ea:	e00c      	b.n	800b106 <ee_number+0x1be>
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	1c5a      	adds	r2, r3, #1
 800b0f0:	60fa      	str	r2, [r7, #12]
 800b0f2:	2220      	movs	r2, #32
 800b0f4:	701a      	strb	r2, [r3, #0]
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	60bb      	str	r3, [r7, #8]
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d101      	bne.n	800b106 <ee_number+0x1be>
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	e005      	b.n	800b112 <ee_number+0x1ca>
 800b106:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b108:	1e5a      	subs	r2, r3, #1
 800b10a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	dced      	bgt.n	800b0ec <ee_number+0x1a4>

  return str;
 800b110:	68fb      	ldr	r3, [r7, #12]
}
 800b112:	4618      	mov	r0, r3
 800b114:	3764      	adds	r7, #100	@ 0x64
 800b116:	46bd      	mov	sp, r7
 800b118:	bc80      	pop	{r7}
 800b11a:	4770      	bx	lr
 800b11c:	2000000c 	.word	0x2000000c
 800b120:	20000010 	.word	0x20000010

0800b124 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b092      	sub	sp, #72	@ 0x48
 800b128:	af04      	add	r7, sp, #16
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
 800b130:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	2b00      	cmp	r3, #0
 800b136:	dc01      	bgt.n	800b13c <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800b138:	2300      	movs	r3, #0
 800b13a:	e13e      	b.n	800b3ba <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b140:	e128      	b.n	800b394 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 800b142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	1ad2      	subs	r2, r2, r3
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	3b01      	subs	r3, #1
 800b14c:	429a      	cmp	r2, r3
 800b14e:	f280 812e 	bge.w	800b3ae <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	781b      	ldrb	r3, [r3, #0]
 800b156:	2b25      	cmp	r3, #37	@ 0x25
 800b158:	d006      	beq.n	800b168 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15e:	1c59      	adds	r1, r3, #1
 800b160:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b162:	7812      	ldrb	r2, [r2, #0]
 800b164:	701a      	strb	r2, [r3, #0]
      continue;
 800b166:	e112      	b.n	800b38e <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 800b168:	2300      	movs	r3, #0
 800b16a:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	3301      	adds	r3, #1
 800b170:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	2b30      	cmp	r3, #48	@ 0x30
 800b178:	d103      	bne.n	800b182 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800b17a:	6a3b      	ldr	r3, [r7, #32]
 800b17c:	f043 0301 	orr.w	r3, r3, #1
 800b180:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800b182:	f04f 33ff 	mov.w	r3, #4294967295
 800b186:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	781b      	ldrb	r3, [r3, #0]
 800b18c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b18e:	d908      	bls.n	800b1a2 <tiny_vsnprintf_like+0x7e>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	2b39      	cmp	r3, #57	@ 0x39
 800b196:	d804      	bhi.n	800b1a2 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800b198:	1d3b      	adds	r3, r7, #4
 800b19a:	4618      	mov	r0, r3
 800b19c:	f7ff feae 	bl	800aefc <ee_skip_atoi>
 800b1a0:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800b1a2:	f04f 33ff 	mov.w	r3, #4294967295
 800b1a6:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800b1a8:	f04f 33ff 	mov.w	r3, #4294967295
 800b1ac:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800b1ae:	230a      	movs	r3, #10
 800b1b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	3b58      	subs	r3, #88	@ 0x58
 800b1b8:	2b20      	cmp	r3, #32
 800b1ba:	f200 8094 	bhi.w	800b2e6 <tiny_vsnprintf_like+0x1c2>
 800b1be:	a201      	add	r2, pc, #4	@ (adr r2, 800b1c4 <tiny_vsnprintf_like+0xa0>)
 800b1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1c4:	0800b2cf 	.word	0x0800b2cf
 800b1c8:	0800b2e7 	.word	0x0800b2e7
 800b1cc:	0800b2e7 	.word	0x0800b2e7
 800b1d0:	0800b2e7 	.word	0x0800b2e7
 800b1d4:	0800b2e7 	.word	0x0800b2e7
 800b1d8:	0800b2e7 	.word	0x0800b2e7
 800b1dc:	0800b2e7 	.word	0x0800b2e7
 800b1e0:	0800b2e7 	.word	0x0800b2e7
 800b1e4:	0800b2e7 	.word	0x0800b2e7
 800b1e8:	0800b2e7 	.word	0x0800b2e7
 800b1ec:	0800b2e7 	.word	0x0800b2e7
 800b1f0:	0800b253 	.word	0x0800b253
 800b1f4:	0800b2dd 	.word	0x0800b2dd
 800b1f8:	0800b2e7 	.word	0x0800b2e7
 800b1fc:	0800b2e7 	.word	0x0800b2e7
 800b200:	0800b2e7 	.word	0x0800b2e7
 800b204:	0800b2e7 	.word	0x0800b2e7
 800b208:	0800b2dd 	.word	0x0800b2dd
 800b20c:	0800b2e7 	.word	0x0800b2e7
 800b210:	0800b2e7 	.word	0x0800b2e7
 800b214:	0800b2e7 	.word	0x0800b2e7
 800b218:	0800b2e7 	.word	0x0800b2e7
 800b21c:	0800b2e7 	.word	0x0800b2e7
 800b220:	0800b2e7 	.word	0x0800b2e7
 800b224:	0800b2e7 	.word	0x0800b2e7
 800b228:	0800b2e7 	.word	0x0800b2e7
 800b22c:	0800b2e7 	.word	0x0800b2e7
 800b230:	0800b273 	.word	0x0800b273
 800b234:	0800b2e7 	.word	0x0800b2e7
 800b238:	0800b333 	.word	0x0800b333
 800b23c:	0800b2e7 	.word	0x0800b2e7
 800b240:	0800b2e7 	.word	0x0800b2e7
 800b244:	0800b2d7 	.word	0x0800b2d7
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800b248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b24a:	1c5a      	adds	r2, r3, #1
 800b24c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b24e:	2220      	movs	r2, #32
 800b250:	701a      	strb	r2, [r3, #0]
 800b252:	69fb      	ldr	r3, [r7, #28]
 800b254:	3b01      	subs	r3, #1
 800b256:	61fb      	str	r3, [r7, #28]
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	dcf4      	bgt.n	800b248 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	1d1a      	adds	r2, r3, #4
 800b262:	603a      	str	r2, [r7, #0]
 800b264:	6819      	ldr	r1, [r3, #0]
 800b266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b268:	1c5a      	adds	r2, r3, #1
 800b26a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b26c:	b2ca      	uxtb	r2, r1
 800b26e:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800b270:	e08d      	b.n	800b38e <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	1d1a      	adds	r2, r3, #4
 800b276:	603a      	str	r2, [r7, #0]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 800b27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d101      	bne.n	800b286 <tiny_vsnprintf_like+0x162>
 800b282:	4b50      	ldr	r3, [pc, #320]	@ (800b3c4 <tiny_vsnprintf_like+0x2a0>)
 800b284:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800b286:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b288:	f7f4 ff76 	bl	8000178 <strlen>
 800b28c:	4603      	mov	r3, r0
 800b28e:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800b290:	e004      	b.n	800b29c <tiny_vsnprintf_like+0x178>
 800b292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b294:	1c5a      	adds	r2, r3, #1
 800b296:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b298:	2220      	movs	r2, #32
 800b29a:	701a      	strb	r2, [r3, #0]
 800b29c:	69fb      	ldr	r3, [r7, #28]
 800b29e:	1e5a      	subs	r2, r3, #1
 800b2a0:	61fa      	str	r2, [r7, #28]
 800b2a2:	693a      	ldr	r2, [r7, #16]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	dbf4      	blt.n	800b292 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b2ac:	e00a      	b.n	800b2c4 <tiny_vsnprintf_like+0x1a0>
 800b2ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2b0:	1c53      	adds	r3, r2, #1
 800b2b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b6:	1c59      	adds	r1, r3, #1
 800b2b8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b2ba:	7812      	ldrb	r2, [r2, #0]
 800b2bc:	701a      	strb	r2, [r3, #0]
 800b2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b2c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	dbf0      	blt.n	800b2ae <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800b2cc:	e05f      	b.n	800b38e <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800b2ce:	6a3b      	ldr	r3, [r7, #32]
 800b2d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2d4:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800b2d6:	2310      	movs	r3, #16
 800b2d8:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 800b2da:	e02b      	b.n	800b334 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 800b2dc:	6a3b      	ldr	r3, [r7, #32]
 800b2de:	f043 0302 	orr.w	r3, r3, #2
 800b2e2:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800b2e4:	e025      	b.n	800b332 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	781b      	ldrb	r3, [r3, #0]
 800b2ea:	2b25      	cmp	r3, #37	@ 0x25
 800b2ec:	d004      	beq.n	800b2f8 <tiny_vsnprintf_like+0x1d4>
 800b2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f0:	1c5a      	adds	r2, r3, #1
 800b2f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b2f4:	2225      	movs	r2, #37	@ 0x25
 800b2f6:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800b2f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	1ad2      	subs	r2, r2, r3
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	3b01      	subs	r3, #1
 800b302:	429a      	cmp	r2, r3
 800b304:	da16      	bge.n	800b334 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	781b      	ldrb	r3, [r3, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d006      	beq.n	800b31c <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b312:	1c59      	adds	r1, r3, #1
 800b314:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b316:	7812      	ldrb	r2, [r2, #0]
 800b318:	701a      	strb	r2, [r3, #0]
 800b31a:	e002      	b.n	800b322 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	3b01      	subs	r3, #1
 800b320:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800b322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	1ad2      	subs	r2, r2, r3
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	3b01      	subs	r3, #1
 800b32c:	429a      	cmp	r2, r3
 800b32e:	db2d      	blt.n	800b38c <tiny_vsnprintf_like+0x268>
 800b330:	e000      	b.n	800b334 <tiny_vsnprintf_like+0x210>
        break;
 800b332:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	2b6c      	cmp	r3, #108	@ 0x6c
 800b338:	d105      	bne.n	800b346 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	1d1a      	adds	r2, r3, #4
 800b33e:	603a      	str	r2, [r7, #0]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	637b      	str	r3, [r7, #52]	@ 0x34
 800b344:	e00f      	b.n	800b366 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 800b346:	6a3b      	ldr	r3, [r7, #32]
 800b348:	f003 0302 	and.w	r3, r3, #2
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d005      	beq.n	800b35c <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	1d1a      	adds	r2, r3, #4
 800b354:	603a      	str	r2, [r7, #0]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	637b      	str	r3, [r7, #52]	@ 0x34
 800b35a:	e004      	b.n	800b366 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	1d1a      	adds	r2, r3, #4
 800b360:	603a      	str	r2, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	1e5a      	subs	r2, r3, #1
 800b36a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	1acb      	subs	r3, r1, r3
 800b370:	1ad1      	subs	r1, r2, r3
 800b372:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b374:	6a3b      	ldr	r3, [r7, #32]
 800b376:	9302      	str	r3, [sp, #8]
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	69fb      	ldr	r3, [r7, #28]
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b382:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b384:	f7ff fde0 	bl	800af48 <ee_number>
 800b388:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800b38a:	e000      	b.n	800b38e <tiny_vsnprintf_like+0x26a>
        continue;
 800b38c:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	3301      	adds	r3, #1
 800b392:	607b      	str	r3, [r7, #4]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	f47f aed2 	bne.w	800b142 <tiny_vsnprintf_like+0x1e>
 800b39e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	1ad2      	subs	r2, r2, r3
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	3b01      	subs	r3, #1
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	f6bf aeca 	bge.w	800b142 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 800b3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800b3b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	1ad3      	subs	r3, r2, r3
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3738      	adds	r7, #56	@ 0x38
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	0800c230 	.word	0x0800c230

0800b3c8 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b090      	sub	sp, #64	@ 0x40
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800b3d0:	4b73      	ldr	r3, [pc, #460]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800b3d6:	4b72      	ldr	r3, [pc, #456]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	4013      	ands	r3, r2
 800b3de:	4a70      	ldr	r2, [pc, #448]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b3e0:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800b3e2:	4b70      	ldr	r3, [pc, #448]	@ (800b5a4 <UTIL_SEQ_Run+0x1dc>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800b3e8:	4b6f      	ldr	r3, [pc, #444]	@ (800b5a8 <UTIL_SEQ_Run+0x1e0>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800b3ee:	4b6f      	ldr	r3, [pc, #444]	@ (800b5ac <UTIL_SEQ_Run+0x1e4>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800b3f4:	4b6e      	ldr	r3, [pc, #440]	@ (800b5b0 <UTIL_SEQ_Run+0x1e8>)
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b3fa:	e08d      	b.n	800b518 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b400:	e002      	b.n	800b408 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800b402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b404:	3301      	adds	r3, #1
 800b406:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b408:	4a6a      	ldr	r2, [pc, #424]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b40a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b40c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b412:	401a      	ands	r2, r3
 800b414:	4b62      	ldr	r3, [pc, #392]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4013      	ands	r3, r2
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d0f1      	beq.n	800b402 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800b41e:	4a65      	ldr	r2, [pc, #404]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b422:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b428:	401a      	ands	r2, r3
 800b42a:	4b5d      	ldr	r3, [pc, #372]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4013      	ands	r3, r2
 800b430:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800b432:	4a60      	ldr	r2, [pc, #384]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b436:	00db      	lsls	r3, r3, #3
 800b438:	4413      	add	r3, r2
 800b43a:	685a      	ldr	r2, [r3, #4]
 800b43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43e:	4013      	ands	r3, r2
 800b440:	2b00      	cmp	r3, #0
 800b442:	d106      	bne.n	800b452 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800b444:	4a5b      	ldr	r2, [pc, #364]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b448:	00db      	lsls	r3, r3, #3
 800b44a:	4413      	add	r3, r2
 800b44c:	f04f 32ff 	mov.w	r2, #4294967295
 800b450:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800b452:	4a58      	ldr	r2, [pc, #352]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b456:	00db      	lsls	r3, r3, #3
 800b458:	4413      	add	r3, r2
 800b45a:	685a      	ldr	r2, [r3, #4]
 800b45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45e:	4013      	ands	r3, r2
 800b460:	4618      	mov	r0, r3
 800b462:	f000 f8b9 	bl	800b5d8 <SEQ_BitPosition>
 800b466:	4603      	mov	r3, r0
 800b468:	461a      	mov	r2, r3
 800b46a:	4b53      	ldr	r3, [pc, #332]	@ (800b5b8 <UTIL_SEQ_Run+0x1f0>)
 800b46c:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800b46e:	4a51      	ldr	r2, [pc, #324]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b472:	00db      	lsls	r3, r3, #3
 800b474:	4413      	add	r3, r2
 800b476:	685a      	ldr	r2, [r3, #4]
 800b478:	4b4f      	ldr	r3, [pc, #316]	@ (800b5b8 <UTIL_SEQ_Run+0x1f0>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	2101      	movs	r1, #1
 800b47e:	fa01 f303 	lsl.w	r3, r1, r3
 800b482:	43db      	mvns	r3, r3
 800b484:	401a      	ands	r2, r3
 800b486:	494b      	ldr	r1, [pc, #300]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b48a:	00db      	lsls	r3, r3, #3
 800b48c:	440b      	add	r3, r1
 800b48e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b490:	f3ef 8310 	mrs	r3, PRIMASK
 800b494:	61bb      	str	r3, [r7, #24]
  return(result);
 800b496:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b498:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800b49a:	b672      	cpsid	i
}
 800b49c:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800b49e:	4b46      	ldr	r3, [pc, #280]	@ (800b5b8 <UTIL_SEQ_Run+0x1f0>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4a8:	43da      	mvns	r2, r3
 800b4aa:	4b3e      	ldr	r3, [pc, #248]	@ (800b5a4 <UTIL_SEQ_Run+0x1dc>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	4013      	ands	r3, r2
 800b4b0:	4a3c      	ldr	r2, [pc, #240]	@ (800b5a4 <UTIL_SEQ_Run+0x1dc>)
 800b4b2:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b4b8:	e013      	b.n	800b4e2 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800b4ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4bc:	3b01      	subs	r3, #1
 800b4be:	4a3d      	ldr	r2, [pc, #244]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b4c0:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800b4c4:	4b3c      	ldr	r3, [pc, #240]	@ (800b5b8 <UTIL_SEQ_Run+0x1f0>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ce:	43da      	mvns	r2, r3
 800b4d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4d2:	3b01      	subs	r3, #1
 800b4d4:	400a      	ands	r2, r1
 800b4d6:	4937      	ldr	r1, [pc, #220]	@ (800b5b4 <UTIL_SEQ_Run+0x1ec>)
 800b4d8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b4dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4de:	3b01      	subs	r3, #1
 800b4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b4e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d1e8      	bne.n	800b4ba <UTIL_SEQ_Run+0xf2>
 800b4e8:	6a3b      	ldr	r3, [r7, #32]
 800b4ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	f383 8810 	msr	PRIMASK, r3
}
 800b4f2:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800b4f4:	4b30      	ldr	r3, [pc, #192]	@ (800b5b8 <UTIL_SEQ_Run+0x1f0>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	4a30      	ldr	r2, [pc, #192]	@ (800b5bc <UTIL_SEQ_Run+0x1f4>)
 800b4fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4fe:	4798      	blx	r3

    local_taskset = TaskSet;
 800b500:	4b28      	ldr	r3, [pc, #160]	@ (800b5a4 <UTIL_SEQ_Run+0x1dc>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800b506:	4b28      	ldr	r3, [pc, #160]	@ (800b5a8 <UTIL_SEQ_Run+0x1e0>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800b50c:	4b27      	ldr	r3, [pc, #156]	@ (800b5ac <UTIL_SEQ_Run+0x1e4>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800b512:	4b27      	ldr	r3, [pc, #156]	@ (800b5b0 <UTIL_SEQ_Run+0x1e8>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b518:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51c:	401a      	ands	r2, r3
 800b51e:	4b20      	ldr	r3, [pc, #128]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	4013      	ands	r3, r2
 800b524:	2b00      	cmp	r3, #0
 800b526:	d005      	beq.n	800b534 <UTIL_SEQ_Run+0x16c>
 800b528:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b52a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b52c:	4013      	ands	r3, r2
 800b52e:	2b00      	cmp	r3, #0
 800b530:	f43f af64 	beq.w	800b3fc <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800b534:	4b20      	ldr	r3, [pc, #128]	@ (800b5b8 <UTIL_SEQ_Run+0x1f0>)
 800b536:	f04f 32ff 	mov.w	r2, #4294967295
 800b53a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800b53c:	f000 f840 	bl	800b5c0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b540:	f3ef 8310 	mrs	r3, PRIMASK
 800b544:	613b      	str	r3, [r7, #16]
  return(result);
 800b546:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800b548:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b54a:	b672      	cpsid	i
}
 800b54c:	bf00      	nop
  local_taskset = TaskSet;
 800b54e:	4b15      	ldr	r3, [pc, #84]	@ (800b5a4 <UTIL_SEQ_Run+0x1dc>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800b554:	4b14      	ldr	r3, [pc, #80]	@ (800b5a8 <UTIL_SEQ_Run+0x1e0>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800b55a:	4b14      	ldr	r3, [pc, #80]	@ (800b5ac <UTIL_SEQ_Run+0x1e4>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800b560:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b564:	401a      	ands	r2, r3
 800b566:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4013      	ands	r3, r2
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d107      	bne.n	800b580 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800b570:	4b0f      	ldr	r3, [pc, #60]	@ (800b5b0 <UTIL_SEQ_Run+0x1e8>)
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b576:	4013      	ands	r3, r2
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d101      	bne.n	800b580 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800b57c:	f7f5 fb52 	bl	8000c24 <UTIL_SEQ_Idle>
 800b580:	69fb      	ldr	r3, [r7, #28]
 800b582:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	f383 8810 	msr	PRIMASK, r3
}
 800b58a:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800b58c:	f000 f81e 	bl	800b5cc <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800b590:	4a03      	ldr	r2, [pc, #12]	@ (800b5a0 <UTIL_SEQ_Run+0x1d8>)
 800b592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b594:	6013      	str	r3, [r2, #0]

  return;
 800b596:	bf00      	nop
}
 800b598:	3740      	adds	r7, #64	@ 0x40
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	20000018 	.word	0x20000018
 800b5a4:	200003b4 	.word	0x200003b4
 800b5a8:	200003b8 	.word	0x200003b8
 800b5ac:	20000014 	.word	0x20000014
 800b5b0:	200003bc 	.word	0x200003bc
 800b5b4:	200003c8 	.word	0x200003c8
 800b5b8:	200003c0 	.word	0x200003c0
 800b5bc:	200003c4 	.word	0x200003c4

0800b5c0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800b5c4:	bf00      	nop
}
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bc80      	pop	{r7}
 800b5ca:	4770      	bx	lr

0800b5cc <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800b5d0:	bf00      	nop
}
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bc80      	pop	{r7}
 800b5d6:	4770      	bx	lr

0800b5d8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5ee:	d204      	bcs.n	800b5fa <SEQ_BitPosition+0x22>
 800b5f0:	2310      	movs	r3, #16
 800b5f2:	73fb      	strb	r3, [r7, #15]
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	041b      	lsls	r3, r3, #16
 800b5f8:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b600:	d205      	bcs.n	800b60e <SEQ_BitPosition+0x36>
 800b602:	7bfb      	ldrb	r3, [r7, #15]
 800b604:	3308      	adds	r3, #8
 800b606:	73fb      	strb	r3, [r7, #15]
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	021b      	lsls	r3, r3, #8
 800b60c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b614:	d205      	bcs.n	800b622 <SEQ_BitPosition+0x4a>
 800b616:	7bfb      	ldrb	r3, [r7, #15]
 800b618:	3304      	adds	r3, #4
 800b61a:	73fb      	strb	r3, [r7, #15]
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	011b      	lsls	r3, r3, #4
 800b620:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	0f1b      	lsrs	r3, r3, #28
 800b626:	4a07      	ldr	r2, [pc, #28]	@ (800b644 <SEQ_BitPosition+0x6c>)
 800b628:	5cd2      	ldrb	r2, [r2, r3]
 800b62a:	7bfb      	ldrb	r3, [r7, #15]
 800b62c:	4413      	add	r3, r2
 800b62e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800b630:	7bfb      	ldrb	r3, [r7, #15]
 800b632:	f1c3 031f 	rsb	r3, r3, #31
 800b636:	b2db      	uxtb	r3, r3
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3714      	adds	r7, #20
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bc80      	pop	{r7}
 800b640:	4770      	bx	lr
 800b642:	bf00      	nop
 800b644:	0800c4a0 	.word	0x0800c4a0

0800b648 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800b64c:	4b04      	ldr	r3, [pc, #16]	@ (800b660 <UTIL_TIMER_Init+0x18>)
 800b64e:	2200      	movs	r2, #0
 800b650:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800b652:	4b04      	ldr	r3, [pc, #16]	@ (800b664 <UTIL_TIMER_Init+0x1c>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4798      	blx	r3
 800b658:	4603      	mov	r3, r0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	bd80      	pop	{r7, pc}
 800b65e:	bf00      	nop
 800b660:	200003d0 	.word	0x200003d0
 800b664:	0800c2f0 	.word	0x0800c2f0

0800b668 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b084      	sub	sp, #16
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	603b      	str	r3, [r7, #0]
 800b674:	4613      	mov	r3, r2
 800b676:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d023      	beq.n	800b6c6 <UTIL_TIMER_Create+0x5e>
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d020      	beq.n	800b6c6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2200      	movs	r2, #0
 800b688:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b68a:	4b11      	ldr	r3, [pc, #68]	@ (800b6d0 <UTIL_TIMER_Create+0x68>)
 800b68c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b68e:	68b8      	ldr	r0, [r7, #8]
 800b690:	4798      	blx	r3
 800b692:	4602      	mov	r2, r0
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2200      	movs	r2, #0
 800b69c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	683a      	ldr	r2, [r7, #0]
 800b6ae:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	69ba      	ldr	r2, [r7, #24]
 800b6b4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	79fa      	ldrb	r2, [r7, #7]
 800b6ba:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	e000      	b.n	800b6c8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800b6c6:	2301      	movs	r3, #1
  }
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3710      	adds	r7, #16
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	0800c2f0 	.word	0x0800c2f0

0800b6d4 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b08a      	sub	sp, #40	@ 0x28
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d056      	beq.n	800b796 <UTIL_TIMER_Start+0xc2>
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f000 f9a9 	bl	800ba40 <TimerExists>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	f083 0301 	eor.w	r3, r3, #1
 800b6f4:	b2db      	uxtb	r3, r3
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d04d      	beq.n	800b796 <UTIL_TIMER_Start+0xc2>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	7a5b      	ldrb	r3, [r3, #9]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d149      	bne.n	800b796 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b702:	f3ef 8310 	mrs	r3, PRIMASK
 800b706:	613b      	str	r3, [r7, #16]
  return(result);
 800b708:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b70a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b70c:	b672      	cpsid	i
}
 800b70e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800b716:	4b24      	ldr	r3, [pc, #144]	@ (800b7a8 <UTIL_TIMER_Start+0xd4>)
 800b718:	6a1b      	ldr	r3, [r3, #32]
 800b71a:	4798      	blx	r3
 800b71c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800b71e:	6a3a      	ldr	r2, [r7, #32]
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	429a      	cmp	r2, r3
 800b724:	d201      	bcs.n	800b72a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6a3a      	ldr	r2, [r7, #32]
 800b72e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2200      	movs	r2, #0
 800b734:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2201      	movs	r2, #1
 800b73a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2200      	movs	r2, #0
 800b740:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800b742:	4b1a      	ldr	r3, [pc, #104]	@ (800b7ac <UTIL_TIMER_Start+0xd8>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d106      	bne.n	800b758 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800b74a:	4b17      	ldr	r3, [pc, #92]	@ (800b7a8 <UTIL_TIMER_Start+0xd4>)
 800b74c:	691b      	ldr	r3, [r3, #16]
 800b74e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f000 f9eb 	bl	800bb2c <TimerInsertNewHeadTimer>
 800b756:	e017      	b.n	800b788 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800b758:	4b13      	ldr	r3, [pc, #76]	@ (800b7a8 <UTIL_TIMER_Start+0xd4>)
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	4798      	blx	r3
 800b75e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	441a      	add	r2, r3
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ac <UTIL_TIMER_Start+0xd8>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	429a      	cmp	r2, r3
 800b778:	d203      	bcs.n	800b782 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 f9d6 	bl	800bb2c <TimerInsertNewHeadTimer>
 800b780:	e002      	b.n	800b788 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f000 f9a2 	bl	800bacc <TimerInsertTimer>
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f383 8810 	msr	PRIMASK, r3
}
 800b792:	bf00      	nop
  {
 800b794:	e002      	b.n	800b79c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800b796:	2301      	movs	r3, #1
 800b798:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800b79c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3728      	adds	r7, #40	@ 0x28
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}
 800b7a8:	0800c2f0 	.word	0x0800c2f0
 800b7ac:	200003d0 	.word	0x200003d0

0800b7b0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b088      	sub	sp, #32
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d05b      	beq.n	800b87a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7c2:	f3ef 8310 	mrs	r3, PRIMASK
 800b7c6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b7c8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b7ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b7cc:	b672      	cpsid	i
}
 800b7ce:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800b7d0:	4b2d      	ldr	r3, [pc, #180]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800b7d6:	4b2c      	ldr	r3, [pc, #176]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800b7e2:	4b29      	ldr	r3, [pc, #164]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d041      	beq.n	800b86e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b7f0:	4b25      	ldr	r3, [pc, #148]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	687a      	ldr	r2, [r7, #4]
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	d134      	bne.n	800b864 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800b7fa:	4b23      	ldr	r3, [pc, #140]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	2200      	movs	r2, #0
 800b800:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800b802:	4b21      	ldr	r3, [pc, #132]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	695b      	ldr	r3, [r3, #20]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d00a      	beq.n	800b822 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800b80c:	4b1e      	ldr	r3, [pc, #120]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	695b      	ldr	r3, [r3, #20]
 800b812:	4a1d      	ldr	r2, [pc, #116]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b814:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800b816:	4b1c      	ldr	r3, [pc, #112]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	4618      	mov	r0, r3
 800b81c:	f000 f92c 	bl	800ba78 <TimerSetTimeout>
 800b820:	e023      	b.n	800b86a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800b822:	4b1a      	ldr	r3, [pc, #104]	@ (800b88c <UTIL_TIMER_Stop+0xdc>)
 800b824:	68db      	ldr	r3, [r3, #12]
 800b826:	4798      	blx	r3
            TimerListHead = NULL;
 800b828:	4b17      	ldr	r3, [pc, #92]	@ (800b888 <UTIL_TIMER_Stop+0xd8>)
 800b82a:	2200      	movs	r2, #0
 800b82c:	601a      	str	r2, [r3, #0]
 800b82e:	e01c      	b.n	800b86a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800b830:	697a      	ldr	r2, [r7, #20]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	429a      	cmp	r2, r3
 800b836:	d110      	bne.n	800b85a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	695b      	ldr	r3, [r3, #20]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d006      	beq.n	800b84e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	695b      	ldr	r3, [r3, #20]
 800b844:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b846:	69bb      	ldr	r3, [r7, #24]
 800b848:	697a      	ldr	r2, [r7, #20]
 800b84a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800b84c:	e00d      	b.n	800b86a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800b84e:	2300      	movs	r3, #0
 800b850:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	697a      	ldr	r2, [r7, #20]
 800b856:	615a      	str	r2, [r3, #20]
            break;
 800b858:	e007      	b.n	800b86a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	695b      	ldr	r3, [r3, #20]
 800b862:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1e2      	bne.n	800b830 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800b86a:	2300      	movs	r3, #0
 800b86c:	77fb      	strb	r3, [r7, #31]
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	f383 8810 	msr	PRIMASK, r3
}
 800b878:	e001      	b.n	800b87e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800b87a:	2301      	movs	r3, #1
 800b87c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800b87e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b880:	4618      	mov	r0, r3
 800b882:	3720      	adds	r7, #32
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}
 800b888:	200003d0 	.word	0x200003d0
 800b88c:	0800c2f0 	.word	0x0800c2f0

0800b890 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b89a:	2300      	movs	r3, #0
 800b89c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d102      	bne.n	800b8aa <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	73fb      	strb	r3, [r7, #15]
 800b8a8:	e014      	b.n	800b8d4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800b8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b8e0 <UTIL_TIMER_SetPeriod+0x50>)
 800b8ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ae:	6838      	ldr	r0, [r7, #0]
 800b8b0:	4798      	blx	r3
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f000 f8c1 	bl	800ba40 <TimerExists>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d007      	beq.n	800b8d4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f7ff ff73 	bl	800b7b0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f7ff ff02 	bl	800b6d4 <UTIL_TIMER_Start>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800b8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3710      	adds	r7, #16
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	0800c2f0 	.word	0x0800c2f0

0800b8e4 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800b8e4:	b590      	push	{r4, r7, lr}
 800b8e6:	b089      	sub	sp, #36	@ 0x24
 800b8e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8ea:	f3ef 8310 	mrs	r3, PRIMASK
 800b8ee:	60bb      	str	r3, [r7, #8]
  return(result);
 800b8f0:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b8f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800b8f4:	b672      	cpsid	i
}
 800b8f6:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b8f8:	4b38      	ldr	r3, [pc, #224]	@ (800b9dc <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b8fa:	695b      	ldr	r3, [r3, #20]
 800b8fc:	4798      	blx	r3
 800b8fe:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800b900:	4b36      	ldr	r3, [pc, #216]	@ (800b9dc <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b902:	691b      	ldr	r3, [r3, #16]
 800b904:	4798      	blx	r3
 800b906:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800b908:	693a      	ldr	r2, [r7, #16]
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	1ad3      	subs	r3, r2, r3
 800b90e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800b910:	4b33      	ldr	r3, [pc, #204]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d037      	beq.n	800b988 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800b918:	4b31      	ldr	r3, [pc, #196]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	429a      	cmp	r2, r3
 800b926:	d206      	bcs.n	800b936 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800b928:	69fb      	ldr	r3, [r7, #28]
 800b92a:	681a      	ldr	r2, [r3, #0]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	1ad2      	subs	r2, r2, r3
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	601a      	str	r2, [r3, #0]
 800b934:	e002      	b.n	800b93c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800b936:	69fb      	ldr	r3, [r7, #28]
 800b938:	2200      	movs	r2, #0
 800b93a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800b93c:	69fb      	ldr	r3, [r7, #28]
 800b93e:	695b      	ldr	r3, [r3, #20]
 800b940:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800b942:	69fb      	ldr	r3, [r7, #28]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d1ea      	bne.n	800b91e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b948:	e01e      	b.n	800b988 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800b94a:	4b25      	ldr	r3, [pc, #148]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800b950:	4b23      	ldr	r3, [pc, #140]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	695b      	ldr	r3, [r3, #20]
 800b956:	4a22      	ldr	r2, [pc, #136]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b958:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800b95a:	69fb      	ldr	r3, [r7, #28]
 800b95c:	2200      	movs	r2, #0
 800b95e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800b960:	69fb      	ldr	r3, [r7, #28]
 800b962:	2200      	movs	r2, #0
 800b964:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800b966:	69fb      	ldr	r3, [r7, #28]
 800b968:	68db      	ldr	r3, [r3, #12]
 800b96a:	69fa      	ldr	r2, [r7, #28]
 800b96c:	6912      	ldr	r2, [r2, #16]
 800b96e:	4610      	mov	r0, r2
 800b970:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800b972:	69fb      	ldr	r3, [r7, #28]
 800b974:	7adb      	ldrb	r3, [r3, #11]
 800b976:	2b01      	cmp	r3, #1
 800b978:	d106      	bne.n	800b988 <UTIL_TIMER_IRQ_Handler+0xa4>
 800b97a:	69fb      	ldr	r3, [r7, #28]
 800b97c:	7a9b      	ldrb	r3, [r3, #10]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d102      	bne.n	800b988 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800b982:	69f8      	ldr	r0, [r7, #28]
 800b984:	f7ff fea6 	bl	800b6d4 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b988:	4b15      	ldr	r3, [pc, #84]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00d      	beq.n	800b9ac <UTIL_TIMER_IRQ_Handler+0xc8>
 800b990:	4b13      	ldr	r3, [pc, #76]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d0d7      	beq.n	800b94a <UTIL_TIMER_IRQ_Handler+0x66>
 800b99a:	4b11      	ldr	r3, [pc, #68]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	681c      	ldr	r4, [r3, #0]
 800b9a0:	4b0e      	ldr	r3, [pc, #56]	@ (800b9dc <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b9a2:	699b      	ldr	r3, [r3, #24]
 800b9a4:	4798      	blx	r3
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	429c      	cmp	r4, r3
 800b9aa:	d3ce      	bcc.n	800b94a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800b9ac:	4b0c      	ldr	r3, [pc, #48]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d009      	beq.n	800b9c8 <UTIL_TIMER_IRQ_Handler+0xe4>
 800b9b4:	4b0a      	ldr	r3, [pc, #40]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	7a1b      	ldrb	r3, [r3, #8]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d104      	bne.n	800b9c8 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800b9be:	4b08      	ldr	r3, [pc, #32]	@ (800b9e0 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f000 f858 	bl	800ba78 <TimerSetTimeout>
 800b9c8:	69bb      	ldr	r3, [r7, #24]
 800b9ca:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f383 8810 	msr	PRIMASK, r3
}
 800b9d2:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800b9d4:	bf00      	nop
 800b9d6:	3724      	adds	r7, #36	@ 0x24
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd90      	pop	{r4, r7, pc}
 800b9dc:	0800c2f0 	.word	0x0800c2f0
 800b9e0:	200003d0 	.word	0x200003d0

0800b9e4 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b082      	sub	sp, #8
 800b9e8:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800b9ea:	4b06      	ldr	r3, [pc, #24]	@ (800ba04 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b9ec:	69db      	ldr	r3, [r3, #28]
 800b9ee:	4798      	blx	r3
 800b9f0:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800b9f2:	4b04      	ldr	r3, [pc, #16]	@ (800ba04 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b9f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	4798      	blx	r3
 800b9fa:	4603      	mov	r3, r0
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3708      	adds	r7, #8
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}
 800ba04:	0800c2f0 	.word	0x0800c2f0

0800ba08 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b084      	sub	sp, #16
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800ba10:	4b0a      	ldr	r3, [pc, #40]	@ (800ba3c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ba12:	69db      	ldr	r3, [r3, #28]
 800ba14:	4798      	blx	r3
 800ba16:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800ba18:	4b08      	ldr	r3, [pc, #32]	@ (800ba3c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ba1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	4798      	blx	r3
 800ba20:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800ba22:	4b06      	ldr	r3, [pc, #24]	@ (800ba3c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ba24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba26:	68f9      	ldr	r1, [r7, #12]
 800ba28:	68ba      	ldr	r2, [r7, #8]
 800ba2a:	1a8a      	subs	r2, r1, r2
 800ba2c:	4610      	mov	r0, r2
 800ba2e:	4798      	blx	r3
 800ba30:	4603      	mov	r3, r0
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3710      	adds	r7, #16
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	0800c2f0 	.word	0x0800c2f0

0800ba40 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800ba40:	b480      	push	{r7}
 800ba42:	b085      	sub	sp, #20
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800ba48:	4b0a      	ldr	r3, [pc, #40]	@ (800ba74 <TimerExists+0x34>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800ba4e:	e008      	b.n	800ba62 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800ba50:	68fa      	ldr	r2, [r7, #12]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d101      	bne.n	800ba5c <TimerExists+0x1c>
    {
      return true;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	e006      	b.n	800ba6a <TimerExists+0x2a>
    }
    cur = cur->Next;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	695b      	ldr	r3, [r3, #20]
 800ba60:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d1f3      	bne.n	800ba50 <TimerExists+0x10>
  }
  return false;
 800ba68:	2300      	movs	r3, #0
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3714      	adds	r7, #20
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bc80      	pop	{r7}
 800ba72:	4770      	bx	lr
 800ba74:	200003d0 	.word	0x200003d0

0800ba78 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800ba78:	b590      	push	{r4, r7, lr}
 800ba7a:	b085      	sub	sp, #20
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800ba80:	4b11      	ldr	r3, [pc, #68]	@ (800bac8 <TimerSetTimeout+0x50>)
 800ba82:	6a1b      	ldr	r3, [r3, #32]
 800ba84:	4798      	blx	r3
 800ba86:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681c      	ldr	r4, [r3, #0]
 800ba92:	4b0d      	ldr	r3, [pc, #52]	@ (800bac8 <TimerSetTimeout+0x50>)
 800ba94:	699b      	ldr	r3, [r3, #24]
 800ba96:	4798      	blx	r3
 800ba98:	4602      	mov	r2, r0
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	4413      	add	r3, r2
 800ba9e:	429c      	cmp	r4, r3
 800baa0:	d207      	bcs.n	800bab2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800baa2:	4b09      	ldr	r3, [pc, #36]	@ (800bac8 <TimerSetTimeout+0x50>)
 800baa4:	699b      	ldr	r3, [r3, #24]
 800baa6:	4798      	blx	r3
 800baa8:	4602      	mov	r2, r0
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	441a      	add	r2, r3
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800bab2:	4b05      	ldr	r3, [pc, #20]	@ (800bac8 <TimerSetTimeout+0x50>)
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	687a      	ldr	r2, [r7, #4]
 800bab8:	6812      	ldr	r2, [r2, #0]
 800baba:	4610      	mov	r0, r2
 800babc:	4798      	blx	r3
}
 800babe:	bf00      	nop
 800bac0:	3714      	adds	r7, #20
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd90      	pop	{r4, r7, pc}
 800bac6:	bf00      	nop
 800bac8:	0800c2f0 	.word	0x0800c2f0

0800bacc <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800bad4:	4b14      	ldr	r3, [pc, #80]	@ (800bb28 <TimerInsertTimer+0x5c>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800bada:	4b13      	ldr	r3, [pc, #76]	@ (800bb28 <TimerInsertTimer+0x5c>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	695b      	ldr	r3, [r3, #20]
 800bae0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800bae2:	e012      	b.n	800bb0a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681a      	ldr	r2, [r3, #0]
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	429a      	cmp	r2, r3
 800baee:	d905      	bls.n	800bafc <TimerInsertTimer+0x30>
    {
        cur = next;
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	695b      	ldr	r3, [r3, #20]
 800baf8:	60bb      	str	r3, [r7, #8]
 800bafa:	e006      	b.n	800bb0a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	687a      	ldr	r2, [r7, #4]
 800bb00:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	68ba      	ldr	r2, [r7, #8]
 800bb06:	615a      	str	r2, [r3, #20]
        return;
 800bb08:	e009      	b.n	800bb1e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	695b      	ldr	r3, [r3, #20]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d1e8      	bne.n	800bae4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	615a      	str	r2, [r3, #20]
}
 800bb1e:	3714      	adds	r7, #20
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bc80      	pop	{r7}
 800bb24:	4770      	bx	lr
 800bb26:	bf00      	nop
 800bb28:	200003d0 	.word	0x200003d0

0800bb2c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800bb34:	4b0b      	ldr	r3, [pc, #44]	@ (800bb64 <TimerInsertNewHeadTimer+0x38>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d002      	beq.n	800bb46 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2200      	movs	r2, #0
 800bb44:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	68fa      	ldr	r2, [r7, #12]
 800bb4a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800bb4c:	4a05      	ldr	r2, [pc, #20]	@ (800bb64 <TimerInsertNewHeadTimer+0x38>)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800bb52:	4b04      	ldr	r3, [pc, #16]	@ (800bb64 <TimerInsertNewHeadTimer+0x38>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7ff ff8e 	bl	800ba78 <TimerSetTimeout>
}
 800bb5c:	bf00      	nop
 800bb5e:	3710      	adds	r7, #16
 800bb60:	46bd      	mov	sp, r7
 800bb62:	bd80      	pop	{r7, pc}
 800bb64:	200003d0 	.word	0x200003d0

0800bb68 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800bb6c:	2218      	movs	r2, #24
 800bb6e:	2100      	movs	r1, #0
 800bb70:	4807      	ldr	r0, [pc, #28]	@ (800bb90 <UTIL_ADV_TRACE_Init+0x28>)
 800bb72:	f7ff f936 	bl	800ade2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800bb76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb7a:	2100      	movs	r1, #0
 800bb7c:	4805      	ldr	r0, [pc, #20]	@ (800bb94 <UTIL_ADV_TRACE_Init+0x2c>)
 800bb7e:	f7ff f930 	bl	800ade2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800bb82:	4b05      	ldr	r3, [pc, #20]	@ (800bb98 <UTIL_ADV_TRACE_Init+0x30>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4805      	ldr	r0, [pc, #20]	@ (800bb9c <UTIL_ADV_TRACE_Init+0x34>)
 800bb88:	4798      	blx	r3
 800bb8a:	4603      	mov	r3, r0
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	bd80      	pop	{r7, pc}
 800bb90:	200003d4 	.word	0x200003d4
 800bb94:	200003ec 	.word	0x200003ec
 800bb98:	0800c330 	.word	0x0800c330
 800bb9c:	0800bde5 	.word	0x0800bde5

0800bba0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800bba0:	b408      	push	{r3}
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b08d      	sub	sp, #52	@ 0x34
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	60f8      	str	r0, [r7, #12]
 800bbaa:	60b9      	str	r1, [r7, #8]
 800bbac:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800bbb6:	4b37      	ldr	r3, [pc, #220]	@ (800bc94 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbb8:	7a1b      	ldrb	r3, [r3, #8]
 800bbba:	461a      	mov	r2, r3
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d902      	bls.n	800bbc8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800bbc2:	f06f 0304 	mvn.w	r3, #4
 800bbc6:	e05e      	b.n	800bc86 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800bbc8:	4b32      	ldr	r3, [pc, #200]	@ (800bc94 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbca:	68da      	ldr	r2, [r3, #12]
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	4013      	ands	r3, r2
 800bbd0:	68ba      	ldr	r2, [r7, #8]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d002      	beq.n	800bbdc <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800bbd6:	f06f 0305 	mvn.w	r3, #5
 800bbda:	e054      	b.n	800bc86 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800bbdc:	4b2d      	ldr	r3, [pc, #180]	@ (800bc94 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d00a      	beq.n	800bbfa <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d007      	beq.n	800bbfa <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800bbea:	4b2a      	ldr	r3, [pc, #168]	@ (800bc94 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	f107 0116 	add.w	r1, r7, #22
 800bbf2:	f107 0218 	add.w	r2, r7, #24
 800bbf6:	4610      	mov	r0, r2
 800bbf8:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800bbfa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800bbfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800bc00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bc08:	4823      	ldr	r0, [pc, #140]	@ (800bc98 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800bc0a:	f7ff fa8b 	bl	800b124 <tiny_vsnprintf_like>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 800bc12:	f000 f9f1 	bl	800bff8 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800bc16:	8afa      	ldrh	r2, [r7, #22]
 800bc18:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bc1a:	4413      	add	r3, r2
 800bc1c:	b29b      	uxth	r3, r3
 800bc1e:	f107 0214 	add.w	r2, r7, #20
 800bc22:	4611      	mov	r1, r2
 800bc24:	4618      	mov	r0, r3
 800bc26:	f000 f969 	bl	800befc <TRACE_AllocateBufer>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc30:	d025      	beq.n	800bc7e <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800bc32:	2300      	movs	r3, #0
 800bc34:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bc36:	e00e      	b.n	800bc56 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800bc38:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bc3a:	8aba      	ldrh	r2, [r7, #20]
 800bc3c:	3330      	adds	r3, #48	@ 0x30
 800bc3e:	443b      	add	r3, r7
 800bc40:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800bc44:	4b15      	ldr	r3, [pc, #84]	@ (800bc9c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800bc46:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800bc48:	8abb      	ldrh	r3, [r7, #20]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800bc50:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bc52:	3301      	adds	r3, #1
 800bc54:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bc56:	8afb      	ldrh	r3, [r7, #22]
 800bc58:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d3ec      	bcc.n	800bc38 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800bc5e:	8abb      	ldrh	r3, [r7, #20]
 800bc60:	461a      	mov	r2, r3
 800bc62:	4b0e      	ldr	r3, [pc, #56]	@ (800bc9c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800bc64:	18d0      	adds	r0, r2, r3
 800bc66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bc6e:	f7ff fa59 	bl	800b124 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 800bc72:	f000 f9df 	bl	800c034 <TRACE_UnLock>

    return TRACE_Send();
 800bc76:	f000 f831 	bl	800bcdc <TRACE_Send>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	e003      	b.n	800bc86 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800bc7e:	f000 f9d9 	bl	800c034 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800bc82:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3734      	adds	r7, #52	@ 0x34
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc90:	b001      	add	sp, #4
 800bc92:	4770      	bx	lr
 800bc94:	200003d4 	.word	0x200003d4
 800bc98:	200005ec 	.word	0x200005ec
 800bc9c:	200003ec 	.word	0x200003ec

0800bca0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800bca0:	b480      	push	{r7}
 800bca2:	b083      	sub	sp, #12
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800bca8:	4a03      	ldr	r2, [pc, #12]	@ (800bcb8 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6053      	str	r3, [r2, #4]
}
 800bcae:	bf00      	nop
 800bcb0:	370c      	adds	r7, #12
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bc80      	pop	{r7}
 800bcb6:	4770      	bx	lr
 800bcb8:	200003d4 	.word	0x200003d4

0800bcbc <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b083      	sub	sp, #12
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800bcc6:	4a04      	ldr	r2, [pc, #16]	@ (800bcd8 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800bcc8:	79fb      	ldrb	r3, [r7, #7]
 800bcca:	7213      	strb	r3, [r2, #8]
}
 800bccc:	bf00      	nop
 800bcce:	370c      	adds	r7, #12
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bc80      	pop	{r7}
 800bcd4:	4770      	bx	lr
 800bcd6:	bf00      	nop
 800bcd8:	200003d4 	.word	0x200003d4

0800bcdc <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b088      	sub	sp, #32
 800bce0:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800bce2:	2300      	movs	r3, #0
 800bce4:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800bce6:	2300      	movs	r3, #0
 800bce8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bcea:	f3ef 8310 	mrs	r3, PRIMASK
 800bcee:	613b      	str	r3, [r7, #16]
  return(result);
 800bcf0:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bcf2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bcf4:	b672      	cpsid	i
}
 800bcf6:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 800bcf8:	f000 f9ba 	bl	800c070 <TRACE_IsLocked>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d15d      	bne.n	800bdbe <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800bd02:	f000 f979 	bl	800bff8 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800bd06:	4b34      	ldr	r3, [pc, #208]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd08:	8a1a      	ldrh	r2, [r3, #16]
 800bd0a:	4b33      	ldr	r3, [pc, #204]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd0c:	8a5b      	ldrh	r3, [r3, #18]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d04d      	beq.n	800bdae <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800bd12:	4b31      	ldr	r3, [pc, #196]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd14:	789b      	ldrb	r3, [r3, #2]
 800bd16:	2b01      	cmp	r3, #1
 800bd18:	d117      	bne.n	800bd4a <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800bd1a:	4b2f      	ldr	r3, [pc, #188]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd1c:	881a      	ldrh	r2, [r3, #0]
 800bd1e:	4b2e      	ldr	r3, [pc, #184]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd20:	8a1b      	ldrh	r3, [r3, #16]
 800bd22:	1ad3      	subs	r3, r2, r3
 800bd24:	b29a      	uxth	r2, r3
 800bd26:	4b2c      	ldr	r3, [pc, #176]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd28:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800bd2a:	4b2b      	ldr	r3, [pc, #172]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd2c:	2202      	movs	r2, #2
 800bd2e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800bd30:	4b29      	ldr	r3, [pc, #164]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd32:	2200      	movs	r2, #0
 800bd34:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800bd36:	4b28      	ldr	r3, [pc, #160]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd38:	8a9b      	ldrh	r3, [r3, #20]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d105      	bne.n	800bd4a <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800bd3e:	4b26      	ldr	r3, [pc, #152]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd40:	2200      	movs	r2, #0
 800bd42:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800bd44:	4b24      	ldr	r3, [pc, #144]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd46:	2200      	movs	r2, #0
 800bd48:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800bd4a:	4b23      	ldr	r3, [pc, #140]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd4c:	789b      	ldrb	r3, [r3, #2]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d115      	bne.n	800bd7e <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800bd52:	4b21      	ldr	r3, [pc, #132]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd54:	8a5a      	ldrh	r2, [r3, #18]
 800bd56:	4b20      	ldr	r3, [pc, #128]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd58:	8a1b      	ldrh	r3, [r3, #16]
 800bd5a:	429a      	cmp	r2, r3
 800bd5c:	d908      	bls.n	800bd70 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800bd5e:	4b1e      	ldr	r3, [pc, #120]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd60:	8a5a      	ldrh	r2, [r3, #18]
 800bd62:	4b1d      	ldr	r3, [pc, #116]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd64:	8a1b      	ldrh	r3, [r3, #16]
 800bd66:	1ad3      	subs	r3, r2, r3
 800bd68:	b29a      	uxth	r2, r3
 800bd6a:	4b1b      	ldr	r3, [pc, #108]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd6c:	829a      	strh	r2, [r3, #20]
 800bd6e:	e006      	b.n	800bd7e <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800bd70:	4b19      	ldr	r3, [pc, #100]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd72:	8a1b      	ldrh	r3, [r3, #16]
 800bd74:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bd78:	b29a      	uxth	r2, r3
 800bd7a:	4b17      	ldr	r3, [pc, #92]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd7c:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800bd7e:	4b16      	ldr	r3, [pc, #88]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bd80:	8a1b      	ldrh	r3, [r3, #16]
 800bd82:	461a      	mov	r2, r3
 800bd84:	4b15      	ldr	r3, [pc, #84]	@ (800bddc <TRACE_Send+0x100>)
 800bd86:	4413      	add	r3, r2
 800bd88:	61bb      	str	r3, [r7, #24]
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f383 8810 	msr	PRIMASK, r3
}
 800bd94:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 800bd96:	f7f4 ff6b 	bl	8000c70 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800bd9a:	4b11      	ldr	r3, [pc, #68]	@ (800bde0 <TRACE_Send+0x104>)
 800bd9c:	68db      	ldr	r3, [r3, #12]
 800bd9e:	4a0e      	ldr	r2, [pc, #56]	@ (800bdd8 <TRACE_Send+0xfc>)
 800bda0:	8a92      	ldrh	r2, [r2, #20]
 800bda2:	4611      	mov	r1, r2
 800bda4:	69b8      	ldr	r0, [r7, #24]
 800bda6:	4798      	blx	r3
 800bda8:	4603      	mov	r3, r0
 800bdaa:	77fb      	strb	r3, [r7, #31]
 800bdac:	e00d      	b.n	800bdca <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800bdae:	f000 f941 	bl	800c034 <TRACE_UnLock>
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	f383 8810 	msr	PRIMASK, r3
}
 800bdbc:	e005      	b.n	800bdca <TRACE_Send+0xee>
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f383 8810 	msr	PRIMASK, r3
}
 800bdc8:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 800bdca:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3720      	adds	r7, #32
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}
 800bdd6:	bf00      	nop
 800bdd8:	200003d4 	.word	0x200003d4
 800bddc:	200003ec 	.word	0x200003ec
 800bde0:	0800c330 	.word	0x0800c330

0800bde4 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b088      	sub	sp, #32
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800bdec:	2300      	movs	r3, #0
 800bdee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bdf0:	f3ef 8310 	mrs	r3, PRIMASK
 800bdf4:	617b      	str	r3, [r7, #20]
  return(result);
 800bdf6:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bdf8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800bdfa:	b672      	cpsid	i
}
 800bdfc:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800bdfe:	4b3c      	ldr	r3, [pc, #240]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be00:	789b      	ldrb	r3, [r3, #2]
 800be02:	2b02      	cmp	r3, #2
 800be04:	d106      	bne.n	800be14 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800be06:	4b3a      	ldr	r3, [pc, #232]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be08:	2200      	movs	r2, #0
 800be0a:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800be0c:	4b38      	ldr	r3, [pc, #224]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be0e:	2200      	movs	r2, #0
 800be10:	821a      	strh	r2, [r3, #16]
 800be12:	e00a      	b.n	800be2a <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800be14:	4b36      	ldr	r3, [pc, #216]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be16:	8a1a      	ldrh	r2, [r3, #16]
 800be18:	4b35      	ldr	r3, [pc, #212]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be1a:	8a9b      	ldrh	r3, [r3, #20]
 800be1c:	4413      	add	r3, r2
 800be1e:	b29b      	uxth	r3, r3
 800be20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be24:	b29a      	uxth	r2, r3
 800be26:	4b32      	ldr	r3, [pc, #200]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be28:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800be2a:	4b31      	ldr	r3, [pc, #196]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be2c:	8a1a      	ldrh	r2, [r3, #16]
 800be2e:	4b30      	ldr	r3, [pc, #192]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be30:	8a5b      	ldrh	r3, [r3, #18]
 800be32:	429a      	cmp	r2, r3
 800be34:	d04d      	beq.n	800bed2 <TRACE_TxCpltCallback+0xee>
 800be36:	4b2e      	ldr	r3, [pc, #184]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be38:	8adb      	ldrh	r3, [r3, #22]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d149      	bne.n	800bed2 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800be3e:	4b2c      	ldr	r3, [pc, #176]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be40:	789b      	ldrb	r3, [r3, #2]
 800be42:	2b01      	cmp	r3, #1
 800be44:	d117      	bne.n	800be76 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800be46:	4b2a      	ldr	r3, [pc, #168]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be48:	881a      	ldrh	r2, [r3, #0]
 800be4a:	4b29      	ldr	r3, [pc, #164]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be4c:	8a1b      	ldrh	r3, [r3, #16]
 800be4e:	1ad3      	subs	r3, r2, r3
 800be50:	b29a      	uxth	r2, r3
 800be52:	4b27      	ldr	r3, [pc, #156]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be54:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800be56:	4b26      	ldr	r3, [pc, #152]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be58:	2202      	movs	r2, #2
 800be5a:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800be5c:	4b24      	ldr	r3, [pc, #144]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be5e:	2200      	movs	r2, #0
 800be60:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800be62:	4b23      	ldr	r3, [pc, #140]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be64:	8a9b      	ldrh	r3, [r3, #20]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d105      	bne.n	800be76 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800be6a:	4b21      	ldr	r3, [pc, #132]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be6c:	2200      	movs	r2, #0
 800be6e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800be70:	4b1f      	ldr	r3, [pc, #124]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be72:	2200      	movs	r2, #0
 800be74:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800be76:	4b1e      	ldr	r3, [pc, #120]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be78:	789b      	ldrb	r3, [r3, #2]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d115      	bne.n	800beaa <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800be7e:	4b1c      	ldr	r3, [pc, #112]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be80:	8a5a      	ldrh	r2, [r3, #18]
 800be82:	4b1b      	ldr	r3, [pc, #108]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be84:	8a1b      	ldrh	r3, [r3, #16]
 800be86:	429a      	cmp	r2, r3
 800be88:	d908      	bls.n	800be9c <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800be8a:	4b19      	ldr	r3, [pc, #100]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be8c:	8a5a      	ldrh	r2, [r3, #18]
 800be8e:	4b18      	ldr	r3, [pc, #96]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be90:	8a1b      	ldrh	r3, [r3, #16]
 800be92:	1ad3      	subs	r3, r2, r3
 800be94:	b29a      	uxth	r2, r3
 800be96:	4b16      	ldr	r3, [pc, #88]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be98:	829a      	strh	r2, [r3, #20]
 800be9a:	e006      	b.n	800beaa <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800be9c:	4b14      	ldr	r3, [pc, #80]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800be9e:	8a1b      	ldrh	r3, [r3, #16]
 800bea0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bea4:	b29a      	uxth	r2, r3
 800bea6:	4b12      	ldr	r3, [pc, #72]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800bea8:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800beaa:	4b11      	ldr	r3, [pc, #68]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800beac:	8a1b      	ldrh	r3, [r3, #16]
 800beae:	461a      	mov	r2, r3
 800beb0:	4b10      	ldr	r3, [pc, #64]	@ (800bef4 <TRACE_TxCpltCallback+0x110>)
 800beb2:	4413      	add	r3, r2
 800beb4:	61fb      	str	r3, [r7, #28]
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	f383 8810 	msr	PRIMASK, r3
}
 800bec0:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800bec2:	4b0d      	ldr	r3, [pc, #52]	@ (800bef8 <TRACE_TxCpltCallback+0x114>)
 800bec4:	68db      	ldr	r3, [r3, #12]
 800bec6:	4a0a      	ldr	r2, [pc, #40]	@ (800bef0 <TRACE_TxCpltCallback+0x10c>)
 800bec8:	8a92      	ldrh	r2, [r2, #20]
 800beca:	4611      	mov	r1, r2
 800becc:	69f8      	ldr	r0, [r7, #28]
 800bece:	4798      	blx	r3
 800bed0:	e00a      	b.n	800bee8 <TRACE_TxCpltCallback+0x104>
 800bed2:	69bb      	ldr	r3, [r7, #24]
 800bed4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	f383 8810 	msr	PRIMASK, r3
}
 800bedc:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800bede:	f7f4 fecf 	bl	8000c80 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800bee2:	f000 f8a7 	bl	800c034 <TRACE_UnLock>
  }
}
 800bee6:	bf00      	nop
 800bee8:	bf00      	nop
 800beea:	3720      	adds	r7, #32
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	200003d4 	.word	0x200003d4
 800bef4:	200003ec 	.word	0x200003ec
 800bef8:	0800c330 	.word	0x0800c330

0800befc <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800befc:	b480      	push	{r7}
 800befe:	b087      	sub	sp, #28
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	4603      	mov	r3, r0
 800bf04:	6039      	str	r1, [r7, #0]
 800bf06:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800bf08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bf0c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bf0e:	f3ef 8310 	mrs	r3, PRIMASK
 800bf12:	60fb      	str	r3, [r7, #12]
  return(result);
 800bf14:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800bf16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800bf18:	b672      	cpsid	i
}
 800bf1a:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800bf1c:	4b35      	ldr	r3, [pc, #212]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf1e:	8a5a      	ldrh	r2, [r3, #18]
 800bf20:	4b34      	ldr	r3, [pc, #208]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf22:	8a1b      	ldrh	r3, [r3, #16]
 800bf24:	429a      	cmp	r2, r3
 800bf26:	d11b      	bne.n	800bf60 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800bf28:	4b32      	ldr	r3, [pc, #200]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf2a:	8a5b      	ldrh	r3, [r3, #18]
 800bf2c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bf30:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800bf32:	88fa      	ldrh	r2, [r7, #6]
 800bf34:	8afb      	ldrh	r3, [r7, #22]
 800bf36:	429a      	cmp	r2, r3
 800bf38:	d33a      	bcc.n	800bfb0 <TRACE_AllocateBufer+0xb4>
 800bf3a:	4b2e      	ldr	r3, [pc, #184]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf3c:	8a1b      	ldrh	r3, [r3, #16]
 800bf3e:	88fa      	ldrh	r2, [r7, #6]
 800bf40:	429a      	cmp	r2, r3
 800bf42:	d235      	bcs.n	800bfb0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800bf44:	4b2b      	ldr	r3, [pc, #172]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf46:	2201      	movs	r2, #1
 800bf48:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800bf4a:	4b2a      	ldr	r3, [pc, #168]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf4c:	8a5a      	ldrh	r2, [r3, #18]
 800bf4e:	4b29      	ldr	r3, [pc, #164]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf50:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800bf52:	4b28      	ldr	r3, [pc, #160]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf54:	8a1b      	ldrh	r3, [r3, #16]
 800bf56:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800bf58:	4b26      	ldr	r3, [pc, #152]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	825a      	strh	r2, [r3, #18]
 800bf5e:	e027      	b.n	800bfb0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800bf60:	4b24      	ldr	r3, [pc, #144]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf62:	8a5a      	ldrh	r2, [r3, #18]
 800bf64:	4b23      	ldr	r3, [pc, #140]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf66:	8a1b      	ldrh	r3, [r3, #16]
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d91b      	bls.n	800bfa4 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800bf6c:	4b21      	ldr	r3, [pc, #132]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf6e:	8a5b      	ldrh	r3, [r3, #18]
 800bf70:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bf74:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800bf76:	88fa      	ldrh	r2, [r7, #6]
 800bf78:	8afb      	ldrh	r3, [r7, #22]
 800bf7a:	429a      	cmp	r2, r3
 800bf7c:	d318      	bcc.n	800bfb0 <TRACE_AllocateBufer+0xb4>
 800bf7e:	4b1d      	ldr	r3, [pc, #116]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf80:	8a1b      	ldrh	r3, [r3, #16]
 800bf82:	88fa      	ldrh	r2, [r7, #6]
 800bf84:	429a      	cmp	r2, r3
 800bf86:	d213      	bcs.n	800bfb0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800bf88:	4b1a      	ldr	r3, [pc, #104]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800bf8e:	4b19      	ldr	r3, [pc, #100]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf90:	8a5a      	ldrh	r2, [r3, #18]
 800bf92:	4b18      	ldr	r3, [pc, #96]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf94:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800bf96:	4b17      	ldr	r3, [pc, #92]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf98:	8a1b      	ldrh	r3, [r3, #16]
 800bf9a:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800bf9c:	4b15      	ldr	r3, [pc, #84]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	825a      	strh	r2, [r3, #18]
 800bfa2:	e005      	b.n	800bfb0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800bfa4:	4b13      	ldr	r3, [pc, #76]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bfa6:	8a1a      	ldrh	r2, [r3, #16]
 800bfa8:	4b12      	ldr	r3, [pc, #72]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bfaa:	8a5b      	ldrh	r3, [r3, #18]
 800bfac:	1ad3      	subs	r3, r2, r3
 800bfae:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800bfb0:	8afa      	ldrh	r2, [r7, #22]
 800bfb2:	88fb      	ldrh	r3, [r7, #6]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d90f      	bls.n	800bfd8 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800bfb8:	4b0e      	ldr	r3, [pc, #56]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bfba:	8a5a      	ldrh	r2, [r3, #18]
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800bfc0:	4b0c      	ldr	r3, [pc, #48]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bfc2:	8a5a      	ldrh	r2, [r3, #18]
 800bfc4:	88fb      	ldrh	r3, [r7, #6]
 800bfc6:	4413      	add	r3, r2
 800bfc8:	b29b      	uxth	r3, r3
 800bfca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfce:	b29a      	uxth	r2, r3
 800bfd0:	4b08      	ldr	r3, [pc, #32]	@ (800bff4 <TRACE_AllocateBufer+0xf8>)
 800bfd2:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	82bb      	strh	r3, [r7, #20]
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	f383 8810 	msr	PRIMASK, r3
}
 800bfe2:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 800bfe4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	371c      	adds	r7, #28
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bc80      	pop	{r7}
 800bff0:	4770      	bx	lr
 800bff2:	bf00      	nop
 800bff4:	200003d4 	.word	0x200003d4

0800bff8 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 800bff8:	b480      	push	{r7}
 800bffa:	b085      	sub	sp, #20
 800bffc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bffe:	f3ef 8310 	mrs	r3, PRIMASK
 800c002:	607b      	str	r3, [r7, #4]
  return(result);
 800c004:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800c006:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c008:	b672      	cpsid	i
}
 800c00a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800c00c:	4b08      	ldr	r3, [pc, #32]	@ (800c030 <TRACE_Lock+0x38>)
 800c00e:	8adb      	ldrh	r3, [r3, #22]
 800c010:	3301      	adds	r3, #1
 800c012:	b29a      	uxth	r2, r3
 800c014:	4b06      	ldr	r3, [pc, #24]	@ (800c030 <TRACE_Lock+0x38>)
 800c016:	82da      	strh	r2, [r3, #22]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	f383 8810 	msr	PRIMASK, r3
}
 800c022:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800c024:	bf00      	nop
 800c026:	3714      	adds	r7, #20
 800c028:	46bd      	mov	sp, r7
 800c02a:	bc80      	pop	{r7}
 800c02c:	4770      	bx	lr
 800c02e:	bf00      	nop
 800c030:	200003d4 	.word	0x200003d4

0800c034 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800c034:	b480      	push	{r7}
 800c036:	b085      	sub	sp, #20
 800c038:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c03a:	f3ef 8310 	mrs	r3, PRIMASK
 800c03e:	607b      	str	r3, [r7, #4]
  return(result);
 800c040:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800c042:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c044:	b672      	cpsid	i
}
 800c046:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800c048:	4b08      	ldr	r3, [pc, #32]	@ (800c06c <TRACE_UnLock+0x38>)
 800c04a:	8adb      	ldrh	r3, [r3, #22]
 800c04c:	3b01      	subs	r3, #1
 800c04e:	b29a      	uxth	r2, r3
 800c050:	4b06      	ldr	r3, [pc, #24]	@ (800c06c <TRACE_UnLock+0x38>)
 800c052:	82da      	strh	r2, [r3, #22]
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	f383 8810 	msr	PRIMASK, r3
}
 800c05e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800c060:	bf00      	nop
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	bc80      	pop	{r7}
 800c068:	4770      	bx	lr
 800c06a:	bf00      	nop
 800c06c:	200003d4 	.word	0x200003d4

0800c070 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 800c070:	b480      	push	{r7}
 800c072:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800c074:	4b05      	ldr	r3, [pc, #20]	@ (800c08c <TRACE_IsLocked+0x1c>)
 800c076:	8adb      	ldrh	r3, [r3, #22]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	bf14      	ite	ne
 800c07c:	2301      	movne	r3, #1
 800c07e:	2300      	moveq	r3, #0
 800c080:	b2db      	uxtb	r3, r3
}
 800c082:	4618      	mov	r0, r3
 800c084:	46bd      	mov	sp, r7
 800c086:	bc80      	pop	{r7}
 800c088:	4770      	bx	lr
 800c08a:	bf00      	nop
 800c08c:	200003d4 	.word	0x200003d4

0800c090 <memset>:
 800c090:	4402      	add	r2, r0
 800c092:	4603      	mov	r3, r0
 800c094:	4293      	cmp	r3, r2
 800c096:	d100      	bne.n	800c09a <memset+0xa>
 800c098:	4770      	bx	lr
 800c09a:	f803 1b01 	strb.w	r1, [r3], #1
 800c09e:	e7f9      	b.n	800c094 <memset+0x4>

0800c0a0 <__libc_init_array>:
 800c0a0:	b570      	push	{r4, r5, r6, lr}
 800c0a2:	4d0d      	ldr	r5, [pc, #52]	@ (800c0d8 <__libc_init_array+0x38>)
 800c0a4:	4c0d      	ldr	r4, [pc, #52]	@ (800c0dc <__libc_init_array+0x3c>)
 800c0a6:	1b64      	subs	r4, r4, r5
 800c0a8:	10a4      	asrs	r4, r4, #2
 800c0aa:	2600      	movs	r6, #0
 800c0ac:	42a6      	cmp	r6, r4
 800c0ae:	d109      	bne.n	800c0c4 <__libc_init_array+0x24>
 800c0b0:	4d0b      	ldr	r5, [pc, #44]	@ (800c0e0 <__libc_init_array+0x40>)
 800c0b2:	4c0c      	ldr	r4, [pc, #48]	@ (800c0e4 <__libc_init_array+0x44>)
 800c0b4:	f000 f818 	bl	800c0e8 <_init>
 800c0b8:	1b64      	subs	r4, r4, r5
 800c0ba:	10a4      	asrs	r4, r4, #2
 800c0bc:	2600      	movs	r6, #0
 800c0be:	42a6      	cmp	r6, r4
 800c0c0:	d105      	bne.n	800c0ce <__libc_init_array+0x2e>
 800c0c2:	bd70      	pop	{r4, r5, r6, pc}
 800c0c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0c8:	4798      	blx	r3
 800c0ca:	3601      	adds	r6, #1
 800c0cc:	e7ee      	b.n	800c0ac <__libc_init_array+0xc>
 800c0ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0d2:	4798      	blx	r3
 800c0d4:	3601      	adds	r6, #1
 800c0d6:	e7f2      	b.n	800c0be <__libc_init_array+0x1e>
 800c0d8:	0800c4b8 	.word	0x0800c4b8
 800c0dc:	0800c4b8 	.word	0x0800c4b8
 800c0e0:	0800c4b8 	.word	0x0800c4b8
 800c0e4:	0800c4bc 	.word	0x0800c4bc

0800c0e8 <_init>:
 800c0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ea:	bf00      	nop
 800c0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0ee:	bc08      	pop	{r3}
 800c0f0:	469e      	mov	lr, r3
 800c0f2:	4770      	bx	lr

0800c0f4 <_fini>:
 800c0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0f6:	bf00      	nop
 800c0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0fa:	bc08      	pop	{r3}
 800c0fc:	469e      	mov	lr, r3
 800c0fe:	4770      	bx	lr
