// Seed: 325149532
module module_0 ();
  wire id_1;
  wire id_2;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  output logic [7:0] id_4;
  input wire _id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  assign id_4[id_3] = 'b0;
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1
);
  wire id_3;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri1 id_0,
    input tri id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input uwire id_10,
    output uwire id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    input uwire id_18,
    input tri1 id_19
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
