<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p188" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_188{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_188{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_188{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_188{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_188{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_188{left:145px;bottom:878px;letter-spacing:0.15px;word-spacing:0.04px;}
#t7_188{left:145px;bottom:775px;letter-spacing:-0.22px;}
#t8_188{left:166px;bottom:774px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_188{left:145px;bottom:757px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#ta_188{left:452px;bottom:758px;letter-spacing:-0.27px;}
#tb_188{left:473px;bottom:757px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#tc_188{left:145px;bottom:740px;letter-spacing:-0.12px;word-spacing:0.04px;}
#td_188{left:145px;bottom:697px;letter-spacing:0.15px;}
#te_188{left:145px;bottom:671px;letter-spacing:-0.24px;}
#tf_188{left:323px;bottom:671px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tg_188{left:145px;bottom:643px;letter-spacing:-0.11px;}
#th_188{left:145px;bottom:615px;letter-spacing:-0.24px;}
#ti_188{left:232px;bottom:614px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tj_188{left:706px;bottom:614px;letter-spacing:-0.11px;}
#tk_188{left:232px;bottom:597px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tl_188{left:315px;bottom:597px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tm_188{left:409px;bottom:598px;letter-spacing:-0.24px;}
#tn_188{left:448px;bottom:597px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#to_188{left:529px;bottom:598px;letter-spacing:-0.32px;}
#tp_188{left:545px;bottom:597px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tq_188{left:145px;bottom:569px;letter-spacing:-0.24px;}
#tr_188{left:232px;bottom:545px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#ts_188{left:314px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.28px;}
#tt_188{left:567px;bottom:545px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tu_188{left:232px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#tv_188{left:232px;bottom:512px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tw_188{left:392px;bottom:513px;letter-spacing:-0.22px;}
#tx_188{left:413px;bottom:512px;letter-spacing:-0.1px;}
#ty_188{left:145px;bottom:484px;letter-spacing:-0.22px;}
#tz_188{left:232px;bottom:483px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t10_188{left:423px;bottom:484px;letter-spacing:-0.24px;}
#t11_188{left:524px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t12_188{left:608px;bottom:484px;letter-spacing:-0.25px;}
#t13_188{left:636px;bottom:483px;letter-spacing:-0.19px;word-spacing:0.05px;}
#t14_188{left:232px;bottom:467px;}
#t15_188{left:325px;bottom:466px;letter-spacing:-0.1px;}
#t16_188{left:145px;bottom:438px;letter-spacing:-0.24px;}
#t17_188{left:232px;bottom:414px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_188{left:570px;bottom:415px;}
#t19_188{left:579px;bottom:414px;letter-spacing:-0.07px;}
#t1a_188{left:602px;bottom:415px;}
#t1b_188{left:608px;bottom:414px;letter-spacing:-0.09px;}
#t1c_188{left:232px;bottom:397px;letter-spacing:-0.11px;}
#t1d_188{left:605px;bottom:398px;letter-spacing:-0.22px;}
#t1e_188{left:626px;bottom:397px;letter-spacing:-0.1px;}
#t1f_188{left:232px;bottom:374px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#t1g_188{left:232px;bottom:357px;letter-spacing:-0.09px;word-spacing:-0.97px;}
#t1h_188{left:280px;bottom:358px;letter-spacing:-0.24px;}
#t1i_188{left:357px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.86px;}
#t1j_188{left:232px;bottom:341px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1k_188{left:281px;bottom:342px;letter-spacing:-0.24px;}
#t1l_188{left:346px;bottom:341px;letter-spacing:-0.07px;}
#t1m_188{left:232px;bottom:318px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_188{left:232px;bottom:301px;letter-spacing:-0.1px;}
#t1o_188{left:530px;bottom:302px;letter-spacing:-0.01px;}
#t1p_188{left:620px;bottom:301px;}
#t1q_188{left:145px;bottom:273px;}
#t1r_188{left:232px;bottom:272px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1s_188{left:270px;bottom:273px;letter-spacing:-0.27px;}
#t1t_188{left:291px;bottom:272px;letter-spacing:-0.1px;word-spacing:-0.1px;}
#t1u_188{left:232px;bottom:255px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1v_188{left:145px;bottom:212px;letter-spacing:0.09px;}
#t1w_188{left:145px;bottom:185px;letter-spacing:-0.09px;}
#t1x_188{left:145px;bottom:142px;letter-spacing:0.16px;}
#t1y_188{left:145px;bottom:114px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1z_188{left:149px;bottom:851px;letter-spacing:0.05px;}
#t20_188{left:203px;bottom:851px;letter-spacing:0.1px;word-spacing:2.99px;}
#t21_188{left:422px;bottom:851px;letter-spacing:0.08px;word-spacing:3.03px;}
#t22_188{left:718px;bottom:851px;}
#t23_188{left:169px;bottom:821px;letter-spacing:-0.11px;}
#t24_188{left:224px;bottom:821px;}
#t25_188{left:242px;bottom:821px;}
#t26_188{left:261px;bottom:821px;}
#t27_188{left:279px;bottom:821px;}
#t28_188{left:296px;bottom:821px;}
#t29_188{left:316px;bottom:821px;}
#t2a_188{left:334px;bottom:821px;}
#t2b_188{left:352px;bottom:821px;}
#t2c_188{left:393px;bottom:821px;letter-spacing:-0.15px;}
#t2d_188{left:443px;bottom:821px;}
#t2e_188{left:560px;bottom:821px;letter-spacing:-0.11px;}

.s1_188{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_188{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_188{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_188{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_188{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_188{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_188{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_188{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_188{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts188" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg188Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg188" style="-webkit-user-select: none;"><object width="825" height="990" data="188/188.svg" type="image/svg+xml" id="pdf188" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_188" class="t s1_188">ARM Instructions </span>
<span id="t2_188" class="t s2_188">A4-38 </span><span id="t3_188" class="t s1_188">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_188" class="t s2_188">ARM DDI 0100I </span>
<span id="t5_188" class="t s3_188">A4.1.21 </span><span id="t6_188" class="t s3_188">LDM (2) </span>
<span id="t7_188" class="t v0_188 s4_188">LDM </span><span id="t8_188" class="t s5_188">(2) loads User mode registers when the processor is in a privileged mode. This is useful when </span>
<span id="t9_188" class="t s5_188">performing process swaps, and in instruction emulators. </span><span id="ta_188" class="t v0_188 s4_188">LDM </span><span id="tb_188" class="t s5_188">(2) loads a non-empty subset of the User mode </span>
<span id="tc_188" class="t s5_188">general-purpose registers from sequential memory locations. </span>
<span id="td_188" class="t s3_188">Syntax </span>
<span id="te_188" class="t v0_188 s4_188">LDM{&lt;cond&gt;}&lt;addressing_mode&gt; </span><span id="tf_188" class="t v0_188 s4_188">&lt;Rn&gt;, &lt;registers_without_pc&gt;^ </span>
<span id="tg_188" class="t s5_188">where: </span>
<span id="th_188" class="t v0_188 s4_188">&lt;cond&gt; </span><span id="ti_188" class="t s5_188">Is the condition under which the instruction is executed. The conditions are defined in </span><span id="tj_188" class="t s6_188">The </span>
<span id="tk_188" class="t s6_188">condition field </span><span id="tl_188" class="t s5_188">on page A3-3. If </span><span id="tm_188" class="t v0_188 s4_188">&lt;cond&gt; </span><span id="tn_188" class="t s5_188">is omitted, the </span><span id="to_188" class="t v0_188 s4_188">AL </span><span id="tp_188" class="t s5_188">(always) condition is used. </span>
<span id="tq_188" class="t v0_188 s4_188">&lt;addressing_mode&gt; </span>
<span id="tr_188" class="t s5_188">Is described in </span><span id="ts_188" class="t s6_188">Addressing Mode 4 - Load and Store Multiple </span><span id="tt_188" class="t s5_188">on page A5-41. It determines </span>
<span id="tu_188" class="t s5_188">the P and U bits of the instruction. Only the forms of this addressing mode with W == 0 are </span>
<span id="tv_188" class="t s5_188">available for this form of the </span><span id="tw_188" class="t v0_188 s4_188">LDM </span><span id="tx_188" class="t s5_188">instruction. </span>
<span id="ty_188" class="t v0_188 s4_188">&lt;Rn&gt; </span><span id="tz_188" class="t s5_188">Specifies the base register used by </span><span id="t10_188" class="t v0_188 s4_188">&lt;addressing_mode&gt;</span><span id="t11_188" class="t s5_188">. Using R15 as </span><span id="t12_188" class="t v0_188 s4_188">&lt;Rn&gt; </span><span id="t13_188" class="t s5_188">gives an </span>
<span id="t14_188" class="t s7_188">UNPREDICTABLE </span><span id="t15_188" class="t s5_188">result. </span>
<span id="t16_188" class="t v0_188 s4_188">&lt;registers_without_pc&gt; </span>
<span id="t17_188" class="t s5_188">Is a list of registers, separated by commas and surrounded by </span><span id="t18_188" class="t v0_188 s4_188">{ </span><span id="t19_188" class="t s5_188">and </span><span id="t1a_188" class="t v0_188 s4_188">}</span><span id="t1b_188" class="t s5_188">. This list must not </span>
<span id="t1c_188" class="t s5_188">include the PC, and specifies the set of registers to be loaded by the </span><span id="t1d_188" class="t v0_188 s4_188">LDM </span><span id="t1e_188" class="t s5_188">instruction. </span>
<span id="t1f_188" class="t s5_188">The registers are loaded in sequence, the lowest-numbered register from the lowest memory </span>
<span id="t1g_188" class="t s5_188">address (</span><span id="t1h_188" class="t v0_188 s4_188">start_address</span><span id="t1i_188" class="t s5_188">), through to the highest-numbered register from the highest memory </span>
<span id="t1j_188" class="t s5_188">address (</span><span id="t1k_188" class="t v0_188 s4_188">end_address</span><span id="t1l_188" class="t s5_188">). </span>
<span id="t1m_188" class="t s5_188">For each of i=0 to 14, bit[i] in the register_list field of the instruction is 1 if Ri is in the list </span>
<span id="t1n_188" class="t s5_188">and 0 otherwise. If bits[15:0] are all zero, the result is </span><span id="t1o_188" class="t s7_188">UNPREDICTABLE</span><span id="t1p_188" class="t s5_188">. </span>
<span id="t1q_188" class="t v0_188 s4_188">^ </span><span id="t1r_188" class="t s5_188">For an </span><span id="t1s_188" class="t v0_188 s4_188">LDM </span><span id="t1t_188" class="t s5_188">instruction that does not load the PC, this indicates that User mode registers are </span>
<span id="t1u_188" class="t s5_188">to be loaded. </span>
<span id="t1v_188" class="t s3_188">Architecture version </span>
<span id="t1w_188" class="t s5_188">All. </span>
<span id="t1x_188" class="t s3_188">Exceptions </span>
<span id="t1y_188" class="t s5_188">Data Abort. </span>
<span id="t1z_188" class="t s8_188">31 </span><span id="t20_188" class="t s8_188">28 27 26 25 24 23 22 21 20 19 </span><span id="t21_188" class="t s8_188">16 15 14 </span><span id="t22_188" class="t s8_188">0 </span>
<span id="t23_188" class="t s5_188">cond </span><span id="t24_188" class="t s5_188">1 </span><span id="t25_188" class="t s5_188">0 </span><span id="t26_188" class="t s5_188">0 </span><span id="t27_188" class="t s5_188">P </span><span id="t28_188" class="t s5_188">U </span><span id="t29_188" class="t s5_188">1 </span><span id="t2a_188" class="t s5_188">0 </span><span id="t2b_188" class="t s5_188">1 </span><span id="t2c_188" class="t s5_188">Rn </span><span id="t2d_188" class="t s5_188">0 </span><span id="t2e_188" class="t s5_188">register_list </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
