WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1266197 cumulative IPC: 3.949 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1266197 cumulative IPC: 3.949 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 6535789 heartbeat IPC: 1.53 cumulative IPC: 0.9488 (Simulation time: 00 hr 02 min 13 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 5269593 cumulative IPC: 0.9488 (Simulation time: 00 hr 02 min 13 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 5269593 cumulative IPC: 0.9488 (Simulation time: 00 hr 02 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9488 instructions: 5000003 cycles: 5269593
CPU 0 Branch Prediction Accuracy: 95.73% MPKI: 3.856 Average ROB Occupancy at Mispredict: 263.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0408
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.76
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0498

LLC TOTAL        ACCESS:      73263 HIT:      14544 MISS:      58719
LLC LOAD         ACCESS:      58215 HIT:       4650 MISS:      53565
LLC RFO          ACCESS:       6773 HIT:       1908 MISS:       4865
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7914 HIT:       7912 MISS:          2
LLC TRANSLATION  ACCESS:        361 HIT:         74 MISS:        287
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 347.2 cycles
cpu0_DTLB TOTAL        ACCESS:     973372 HIT:     964683 MISS:       8689
cpu0_DTLB LOAD         ACCESS:     973372 HIT:     964683 MISS:       8689
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.29 cycles
cpu0_ITLB TOTAL        ACCESS:        804 HIT:        804 MISS:          0
cpu0_ITLB LOAD         ACCESS:        804 HIT:        804 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1162627 HIT:     452753 MISS:     709874
cpu0_L1D LOAD         ACCESS:    1090625 HIT:     410694 MISS:     679931
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      70998 HIT:      41564 MISS:      29434
cpu0_L1D TRANSLATION  ACCESS:       1004 HIT:        495 MISS:        509
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.23 cycles
cpu0_L1I TOTAL        ACCESS:        909 HIT:        907 MISS:          2
cpu0_L1I LOAD         ACCESS:        909 HIT:        907 MISS:          2
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 240.5 cycles
cpu0_L2C TOTAL        ACCESS:      81800 HIT:      16431 MISS:      65369
cpu0_L2C LOAD         ACCESS:      65899 HIT:       7684 MISS:      58215
cpu0_L2C RFO          ACCESS:       7059 HIT:        286 MISS:       6773
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       8350 HIT:       8330 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:        492 HIT:        131 MISS:        361
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 332.8 cycles
cpu0_STLB TOTAL        ACCESS:       3947 HIT:       2942 MISS:       1005
cpu0_STLB LOAD         ACCESS:       3947 HIT:       2942 MISS:       1005
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39371
  ROW_BUFFER_MISS:      19239
 AVG DBUS CONGESTED CYCLE: 3.902
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        775
  FULL:       3186
