#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20784c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2078650 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20692d0 .functor NOT 1, L_0x20da210, C4<0>, C4<0>, C4<0>;
L_0x20d9ff0 .functor XOR 2, L_0x20d9e90, L_0x20d9f50, C4<00>, C4<00>;
L_0x20da100 .functor XOR 2, L_0x20d9ff0, L_0x20da060, C4<00>, C4<00>;
v0x20d03e0_0 .net *"_ivl_10", 1 0, L_0x20da060;  1 drivers
v0x20d04e0_0 .net *"_ivl_12", 1 0, L_0x20da100;  1 drivers
v0x20d05c0_0 .net *"_ivl_2", 1 0, L_0x20d3750;  1 drivers
v0x20d0680_0 .net *"_ivl_4", 1 0, L_0x20d9e90;  1 drivers
v0x20d0760_0 .net *"_ivl_6", 1 0, L_0x20d9f50;  1 drivers
v0x20d0890_0 .net *"_ivl_8", 1 0, L_0x20d9ff0;  1 drivers
v0x20d0970_0 .net "a", 0 0, v0x20ca620_0;  1 drivers
v0x20d0a10_0 .net "b", 0 0, v0x20ca6c0_0;  1 drivers
v0x20d0ab0_0 .net "c", 0 0, v0x20ca760_0;  1 drivers
v0x20d0b50_0 .var "clk", 0 0;
v0x20d0bf0_0 .net "d", 0 0, v0x20ca8a0_0;  1 drivers
v0x20d0c90_0 .net "out_pos_dut", 0 0, L_0x20d9a80;  1 drivers
v0x20d0d30_0 .net "out_pos_ref", 0 0, L_0x20d2260;  1 drivers
v0x20d0dd0_0 .net "out_sop_dut", 0 0, L_0x20d6c90;  1 drivers
v0x20d0e70_0 .net "out_sop_ref", 0 0, L_0x20a4dd0;  1 drivers
v0x20d0f10_0 .var/2u "stats1", 223 0;
v0x20d0fb0_0 .var/2u "strobe", 0 0;
v0x20d1050_0 .net "tb_match", 0 0, L_0x20da210;  1 drivers
v0x20d1120_0 .net "tb_mismatch", 0 0, L_0x20692d0;  1 drivers
v0x20d11c0_0 .net "wavedrom_enable", 0 0, v0x20cab70_0;  1 drivers
v0x20d1290_0 .net "wavedrom_title", 511 0, v0x20cac10_0;  1 drivers
L_0x20d3750 .concat [ 1 1 0 0], L_0x20d2260, L_0x20a4dd0;
L_0x20d9e90 .concat [ 1 1 0 0], L_0x20d2260, L_0x20a4dd0;
L_0x20d9f50 .concat [ 1 1 0 0], L_0x20d9a80, L_0x20d6c90;
L_0x20da060 .concat [ 1 1 0 0], L_0x20d2260, L_0x20a4dd0;
L_0x20da210 .cmp/eeq 2, L_0x20d3750, L_0x20da100;
S_0x20787e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2078650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20696b0 .functor AND 1, v0x20ca760_0, v0x20ca8a0_0, C4<1>, C4<1>;
L_0x2069a90 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x2069e70 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x206a0f0 .functor AND 1, L_0x2069a90, L_0x2069e70, C4<1>, C4<1>;
L_0x2083160 .functor AND 1, L_0x206a0f0, v0x20ca760_0, C4<1>, C4<1>;
L_0x20a4dd0 .functor OR 1, L_0x20696b0, L_0x2083160, C4<0>, C4<0>;
L_0x20d16e0 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d1750 .functor OR 1, L_0x20d16e0, v0x20ca8a0_0, C4<0>, C4<0>;
L_0x20d1860 .functor AND 1, v0x20ca760_0, L_0x20d1750, C4<1>, C4<1>;
L_0x20d1920 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d19f0 .functor OR 1, L_0x20d1920, v0x20ca6c0_0, C4<0>, C4<0>;
L_0x20d1a60 .functor AND 1, L_0x20d1860, L_0x20d19f0, C4<1>, C4<1>;
L_0x20d1be0 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d1c50 .functor OR 1, L_0x20d1be0, v0x20ca8a0_0, C4<0>, C4<0>;
L_0x20d1b70 .functor AND 1, v0x20ca760_0, L_0x20d1c50, C4<1>, C4<1>;
L_0x20d1de0 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d1ee0 .functor OR 1, L_0x20d1de0, v0x20ca8a0_0, C4<0>, C4<0>;
L_0x20d1fa0 .functor AND 1, L_0x20d1b70, L_0x20d1ee0, C4<1>, C4<1>;
L_0x20d2150 .functor XNOR 1, L_0x20d1a60, L_0x20d1fa0, C4<0>, C4<0>;
v0x2068c00_0 .net *"_ivl_0", 0 0, L_0x20696b0;  1 drivers
v0x2069000_0 .net *"_ivl_12", 0 0, L_0x20d16e0;  1 drivers
v0x20693e0_0 .net *"_ivl_14", 0 0, L_0x20d1750;  1 drivers
v0x20697c0_0 .net *"_ivl_16", 0 0, L_0x20d1860;  1 drivers
v0x2069ba0_0 .net *"_ivl_18", 0 0, L_0x20d1920;  1 drivers
v0x2069f80_0 .net *"_ivl_2", 0 0, L_0x2069a90;  1 drivers
v0x206a200_0 .net *"_ivl_20", 0 0, L_0x20d19f0;  1 drivers
v0x20c8b90_0 .net *"_ivl_24", 0 0, L_0x20d1be0;  1 drivers
v0x20c8c70_0 .net *"_ivl_26", 0 0, L_0x20d1c50;  1 drivers
v0x20c8d50_0 .net *"_ivl_28", 0 0, L_0x20d1b70;  1 drivers
v0x20c8e30_0 .net *"_ivl_30", 0 0, L_0x20d1de0;  1 drivers
v0x20c8f10_0 .net *"_ivl_32", 0 0, L_0x20d1ee0;  1 drivers
v0x20c8ff0_0 .net *"_ivl_36", 0 0, L_0x20d2150;  1 drivers
L_0x7f3aecf10018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20c90b0_0 .net *"_ivl_38", 0 0, L_0x7f3aecf10018;  1 drivers
v0x20c9190_0 .net *"_ivl_4", 0 0, L_0x2069e70;  1 drivers
v0x20c9270_0 .net *"_ivl_6", 0 0, L_0x206a0f0;  1 drivers
v0x20c9350_0 .net *"_ivl_8", 0 0, L_0x2083160;  1 drivers
v0x20c9430_0 .net "a", 0 0, v0x20ca620_0;  alias, 1 drivers
v0x20c94f0_0 .net "b", 0 0, v0x20ca6c0_0;  alias, 1 drivers
v0x20c95b0_0 .net "c", 0 0, v0x20ca760_0;  alias, 1 drivers
v0x20c9670_0 .net "d", 0 0, v0x20ca8a0_0;  alias, 1 drivers
v0x20c9730_0 .net "out_pos", 0 0, L_0x20d2260;  alias, 1 drivers
v0x20c97f0_0 .net "out_sop", 0 0, L_0x20a4dd0;  alias, 1 drivers
v0x20c98b0_0 .net "pos0", 0 0, L_0x20d1a60;  1 drivers
v0x20c9970_0 .net "pos1", 0 0, L_0x20d1fa0;  1 drivers
L_0x20d2260 .functor MUXZ 1, L_0x7f3aecf10018, L_0x20d1a60, L_0x20d2150, C4<>;
S_0x20c9af0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2078650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20ca620_0 .var "a", 0 0;
v0x20ca6c0_0 .var "b", 0 0;
v0x20ca760_0 .var "c", 0 0;
v0x20ca800_0 .net "clk", 0 0, v0x20d0b50_0;  1 drivers
v0x20ca8a0_0 .var "d", 0 0;
v0x20ca990_0 .var/2u "fail", 0 0;
v0x20caa30_0 .var/2u "fail1", 0 0;
v0x20caad0_0 .net "tb_match", 0 0, L_0x20da210;  alias, 1 drivers
v0x20cab70_0 .var "wavedrom_enable", 0 0;
v0x20cac10_0 .var "wavedrom_title", 511 0;
E_0x2076e30/0 .event negedge, v0x20ca800_0;
E_0x2076e30/1 .event posedge, v0x20ca800_0;
E_0x2076e30 .event/or E_0x2076e30/0, E_0x2076e30/1;
S_0x20c9e20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20c9af0;
 .timescale -12 -12;
v0x20ca060_0 .var/2s "i", 31 0;
E_0x2076cd0 .event posedge, v0x20ca800_0;
S_0x20ca160 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20c9af0;
 .timescale -12 -12;
v0x20ca360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20ca440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20c9af0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20cadf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2078650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20d2410 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d24a0 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d2640 .functor AND 1, L_0x20d2410, L_0x20d24a0, C4<1>, C4<1>;
L_0x20d2750 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d2900 .functor AND 1, L_0x20d2640, L_0x20d2750, C4<1>, C4<1>;
L_0x20d2a10 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d2bd0 .functor AND 1, L_0x20d2900, L_0x20d2a10, C4<1>, C4<1>;
L_0x20d2ce0 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d2da0 .functor AND 1, v0x20ca620_0, L_0x20d2ce0, C4<1>, C4<1>;
L_0x20d2f70 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d3040 .functor AND 1, L_0x20d2da0, L_0x20d2f70, C4<1>, C4<1>;
L_0x20d3100 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d31e0 .functor AND 1, L_0x20d3040, L_0x20d3100, C4<1>, C4<1>;
L_0x20d32f0 .functor OR 1, L_0x20d2bd0, L_0x20d31e0, C4<0>, C4<0>;
L_0x20d3170 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d3480 .functor AND 1, L_0x20d3170, v0x20ca6c0_0, C4<1>, C4<1>;
L_0x20d35d0 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d3640 .functor AND 1, L_0x20d3480, L_0x20d35d0, C4<1>, C4<1>;
L_0x20d37f0 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3860 .functor AND 1, L_0x20d3640, L_0x20d37f0, C4<1>, C4<1>;
L_0x20d3a20 .functor OR 1, L_0x20d32f0, L_0x20d3860, C4<0>, C4<0>;
L_0x20d3b30 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d3c60 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3cd0 .functor AND 1, L_0x20d3b30, L_0x20d3c60, C4<1>, C4<1>;
L_0x20d3eb0 .functor AND 1, L_0x20d3cd0, v0x20ca760_0, C4<1>, C4<1>;
L_0x20d3f70 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d40c0 .functor AND 1, L_0x20d3eb0, L_0x20d3f70, C4<1>, C4<1>;
L_0x20d41d0 .functor OR 1, L_0x20d3a20, L_0x20d40c0, C4<0>, C4<0>;
L_0x20d43d0 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d4440 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d45b0 .functor AND 1, L_0x20d43d0, L_0x20d4440, C4<1>, C4<1>;
L_0x20d46c0 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d4840 .functor AND 1, L_0x20d45b0, L_0x20d46c0, C4<1>, C4<1>;
L_0x20d4950 .functor AND 1, L_0x20d4840, v0x20ca8a0_0, C4<1>, C4<1>;
L_0x20d4b30 .functor OR 1, L_0x20d41d0, L_0x20d4950, C4<0>, C4<0>;
L_0x20d4c40 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d4de0 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d4e50 .functor AND 1, L_0x20d4c40, L_0x20d4de0, C4<1>, C4<1>;
L_0x20d4cb0 .functor AND 1, L_0x20d4e50, v0x20ca760_0, C4<1>, C4<1>;
L_0x20d4d70 .functor AND 1, L_0x20d4cb0, v0x20ca8a0_0, C4<1>, C4<1>;
L_0x20d5240 .functor OR 1, L_0x20d4b30, L_0x20d4d70, C4<0>, C4<0>;
L_0x20d5350 .functor AND 1, v0x20ca620_0, v0x20ca6c0_0, C4<1>, C4<1>;
L_0x20d5520 .functor AND 1, L_0x20d5350, v0x20ca760_0, C4<1>, C4<1>;
L_0x20d55e0 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d57c0 .functor AND 1, L_0x20d5520, L_0x20d55e0, C4<1>, C4<1>;
L_0x20d58d0 .functor OR 1, L_0x20d5240, L_0x20d57c0, C4<0>, C4<0>;
L_0x20d5b60 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d5bd0 .functor AND 1, v0x20ca620_0, L_0x20d5b60, C4<1>, C4<1>;
L_0x20d5e20 .functor AND 1, L_0x20d5bd0, v0x20ca760_0, C4<1>, C4<1>;
L_0x20d5ee0 .functor AND 1, L_0x20d5e20, v0x20ca8a0_0, C4<1>, C4<1>;
L_0x20d6140 .functor OR 1, L_0x20d58d0, L_0x20d5ee0, C4<0>, C4<0>;
L_0x20d6250 .functor AND 1, v0x20ca620_0, v0x20ca6c0_0, C4<1>, C4<1>;
L_0x20d6470 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d66f0 .functor AND 1, L_0x20d6250, L_0x20d6470, C4<1>, C4<1>;
L_0x20d69c0 .functor AND 1, L_0x20d66f0, v0x20ca8a0_0, C4<1>, C4<1>;
L_0x20d6c90 .functor OR 1, L_0x20d6140, L_0x20d69c0, C4<0>, C4<0>;
L_0x20d6fc0 .functor NOT 1, v0x20ca620_0, C4<0>, C4<0>, C4<0>;
L_0x20d7240 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d7490 .functor OR 1, L_0x20d6fc0, L_0x20d7240, C4<0>, C4<0>;
L_0x20d75a0 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d7800 .functor OR 1, L_0x20d7490, L_0x20d75a0, C4<0>, C4<0>;
L_0x20d7910 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d7b80 .functor OR 1, L_0x20d7800, L_0x20d7910, C4<0>, C4<0>;
L_0x20d7c90 .functor OR 1, v0x20ca620_0, v0x20ca6c0_0, C4<0>, C4<0>;
L_0x20d7f10 .functor NOT 1, v0x20ca760_0, C4<0>, C4<0>, C4<0>;
L_0x20d7f80 .functor OR 1, L_0x20d7c90, L_0x20d7f10, C4<0>, C4<0>;
L_0x20d82b0 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d8320 .functor OR 1, L_0x20d7f80, L_0x20d82b0, C4<0>, C4<0>;
L_0x20d8660 .functor AND 1, L_0x20d7b80, L_0x20d8320, C4<1>, C4<1>;
L_0x20d8770 .functor NOT 1, v0x20ca6c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d8a20 .functor OR 1, v0x20ca620_0, L_0x20d8770, C4<0>, C4<0>;
L_0x20d8ae0 .functor OR 1, L_0x20d8a20, v0x20ca760_0, C4<0>, C4<0>;
L_0x20d8df0 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d8e60 .functor OR 1, L_0x20d8ae0, L_0x20d8df0, C4<0>, C4<0>;
L_0x20d91d0 .functor AND 1, L_0x20d8660, L_0x20d8e60, C4<1>, C4<1>;
L_0x20d92e0 .functor OR 1, v0x20ca620_0, v0x20ca6c0_0, C4<0>, C4<0>;
L_0x20d95c0 .functor OR 1, L_0x20d92e0, v0x20ca760_0, C4<0>, C4<0>;
L_0x20d9680 .functor NOT 1, v0x20ca8a0_0, C4<0>, C4<0>, C4<0>;
L_0x20d9970 .functor OR 1, L_0x20d95c0, L_0x20d9680, C4<0>, C4<0>;
L_0x20d9a80 .functor AND 1, L_0x20d91d0, L_0x20d9970, C4<1>, C4<1>;
v0x20cafb0_0 .net *"_ivl_0", 0 0, L_0x20d2410;  1 drivers
v0x20cb090_0 .net *"_ivl_10", 0 0, L_0x20d2a10;  1 drivers
v0x20cb170_0 .net *"_ivl_100", 0 0, L_0x20d6140;  1 drivers
v0x20cb260_0 .net *"_ivl_102", 0 0, L_0x20d6250;  1 drivers
v0x20cb340_0 .net *"_ivl_104", 0 0, L_0x20d6470;  1 drivers
v0x20cb470_0 .net *"_ivl_106", 0 0, L_0x20d66f0;  1 drivers
v0x20cb550_0 .net *"_ivl_108", 0 0, L_0x20d69c0;  1 drivers
v0x20cb630_0 .net *"_ivl_112", 0 0, L_0x20d6fc0;  1 drivers
v0x20cb710_0 .net *"_ivl_114", 0 0, L_0x20d7240;  1 drivers
v0x20cb880_0 .net *"_ivl_116", 0 0, L_0x20d7490;  1 drivers
v0x20cb960_0 .net *"_ivl_118", 0 0, L_0x20d75a0;  1 drivers
v0x20cba40_0 .net *"_ivl_12", 0 0, L_0x20d2bd0;  1 drivers
v0x20cbb20_0 .net *"_ivl_120", 0 0, L_0x20d7800;  1 drivers
v0x20cbc00_0 .net *"_ivl_122", 0 0, L_0x20d7910;  1 drivers
v0x20cbce0_0 .net *"_ivl_124", 0 0, L_0x20d7b80;  1 drivers
v0x20cbdc0_0 .net *"_ivl_126", 0 0, L_0x20d7c90;  1 drivers
v0x20cbea0_0 .net *"_ivl_128", 0 0, L_0x20d7f10;  1 drivers
v0x20cc090_0 .net *"_ivl_130", 0 0, L_0x20d7f80;  1 drivers
v0x20cc170_0 .net *"_ivl_132", 0 0, L_0x20d82b0;  1 drivers
v0x20cc250_0 .net *"_ivl_134", 0 0, L_0x20d8320;  1 drivers
v0x20cc330_0 .net *"_ivl_136", 0 0, L_0x20d8660;  1 drivers
v0x20cc410_0 .net *"_ivl_138", 0 0, L_0x20d8770;  1 drivers
v0x20cc4f0_0 .net *"_ivl_14", 0 0, L_0x20d2ce0;  1 drivers
v0x20cc5d0_0 .net *"_ivl_140", 0 0, L_0x20d8a20;  1 drivers
v0x20cc6b0_0 .net *"_ivl_142", 0 0, L_0x20d8ae0;  1 drivers
v0x20cc790_0 .net *"_ivl_144", 0 0, L_0x20d8df0;  1 drivers
v0x20cc870_0 .net *"_ivl_146", 0 0, L_0x20d8e60;  1 drivers
v0x20cc950_0 .net *"_ivl_148", 0 0, L_0x20d91d0;  1 drivers
v0x20cca30_0 .net *"_ivl_150", 0 0, L_0x20d92e0;  1 drivers
v0x20ccb10_0 .net *"_ivl_152", 0 0, L_0x20d95c0;  1 drivers
v0x20ccbf0_0 .net *"_ivl_154", 0 0, L_0x20d9680;  1 drivers
v0x20cccd0_0 .net *"_ivl_156", 0 0, L_0x20d9970;  1 drivers
v0x20ccdb0_0 .net *"_ivl_16", 0 0, L_0x20d2da0;  1 drivers
v0x20cd0a0_0 .net *"_ivl_18", 0 0, L_0x20d2f70;  1 drivers
v0x20cd180_0 .net *"_ivl_2", 0 0, L_0x20d24a0;  1 drivers
v0x20cd260_0 .net *"_ivl_20", 0 0, L_0x20d3040;  1 drivers
v0x20cd340_0 .net *"_ivl_22", 0 0, L_0x20d3100;  1 drivers
v0x20cd420_0 .net *"_ivl_24", 0 0, L_0x20d31e0;  1 drivers
v0x20cd500_0 .net *"_ivl_26", 0 0, L_0x20d32f0;  1 drivers
v0x20cd5e0_0 .net *"_ivl_28", 0 0, L_0x20d3170;  1 drivers
v0x20cd6c0_0 .net *"_ivl_30", 0 0, L_0x20d3480;  1 drivers
v0x20cd7a0_0 .net *"_ivl_32", 0 0, L_0x20d35d0;  1 drivers
v0x20cd880_0 .net *"_ivl_34", 0 0, L_0x20d3640;  1 drivers
v0x20cd960_0 .net *"_ivl_36", 0 0, L_0x20d37f0;  1 drivers
v0x20cda40_0 .net *"_ivl_38", 0 0, L_0x20d3860;  1 drivers
v0x20cdb20_0 .net *"_ivl_4", 0 0, L_0x20d2640;  1 drivers
v0x20cdc00_0 .net *"_ivl_40", 0 0, L_0x20d3a20;  1 drivers
v0x20cdce0_0 .net *"_ivl_42", 0 0, L_0x20d3b30;  1 drivers
v0x20cddc0_0 .net *"_ivl_44", 0 0, L_0x20d3c60;  1 drivers
v0x20cdea0_0 .net *"_ivl_46", 0 0, L_0x20d3cd0;  1 drivers
v0x20cdf80_0 .net *"_ivl_48", 0 0, L_0x20d3eb0;  1 drivers
v0x20ce060_0 .net *"_ivl_50", 0 0, L_0x20d3f70;  1 drivers
v0x20ce140_0 .net *"_ivl_52", 0 0, L_0x20d40c0;  1 drivers
v0x20ce220_0 .net *"_ivl_54", 0 0, L_0x20d41d0;  1 drivers
v0x20ce300_0 .net *"_ivl_56", 0 0, L_0x20d43d0;  1 drivers
v0x20ce3e0_0 .net *"_ivl_58", 0 0, L_0x20d4440;  1 drivers
v0x20ce4c0_0 .net *"_ivl_6", 0 0, L_0x20d2750;  1 drivers
v0x20ce5a0_0 .net *"_ivl_60", 0 0, L_0x20d45b0;  1 drivers
v0x20ce680_0 .net *"_ivl_62", 0 0, L_0x20d46c0;  1 drivers
v0x20ce760_0 .net *"_ivl_64", 0 0, L_0x20d4840;  1 drivers
v0x20ce840_0 .net *"_ivl_66", 0 0, L_0x20d4950;  1 drivers
v0x20ce920_0 .net *"_ivl_68", 0 0, L_0x20d4b30;  1 drivers
v0x20cea00_0 .net *"_ivl_70", 0 0, L_0x20d4c40;  1 drivers
v0x20ceae0_0 .net *"_ivl_72", 0 0, L_0x20d4de0;  1 drivers
v0x20cebc0_0 .net *"_ivl_74", 0 0, L_0x20d4e50;  1 drivers
v0x20cf0b0_0 .net *"_ivl_76", 0 0, L_0x20d4cb0;  1 drivers
v0x20cf190_0 .net *"_ivl_78", 0 0, L_0x20d4d70;  1 drivers
v0x20cf270_0 .net *"_ivl_8", 0 0, L_0x20d2900;  1 drivers
v0x20cf350_0 .net *"_ivl_80", 0 0, L_0x20d5240;  1 drivers
v0x20cf430_0 .net *"_ivl_82", 0 0, L_0x20d5350;  1 drivers
v0x20cf510_0 .net *"_ivl_84", 0 0, L_0x20d5520;  1 drivers
v0x20cf5f0_0 .net *"_ivl_86", 0 0, L_0x20d55e0;  1 drivers
v0x20cf6d0_0 .net *"_ivl_88", 0 0, L_0x20d57c0;  1 drivers
v0x20cf7b0_0 .net *"_ivl_90", 0 0, L_0x20d58d0;  1 drivers
v0x20cf890_0 .net *"_ivl_92", 0 0, L_0x20d5b60;  1 drivers
v0x20cf970_0 .net *"_ivl_94", 0 0, L_0x20d5bd0;  1 drivers
v0x20cfa50_0 .net *"_ivl_96", 0 0, L_0x20d5e20;  1 drivers
v0x20cfb30_0 .net *"_ivl_98", 0 0, L_0x20d5ee0;  1 drivers
v0x20cfc10_0 .net "a", 0 0, v0x20ca620_0;  alias, 1 drivers
v0x20cfcb0_0 .net "b", 0 0, v0x20ca6c0_0;  alias, 1 drivers
v0x20cfda0_0 .net "c", 0 0, v0x20ca760_0;  alias, 1 drivers
v0x20cfe90_0 .net "d", 0 0, v0x20ca8a0_0;  alias, 1 drivers
v0x20cff80_0 .net "out_pos", 0 0, L_0x20d9a80;  alias, 1 drivers
v0x20d0040_0 .net "out_sop", 0 0, L_0x20d6c90;  alias, 1 drivers
S_0x20d01c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2078650;
 .timescale -12 -12;
E_0x205e9f0 .event anyedge, v0x20d0fb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d0fb0_0;
    %nor/r;
    %assign/vec4 v0x20d0fb0_0, 0;
    %wait E_0x205e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20c9af0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ca990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20caa30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20c9af0;
T_4 ;
    %wait E_0x2076e30;
    %load/vec4 v0x20caad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ca990_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20c9af0;
T_5 ;
    %wait E_0x2076cd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %wait E_0x2076cd0;
    %load/vec4 v0x20ca990_0;
    %store/vec4 v0x20caa30_0, 0, 1;
    %fork t_1, S_0x20c9e20;
    %jmp t_0;
    .scope S_0x20c9e20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20ca060_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20ca060_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2076cd0;
    %load/vec4 v0x20ca060_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ca060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20ca060_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20c9af0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2076e30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20ca8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20ca6c0_0, 0;
    %assign/vec4 v0x20ca620_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20ca990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20caa30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2078650;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d0b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d0fb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2078650;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d0b50_0;
    %inv;
    %store/vec4 v0x20d0b50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2078650;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20ca800_0, v0x20d1120_0, v0x20d0970_0, v0x20d0a10_0, v0x20d0ab0_0, v0x20d0bf0_0, v0x20d0e70_0, v0x20d0dd0_0, v0x20d0d30_0, v0x20d0c90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2078650;
T_9 ;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2078650;
T_10 ;
    %wait E_0x2076e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d0f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
    %load/vec4 v0x20d1050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d0f10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20d0e70_0;
    %load/vec4 v0x20d0e70_0;
    %load/vec4 v0x20d0dd0_0;
    %xor;
    %load/vec4 v0x20d0e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20d0d30_0;
    %load/vec4 v0x20d0d30_0;
    %load/vec4 v0x20d0c90_0;
    %xor;
    %load/vec4 v0x20d0d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20d0f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d0f10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/ece241_2013_q2/iter4/response0/top_module.sv";
