{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670627040199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670627040203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:04:00 2022 " "Processing started: Fri Dec 09 18:04:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670627040203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627040203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectVGA -c projectVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectVGA -c projectVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627040204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670627040567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670627040567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "projectVGA.v(430) " "Verilog HDL information at projectVGA.v(430): always construct contains both blocking and non-blocking assignments" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 430 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670627048072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START projectVGA.v(105) " "Verilog HDL Declaration information at projectVGA.v(105): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670627048072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectvga.v 1 1 " "Found 1 design units, including 1 entities, in source file projectvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048074 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lfsr.v(4) " "Verilog HDL Declaration warning at lfsr.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670627048075 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 lfsr.v(9) " "Verilog HDL Expression warning at lfsr.v(9): truncated literal to match 8 bits" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670627048075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048075 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lfsr2.v(4) " "Verilog HDL Declaration warning at lfsr2.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670627048077 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 lfsr2.v(9) " "Verilog HDL Expression warning at lfsr2.v(9): truncated literal to match 8 bits" {  } { { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670627048077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr2.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr2 " "Found entity 1: lfsr2" {  } { { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048077 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lfsr3.v(4) " "Verilog HDL Declaration warning at lfsr3.v(4): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1670627048078 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 lfsr3.v(9) " "Verilog HDL Expression warning at lfsr3.v(9): truncated literal to match 8 bits" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1670627048078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr3.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr3 " "Found entity 1: lfsr3" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals " "Found entity 1: three_decimal_vals" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals_score.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_score " "Found entity 1: three_decimal_vals_score" {  } { { "three_decimal_vals_score.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectVGA " "Elaborating entity \"projectVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670627048194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shoot_cond projectVGA.v(61) " "Verilog HDL or VHDL warning at projectVGA.v(61): object \"shoot_cond\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_y_next projectVGA.v(114) " "Verilog HDL or VHDL warning at projectVGA.v(114): object \"car_y_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_y_delta_next projectVGA.v(120) " "Verilog HDL or VHDL warning at projectVGA.v(120): object \"car_y_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car_y_b projectVGA.v(123) " "Verilog HDL or VHDL warning at projectVGA.v(123): object \"car_y_b\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_1_x_next projectVGA.v(130) " "Verilog HDL or VHDL warning at projectVGA.v(130): object \"obstacle_1_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_1_x_delta_next projectVGA.v(136) " "Verilog HDL or VHDL warning at projectVGA.v(136): object \"obstacle_1_x_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_1_x_r projectVGA.v(138) " "Verilog HDL or VHDL warning at projectVGA.v(138): object \"obstacle_1_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_2_x_next projectVGA.v(146) " "Verilog HDL or VHDL warning at projectVGA.v(146): object \"obstacle_2_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_2_x_delta_next projectVGA.v(152) " "Verilog HDL or VHDL warning at projectVGA.v(152): object \"obstacle_2_x_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_2_x_r projectVGA.v(154) " "Verilog HDL or VHDL warning at projectVGA.v(154): object \"obstacle_2_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_3_x_next projectVGA.v(162) " "Verilog HDL or VHDL warning at projectVGA.v(162): object \"obstacle_3_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_3_x_delta_next projectVGA.v(168) " "Verilog HDL or VHDL warning at projectVGA.v(168): object \"obstacle_3_x_delta_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obstacle_3_x_r projectVGA.v(170) " "Verilog HDL or VHDL warning at projectVGA.v(170): object \"obstacle_3_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_x_next projectVGA.v(178) " "Verilog HDL or VHDL warning at projectVGA.v(178): object \"bullet_x_next\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_x_r projectVGA.v(186) " "Verilog HDL or VHDL warning at projectVGA.v(186): object \"bullet_x_r\" assigned a value but never read" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projectVGA.v(111) " "Verilog HDL assignment warning at projectVGA.v(111): truncated value with size 32 to match size of target (1)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(502) " "Verilog HDL assignment warning at projectVGA.v(502): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(503) " "Verilog HDL assignment warning at projectVGA.v(503): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(528) " "Verilog HDL assignment warning at projectVGA.v(528): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(529) " "Verilog HDL assignment warning at projectVGA.v(529): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(575) " "Verilog HDL assignment warning at projectVGA.v(575): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(576) " "Verilog HDL assignment warning at projectVGA.v(576): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(607) " "Verilog HDL assignment warning at projectVGA.v(607): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(608) " "Verilog HDL assignment warning at projectVGA.v(608): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048222 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(639) " "Verilog HDL assignment warning at projectVGA.v(639): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(640) " "Verilog HDL assignment warning at projectVGA.v(640): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(671) " "Verilog HDL assignment warning at projectVGA.v(671): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(672) " "Verilog HDL assignment warning at projectVGA.v(672): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 projectVGA.v(897) " "Verilog HDL assignment warning at projectVGA.v(897): truncated value with size 64 to match size of target (9)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 projectVGA.v(898) " "Verilog HDL assignment warning at projectVGA.v(898): truncated value with size 64 to match size of target (8)" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projectVGA.v(483) " "Verilog HDL Case Statement information at projectVGA.v(483): all case item expressions in this case statement are onehot" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 483 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done projectVGA.v(25) " "Output port \"done\" at projectVGA.v(25) has no driver" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670627048223 "|projectVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:my_lfsr_1 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:my_lfsr_1\"" {  } { { "projectVGA.v" "my_lfsr_1" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048224 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rand lfsr.v(6) " "Verilog HDL Always Construct warning at lfsr.v(6): inferring latch(es) for variable \"rand\", which holds its previous value in one or more paths through the always construct" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670627048224 "|projectVGA|lfsr:my_lfsr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand\[2\] lfsr.v(6) " "Inferred latch for \"rand\[2\]\" at lfsr.v(6)" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048224 "|projectVGA|lfsr:my_lfsr_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand\[3\] lfsr.v(6) " "Inferred latch for \"rand\[3\]\" at lfsr.v(6)" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048224 "|projectVGA|lfsr:my_lfsr_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr2 lfsr2:my_lfsr_2 " "Elaborating entity \"lfsr2\" for hierarchy \"lfsr2:my_lfsr_2\"" {  } { { "projectVGA.v" "my_lfsr_2" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr3 lfsr3:my_lfsr_3 " "Elaborating entity \"lfsr3\" for hierarchy \"lfsr3:my_lfsr_3\"" {  } { { "projectVGA.v" "my_lfsr_3" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048226 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rand lfsr3.v(6) " "Verilog HDL Always Construct warning at lfsr3.v(6): inferring latch(es) for variable \"rand\", which holds its previous value in one or more paths through the always construct" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670627048226 "|projectVGA|lfsr3:my_lfsr_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand\[2\] lfsr3.v(6) " "Inferred latch for \"rand\[2\]\" at lfsr3.v(6)" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048226 "|projectVGA|lfsr3:my_lfsr_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand\[3\] lfsr3.v(6) " "Inferred latch for \"rand\[3\]\" at lfsr3.v(6)" {  } { { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048226 "|projectVGA|lfsr3:my_lfsr_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals three_decimal_vals:my_three " "Elaborating entity \"three_decimal_vals\" for hierarchy \"three_decimal_vals:my_three\"" {  } { { "projectVGA.v" "my_three" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals.v(14) " "Verilog HDL assignment warning at three_decimal_vals.v(14): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048227 "|projectVGA|three_decimal_vals:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals.v(15) " "Verilog HDL assignment warning at three_decimal_vals.v(15): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048227 "|projectVGA|three_decimal_vals:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals.v(16) " "Verilog HDL assignment warning at three_decimal_vals.v(16): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048227 "|projectVGA|three_decimal_vals:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals:my_three\|seven_segment:seven_segment_one_digit " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals:my_three\|seven_segment:seven_segment_one_digit\"" {  } { { "three_decimal_vals.v" "seven_segment_one_digit" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals_score three_decimal_vals_score:my_three_score " "Elaborating entity \"three_decimal_vals_score\" for hierarchy \"three_decimal_vals_score:my_three_score\"" {  } { { "projectVGA.v" "my_three_score" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_score.v(12) " "Verilog HDL assignment warning at three_decimal_vals_score.v(12): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_score.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048229 "|projectVGA|three_decimal_vals_score:my_three_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_score.v(13) " "Verilog HDL assignment warning at three_decimal_vals_score.v(13): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_score.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670627048229 "|projectVGA|three_decimal_vals_score:my_three_score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:my_vga " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:my_vga\"" {  } { { "projectVGA.v" "my_vga" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:my_vga\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:my_vga\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:my_vga\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:my_vga\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:my_vga\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:my_vga\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:my_vga\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048265 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670627048265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhg1 " "Found entity 1: altsyncram_vhg1" {  } { { "db/altsyncram_vhg1.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhg1 vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated " "Elaborating entity \"altsyncram_vhg1\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_vhg1.tdf" "decode2" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_vhg1.tdf" "rden_decode_b" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627048416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627048416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_adapter:my_vga\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_vhg1.tdf" "mux3" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/altsyncram_vhg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:my_vga\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:my_vga\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627048453 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670627048453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:my_vga\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:my_vga\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627048454 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals:my_three\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals:my_three\|Mod0\"" {  } { { "three_decimal_vals.v" "Mod0" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627061383 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals:my_three\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals:my_three\|Div0\"" {  } { { "three_decimal_vals.v" "Div0" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627061383 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals:my_three\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals:my_three\|Div1\"" {  } { { "three_decimal_vals.v" "Div1" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627061383 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_score:my_three_score\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_score:my_three_score\|Mod0\"" {  } { { "three_decimal_vals_score.v" "Mod0" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627061383 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_score:my_three_score\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_score:my_three_score\|Div0\"" {  } { { "three_decimal_vals_score.v" "Div0" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals_score.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627061383 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670627061383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals:my_three\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"three_decimal_vals:my_three\|lpm_divide:Mod0\"" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627061417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals:my_three\|lpm_divide:Mod0 " "Instantiated megafunction \"three_decimal_vals:my_three\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061417 ""}  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670627061417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals:my_three\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"three_decimal_vals:my_three\|lpm_divide:Div0\"" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627061550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals:my_three\|lpm_divide:Div0 " "Instantiated megafunction \"three_decimal_vals:my_three\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061550 ""}  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670627061550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals:my_three\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"three_decimal_vals:my_three\|lpm_divide:Div1\"" {  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627061589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals:my_three\|lpm_divide:Div1 " "Instantiated megafunction \"three_decimal_vals:my_three\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670627061589 ""}  } { { "three_decimal_vals.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/three_decimal_vals.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670627061589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670627061645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627061645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670627062368 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lfsr.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr.v" 11 -1 0 } } { "lfsr2.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr2.v" 11 -1 0 } } { "lfsr3.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/lfsr3.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670627062584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670627062584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670627065287 "|projectVGA|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670627065287 "|projectVGA|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_dig2\[5\] GND " "Pin \"seg7_dig2\[5\]\" is stuck at GND" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670627065287 "|projectVGA|seg7_dig2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670627065287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670627065550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670627068662 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "init_obstacle_3_imageX\[6\]~34 " "Logic cell \"init_obstacle_3_imageX\[6\]~34\"" {  } { { "projectVGA.v" "init_obstacle_3_imageX\[6\]~34" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 483 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627068699 ""} { "Info" "ISCL_SCL_CELL_NAME" "init_obstacle_3_imageX\[5\]~36 " "Logic cell \"init_obstacle_3_imageX\[5\]~36\"" {  } { { "projectVGA.v" "init_obstacle_3_imageX\[5\]~36" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 483 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627068699 ""} { "Info" "ISCL_SCL_CELL_NAME" "init_obstacle_3_imageX\[4\]~38 " "Logic cell \"init_obstacle_3_imageX\[4\]~38\"" {  } { { "projectVGA.v" "init_obstacle_3_imageX\[4\]~38" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 483 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627068699 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1670627068699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/output_files/projectVGA.map.smsg " "Generated suppressed messages file C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/output_files/projectVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627068863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670627069387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670627069387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "plot " "No output dependent on input pin \"plot\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627069896 "|projectVGA|plot"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shoot " "No output dependent on input pin \"shoot\"" {  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670627069896 "|projectVGA|shoot"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670627069896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12576 " "Implemented 12576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670627069897 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670627069897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12467 " "Implemented 12467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670627069897 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670627069897 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670627069897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670627069897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670627069944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 18:04:29 2022 " "Processing ended: Fri Dec 09 18:04:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670627069944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670627069944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670627069944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670627069944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670627071131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670627071136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:04:30 2022 " "Processing started: Fri Dec 09 18:04:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670627071136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670627071136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projectVGA -c projectVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projectVGA -c projectVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670627071136 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670627071243 ""}
{ "Info" "0" "" "Project  = projectVGA" {  } {  } 0 0 "Project  = projectVGA" 0 0 "Fitter" 0 0 1670627071243 ""}
{ "Info" "0" "" "Revision = projectVGA" {  } {  } 0 0 "Revision = projectVGA" 0 0 "Fitter" 0 0 1670627071243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670627071408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670627071408 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projectVGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projectVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670627071481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670627071532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670627071532 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1670627071586 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1670627071586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670627071863 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670627071869 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670627072073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670627072073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 27832 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670627072127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 27834 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670627072127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 27836 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670627072127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 27838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670627072127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 27840 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670627072127 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670627072127 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670627072133 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670627073501 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 78 " "No exact pin location assignment(s) for 28 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670627074301 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projectVGA.sdc " "Synopsys Design Constraints File file not found: 'projectVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670627075364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670627075365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670627075377 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670627075381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670627075443 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1670627075444 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670627075445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670627076062 ""}  } { { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 27821 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670627076062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670627076062 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670627076062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670627076940 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670627076946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670627076946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670627076954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670627076963 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670627076973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670627076973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670627076978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670627077290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670627077297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670627077297 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 1 27 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 1 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670627077309 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670627077309 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670627077309 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 57 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 68 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 63 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670627077310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670627077310 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670627077310 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|pll clk\[0\] VGA_CLK~output " "PLL \"vga_adapter:my_vga\|vga_pll:mypll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "vga_adapter/vga_pll.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_pll.v" 53 0 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/vga_adapter/vga_adapter.v" 232 0 0 } } { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 45 0 0 } } { "projectVGA.v" "" { Text "C:/Users/tacketle/Downloads/projectVGA-20221209T160752Z-001/projectVGA/projectVGA.v" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1670627077394 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670627078809 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670627078826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670627081305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670627082928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670627083014 ""}
