{
  "module_name": "dcn10_resource.c",
  "hash_id": "b8d99741fc2d7b158cf79b3843d6c0c7583e8793d9c6b4ba4f4d3fd3d5e98530",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c",
  "human_readable_source": " \n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn10_init.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn10_resource.h\"\n#include \"dcn10_ipp.h\"\n#include \"dcn10_mpc.h\"\n#include \"irq/dcn10/irq_service_dcn10.h\"\n#include \"dcn10_dpp.h\"\n#include \"dcn10_optc.h\"\n#include \"dcn10_hw_sequencer.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn10_opp.h\"\n#include \"dcn10_link_encoder.h\"\n#include \"dcn10_stream_encoder.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"dce112/dce112_resource.h\"\n#include \"dcn10_hubp.h\"\n#include \"dcn10_hubbub.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n#include \"soc15_hw_ip.h\"\n#include \"vega10_ip_offset.h\"\n\n#include \"dcn/dcn_1_0_offset.h\"\n#include \"dcn/dcn_1_0_sh_mask.h\"\n\n#include \"nbio/nbio_7_0_offset.h\"\n\n#include \"mmhub/mmhub_9_1_offset.h\"\n#include \"mmhub/mmhub_9_1_sh_mask.h\"\n\n#include \"reg_helper.h\"\n#include \"dce/dce_abm.h\"\n#include \"dce/dce_dmcu.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n\n#ifndef mmDP0_DP_DPHY_INTERNAL_CTRL\n\t#define mmDP0_DP_DPHY_INTERNAL_CTRL\t\t0x210f\n\t#define mmDP0_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP1_DP_DPHY_INTERNAL_CTRL\t\t0x220f\n\t#define mmDP1_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP2_DP_DPHY_INTERNAL_CTRL\t\t0x230f\n\t#define mmDP2_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP3_DP_DPHY_INTERNAL_CTRL\t\t0x240f\n\t#define mmDP3_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP4_DP_DPHY_INTERNAL_CTRL\t\t0x250f\n\t#define mmDP4_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP5_DP_DPHY_INTERNAL_CTRL\t\t0x260f\n\t#define mmDP5_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP6_DP_DPHY_INTERNAL_CTRL\t\t0x270f\n\t#define mmDP6_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n#endif\n\n\nenum dcn10_clk_src_array_id {\n\tDCN10_CLK_SRC_PLL0,\n\tDCN10_CLK_SRC_PLL1,\n\tDCN10_CLK_SRC_PLL2,\n\tDCN10_CLK_SRC_PLL3,\n\tDCN10_CLK_SRC_TOTAL,\n\tDCN101_CLK_SRC_TOTAL = DCN10_CLK_SRC_PLL3\n};\n\n \n\n \n#define BASE_INNER(seg) \\\n\tDCE_BASE__INST0_SEG ## seg\n\n#define BASE(seg) \\\n\tBASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## reg_name ## 0 ## _ ## block ## id ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name ## 0 ## _ ## block ## id\n\n \n#define SFRB(field_name, reg_name, bitfield, post_fix)\\\n\t.field_name = reg_name ## __ ## bitfield ## post_fix\n\n \n#define NBIO_BASE_INNER(seg) \\\n\tNBIF_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n \n#define MMHUB_BASE_INNER(seg) \\\n\tMMHUB_BASE__INST0_SEG ## seg\n\n#define MMHUB_BASE(seg) \\\n\tMMHUB_BASE_INNER(seg)\n\n#define MMHUB_SR(reg_name)\\\n\t\t.reg_name = MMHUB_BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n \n\n\nstatic const struct dce_dmcu_registers dmcu_regs = {\n\t\tDMCU_DCN10_REG_LIST()\n};\n\nstatic const struct dce_dmcu_shift dmcu_shift = {\n\t\tDMCU_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dce_dmcu_mask dmcu_mask = {\n\t\tDMCU_MASK_SH_LIST_DCN10(_MASK)\n};\n\nstatic const struct dce_abm_registers abm_regs = {\n\t\tABM_DCN10_REG_LIST(0)\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN10(_MASK)\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_DCN_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2),\n\tstream_enc_regs(3),\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN10(_MASK)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\t\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n#define aux_regs(id)\\\n[id] = {\\\n\tAUX_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n\t\taux_regs(2),\n\t\taux_regs(3)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3)\n};\n\n#define link_regs(id)\\\n[id] = {\\\n\tLE_DCN10_REG_LIST(id), \\\n\tSRI(DP_DPHY_INTERNAL_CTRL, DP, id) \\\n}\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0),\n\tlink_regs(1),\n\tlink_regs(2),\n\tlink_regs(3)\n};\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\t\tLINK_ENCODER_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\t\tLINK_ENCODER_MASK_SH_LIST_DCN10(_MASK)\n};\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t{ DCN_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCN10_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCN10_AUX_MASK_SH_LIST(_MASK)\n};\n\n#define ipp_regs(id)\\\n[id] = {\\\n\tIPP_REG_LIST_DCN10(id),\\\n}\n\nstatic const struct dcn10_ipp_registers ipp_regs[] = {\n\tipp_regs(0),\n\tipp_regs(1),\n\tipp_regs(2),\n\tipp_regs(3),\n};\n\nstatic const struct dcn10_ipp_shift ipp_shift = {\n\t\tIPP_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dcn10_ipp_mask ipp_mask = {\n\t\tIPP_MASK_SH_LIST_DCN10(_MASK),\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN10(id),\\\n}\n\nstatic const struct dcn10_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3),\n};\n\nstatic const struct dcn10_opp_shift opp_shift = {\n\t\tOPP_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dcn10_opp_mask opp_mask = {\n\t\tOPP_MASK_SH_LIST_DCN10(_MASK),\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST(id), \\\n\t.AUX_RESET_MASK = 0 \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4),\n\t\taux_engine_regs(5)\n};\n\n#define tf_regs(id)\\\n[id] = {\\\n\tTF_REG_LIST_DCN10(id),\\\n}\n\nstatic const struct dcn_dpp_registers tf_regs[] = {\n\ttf_regs(0),\n\ttf_regs(1),\n\ttf_regs(2),\n\ttf_regs(3),\n};\n\nstatic const struct dcn_dpp_shift tf_shift = {\n\tTF_REG_LIST_SH_MASK_DCN10(__SHIFT),\n\tTF_DEBUG_REG_LIST_SH_DCN10\n\n};\n\nstatic const struct dcn_dpp_mask tf_mask = {\n\tTF_REG_LIST_SH_MASK_DCN10(_MASK),\n\tTF_DEBUG_REG_LIST_MASK_DCN10\n};\n\nstatic const struct dcn_mpc_registers mpc_regs = {\n\t\tMPC_COMMON_REG_LIST_DCN1_0(0),\n\t\tMPC_COMMON_REG_LIST_DCN1_0(1),\n\t\tMPC_COMMON_REG_LIST_DCN1_0(2),\n\t\tMPC_COMMON_REG_LIST_DCN1_0(3),\n\t\tMPC_OUT_MUX_COMMON_REG_LIST_DCN1_0(0),\n\t\tMPC_OUT_MUX_COMMON_REG_LIST_DCN1_0(1),\n\t\tMPC_OUT_MUX_COMMON_REG_LIST_DCN1_0(2),\n\t\tMPC_OUT_MUX_COMMON_REG_LIST_DCN1_0(3)\n};\n\nstatic const struct dcn_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(__SHIFT),\\\n\tSFRB(CUR_VUPDATE_LOCK_SET, CUR0_VUPDATE_LOCK_SET0, CUR0_VUPDATE_LOCK_SET, __SHIFT)\n};\n\nstatic const struct dcn_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(_MASK),\\\n\tSFRB(CUR_VUPDATE_LOCK_SET, CUR0_VUPDATE_LOCK_SET0, CUR0_VUPDATE_LOCK_SET, _MASK)\n};\n\n#define tg_regs(id)\\\n[id] = {TG_COMMON_REG_LIST_DCN1_0(id)}\n\nstatic const struct dcn_optc_registers tg_regs[] = {\n\ttg_regs(0),\n\ttg_regs(1),\n\ttg_regs(2),\n\ttg_regs(3),\n};\n\nstatic const struct dcn_optc_shift tg_shift = {\n\tTG_COMMON_MASK_SH_LIST_DCN1_0(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask tg_mask = {\n\tTG_COMMON_MASK_SH_LIST_DCN1_0(_MASK)\n};\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\n#define hubp_regs(id)\\\n[id] = {\\\n\tHUBP_REG_LIST_DCN10(id)\\\n}\n\nstatic const struct dcn_mi_registers hubp_regs[] = {\n\thubp_regs(0),\n\thubp_regs(1),\n\thubp_regs(2),\n\thubp_regs(3),\n};\n\nstatic const struct dcn_mi_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dcn_mi_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN10(_MASK)\n};\n\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN10(0)\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN10(_MASK)\n};\n\nstatic int map_transmitter_id_to_phy_instance(\n\tenum transmitter transmitter)\n{\n\tswitch (transmitter) {\n\tcase TRANSMITTER_UNIPHY_A:\n\t\treturn 0;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_B:\n\t\treturn 1;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_C:\n\t\treturn 2;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_D:\n\t\treturn 3;\n\tbreak;\n\tdefault:\n\t\tASSERT(0);\n\t\treturn 0;\n\t}\n}\n\n#define clk_src_regs(index, pllid)\\\n[index] = {\\\n\tCS_COMMON_REG_LIST_DCN1_0(index, pllid),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0, A),\n\tclk_src_regs(1, B),\n\tclk_src_regs(2, C),\n\tclk_src_regs(3, D)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN1_0(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN1_0(_MASK)\n};\n\nstatic const struct resource_caps res_cap = {\n\t\t.num_timing_generator = 4,\n\t\t.num_opp = 4,\n\t\t.num_video_plane = 4,\n\t\t.num_audio = 4,\n\t\t.num_stream_encoder = 4,\n\t\t.num_pll = 4,\n\t\t.num_ddc = 4,\n};\n\nstatic const struct resource_caps rv2_res_cap = {\n\t\t.num_timing_generator = 3,\n\t\t.num_opp = 3,\n\t\t.num_video_plane = 3,\n\t\t.num_audio = 3,\n\t\t.num_stream_encoder = 3,\n\t\t.num_pll = 3,\n\t\t.num_ddc = 4,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = true,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = true\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 1\n\t},\n\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 250,\n\t\t\t.nv12 = 250,\n\t\t\t.fp16 = 1\n\t}\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t\t.sanity_checks = true,\n\t\t.disable_dmcu = false,\n\t\t.force_abm_enable = false,\n\t\t.timing_trace = false,\n\t\t.clock_trace = true,\n\n\t\t \n\t\t.min_disp_clk_khz = 100000,\n\n\t\t.disable_pplib_clock_request = false,\n\t\t.disable_pplib_wm_range = false,\n\t\t.pplib_wm_report_mode = WM_REPORT_DEFAULT,\n\t\t.pipe_split_policy = MPC_SPLIT_DYNAMIC,\n\t\t.force_single_disp_pipe_split = true,\n\t\t.disable_dcc = DCC_ENABLE,\n\t\t.voltage_align_fclk = true,\n\t\t.disable_stereo_support = true,\n\t\t.vsr_support = true,\n\t\t.performance_trace = false,\n\t\t.az_endpoint_mute_only = true,\n\t\t.recovery_enabled = false,  \n\t\t.max_downscale_src_width = 3840,\n\t\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t\t.enable_legacy_fast_update = true,\n};\n\nstatic const struct dc_debug_options debug_defaults_diags = {\n\t\t.disable_dmcu = false,\n\t\t.force_abm_enable = false,\n\t\t.timing_trace = true,\n\t\t.clock_trace = true,\n\t\t.disable_stutter = true,\n\t\t.disable_pplib_clock_request = true,\n\t\t.disable_pplib_wm_range = true,\n\t\t.underflow_assert_delay_us = 0xFFFFFFFF,\n};\n\nstatic void dcn10_dpp_destroy(struct dpp **dpp)\n{\n\tkfree(TO_DCN10_DPP(*dpp));\n\t*dpp = NULL;\n}\n\nstatic struct dpp *dcn10_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn10_dpp *dpp =\n\t\tkzalloc(sizeof(struct dcn10_dpp), GFP_KERNEL);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tdpp1_construct(dpp, ctx, inst,\n\t\t       &tf_regs[inst], &tf_shift, &tf_mask);\n\treturn &dpp->base;\n}\n\nstatic struct input_pixel_processor *dcn10_ipp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn10_ipp *ipp =\n\t\tkzalloc(sizeof(struct dcn10_ipp), GFP_KERNEL);\n\n\tif (!ipp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn10_ipp_construct(ipp, ctx, inst,\n\t\t\t&ipp_regs[inst], &ipp_shift, &ipp_mask);\n\treturn &ipp->base;\n}\n\n\nstatic struct output_pixel_processor *dcn10_opp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn10_opp *opp =\n\t\tkzalloc(sizeof(struct dcn10_opp), GFP_KERNEL);\n\n\tif (!opp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn10_opp_construct(opp, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct dce_aux *dcn10_aux_engine_create(struct dc_context *ctx,\n\t\t\t\t\t       uint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n\t\ti2c_inst_regs(6),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCE110(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCE110(_MASK)\n};\n\nstatic struct dce_i2c_hw *dcn10_i2c_hw_create(struct dc_context *ctx,\n\t\t\t\t\t      uint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn1_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\nstatic struct mpc *dcn10_mpc_create(struct dc_context *ctx)\n{\n\tstruct dcn10_mpc *mpc10 = kzalloc(sizeof(struct dcn10_mpc),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!mpc10)\n\t\treturn NULL;\n\n\tdcn10_mpc_construct(mpc10, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\t4);\n\n\treturn &mpc10->base;\n}\n\nstatic struct hubbub *dcn10_hubbub_create(struct dc_context *ctx)\n{\n\tstruct dcn10_hubbub *dcn10_hubbub = kzalloc(sizeof(struct dcn10_hubbub),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!dcn10_hubbub)\n\t\treturn NULL;\n\n\thubbub1_construct(&dcn10_hubbub->base, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask);\n\n\treturn &dcn10_hubbub->base;\n}\n\nstatic struct timing_generator *dcn10_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_KERNEL);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &tg_regs[instance];\n\ttgn10->tg_shift = &tg_shift;\n\ttgn10->tg_mask = &tg_mask;\n\n\tdcn10_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\nstatic struct link_encoder *dcn10_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn10_link_encoder *enc10 =\n\t\tkzalloc(sizeof(struct dcn10_link_encoder), GFP_KERNEL);\n\tint link_regs_id;\n\n\tif (!enc10)\n\t\treturn NULL;\n\n\tlink_regs_id =\n\t\tmap_transmitter_id_to_phy_instance(enc_init_data->transmitter);\n\n\tdcn10_link_encoder_construct(enc10,\n\t\t\t\t      enc_init_data,\n\t\t\t\t      &link_enc_feature,\n\t\t\t\t      &link_enc_regs[link_regs_id],\n\t\t\t\t      &link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t\t      &link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t\t      &le_shift,\n\t\t\t\t      &le_mask);\n\n\treturn &enc10->base;\n}\n\nstatic struct panel_cntl *dcn10_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl,\n\t\t\tinit_data,\n\t\t\t&panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift,\n\t\t\t&panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic struct clock_source *dcn10_clock_source_create(\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bios,\n\tenum clock_source_id id,\n\tconst struct dce110_clk_src_regs *regs,\n\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dce112_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX),\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n}\n\nstatic struct audio *create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct stream_encoder *dcn10_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1 =\n\t\tkzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\n\tif (!enc1)\n\t\treturn NULL;\n\n\tdcn10_stream_encoder_construct(enc1, ctx, ctx->dc_bios, eng_id,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\treturn &enc1->base;\n}\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN1_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN1_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN1_MASK_SH_LIST(_MASK)\n};\n\nstatic struct dce_hwseq *dcn10_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t\thws->wa.DEGVIDCN10_253 = true;\n\t\thws->wa.false_optc_underflow = true;\n\t\thws->wa.DEGVIDCN10_254 = true;\n\n\t\tif ((ctx->asic_id.chip_family == FAMILY_RV) &&\n\t\t\tASICREV_IS_RAVEN2(ctx->asic_id.hw_internal_rev))\n\t\t\tswitch (ctx->asic_id.pci_revision_id) {\n\t\t\tcase PRID_POLLOCK_94:\n\t\t\tcase PRID_POLLOCK_95:\n\t\t\tcase PRID_POLLOCK_E9:\n\t\t\tcase PRID_POLLOCK_EA:\n\t\t\tcase PRID_POLLOCK_EB:\n\t\t\t\thws->wa.wait_hubpret_read_start_during_mpo_transition = true;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\thws->wa.wait_hubpret_read_start_during_mpo_transition = false;\n\t\t\t\tbreak;\n\t\t\t}\n\t}\n\treturn hws;\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = create_audio,\n\t.create_stream_encoder = dcn10_stream_encoder_create,\n\t.create_hwseq = dcn10_hwseq_create,\n};\n\nstatic void dcn10_clock_source_destroy(struct clock_source **clk_src)\n{\n\tkfree(TO_DCE110_CLK_SRC(*clk_src));\n\t*clk_src = NULL;\n}\n\nstatic struct pp_smu_funcs *dcn10_pp_smu_create(struct dc_context *ctx)\n{\n\tstruct pp_smu_funcs *pp_smu = kzalloc(sizeof(*pp_smu), GFP_KERNEL);\n\n\tif (!pp_smu)\n\t\treturn pp_smu;\n\n\tdm_pp_get_funcs(ctx, pp_smu);\n\treturn pp_smu;\n}\n\nstatic void dcn10_resource_destruct(struct dcn10_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN10_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\n\tkfree(pool->base.hubbub);\n\tpool->base.hubbub = NULL;\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn10_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN10_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL) {\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t\t}\n\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tkfree(pool->base.hw_i2cs[i]);\n\t\tpool->base.hw_i2cs[i] = NULL;\n\t\tkfree(pool->base.sw_i2cs[i]);\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn10_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn10_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\tif (pool->base.abm != NULL)\n\t\tdce_abm_destroy(&pool->base.abm);\n\n\tif (pool->base.dmcu != NULL)\n\t\tdce_dmcu_destroy(&pool->base.dmcu);\n\n\tkfree(pool->base.pp_smu);\n}\n\nstatic struct hubp *dcn10_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn10_hubp *hubp1 =\n\t\tkzalloc(sizeof(struct dcn10_hubp), GFP_KERNEL);\n\n\tif (!hubp1)\n\t\treturn NULL;\n\n\tdcn10_hubp_construct(hubp1, ctx, inst,\n\t\t\t     &hubp_regs[inst], &hubp_shift, &hubp_mask);\n\treturn &hubp1->base;\n}\n\nstatic void get_pixel_clock_parameters(\n\tconst struct pipe_ctx *pipe_ctx,\n\tstruct pixel_clk_params *pixel_clk_params)\n{\n\tconst struct dc_stream_state *stream = pipe_ctx->stream;\n\tpixel_clk_params->requested_pix_clk_100hz = stream->timing.pix_clk_100hz;\n\tpixel_clk_params->encoder_object_id = stream->link->link_enc->id;\n\tpixel_clk_params->signal_type = pipe_ctx->stream->signal;\n\tpixel_clk_params->controller_id = pipe_ctx->stream_res.tg->inst + 1;\n\t \n\tpixel_clk_params->requested_sym_clk = LINK_RATE_LOW *\n\t\tLINK_RATE_REF_FREQ_IN_KHZ;\n\tpixel_clk_params->flags.ENABLE_SS = 0;\n\tpixel_clk_params->color_depth =\n\t\tstream->timing.display_color_depth;\n\tpixel_clk_params->flags.DISPLAY_BLANKED = 1;\n\tpixel_clk_params->pixel_encoding = stream->timing.pixel_encoding;\n\n\tif (stream->timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)\n\t\tpixel_clk_params->color_depth = COLOR_DEPTH_888;\n\n\tif (stream->timing.pixel_encoding == PIXEL_ENCODING_YCBCR420)\n\t\tpixel_clk_params->requested_pix_clk_100hz  /= 2;\n\tif (stream->timing.timing_3d_format == TIMING_3D_FORMAT_HW_FRAME_PACKING)\n\t\tpixel_clk_params->requested_pix_clk_100hz *= 2;\n\n}\n\nstatic void build_clamping_params(struct dc_stream_state *stream)\n{\n\tstream->clamping.clamping_level = CLAMPING_FULL_RANGE;\n\tstream->clamping.c_depth = stream->timing.display_color_depth;\n\tstream->clamping.pixel_encoding = stream->timing.pixel_encoding;\n}\n\nstatic void build_pipe_hw_param(struct pipe_ctx *pipe_ctx)\n{\n\n\tget_pixel_clock_parameters(pipe_ctx, &pipe_ctx->stream_res.pix_clk_params);\n\n\tpipe_ctx->clock_source->funcs->get_pix_clk_dividers(\n\t\tpipe_ctx->clock_source,\n\t\t&pipe_ctx->stream_res.pix_clk_params,\n\t\t&pipe_ctx->pll_settings);\n\n\tpipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding;\n\n\tresource_build_bit_depth_reduction_params(pipe_ctx->stream,\n\t\t\t\t\t&pipe_ctx->stream->bit_depth_params);\n\tbuild_clamping_params(pipe_ctx->stream);\n}\n\nstatic enum dc_status build_mapped_resource(\n\t\tconst struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tstruct dc_stream_state *stream)\n{\n\tstruct pipe_ctx *pipe_ctx = resource_get_otg_master_for_stream(&context->res_ctx, stream);\n\n\tif (!pipe_ctx)\n\t\treturn DC_ERROR_UNEXPECTED;\n\n\tbuild_pipe_hw_param(pipe_ctx);\n\treturn DC_OK;\n}\n\nstatic enum dc_status dcn10_add_stream_to_ctx(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *new_ctx,\n\t\tstruct dc_stream_state *dc_stream)\n{\n\tenum dc_status result = DC_ERROR_UNEXPECTED;\n\n\tresult = resource_map_pool_resources(dc, new_ctx, dc_stream);\n\n\tif (result == DC_OK)\n\t\tresult = resource_map_phy_clock_resources(dc, new_ctx, dc_stream);\n\n\n\tif (result == DC_OK)\n\t\tresult = build_mapped_resource(dc, new_ctx, dc_stream);\n\n\treturn result;\n}\n\nstatic struct pipe_ctx *dcn10_acquire_free_pipe_for_layer(\n\t\tconst struct dc_state *cur_ctx,\n\t\tstruct dc_state *new_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tconst struct pipe_ctx *opp_head_pipe)\n{\n\tstruct resource_context *res_ctx = &new_ctx->res_ctx;\n\tstruct pipe_ctx *head_pipe = resource_get_otg_master_for_stream(res_ctx, opp_head_pipe->stream);\n\tstruct pipe_ctx *idle_pipe = resource_find_free_secondary_pipe_legacy(res_ctx, pool, head_pipe);\n\n\tif (!head_pipe) {\n\t\tASSERT(0);\n\t\treturn NULL;\n\t}\n\n\tif (!idle_pipe)\n\t\treturn NULL;\n\n\tidle_pipe->stream = head_pipe->stream;\n\tidle_pipe->stream_res.tg = head_pipe->stream_res.tg;\n\tidle_pipe->stream_res.abm = head_pipe->stream_res.abm;\n\tidle_pipe->stream_res.opp = head_pipe->stream_res.opp;\n\n\tidle_pipe->plane_res.hubp = pool->hubps[idle_pipe->pipe_idx];\n\tidle_pipe->plane_res.ipp = pool->ipps[idle_pipe->pipe_idx];\n\tidle_pipe->plane_res.dpp = pool->dpps[idle_pipe->pipe_idx];\n\tidle_pipe->plane_res.mpcc_inst = pool->dpps[idle_pipe->pipe_idx]->inst;\n\n\treturn idle_pipe;\n}\n\nstatic bool dcn10_get_dcc_compression_cap(const struct dc *dc,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output)\n{\n\treturn dc->res_pool->hubbub->funcs->get_dcc_compression_cap(\n\t\t\tdc->res_pool->hubbub,\n\t\t\tinput,\n\t\t\toutput);\n}\n\nstatic void dcn10_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn10_resource_pool *dcn10_pool = TO_DCN10_RES_POOL(*pool);\n\n\tdcn10_resource_destruct(dcn10_pool);\n\tkfree(dcn10_pool);\n\t*pool = NULL;\n}\n\nstatic bool dcn10_validate_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool fast_validate)\n{\n\tbool voltage_supported;\n\n\tDC_FP_START();\n\tvoltage_supported = dcn_validate_bandwidth(dc, context, fast_validate);\n\tDC_FP_END();\n\n\treturn voltage_supported;\n}\n\nstatic enum dc_status dcn10_validate_plane(const struct dc_plane_state *plane_state, struct dc_caps *caps)\n{\n\tif (plane_state->format >= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN\n\t\t\t&& caps->max_video_width != 0\n\t\t\t&& plane_state->src_rect.width > caps->max_video_width)\n\t\treturn DC_FAIL_SURFACE_VALIDATE;\n\n\treturn DC_OK;\n}\n\nstatic enum dc_status dcn10_validate_global(struct dc *dc, struct dc_state *context)\n{\n\tint i, j;\n\tbool video_down_scaled = false;\n\tbool video_large = false;\n\tbool desktop_large = false;\n\tbool dcc_disabled = false;\n\tbool mpo_enabled = false;\n\n\tfor (i = 0; i < context->stream_count; i++) {\n\t\tif (context->stream_status[i].plane_count == 0)\n\t\t\tcontinue;\n\n\t\tif (context->stream_status[i].plane_count > 2)\n\t\t\treturn DC_FAIL_UNSUPPORTED_1;\n\n\t\tif (context->stream_status[i].plane_count > 1)\n\t\t\tmpo_enabled = true;\n\n\t\tfor (j = 0; j < context->stream_status[i].plane_count; j++) {\n\t\t\tstruct dc_plane_state *plane =\n\t\t\t\tcontext->stream_status[i].plane_states[j];\n\n\n\t\t\tif (plane->format >= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN) {\n\n\t\t\t\tif (plane->src_rect.width > plane->dst_rect.width ||\n\t\t\t\t\t\tplane->src_rect.height > plane->dst_rect.height)\n\t\t\t\t\tvideo_down_scaled = true;\n\n\t\t\t\tif (plane->src_rect.width >= 3840)\n\t\t\t\t\tvideo_large = true;\n\n\t\t\t} else {\n\t\t\t\tif (plane->src_rect.width >= 3840)\n\t\t\t\t\tdesktop_large = true;\n\t\t\t\tif (!plane->dcc.enable)\n\t\t\t\t\tdcc_disabled = true;\n\t\t\t}\n\t\t}\n\t}\n\n\t \n\tif (context->stream_count > 1 && mpo_enabled)\n\t\treturn DC_FAIL_UNSUPPORTED_1;\n\n\t \n\tif (video_large && desktop_large && video_down_scaled && dcc_disabled &&\n\t\t\tdc->dcn_soc->number_of_channels == 1)\n\t\treturn DC_FAIL_SURFACE_VALIDATE;\n\n\treturn DC_OK;\n}\n\nstatic enum dc_status dcn10_patch_unknown_plane_state(struct dc_plane_state *plane_state)\n{\n\tenum surface_pixel_format surf_pix_format = plane_state->format;\n\tunsigned int bpp = resource_pixel_format_to_bpp(surf_pix_format);\n\n\tenum swizzle_mode_values swizzle = DC_SW_LINEAR;\n\n\tif (bpp == 64)\n\t\tswizzle = DC_SW_64KB_D;\n\telse\n\t\tswizzle = DC_SW_64KB_S;\n\n\tplane_state->tiling_info.gfx9.swizzle = swizzle;\n\treturn DC_OK;\n}\n\nstruct stream_encoder *dcn10_find_first_free_match_stream_enc_for_link(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tstruct dc_stream_state *stream)\n{\n\tint i;\n\tint j = -1;\n\tstruct dc_link *link = stream->link;\n\n\tfor (i = 0; i < pool->stream_enc_count; i++) {\n\t\tif (!res_ctx->is_stream_enc_acquired[i] &&\n\t\t\t\tpool->stream_enc[i]) {\n\t\t\t \n\t\t\tj = i;\n\t\t\tif (link->ep_type == DISPLAY_ENDPOINT_PHY && pool->stream_enc[i]->id ==\n\t\t\t\t\tlink->link_enc->preferred_engine)\n\t\t\t\treturn pool->stream_enc[i];\n\t\t}\n\t}\n\n\t \n\n\tif (j >= 0)\n\t\treturn pool->stream_enc[j];\n\n\treturn NULL;\n}\n\nstatic const struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn10_get_dcc_compression_cap\n};\n\nstatic const struct resource_funcs dcn10_res_pool_funcs = {\n\t.destroy = dcn10_destroy_resource_pool,\n\t.link_enc_create = dcn10_link_encoder_create,\n\t.panel_cntl_create = dcn10_panel_cntl_create,\n\t.validate_bandwidth = dcn10_validate_bandwidth,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn10_acquire_free_pipe_for_layer,\n\t.validate_plane = dcn10_validate_plane,\n\t.validate_global = dcn10_validate_global,\n\t.add_stream_to_ctx = dcn10_add_stream_to_ctx,\n\t.patch_unknown_plane_state = dcn10_patch_unknown_plane_state,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link\n};\n\nstatic uint32_t read_pipe_fuses(struct dc_context *ctx)\n{\n\tuint32_t value = dm_read_reg_soc15(ctx, mmCC_DC_PIPE_DIS, 0);\n\t \n\tvalue = value & 0xf;\n\treturn value;\n}\n\nstatic bool verify_clock_values(struct dm_pp_clock_levels_with_voltage *clks)\n{\n\tint i;\n\n\tif (clks->num_levels == 0)\n\t\treturn false;\n\n\tfor (i = 0; i < clks->num_levels; i++)\n\t\t \n\t\tif (clks->data[i].clocks_in_khz == 0)\n\t\t\treturn false;\n\n\treturn true;\n}\n\nstatic bool dcn10_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn10_resource_pool *pool)\n{\n\tint i;\n\tint j;\n\tstruct dc_context *ctx = dc->ctx;\n\tuint32_t pipe_fuses = read_pipe_fuses(ctx);\n\tstruct dm_pp_clock_levels_with_voltage fclks = {0}, dcfclks = {0};\n\tint min_fclk_khz, min_dcfclk_khz, socclk_khz;\n\tbool res;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tif (ctx->dce_version == DCN_VERSION_1_01)\n\t\tpool->base.res_cap = &rv2_res_cap;\n\telse\n\t\tpool->base.res_cap = &res_cap;\n\tpool->base.funcs = &dcn10_res_pool_funcs;\n\n\t \n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\n\t \n\tpool->base.pipe_count = pool->base.res_cap->num_timing_generator;\n\n\tif (dc->ctx->dce_version == DCN_VERSION_1_01)\n\t\tpool->base.pipe_count = 3;\n\tdc->caps.max_video_width = 3840;\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 100;  \n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.max_slave_planes = 1;\n\tdc->caps.max_slave_yuv_planes = 1;\n\tdc->caps.max_slave_rgb_planes = 0;\n\tdc->caps.is_apu = true;\n\tdc->caps.post_blend_color_processing = false;\n\tdc->caps.extended_aux_timeout_support = false;\n\n\t \n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 1;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.post_csc = 0;\n\tdc->caps.color.dpp.gamma_corr = 0;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 1;\n\n\tdc->caps.color.dpp.hw_3d_lut = 0;\n\tdc->caps.color.dpp.ogam_ram = 1; \n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 1;\n\n\t \n\tdc->caps.color.mpc.gamut_remap = 0;\n\tdc->caps.color.mpc.num_3dluts = 0;\n\tdc->caps.color.mpc.shared_3d_lut = 0;\n\tdc->caps.color.mpc.ogam_ram = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 0;\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\telse\n\t\tdc->debug = debug_defaults_diags;\n\n\t \n\n\tpool->base.clock_sources[DCN10_CLK_SRC_PLL0] =\n\t\t\tdcn10_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN10_CLK_SRC_PLL1] =\n\t\t\tdcn10_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\tpool->base.clock_sources[DCN10_CLK_SRC_PLL2] =\n\t\t\tdcn10_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL2,\n\t\t\t\t&clk_src_regs[2], false);\n\n\tif (dc->ctx->dce_version == DCN_VERSION_1_0) {\n\t\tpool->base.clock_sources[DCN10_CLK_SRC_PLL3] =\n\t\t\t\tdcn10_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL3,\n\t\t\t\t\t&clk_src_regs[3], false);\n\t}\n\n\tpool->base.clk_src_count = DCN10_CLK_SRC_TOTAL;\n\n\tif (dc->ctx->dce_version == DCN_VERSION_1_01)\n\t\tpool->base.clk_src_count = DCN101_CLK_SRC_TOTAL;\n\n\tpool->base.dp_clock_source =\n\t\t\tdcn10_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t \n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto fail;\n\t\t}\n\t}\n\n\tpool->base.dmcu = dcn10_dmcu_create(ctx,\n\t\t\t&dmcu_regs,\n\t\t\t&dmcu_shift,\n\t\t\t&dmcu_mask);\n\tif (pool->base.dmcu == NULL) {\n\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto fail;\n\t}\n\n\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\tif (pool->base.abm == NULL) {\n\t\tdm_error(\"DC: failed to create abm!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto fail;\n\t}\n\n\tdml_init_instance(&dc->dml, &dcn1_0_soc, &dcn1_0_ip, DML_PROJECT_RAVEN1);\n\tmemcpy(dc->dcn_ip, &dcn10_ip_defaults, sizeof(dcn10_ip_defaults));\n\tmemcpy(dc->dcn_soc, &dcn10_soc_defaults, sizeof(dcn10_soc_defaults));\n\n\tDC_FP_START();\n\tdcn10_resource_construct_fp(dc);\n\tDC_FP_END();\n\n\tif (!dc->config.is_vmin_only_asic)\n\t\tif (ASICREV_IS_RAVEN2(dc->ctx->asic_id.hw_internal_rev))\n\t\t\tswitch (dc->ctx->asic_id.pci_revision_id) {\n\t\t\tcase PRID_DALI_DE:\n\t\t\tcase PRID_DALI_DF:\n\t\t\tcase PRID_DALI_E3:\n\t\t\tcase PRID_DALI_E4:\n\t\t\tcase PRID_POLLOCK_94:\n\t\t\tcase PRID_POLLOCK_95:\n\t\t\tcase PRID_POLLOCK_E9:\n\t\t\tcase PRID_POLLOCK_EA:\n\t\t\tcase PRID_POLLOCK_EB:\n\t\t\t\tdc->config.is_vmin_only_asic = true;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbreak;\n\t\t\t}\n\n\tpool->base.pp_smu = dcn10_pp_smu_create(ctx);\n\n\t \n\tif (pool->base.pp_smu != NULL\n\t\t\t&& pool->base.pp_smu->rv_funcs.set_pme_wa_enable != NULL)\n\t\tdc->debug.az_endpoint_mute_only = false;\n\n\n\tif (!dc->debug.disable_pplib_clock_request) {\n\t\t \n\t\tres = dm_pp_get_clock_levels_by_type_with_voltage(\n\t\t\t\tctx, DM_PP_CLOCK_TYPE_FCLK, &fclks);\n\n\t\tDC_FP_START();\n\n\t\tif (res)\n\t\t\tres = verify_clock_values(&fclks);\n\n\t\tif (res)\n\t\t\tdcn_bw_update_from_pplib_fclks(dc, &fclks);\n\t\telse\n\t\t\tBREAK_TO_DEBUGGER();\n\n\t\tDC_FP_END();\n\n\t\tres = dm_pp_get_clock_levels_by_type_with_voltage(\n\t\t\tctx, DM_PP_CLOCK_TYPE_DCFCLK, &dcfclks);\n\n\t\tDC_FP_START();\n\n\t\tif (res)\n\t\t\tres = verify_clock_values(&dcfclks);\n\n\t\tif (res)\n\t\t\tdcn_bw_update_from_pplib_dcfclks(dc, &dcfclks);\n\t\telse\n\t\t\tBREAK_TO_DEBUGGER();\n\n\t\tDC_FP_END();\n\t}\n\n\tdcn_bw_sync_calcs_and_dml(dc);\n\tif (!dc->debug.disable_pplib_wm_range) {\n\t\tdc->res_pool = &pool->base;\n\t\tDC_FP_START();\n\t\tdcn_get_soc_clks(\n\t\t\tdc, &min_fclk_khz, &min_dcfclk_khz, &socclk_khz);\n\t\tDC_FP_END();\n\t\tdcn_bw_notify_pplib_of_wm_ranges(\n\t\t\tdc, min_fclk_khz, min_dcfclk_khz, socclk_khz);\n\t}\n\n\t{\n\t\tstruct irq_service_init_data init_data;\n\t\tinit_data.ctx = dc->ctx;\n\t\tpool->base.irqs = dal_irq_service_dcn10_create(&init_data);\n\t\tif (!pool->base.irqs)\n\t\t\tgoto fail;\n\t}\n\n\t \n\tj = 0;\n\t \n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\t \n\t\tif ((pipe_fuses & (1 << i)) != 0)\n\t\t\tcontinue;\n\n\t\tpool->base.hubps[j] = dcn10_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create memory input!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\n\t\tpool->base.ipps[j] = dcn10_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\n\t\tpool->base.dpps[j] = dcn10_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpp!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\n\t\tpool->base.opps[j] = dcn10_opp_create(ctx, i);\n\t\tif (pool->base.opps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\n\t\tpool->base.timing_generators[j] = dcn10_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\t\t \n\t\tj++;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn10_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn10_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\t \n\tpool->base.pipe_count = j;\n\tpool->base.timing_generator_count = j;\n\n\t \n\tdc->dml.ip.max_num_dpp = pool->base.pipe_count;\n\tdc->dcn_ip->max_num_dpp = pool->base.pipe_count;\n\n\tpool->base.mpc = dcn10_mpc_create(ctx);\n\tif (pool->base.mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto fail;\n\t}\n\n\tpool->base.hubbub = dcn10_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto fail;\n\t}\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto fail;\n\n\tdcn10_hw_sequencer_construct(dc);\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\treturn true;\n\nfail:\n\n\tdcn10_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn10_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn10_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn10_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn10_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tkfree(pool);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}