
URS_projekt.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005b0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000005a  00800060  000005b0  00000624  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000067e  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000006b0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000d8  00000000  00000000  000006ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000011a8  00000000  00000000  000007c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000097c  00000000  00000000  0000196c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000093d  00000000  00000000  000022e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000020c  00000000  00000000  00002c28  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004ca  00000000  00000000  00002e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a4f  00000000  00000000  000032fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000b0  00000000  00000000  00003d4d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 eb       	ldi	r30, 0xB0	; 176
  68:	f5 e0       	ldi	r31, 0x05	; 5
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 3b       	cpi	r26, 0xBA	; 186
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 6d 00 	call	0xda	; 0xda <main>
  7a:	0c 94 d6 02 	jmp	0x5ac	; 0x5ac <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <usart_init>:
	//  7 BIT TRANSFER
	//  2 STOP BITS
	
	unsigned int ubrr = 95;
	
	UBRRH = (ubrr>>8);
  82:	10 bc       	out	0x20, r1	; 32
	UBRRL = (ubrr);
  84:	8f e5       	ldi	r24, 0x5F	; 95
  86:	89 b9       	out	0x09, r24	; 9
	
	UCSRC = (1 << URSEL) | (1 << UCSZ1) | (1 << UPM0) | (1 << UPM1) | (1 << USBS);
  88:	8c eb       	ldi	r24, 0xBC	; 188
  8a:	80 bd       	out	0x20, r24	; 32
	UCSRB = (1 << TXEN) | (1 << RXEN);
  8c:	88 e1       	ldi	r24, 0x18	; 24
  8e:	8a b9       	out	0x0a, r24	; 10
  90:	08 95       	ret

00000092 <detectReaderVersion>:
}

void detectReaderVersion() {
  92:	cf 93       	push	r28
	//check version of the reader
	uint8_t byte = mfrc522_read(VersionReg);
  94:	87 e3       	ldi	r24, 0x37	; 55
  96:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
  9a:	c8 2f       	mov	r28, r24
	
	if (byte == 0x92) {
  9c:	82 39       	cpi	r24, 0x92	; 146
  9e:	49 f4       	brne	.+18     	; 0xb2 <detectReaderVersion+0x20>
		usart_puts("Reader detected ");
  a0:	80 e6       	ldi	r24, 0x60	; 96
  a2:	90 e0       	ldi	r25, 0x00	; 0
  a4:	0e 94 ad 02 	call	0x55a	; 0x55a <usart_puts>
		usart_puts("MIFARE RC522 v2\n");
  a8:	81 e7       	ldi	r24, 0x71	; 113
  aa:	90 e0       	ldi	r25, 0x00	; 0
  ac:	0e 94 ad 02 	call	0x55a	; 0x55a <usart_puts>
  b0:	12 c0       	rjmp	.+36     	; 0xd6 <detectReaderVersion+0x44>

		} else if (byte == 0x91 || byte==0x90) {
  b2:	80 e7       	ldi	r24, 0x70	; 112
  b4:	8c 0f       	add	r24, r28
  b6:	82 30       	cpi	r24, 0x02	; 2
  b8:	48 f4       	brcc	.+18     	; 0xcc <detectReaderVersion+0x3a>
		usart_puts("Reader detected ");
  ba:	80 e6       	ldi	r24, 0x60	; 96
  bc:	90 e0       	ldi	r25, 0x00	; 0
  be:	0e 94 ad 02 	call	0x55a	; 0x55a <usart_puts>
		usart_puts("MIFARE RC522v1\n");
  c2:	82 e8       	ldi	r24, 0x82	; 130
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	0e 94 ad 02 	call	0x55a	; 0x55a <usart_puts>
  ca:	05 c0       	rjmp	.+10     	; 0xd6 <detectReaderVersion+0x44>
		} else {
		usart_puts("No reader found\n");
  cc:	82 e9       	ldi	r24, 0x92	; 146
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	0e 94 ad 02 	call	0x55a	; 0x55a <usart_puts>
		PORTA = byte;
  d4:	cb bb       	out	0x1b, r28	; 27
	}
}
  d6:	cf 91       	pop	r28
  d8:	08 95       	ret

000000da <main>:

int main()
{
  da:	cf 93       	push	r28
  dc:	df 93       	push	r29
  de:	cd b7       	in	r28, 0x3d	; 61
  e0:	de b7       	in	r29, 0x3e	; 62
  e2:	60 97       	sbiw	r28, 0x10	; 16
  e4:	0f b6       	in	r0, 0x3f	; 63
  e6:	f8 94       	cli
  e8:	de bf       	out	0x3e, r29	; 62
  ea:	0f be       	out	0x3f, r0	; 63
  ec:	cd bf       	out	0x3d, r28	; 61
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ee:	2f ef       	ldi	r18, 0xFF	; 255
  f0:	8f e1       	ldi	r24, 0x1F	; 31
  f2:	91 e0       	ldi	r25, 0x01	; 1
  f4:	21 50       	subi	r18, 0x01	; 1
  f6:	80 40       	sbci	r24, 0x00	; 0
  f8:	90 40       	sbci	r25, 0x00	; 0
  fa:	e1 f7       	brne	.-8      	; 0xf4 <main+0x1a>
  fc:	00 c0       	rjmp	.+0      	; 0xfe <main+0x24>
  fe:	00 00       	nop
	uint8_t str[16];
	// used for storing status after communication with the reader
	uint8_t status;
	
	_delay_ms(50);
	usart_init();
 100:	0e 94 41 00 	call	0x82	; 0x82 <usart_init>
	
	spi_init();
 104:	0e 94 97 02 	call	0x52e	; 0x52e <spi_init>
 108:	8f ef       	ldi	r24, 0xFF	; 255
 10a:	97 e4       	ldi	r25, 0x47	; 71
 10c:	01 97       	sbiw	r24, 0x01	; 1
 10e:	f1 f7       	brne	.-4      	; 0x10c <main+0x32>
 110:	00 c0       	rjmp	.+0      	; 0x112 <main+0x38>
 112:	00 00       	nop
	_delay_ms(10);
	
	mfrc522_init();
 114:	0e 94 01 01 	call	0x202	; 0x202 <mfrc522_init>
 118:	8f ef       	ldi	r24, 0xFF	; 255
 11a:	97 e4       	ldi	r25, 0x47	; 71
 11c:	01 97       	sbiw	r24, 0x01	; 1
 11e:	f1 f7       	brne	.-4      	; 0x11c <main+0x42>
 120:	00 c0       	rjmp	.+0      	; 0x122 <main+0x48>
 122:	00 00       	nop
	_delay_ms(10);
	
	detectReaderVersion();
 124:	0e 94 49 00 	call	0x92	; 0x92 <detectReaderVersion>
 128:	9f ef       	ldi	r25, 0xFF	; 255
 12a:	2f e7       	ldi	r18, 0x7F	; 127
 12c:	86 e1       	ldi	r24, 0x16	; 22
 12e:	91 50       	subi	r25, 0x01	; 1
 130:	20 40       	sbci	r18, 0x00	; 0
 132:	80 40       	sbci	r24, 0x00	; 0
 134:	e1 f7       	brne	.-8      	; 0x12e <main+0x54>
 136:	00 c0       	rjmp	.+0      	; 0x138 <main+0x5e>
 138:	00 00       	nop
	_delay_ms(1000);
	
	while(1){
		// request information about any tag in range of the antenna
		status = mfrc522_request(PICC_REQALL,str);
 13a:	be 01       	movw	r22, r28
 13c:	6f 5f       	subi	r22, 0xFF	; 255
 13e:	7f 4f       	sbci	r23, 0xFF	; 255
 140:	82 e5       	ldi	r24, 0x52	; 82
 142:	0e 94 26 02 	call	0x44c	; 0x44c <mfrc522_request>
		
		if(status == CARD_FOUND) {
 146:	81 30       	cpi	r24, 0x01	; 1
 148:	19 f5       	brne	.+70     	; 0x190 <main+0xb6>
			// if card is found, try to fetch card id number
			status = mfrc522_get_card_serial(str);
 14a:	ce 01       	movw	r24, r28
 14c:	01 96       	adiw	r24, 0x01	; 1
 14e:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <mfrc522_get_card_serial>
			
			if(status == CARD_FOUND) {
 152:	81 30       	cpi	r24, 0x01	; 1
 154:	81 f4       	brne	.+32     	; 0x176 <main+0x9c>
 156:	0b c0       	rjmp	.+22     	; 0x16e <main+0x94>
				// send id number (as hex characters) through USART interface
				for(uint8_t i = 0; i < 5; ++i) {
					usart_hex(str[i]);
 158:	e1 e0       	ldi	r30, 0x01	; 1
 15a:	f0 e0       	ldi	r31, 0x00	; 0
 15c:	ec 0f       	add	r30, r28
 15e:	fd 1f       	adc	r31, r29
 160:	e1 0f       	add	r30, r17
 162:	f1 1d       	adc	r31, r1
 164:	80 81       	ld	r24, Z
 166:	0e 94 ba 02 	call	0x574	; 0x574 <usart_hex>
			// if card is found, try to fetch card id number
			status = mfrc522_get_card_serial(str);
			
			if(status == CARD_FOUND) {
				// send id number (as hex characters) through USART interface
				for(uint8_t i = 0; i < 5; ++i) {
 16a:	1f 5f       	subi	r17, 0xFF	; 255
 16c:	01 c0       	rjmp	.+2      	; 0x170 <main+0x96>
 16e:	10 e0       	ldi	r17, 0x00	; 0
 170:	15 30       	cpi	r17, 0x05	; 5
 172:	90 f3       	brcs	.-28     	; 0x158 <main+0x7e>
 174:	04 c0       	rjmp	.+8      	; 0x17e <main+0xa4>
					usart_hex(str[i]);
				}
			}
			else {
				usart_puts("Error reading serial!\n");
 176:	83 ea       	ldi	r24, 0xA3	; 163
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	0e 94 ad 02 	call	0x55a	; 0x55a <usart_puts>
 17e:	9f ef       	ldi	r25, 0xFF	; 255
 180:	2f e7       	ldi	r18, 0x7F	; 127
 182:	86 e1       	ldi	r24, 0x16	; 22
 184:	91 50       	subi	r25, 0x01	; 1
 186:	20 40       	sbci	r18, 0x00	; 0
 188:	80 40       	sbci	r24, 0x00	; 0
 18a:	e1 f7       	brne	.-8      	; 0x184 <main+0xaa>
 18c:	00 c0       	rjmp	.+0      	; 0x18e <main+0xb4>
 18e:	00 00       	nop
 190:	9f ef       	ldi	r25, 0xFF	; 255
 192:	2f e7       	ldi	r18, 0x7F	; 127
 194:	86 e1       	ldi	r24, 0x16	; 22
 196:	91 50       	subi	r25, 0x01	; 1
 198:	20 40       	sbci	r18, 0x00	; 0
 19a:	80 40       	sbci	r24, 0x00	; 0
 19c:	e1 f7       	brne	.-8      	; 0x196 <main+0xbc>
 19e:	00 c0       	rjmp	.+0      	; 0x1a0 <main+0xc6>
 1a0:	00 00       	nop
 1a2:	cb cf       	rjmp	.-106    	; 0x13a <main+0x60>

000001a4 <mfrc522_write>:
		mfrc522_write(TxControlReg,byte|0x03);
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
 1a4:	cf 93       	push	r28
 1a6:	c6 2f       	mov	r28, r22
	SS_ENABLE();
 1a8:	98 b3       	in	r25, 0x18	; 24
 1aa:	9f 7e       	andi	r25, 0xEF	; 239
 1ac:	98 bb       	out	0x18, r25	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ae:	96 ef       	ldi	r25, 0xF6	; 246
 1b0:	9a 95       	dec	r25
 1b2:	f1 f7       	brne	.-4      	; 0x1b0 <mfrc522_write+0xc>
	_delay_us(100);
	spi_transmit((reg<<1)&0x7E);
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	88 0f       	add	r24, r24
 1b8:	99 1f       	adc	r25, r25
 1ba:	8e 77       	andi	r24, 0x7E	; 126
 1bc:	0e 94 a4 02 	call	0x548	; 0x548 <spi_transmit>
	spi_transmit(data);
 1c0:	8c 2f       	mov	r24, r28
 1c2:	0e 94 a4 02 	call	0x548	; 0x548 <spi_transmit>
	SS_DISABLE();
 1c6:	88 b3       	in	r24, 0x18	; 24
 1c8:	80 61       	ori	r24, 0x10	; 16
 1ca:	88 bb       	out	0x18, r24	; 24
}
 1cc:	cf 91       	pop	r28
 1ce:	08 95       	ret

000001d0 <mfrc522_read>:

uint8_t mfrc522_read(uint8_t reg)
{
	uint8_t data;	
	SS_ENABLE();
 1d0:	98 b3       	in	r25, 0x18	; 24
 1d2:	9f 7e       	andi	r25, 0xEF	; 239
 1d4:	98 bb       	out	0x18, r25	; 24
 1d6:	96 ef       	ldi	r25, 0xF6	; 246
 1d8:	9a 95       	dec	r25
 1da:	f1 f7       	brne	.-4      	; 0x1d8 <mfrc522_read+0x8>
	_delay_us(100);
	spi_transmit(((reg<<1)&0x7E)|0x80);
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	88 0f       	add	r24, r24
 1e0:	99 1f       	adc	r25, r25
 1e2:	8e 77       	andi	r24, 0x7E	; 126
 1e4:	80 68       	ori	r24, 0x80	; 128
 1e6:	0e 94 a4 02 	call	0x548	; 0x548 <spi_transmit>
	data = spi_transmit(0x00);
 1ea:	80 e0       	ldi	r24, 0x00	; 0
 1ec:	0e 94 a4 02 	call	0x548	; 0x548 <spi_transmit>
	SS_DISABLE();
 1f0:	98 b3       	in	r25, 0x18	; 24
 1f2:	90 61       	ori	r25, 0x10	; 16
 1f4:	98 bb       	out	0x18, r25	; 24
	return data;
}
 1f6:	08 95       	ret

000001f8 <mfrc522_reset>:

void mfrc522_reset()
{
	mfrc522_write(CommandReg,SoftReset_CMD);
 1f8:	6f e0       	ldi	r22, 0x0F	; 15
 1fa:	81 e0       	ldi	r24, 0x01	; 1
 1fc:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
 200:	08 95       	ret

00000202 <mfrc522_init>:


void mfrc522_init()
{
	uint8_t byte;
	mfrc522_reset();
 202:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <mfrc522_reset>
	
	mfrc522_write(TModeReg, 0x8D);
 206:	6d e8       	ldi	r22, 0x8D	; 141
 208:	8a e2       	ldi	r24, 0x2A	; 42
 20a:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    mfrc522_write(TPrescalerReg, 0x3E);
 20e:	6e e3       	ldi	r22, 0x3E	; 62
 210:	8b e2       	ldi	r24, 0x2B	; 43
 212:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    mfrc522_write(TReloadReg_1, 30);   
 216:	6e e1       	ldi	r22, 0x1E	; 30
 218:	8c e2       	ldi	r24, 0x2C	; 44
 21a:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	
 21e:	60 e0       	ldi	r22, 0x00	; 0
 220:	8d e2       	ldi	r24, 0x2D	; 45
 222:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	
 226:	60 e4       	ldi	r22, 0x40	; 64
 228:	85 e1       	ldi	r24, 0x15	; 21
 22a:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);
 22e:	6d e3       	ldi	r22, 0x3D	; 61
 230:	81 e1       	ldi	r24, 0x11	; 17
 232:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
	
	byte = mfrc522_read(TxControlReg);
 236:	84 e1       	ldi	r24, 0x14	; 20
 238:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
	if(!(byte&0x03))
 23c:	98 2f       	mov	r25, r24
 23e:	93 70       	andi	r25, 0x03	; 3
 240:	29 f4       	brne	.+10     	; 0x24c <mfrc522_init+0x4a>
	{
		mfrc522_write(TxControlReg,byte|0x03);
 242:	68 2f       	mov	r22, r24
 244:	63 60       	ori	r22, 0x03	; 3
 246:	84 e1       	ldi	r24, 0x14	; 20
 248:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
 24c:	08 95       	ret

0000024e <mfrc522_to_card>:
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
 24e:	4f 92       	push	r4
 250:	5f 92       	push	r5
 252:	6f 92       	push	r6
 254:	7f 92       	push	r7
 256:	8f 92       	push	r8
 258:	9f 92       	push	r9
 25a:	af 92       	push	r10
 25c:	bf 92       	push	r11
 25e:	cf 92       	push	r12
 260:	df 92       	push	r13
 262:	ef 92       	push	r14
 264:	ff 92       	push	r15
 266:	0f 93       	push	r16
 268:	1f 93       	push	r17
 26a:	cf 93       	push	r28
 26c:	df 93       	push	r29
 26e:	d8 2f       	mov	r29, r24
 270:	7b 01       	movw	r14, r22
 272:	c4 2f       	mov	r28, r20
 274:	59 01       	movw	r10, r18
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
 276:	8c 30       	cpi	r24, 0x0C	; 12
 278:	29 f0       	breq	.+10     	; 0x284 <mfrc522_to_card+0x36>
 27a:	8e 30       	cpi	r24, 0x0E	; 14
 27c:	61 f0       	breq	.+24     	; 0x296 <mfrc522_to_card+0x48>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
 27e:	91 2c       	mov	r9, r1
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
 280:	81 2c       	mov	r8, r1
 282:	10 c0       	rjmp	.+32     	; 0x2a4 <mfrc522_to_card+0x56>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
 284:	0f 2e       	mov	r0, r31
 286:	f0 e3       	ldi	r31, 0x30	; 48
 288:	9f 2e       	mov	r9, r31
 28a:	f0 2d       	mov	r31, r0
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
 28c:	0f 2e       	mov	r0, r31
 28e:	f7 e7       	ldi	r31, 0x77	; 119
 290:	8f 2e       	mov	r8, r31
 292:	f0 2d       	mov	r31, r0
			waitIRq = 0x30;
			break;
 294:	07 c0       	rjmp	.+14     	; 0x2a4 <mfrc522_to_card+0x56>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
 296:	68 94       	set
 298:	99 24       	eor	r9, r9
 29a:	94 f8       	bld	r9, 4

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
 29c:	0f 2e       	mov	r0, r31
 29e:	f2 e1       	ldi	r31, 0x12	; 18
 2a0:	8f 2e       	mov	r8, r31
 2a2:	f0 2d       	mov	r31, r0
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
 2a4:	84 e0       	ldi	r24, 0x04	; 4
 2a6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
 2aa:	68 2f       	mov	r22, r24
 2ac:	6f 77       	andi	r22, 0x7F	; 127
 2ae:	84 e0       	ldi	r24, 0x04	; 4
 2b0:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
 2b4:	8a e0       	ldi	r24, 0x0A	; 10
 2b6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
 2ba:	68 2f       	mov	r22, r24
 2bc:	60 68       	ori	r22, 0x80	; 128
 2be:	8a e0       	ldi	r24, 0x0A	; 10
 2c0:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
 2c4:	60 e0       	ldi	r22, 0x00	; 0
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
 2cc:	41 2c       	mov	r4, r1
 2ce:	51 2c       	mov	r5, r1
 2d0:	32 01       	movw	r6, r4
 2d2:	0c c0       	rjmp	.+24     	; 0x2ec <mfrc522_to_card+0x9e>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
 2d4:	f7 01       	movw	r30, r14
 2d6:	e4 0d       	add	r30, r4
 2d8:	f5 1d       	adc	r31, r5
 2da:	60 81       	ld	r22, Z
 2dc:	89 e0       	ldi	r24, 0x09	; 9
 2de:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
 2e2:	8f ef       	ldi	r24, 0xFF	; 255
 2e4:	48 1a       	sub	r4, r24
 2e6:	58 0a       	sbc	r5, r24
 2e8:	68 0a       	sbc	r6, r24
 2ea:	78 0a       	sbc	r7, r24
 2ec:	8c 2f       	mov	r24, r28
 2ee:	90 e0       	ldi	r25, 0x00	; 0
 2f0:	a0 e0       	ldi	r26, 0x00	; 0
 2f2:	b0 e0       	ldi	r27, 0x00	; 0
 2f4:	48 16       	cp	r4, r24
 2f6:	59 06       	cpc	r5, r25
 2f8:	6a 06       	cpc	r6, r26
 2fa:	7b 06       	cpc	r7, r27
 2fc:	58 f3       	brcs	.-42     	; 0x2d4 <mfrc522_to_card+0x86>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
 2fe:	6d 2f       	mov	r22, r29
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    if (cmd == Transceive_CMD)
 306:	dc 30       	cpi	r29, 0x0C	; 12
 308:	41 f4       	brne	.+16     	; 0x31a <mfrc522_to_card+0xcc>
    {    
		n=mfrc522_read(BitFramingReg);
 30a:	8d e0       	ldi	r24, 0x0D	; 13
 30c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
 310:	68 2f       	mov	r22, r24
 312:	60 68       	ori	r22, 0x80	; 128
 314:	8d e0       	ldi	r24, 0x0D	; 13
 316:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
 31a:	0f 2e       	mov	r0, r31
 31c:	f0 ed       	ldi	r31, 0xD0	; 208
 31e:	cf 2e       	mov	r12, r31
 320:	f7 e0       	ldi	r31, 0x07	; 7
 322:	df 2e       	mov	r13, r31
 324:	e1 2c       	mov	r14, r1
 326:	f1 2c       	mov	r15, r1
 328:	f0 2d       	mov	r31, r0
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
 32a:	84 e0       	ldi	r24, 0x04	; 4
 32c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
 330:	c8 2f       	mov	r28, r24
        i--;
 332:	e1 e0       	ldi	r30, 0x01	; 1
 334:	ce 1a       	sub	r12, r30
 336:	d1 08       	sbc	r13, r1
 338:	e1 08       	sbc	r14, r1
 33a:	f1 08       	sbc	r15, r1
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 33c:	29 f0       	breq	.+10     	; 0x348 <mfrc522_to_card+0xfa>
 33e:	80 fd       	sbrc	r24, 0
 340:	03 c0       	rjmp	.+6      	; 0x348 <mfrc522_to_card+0xfa>
 342:	89 2d       	mov	r24, r9
 344:	8c 23       	and	r24, r28
 346:	89 f3       	breq	.-30     	; 0x32a <mfrc522_to_card+0xdc>

	tmp=mfrc522_read(BitFramingReg);
 348:	8d e0       	ldi	r24, 0x0D	; 13
 34a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
 34e:	68 2f       	mov	r22, r24
 350:	6f 77       	andi	r22, 0x7F	; 127
 352:	8d e0       	ldi	r24, 0x0D	; 13
 354:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
	
    if (i != 0)
 358:	cd 28       	or	r12, r13
 35a:	ce 28       	or	r12, r14
 35c:	cf 28       	or	r12, r15
 35e:	09 f4       	brne	.+2      	; 0x362 <mfrc522_to_card+0x114>
 360:	60 c0       	rjmp	.+192    	; 0x422 <__DATA_REGION_LENGTH__+0x22>
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 362:	86 e0       	ldi	r24, 0x06	; 6
 364:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
 368:	8b 71       	andi	r24, 0x1B	; 27
 36a:	09 f0       	breq	.+2      	; 0x36e <mfrc522_to_card+0x120>
 36c:	5c c0       	rjmp	.+184    	; 0x426 <__DATA_REGION_LENGTH__+0x26>
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
 36e:	c8 21       	and	r28, r8
 370:	c0 fd       	sbrc	r28, 0
 372:	02 c0       	rjmp	.+4      	; 0x378 <mfrc522_to_card+0x12a>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
 374:	c1 e0       	ldi	r28, 0x01	; 1
 376:	01 c0       	rjmp	.+2      	; 0x37a <mfrc522_to_card+0x12c>
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
 378:	c2 e0       	ldi	r28, 0x02	; 2
			}

            if (cmd == Transceive_CMD)
 37a:	dc 30       	cpi	r29, 0x0C	; 12
 37c:	09 f0       	breq	.+2      	; 0x380 <mfrc522_to_card+0x132>
 37e:	54 c0       	rjmp	.+168    	; 0x428 <__DATA_REGION_LENGTH__+0x28>
            {
               	n = mfrc522_read(FIFOLevelReg);
 380:	8a e0       	ldi	r24, 0x0A	; 10
 382:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
 386:	d8 2f       	mov	r29, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
 388:	8c e0       	ldi	r24, 0x0C	; 12
 38a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
 38e:	28 2f       	mov	r18, r24
 390:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
 392:	a9 f0       	breq	.+42     	; 0x3be <mfrc522_to_card+0x170>
                {   
					*back_data_len = (n-1)*8 + lastBits;   
 394:	8d 2f       	mov	r24, r29
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	01 97       	sbiw	r24, 0x01	; 1
 39a:	88 0f       	add	r24, r24
 39c:	99 1f       	adc	r25, r25
 39e:	88 0f       	add	r24, r24
 3a0:	99 1f       	adc	r25, r25
 3a2:	88 0f       	add	r24, r24
 3a4:	99 1f       	adc	r25, r25
 3a6:	82 0f       	add	r24, r18
 3a8:	91 1d       	adc	r25, r1
 3aa:	09 2e       	mov	r0, r25
 3ac:	00 0c       	add	r0, r0
 3ae:	aa 0b       	sbc	r26, r26
 3b0:	bb 0b       	sbc	r27, r27
 3b2:	f8 01       	movw	r30, r16
 3b4:	80 83       	st	Z, r24
 3b6:	91 83       	std	Z+1, r25	; 0x01
 3b8:	a2 83       	std	Z+2, r26	; 0x02
 3ba:	b3 83       	std	Z+3, r27	; 0x03
 3bc:	11 c0       	rjmp	.+34     	; 0x3e0 <mfrc522_to_card+0x192>
				}
                else
                {   
					*back_data_len = n*8;   
 3be:	8d 2f       	mov	r24, r29
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	88 0f       	add	r24, r24
 3c4:	99 1f       	adc	r25, r25
 3c6:	88 0f       	add	r24, r24
 3c8:	99 1f       	adc	r25, r25
 3ca:	88 0f       	add	r24, r24
 3cc:	99 1f       	adc	r25, r25
 3ce:	09 2e       	mov	r0, r25
 3d0:	00 0c       	add	r0, r0
 3d2:	aa 0b       	sbc	r26, r26
 3d4:	bb 0b       	sbc	r27, r27
 3d6:	f8 01       	movw	r30, r16
 3d8:	80 83       	st	Z, r24
 3da:	91 83       	std	Z+1, r25	; 0x01
 3dc:	a2 83       	std	Z+2, r26	; 0x02
 3de:	b3 83       	std	Z+3, r27	; 0x03
				}

                if (n == 0)
 3e0:	d1 11       	cpse	r29, r1
 3e2:	01 c0       	rjmp	.+2      	; 0x3e6 <mfrc522_to_card+0x198>
                {   
					n = 1;    
 3e4:	d1 e0       	ldi	r29, 0x01	; 1
				}
                if (n > MAX_LEN)
 3e6:	d1 31       	cpi	r29, 0x11	; 17
 3e8:	08 f0       	brcs	.+2      	; 0x3ec <mfrc522_to_card+0x19e>
                {   
					n = MAX_LEN;   
 3ea:	d0 e1       	ldi	r29, 0x10	; 16
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
 3ec:	c1 2c       	mov	r12, r1
 3ee:	d1 2c       	mov	r13, r1
 3f0:	76 01       	movw	r14, r12
 3f2:	0d c0       	rjmp	.+26     	; 0x40e <__DATA_REGION_LENGTH__+0xe>
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
 3f4:	85 01       	movw	r16, r10
 3f6:	0c 0d       	add	r16, r12
 3f8:	1d 1d       	adc	r17, r13
 3fa:	89 e0       	ldi	r24, 0x09	; 9
 3fc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <mfrc522_read>
 400:	f8 01       	movw	r30, r16
 402:	80 83       	st	Z, r24
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
 404:	ff ef       	ldi	r31, 0xFF	; 255
 406:	cf 1a       	sub	r12, r31
 408:	df 0a       	sbc	r13, r31
 40a:	ef 0a       	sbc	r14, r31
 40c:	ff 0a       	sbc	r15, r31
 40e:	8d 2f       	mov	r24, r29
 410:	90 e0       	ldi	r25, 0x00	; 0
 412:	a0 e0       	ldi	r26, 0x00	; 0
 414:	b0 e0       	ldi	r27, 0x00	; 0
 416:	c8 16       	cp	r12, r24
 418:	d9 06       	cpc	r13, r25
 41a:	ea 06       	cpc	r14, r26
 41c:	fb 06       	cpc	r15, r27
 41e:	50 f3       	brcs	.-44     	; 0x3f4 <mfrc522_to_card+0x1a6>
 420:	03 c0       	rjmp	.+6      	; 0x428 <__DATA_REGION_LENGTH__+0x28>
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
 422:	c3 e0       	ldi	r28, 0x03	; 3
 424:	01 c0       	rjmp	.+2      	; 0x428 <__DATA_REGION_LENGTH__+0x28>
				}
            }
        }
        else
        {   
			status = ERROR;  
 426:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
 428:	8c 2f       	mov	r24, r28
 42a:	df 91       	pop	r29
 42c:	cf 91       	pop	r28
 42e:	1f 91       	pop	r17
 430:	0f 91       	pop	r16
 432:	ff 90       	pop	r15
 434:	ef 90       	pop	r14
 436:	df 90       	pop	r13
 438:	cf 90       	pop	r12
 43a:	bf 90       	pop	r11
 43c:	af 90       	pop	r10
 43e:	9f 90       	pop	r9
 440:	8f 90       	pop	r8
 442:	7f 90       	pop	r7
 444:	6f 90       	pop	r6
 446:	5f 90       	pop	r5
 448:	4f 90       	pop	r4
 44a:	08 95       	ret

0000044c <mfrc522_request>:
{
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
 44c:	ef 92       	push	r14
 44e:	ff 92       	push	r15
 450:	0f 93       	push	r16
 452:	1f 93       	push	r17
 454:	cf 93       	push	r28
 456:	df 93       	push	r29
 458:	00 d0       	rcall	.+0      	; 0x45a <mfrc522_request+0xe>
 45a:	00 d0       	rcall	.+0      	; 0x45c <mfrc522_request+0x10>
 45c:	cd b7       	in	r28, 0x3d	; 61
 45e:	de b7       	in	r29, 0x3e	; 62
 460:	18 2f       	mov	r17, r24
 462:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07); //TxLastBists = BitFramingReg[2..0]	???
 464:	67 e0       	ldi	r22, 0x07	; 7
 466:	8d e0       	ldi	r24, 0x0D	; 13
 468:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
	
	tag_type[0] = req_mode;
 46c:	f7 01       	movw	r30, r14
 46e:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
 470:	8e 01       	movw	r16, r28
 472:	0f 5f       	subi	r16, 0xFF	; 255
 474:	1f 4f       	sbci	r17, 0xFF	; 255
 476:	97 01       	movw	r18, r14
 478:	41 e0       	ldi	r20, 0x01	; 1
 47a:	b7 01       	movw	r22, r14
 47c:	8c e0       	ldi	r24, 0x0C	; 12
 47e:	0e 94 27 01 	call	0x24e	; 0x24e <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
 482:	81 30       	cpi	r24, 0x01	; 1
 484:	51 f4       	brne	.+20     	; 0x49a <__stack+0x3b>
 486:	49 81       	ldd	r20, Y+1	; 0x01
 488:	5a 81       	ldd	r21, Y+2	; 0x02
 48a:	6b 81       	ldd	r22, Y+3	; 0x03
 48c:	7c 81       	ldd	r23, Y+4	; 0x04
 48e:	40 31       	cpi	r20, 0x10	; 16
 490:	51 05       	cpc	r21, r1
 492:	61 05       	cpc	r22, r1
 494:	71 05       	cpc	r23, r1
 496:	19 f4       	brne	.+6      	; 0x49e <__stack+0x3f>
 498:	03 c0       	rjmp	.+6      	; 0x4a0 <__stack+0x41>
	{    
		status = ERROR;
 49a:	83 e0       	ldi	r24, 0x03	; 3
 49c:	01 c0       	rjmp	.+2      	; 0x4a0 <__stack+0x41>
 49e:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
 4a0:	0f 90       	pop	r0
 4a2:	0f 90       	pop	r0
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	df 91       	pop	r29
 4aa:	cf 91       	pop	r28
 4ac:	1f 91       	pop	r17
 4ae:	0f 91       	pop	r16
 4b0:	ff 90       	pop	r15
 4b2:	ef 90       	pop	r14
 4b4:	08 95       	ret

000004b6 <mfrc522_get_card_serial>:

    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out) {
 4b6:	ef 92       	push	r14
 4b8:	ff 92       	push	r15
 4ba:	0f 93       	push	r16
 4bc:	1f 93       	push	r17
 4be:	cf 93       	push	r28
 4c0:	df 93       	push	r29
 4c2:	00 d0       	rcall	.+0      	; 0x4c4 <mfrc522_get_card_serial+0xe>
 4c4:	00 d0       	rcall	.+0      	; 0x4c6 <mfrc522_get_card_serial+0x10>
 4c6:	cd b7       	in	r28, 0x3d	; 61
 4c8:	de b7       	in	r29, 0x3e	; 62
 4ca:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 4cc:	60 e0       	ldi	r22, 0x00	; 0
 4ce:	8d e0       	ldi	r24, 0x0D	; 13
 4d0:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
 4d4:	83 e9       	ldi	r24, 0x93	; 147
 4d6:	f7 01       	movw	r30, r14
 4d8:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
 4da:	80 e2       	ldi	r24, 0x20	; 32
 4dc:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
 4de:	8e 01       	movw	r16, r28
 4e0:	0f 5f       	subi	r16, 0xFF	; 255
 4e2:	1f 4f       	sbci	r17, 0xFF	; 255
 4e4:	97 01       	movw	r18, r14
 4e6:	42 e0       	ldi	r20, 0x02	; 2
 4e8:	b7 01       	movw	r22, r14
 4ea:	8c e0       	ldi	r24, 0x0C	; 12
 4ec:	0e 94 27 01 	call	0x24e	; 0x24e <mfrc522_to_card>

    if (status == CARD_FOUND)
 4f0:	81 30       	cpi	r24, 0x01	; 1
 4f2:	91 f4       	brne	.+36     	; 0x518 <mfrc522_get_card_serial+0x62>
 4f4:	07 c0       	rjmp	.+14     	; 0x504 <mfrc522_get_card_serial+0x4e>
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
 4f6:	f7 01       	movw	r30, r14
 4f8:	e9 0f       	add	r30, r25
 4fa:	f1 1d       	adc	r31, r1
 4fc:	30 81       	ld	r19, Z
 4fe:	23 27       	eor	r18, r19
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
 500:	9f 5f       	subi	r25, 0xFF	; 255
 502:	02 c0       	rjmp	.+4      	; 0x508 <mfrc522_get_card_serial+0x52>
 504:	20 e0       	ldi	r18, 0x00	; 0
 506:	90 e0       	ldi	r25, 0x00	; 0
 508:	94 30       	cpi	r25, 0x04	; 4
 50a:	a8 f3       	brcs	.-22     	; 0x4f6 <mfrc522_get_card_serial+0x40>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
 50c:	f7 01       	movw	r30, r14
 50e:	e9 0f       	add	r30, r25
 510:	f1 1d       	adc	r31, r1
 512:	90 81       	ld	r25, Z
 514:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
 516:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
 518:	0f 90       	pop	r0
 51a:	0f 90       	pop	r0
 51c:	0f 90       	pop	r0
 51e:	0f 90       	pop	r0
 520:	df 91       	pop	r29
 522:	cf 91       	pop	r28
 524:	1f 91       	pop	r17
 526:	0f 91       	pop	r16
 528:	ff 90       	pop	r15
 52a:	ef 90       	pop	r14
 52c:	08 95       	ret

0000052e <spi_init>:


#include "spi.h"

void spi_init() {
	SPI_DDR |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS);
 52e:	87 b3       	in	r24, 0x17	; 23
 530:	80 6b       	ori	r24, 0xB0	; 176
 532:	87 bb       	out	0x17, r24	; 23
	//
	DDRB &= ~(1<<SPI_MISO);	
 534:	87 b3       	in	r24, 0x17	; 23
 536:	8f 7b       	andi	r24, 0xBF	; 191
 538:	87 bb       	out	0x17, r24	; 23
	SPSR &= ~(1<<SPI2X);
 53a:	8e b1       	in	r24, 0x0e	; 14
 53c:	8e 7f       	andi	r24, 0xFE	; 254
 53e:	8e b9       	out	0x0e, r24	; 14
	//
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);	//prescaler 16
 540:	8d b1       	in	r24, 0x0d	; 13
 542:	81 65       	ori	r24, 0x51	; 81
 544:	8d b9       	out	0x0d, r24	; 13
 546:	08 95       	ret

00000548 <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data) {
	SPDR = data;
 548:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 54a:	77 9b       	sbis	0x0e, 7	; 14
 54c:	fe cf       	rjmp	.-4      	; 0x54a <spi_transmit+0x2>
	
	return SPDR;
 54e:	8f b1       	in	r24, 0x0f	; 15
}
 550:	08 95       	ret

00000552 <usart_putc>:
	//// frame format: 8 data bits, 1 stop bit, no parity
	//UCSRC = _BV(URSEL) | _BV(UCSZ0) | _BV(UCSZ1) ;
//}

void usart_putc(const unsigned char data) {
	while ( !( UCSRA & _BV(UDRE)) );
 552:	5d 9b       	sbis	0x0b, 5	; 11
 554:	fe cf       	rjmp	.-4      	; 0x552 <usart_putc>
	UDR = data;
 556:	8c b9       	out	0x0c, r24	; 12
 558:	08 95       	ret

0000055a <usart_puts>:
}

void usart_puts(const char* data) {
 55a:	cf 93       	push	r28
 55c:	df 93       	push	r29
 55e:	ec 01       	movw	r28, r24
	while(*data != 0x00){
 560:	03 c0       	rjmp	.+6      	; 0x568 <usart_puts+0xe>
		usart_putc(*data);
 562:	0e 94 a9 02 	call	0x552	; 0x552 <usart_putc>
		data++;
 566:	21 96       	adiw	r28, 0x01	; 1
	while ( !( UCSRA & _BV(UDRE)) );
	UDR = data;
}

void usart_puts(const char* data) {
	while(*data != 0x00){
 568:	88 81       	ld	r24, Y
 56a:	81 11       	cpse	r24, r1
 56c:	fa cf       	rjmp	.-12     	; 0x562 <usart_puts+0x8>
		usart_putc(*data);
		data++;
	}
}
 56e:	df 91       	pop	r29
 570:	cf 91       	pop	r28
 572:	08 95       	ret

00000574 <usart_hex>:

void usart_hex(uint8_t d) {
 574:	cf 93       	push	r28
 576:	c8 2f       	mov	r28, r24
	char byte = '0';
	// send lower nibble as hex char
	(((d>>4)&0x0F)<=9) ? (byte='0'+((d>>4)&0x0F)) : (byte='A'+ ((d>>4)&0x0F)-0x0A);
 578:	82 95       	swap	r24
 57a:	8f 70       	andi	r24, 0x0F	; 15
 57c:	28 2f       	mov	r18, r24
 57e:	30 e0       	ldi	r19, 0x00	; 0
 580:	2a 30       	cpi	r18, 0x0A	; 10
 582:	31 05       	cpc	r19, r1
 584:	14 f4       	brge	.+4      	; 0x58a <usart_hex+0x16>
 586:	80 5d       	subi	r24, 0xD0	; 208
 588:	01 c0       	rjmp	.+2      	; 0x58c <usart_hex+0x18>
 58a:	89 5c       	subi	r24, 0xC9	; 201
	usart_putc(byte);
 58c:	0e 94 a9 02 	call	0x552	; 0x552 <usart_putc>
 590:	cf 70       	andi	r28, 0x0F	; 15
	// send higher nibble as hex char
	((d&0x0F)<=9) ? (byte='0'+ (d&0x0F)) : (byte='A'+ (d&0x0F)-0x0A);
 592:	8c 2f       	mov	r24, r28
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	0a 97       	sbiw	r24, 0x0a	; 10
 598:	1c f4       	brge	.+6      	; 0x5a0 <usart_hex+0x2c>
 59a:	80 e3       	ldi	r24, 0x30	; 48
 59c:	8c 0f       	add	r24, r28
 59e:	02 c0       	rjmp	.+4      	; 0x5a4 <usart_hex+0x30>
 5a0:	87 e3       	ldi	r24, 0x37	; 55
 5a2:	8c 0f       	add	r24, r28
	usart_putc(byte);
 5a4:	0e 94 a9 02 	call	0x552	; 0x552 <usart_putc>
}
 5a8:	cf 91       	pop	r28
 5aa:	08 95       	ret

000005ac <_exit>:
 5ac:	f8 94       	cli

000005ae <__stop_program>:
 5ae:	ff cf       	rjmp	.-2      	; 0x5ae <__stop_program>
