Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May 21 08:09:43 2025
| Host         : CSE-P07-2168-50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_control_unit_timing_summary_routed.rpt -pb top_control_unit_timing_summary_routed.pb -rpx top_control_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_control_unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  217         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (464)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (217)
--------------------------
 There are 194 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divide/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pb_center/divide/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pb_left/divide/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pb_right/divide/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (464)
--------------------------------------------------
 There are 464 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  476          inf        0.000                      0                  476           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           476 Endpoints
Min Delay           476 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.833ns  (logic 5.851ns (34.758%)  route 10.983ns (65.242%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.847     6.074    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.400 r  spm/seg_OBUF[6]_inst_i_49/O
                         net (fo=4, routed)           0.951     7.350    spm/seg_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.152     7.502 r  spm/seg_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.994     8.496    spm/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.828 r  spm/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.014     9.842    display_unit/seg_OBUF[6]_inst_i_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.966 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.076    11.042    spm/seg[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.154    11.196 r  spm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.914    13.111    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    16.833 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.833    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.593ns  (logic 5.633ns (33.948%)  route 10.960ns (66.052%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.847     6.074    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.400 r  spm/seg_OBUF[6]_inst_i_49/O
                         net (fo=4, routed)           0.951     7.350    spm/seg_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.152     7.502 r  spm/seg_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.994     8.496    spm/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.828 r  spm/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.014     9.842    display_unit/seg_OBUF[6]_inst_i_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.966 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.076    11.042    spm/seg[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.166 r  spm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.892    13.058    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.593 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.593    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.365ns  (logic 5.868ns (35.855%)  route 10.497ns (64.145%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.847     6.074    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.400 r  spm/seg_OBUF[6]_inst_i_49/O
                         net (fo=4, routed)           0.951     7.350    spm/seg_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.152     7.502 r  spm/seg_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.994     8.496    spm/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.828 r  spm/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.014     9.842    display_unit/seg_OBUF[6]_inst_i_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.966 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.608    10.574    spm/seg[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.150    10.724 r  spm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.897    12.621    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    16.365 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.365    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.296ns  (logic 5.798ns (35.582%)  route 10.498ns (64.418%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.847     6.074    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.400 r  spm/seg_OBUF[6]_inst_i_49/O
                         net (fo=4, routed)           0.951     7.350    spm/seg_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.152     7.502 r  spm/seg_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.994     8.496    spm/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.828 r  spm/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.014     9.842    display_unit/seg_OBUF[6]_inst_i_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.966 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.570    10.536    spm/seg[1]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.118    10.654 r  spm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.936    12.590    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    16.296 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.296    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.211ns  (logic 5.393ns (33.270%)  route 10.818ns (66.730%))
  Logic Levels:           11  (FDCE=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.857     6.084    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.410 r  spm/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.968     7.378    spm/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.502 r  spm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.965     8.468    spm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.592 r  spm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.669     9.261    spm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.385 r  spm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.926    10.310    spm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.124    10.434 r  spm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.245    12.680    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.211 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.211    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.926ns  (logic 5.627ns (35.332%)  route 10.299ns (64.668%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.847     6.074    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.400 r  spm/seg_OBUF[6]_inst_i_49/O
                         net (fo=4, routed)           0.951     7.350    spm/seg_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.152     7.502 r  spm/seg_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.994     8.496    spm/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.828 r  spm/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.014     9.842    display_unit/seg_OBUF[6]_inst_i_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.966 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.608    10.574    spm/seg[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.698 r  spm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.700    12.397    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.926 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.926    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.897ns  (logic 5.609ns (35.282%)  route 10.288ns (64.718%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  spm/P_reg[10]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spm/P_reg[10]/Q
                         net (fo=17, routed)          1.118     1.636    spm/bcd3_out[10]
    SLICE_X59Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  spm/seg_OBUF[6]_inst_i_106/O
                         net (fo=5, routed)           1.198     2.958    spm/seg_OBUF[6]_inst_i_106_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.082 r  spm/seg_OBUF[6]_inst_i_92/O
                         net (fo=9, routed)           1.165     4.247    spm/seg_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.371 r  spm/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.706     5.077    spm/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.150     5.227 r  spm/seg_OBUF[6]_inst_i_67/O
                         net (fo=5, routed)           0.847     6.074    spm/seg_OBUF[6]_inst_i_67_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.326     6.400 r  spm/seg_OBUF[6]_inst_i_49/O
                         net (fo=4, routed)           0.951     7.350    spm/seg_OBUF[6]_inst_i_49_n_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.152     7.502 r  spm/seg_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.994     8.496    spm/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.828 r  spm/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.014     9.842    display_unit/seg_OBUF[6]_inst_i_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.966 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.570    10.536    spm/seg[1]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.660 r  spm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726    12.386    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.897 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.897    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spm/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 1.454ns (13.429%)  route 9.372ns (86.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=214, routed)         9.372    10.825    spm/reset_IBUF
    SLICE_X58Y27         FDCE                                         f  spm/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spm/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 1.454ns (13.429%)  route 9.372ns (86.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=214, routed)         9.372    10.825    spm/reset_IBUF
    SLICE_X58Y27         FDCE                                         f  spm/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spm/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 1.454ns (13.429%)  route 9.372ns (86.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=214, routed)         9.372    10.825    spm/reset_IBUF
    SLICE_X58Y27         FDCE                                         f  spm/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pb_center/sync/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_center/sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  pb_center/sync/meta_reg/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_center/sync/meta_reg/Q
                         net (fo=1, routed)           0.056     0.197    pb_center/sync/meta_reg_n_0
    SLICE_X1Y13          FDRE                                         r  pb_center/sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/sync/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_left/sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE                         0.000     0.000 r  pb_left/sync/meta_reg/C
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_left/sync/meta_reg/Q
                         net (fo=1, routed)           0.056     0.197    pb_left/sync/meta
    SLICE_X29Y18         FDRE                                         r  pb_left/sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_center/deb/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_center/sync/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  pb_center/deb/q3_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_center/deb/q3_reg/Q
                         net (fo=1, routed)           0.054     0.195    pb_center/deb/q3
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.240 r  pb_center/deb/meta_i_1__1/O
                         net (fo=1, routed)           0.000     0.240    pb_center/sync/out
    SLICE_X1Y13          FDRE                                         r  pb_center/sync/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_left/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE                         0.000     0.000 r  pb_left/deb/q1_reg/C
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pb_left/deb/q1_reg/Q
                         net (fo=2, routed)           0.135     0.263    pb_left/deb/q1
    SLICE_X29Y19         FDCE                                         r  pb_left/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/y_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spm/y_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  spm/y_reg_reg[7]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spm/y_reg_reg[7]/Q
                         net (fo=1, routed)           0.097     0.238    spm/y_reg_reg_n_0_[7]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  spm/y_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.283    spm/p_1_in[6]
    SLICE_X0Y12          FDCE                                         r  spm/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_right/rizz/x_prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_right/rizz/z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE                         0.000     0.000 r  pb_right/rizz/x_prev_reg/C
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  pb_right/rizz/x_prev_reg/Q
                         net (fo=1, routed)           0.062     0.190    pb_right/sync/x_prev
    SLICE_X40Y18         LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  pb_right/sync/z_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    pb_right/rizz/z_reg_2
    SLICE_X40Y18         FDCE                                         r  pb_right/rizz/z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/deb/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_left/sync/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE                         0.000     0.000 r  pb_left/deb/q3_reg/C
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_left/deb/q3_reg/Q
                         net (fo=1, routed)           0.105     0.246    pb_left/deb/q3
    SLICE_X29Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.291 r  pb_left/deb/meta_i_1/O
                         net (fo=1, routed)           0.000     0.291    pb_left/sync/out
    SLICE_X29Y18         FDRE                                         r  pb_left/sync/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/sync/sig1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_left/rizz/x_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.032%)  route 0.177ns (57.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE                         0.000     0.000 r  pb_left/sync/sig1_reg/C
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pb_left/sync/sig1_reg/Q
                         net (fo=2, routed)           0.177     0.305    pb_left/rizz/out2
    SLICE_X29Y19         FDCE                                         r  pb_left/rizz/x_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_right/deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_right/deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.818%)  route 0.167ns (54.182%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE                         0.000     0.000 r  pb_right/deb/q2_reg/C
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_right/deb/q2_reg/Q
                         net (fo=2, routed)           0.167     0.308    pb_right/deb/q2
    SLICE_X36Y18         FDCE                                         r  pb_right/deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_right/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_right/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE                         0.000     0.000 r  pb_right/deb/q1_reg/C
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_right/deb/q1_reg/Q
                         net (fo=2, routed)           0.174     0.315    pb_right/deb/q1
    SLICE_X36Y18         FDCE                                         r  pb_right/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------





