{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508323027968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508323027969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 16:07:07 2017 " "Processing started: Wed Oct 18 16:07:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508323027969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508323027969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_implementation -c uart_implementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_implementation -c uart_implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508323027969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508323028273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 3 3 " "Found 3 design units, including 3 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508323043088 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508323043088 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tb " "Found entity 3: uart_tb" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508323043088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508323043088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_implementation.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_implementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_implementation " "Found entity 1: uart_implementation" {  } { { "uart_implementation.v" "" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508323043089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508323043089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_implementation " "Elaborating entity \"uart_implementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508323043121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Tx_DV uart_implementation.v(19) " "Verilog HDL or VHDL warning at uart_implementation.v(19): object \"r_Tx_DV\" assigned a value but never read" {  } { { "uart_implementation.v" "" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1508323043122 "|uart_implementation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Tx_Byte uart_implementation.v(21) " "Verilog HDL or VHDL warning at uart_implementation.v(21): object \"r_Tx_Byte\" assigned a value but never read" {  } { { "uart_implementation.v" "" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1508323043122 "|uart_implementation"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "r_Clock uart_implementation.v(69) " "Verilog HDL warning at uart_implementation.v(69): assignments to r_Clock create a combinational loop" {  } { { "uart_implementation.v" "" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 69 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1508323043123 "|uart_implementation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX_INST\"" {  } { { "uart_implementation.v" "UART_RX_INST" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508323043140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(70) " "Verilog HDL assignment warning at uart.v(70): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043143 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(81) " "Verilog HDL assignment warning at uart.v(81): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043143 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043143 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(110) " "Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043144 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX_INST\"" {  } { { "uart_implementation.v" "UART_TX_INST" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508323043205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(197) " "Verilog HDL assignment warning at uart.v(197): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043206 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(215) " "Verilog HDL assignment warning at uart.v(215): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043206 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(225) " "Verilog HDL assignment warning at uart.v(225): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043207 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(245) " "Verilog HDL assignment warning at uart.v(245): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "D:/Aba/Desktop/UART cw/uart.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508323043207 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508323044180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1508323045097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508323045320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508323045320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "uart_implementation.v" "" { Text "D:/Aba/Desktop/UART cw/uart_implementation.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508323045452 "|uart_implementation|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508323045452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508323045453 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508323045453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508323045453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508323045453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508323045498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 16:07:25 2017 " "Processing ended: Wed Oct 18 16:07:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508323045498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508323045498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508323045498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508323045498 ""}
