set_property BEL BUFGCTRL [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y0_BUFGCTRL]
set_property LOC BUFGCTRL_X0Y0 [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y0_BUFGCTRL]
set_property BEL BUFGCTRL [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y1_BUFGCTRL]
set_property LOC BUFGCTRL_X0Y1 [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y1_BUFGCTRL]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y33_IOB_X0Y34_IBUF]
set_property LOC IOB_X0Y34 [get_cells *LIOB33_X0Y33_IOB_X0Y34_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y35_IOB_X0Y35_IBUF]
set_property LOC IOB_X0Y35 [get_cells *LIOB33_X0Y35_IOB_X0Y35_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y35_IOB_X0Y36_IBUF]
set_property LOC IOB_X0Y36 [get_cells *LIOB33_X0Y35_IOB_X0Y36_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y37_IOB_X0Y37_IBUF]
set_property LOC IOB_X0Y37 [get_cells *LIOB33_X0Y37_IOB_X0Y37_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y37_IOB_X0Y38_IBUF]
set_property LOC IOB_X0Y38 [get_cells *LIOB33_X0Y37_IOB_X0Y38_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y39_IOB_X0Y39_IBUF]
set_property LOC IOB_X0Y39 [get_cells *LIOB33_X0Y39_IOB_X0Y39_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y39_IOB_X0Y40_IBUF]
set_property LOC IOB_X0Y40 [get_cells *LIOB33_X0Y39_IOB_X0Y40_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y41_IOB_X0Y41_IBUF]
set_property LOC IOB_X0Y41 [get_cells *LIOB33_X0Y41_IOB_X0Y41_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y41_IOB_X0Y42_IBUF]
set_property LOC IOB_X0Y42 [get_cells *LIOB33_X0Y41_IOB_X0Y42_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y43_IOB_X0Y43_IBUF]
set_property LOC IOB_X0Y43 [get_cells *LIOB33_X0Y43_IOB_X0Y43_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y45_IOB_X0Y45_IBUF]
set_property LOC IOB_X0Y45 [get_cells *LIOB33_X0Y45_IOB_X0Y45_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y45_IOB_X0Y46_IBUF]
set_property LOC IOB_X0Y46 [get_cells *LIOB33_X0Y45_IOB_X0Y46_IBUF]
set_property BEL IFF [get_cells *LIOI3_X0Y33_ILOGIC_X0Y34_IDDR_2CLK]
set_property LOC ILOGIC_X0Y34 [get_cells *LIOI3_X0Y33_ILOGIC_X0Y34_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y35_ILOGIC_X0Y36_IDDR_2CLK]
set_property LOC ILOGIC_X0Y36 [get_cells *LIOI3_X0Y35_ILOGIC_X0Y36_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y35_ILOGIC_X0Y35_IDDR_2CLK]
set_property LOC ILOGIC_X0Y35 [get_cells *LIOI3_X0Y35_ILOGIC_X0Y35_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y39_ILOGIC_X0Y40_IDDR_2CLK]
set_property LOC ILOGIC_X0Y40 [get_cells *LIOI3_X0Y39_ILOGIC_X0Y40_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y39_ILOGIC_X0Y39_IDDR_2CLK]
set_property LOC ILOGIC_X0Y39 [get_cells *LIOI3_X0Y39_ILOGIC_X0Y39_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y41_ILOGIC_X0Y42_IDDR_2CLK]
set_property LOC ILOGIC_X0Y42 [get_cells *LIOI3_X0Y41_ILOGIC_X0Y42_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y41_ILOGIC_X0Y41_IDDR_2CLK]
set_property LOC ILOGIC_X0Y41 [get_cells *LIOI3_X0Y41_ILOGIC_X0Y41_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y45_ILOGIC_X0Y46_IDDR_2CLK]
set_property LOC ILOGIC_X0Y46 [get_cells *LIOI3_X0Y45_ILOGIC_X0Y46_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_X0Y45_ILOGIC_X0Y45_IDDR_2CLK]
set_property LOC ILOGIC_X0Y45 [get_cells *LIOI3_X0Y45_ILOGIC_X0Y45_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_TBYTESRC_X0Y43_ILOGIC_X0Y43_IDDR_2CLK]
set_property LOC ILOGIC_X0Y43 [get_cells *LIOI3_TBYTESRC_X0Y43_ILOGIC_X0Y43_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y38_IDDR_2CLK]
set_property LOC ILOGIC_X0Y38 [get_cells *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y38_IDDR_2CLK]
set_property BEL IFF [get_cells *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y37_IDDR_2CLK]
set_property LOC ILOGIC_X0Y37 [get_cells *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y37_IDDR_2CLK]
set_property BEL INBUF_EN [get_cells *RIOB33_X43Y23_IOB_X1Y24_IBUF]
set_property LOC IOB_X1Y24 [get_cells *RIOB33_X43Y23_IOB_X1Y24_IBUF]
set_property BEL INBUF_EN [get_cells *RIOB33_X43Y25_IOB_X1Y26_IBUF]
set_property LOC IOB_X1Y26 [get_cells *RIOB33_X43Y25_IOB_X1Y26_IBUF]
set_property BEL OUTBUF [get_cells *RIOB33_X43Y43_IOB_X1Y43_OBUF]
set_property LOC IOB_X1Y43 [get_cells *RIOB33_X43Y43_IOB_X1Y43_OBUF]
set_property BEL OUTBUF [get_cells *RIOB33_X43Y43_IOB_X1Y44_OBUF]
set_property LOC IOB_X1Y44 [get_cells *RIOB33_X43Y43_IOB_X1Y44_OBUF]
set_property BEL INBUF_EN [get_cells *RIOB33_X43Y45_IOB_X1Y45_IBUF]
set_property LOC IOB_X1Y45 [get_cells *RIOB33_X43Y45_IOB_X1Y45_IBUF]
set_property BEL INBUF_EN [get_cells *RIOB33_X43Y45_IOB_X1Y46_IBUF]
set_property LOC IOB_X1Y46 [get_cells *RIOB33_X43Y45_IOB_X1Y46_IBUF]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_DLUT]
set_property LOC SLICE_X0Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_CLUT]
set_property LOC SLICE_X0Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_BLUT]
set_property LOC SLICE_X0Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_ALUT]
set_property LOC SLICE_X0Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X0Y42_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_DLUT]
set_property LOC SLICE_X1Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_CLUT]
set_property LOC SLICE_X1Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_BLUT]
set_property LOC SLICE_X1Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_ALUT]
set_property LOC SLICE_X1Y42 [get_cells *CLBLL_L_X2Y42_SLICE_X1Y42_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_DLUT]
set_property LOC SLICE_X0Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_CLUT]
set_property LOC SLICE_X0Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_BLUT]
set_property LOC SLICE_X0Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_ALUT]
set_property LOC SLICE_X0Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X0Y43_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_DLUT]
set_property LOC SLICE_X1Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_CLUT]
set_property LOC SLICE_X1Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_BLUT]
set_property LOC SLICE_X1Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_ALUT]
set_property LOC SLICE_X1Y43 [get_cells *CLBLL_L_X2Y43_SLICE_X1Y43_ALUT]

set pin [get_pins *LIOI3_X0Y41_ILOGIC_X0Y41_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y41/IOI_ILOGIC1_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y41/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y41/LOGIC_OUTS_L0]] INT_L_X0Y41/WW2BEG0 INT_R_X1Y41/NE2BEG0 INT_L_X2Y42/IMUX_L0 CLBLL_L_X2Y42/CLBLL_L_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y39_ILOGIC_X0Y40_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y39/IOI_ILOGIC0_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y40/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y40/LOGIC_OUTS_L0]] INT_L_X0Y40/WW4BEG0 INT_R_X3Y40/NN2BEG0 INT_R_X3Y42/WR1BEG1 INT_L_X2Y42/IMUX_L10 CLBLL_L_X2Y42/CLBLL_L_A4 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y39_ILOGIC_X0Y40_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y39/IOI_ILOGIC0_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y40/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y40/LOGIC_OUTS_L23]] INT_L_X0Y40/NE6BEG1 INT_L_X2Y44/SL1BEG1 INT_L_X2Y43/IMUX_L11 CLBLL_L_X2Y43/CLBLL_LL_A4 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y41_ILOGIC_X0Y41_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y41/IOI_ILOGIC1_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y41/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y41/LOGIC_OUTS_L23]] INT_L_X0Y41/EE2BEG1 INT_L_X2Y41/NE2BEG1 INT_R_X3Y42/NW2BEG1 INT_L_X2Y43/IMUX_L1 CLBLL_L_X2Y43/CLBLL_LL_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y39_IOB_X0Y40_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y39/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y39/LIOI_I0]] LIOI3_X0Y39/LIOI_ILOGIC0_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y39_IOB_X0Y39_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y39/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y39/LIOI_I1]] LIOI3_X0Y39/LIOI_ILOGIC1_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y39_ILOGIC_X0Y39_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y39/IOI_ILOGIC1_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y39/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y39/LOGIC_OUTS_L0]] INT_L_X0Y39/ER1BEG1 INT_R_X1Y39/NE2BEG1 INT_L_X2Y40/NN2BEG1 INT_L_X2Y42/IMUX_L3 CLBLL_L_X2Y42/CLBLL_L_A2 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y35_ILOGIC_X0Y36_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y35/IOI_ILOGIC0_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y36/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y36/LOGIC_OUTS_L0]] INT_L_X0Y36/NN6BEG0 INT_L_X0Y42/EE2BEG0 INT_L_X2Y42/IMUX_L33 CLBLL_L_X2Y42/CLBLL_L_C1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y35_ILOGIC_X0Y36_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y35/IOI_ILOGIC0_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y36/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y36/LOGIC_OUTS_L23]] INT_L_X0Y36/EE2BEG1 INT_L_X2Y36/NN6BEG1 INT_L_X2Y42/NL1BEG0 INT_L_X2Y43/IMUX_L32 CLBLL_L_X2Y43/CLBLL_LL_C1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y39_ILOGIC_X0Y39_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y39/IOI_ILOGIC1_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y39/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y39/LOGIC_OUTS_L23]] INT_L_X0Y39/NE2BEG1 INT_R_X1Y40/NE2BEG1 INT_L_X2Y41/NN2BEG1 INT_L_X2Y43/IMUX_L2 CLBLL_L_X2Y43/CLBLL_LL_A2 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y43_SLICE_X0Y43_ALUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y43/CLBLL_LL_A]] CLBLL_L_X2Y43/CLBLL_LL_AMUX CLBLL_L_X2Y43/CLBLL_LOGIC_OUTS20 INT_L_X2Y43/SR1BEG3 INT_L_X2Y42/LH12 INT_L_X20Y42/LH12 INT_L_X32Y42/EE4BEG3 INT_L_X36Y42/EE2BEG3 INT_L_X38Y42/EE4BEG3 INT_L_X42Y42/ER1BEG_S0 INT_R_X43Y43/ER1BEG1 INT_R_X43Y43/IMUX34 RIOI3_TBYTESRC_X43Y43/IOI_OLOGIC1_D1 RIOI3_TBYTESRC_X43Y43/RIOI_OLOGIC1_OQ RIOI3_TBYTESRC_X43Y43/RIOI_O1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y43_SLICE_X0Y43_BLUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y43/CLBLL_LL_B]] CLBLL_L_X2Y43/CLBLL_LL_BMUX CLBLL_L_X2Y43/CLBLL_LOGIC_OUTS21 INT_L_X2Y43/IMUX_L7 CLBLL_L_X2Y43/CLBLL_LL_A1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y42_SLICE_X1Y42_ALUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y42/CLBLL_L_A]] CLBLL_L_X2Y42/CLBLL_L_AMUX CLBLL_L_X2Y42/CLBLL_LOGIC_OUTS16 INT_L_X2Y42/EE4BEG2 INT_L_X6Y42/EE4BEG2 INT_L_X10Y42/ER1BEG3 INT_R_X11Y42/LH12 INT_R_X29Y42/LH12 INT_R_X35Y42/EE4BEG1 INT_R_X39Y42/EE4BEG1 INT_R_X43Y42/NN2BEG1 INT_R_X43Y44/IMUX34 RIOI3_TBYTESRC_X43Y43/IOI_OLOGIC0_D1 RIOI3_TBYTESRC_X43Y43/RIOI_OLOGIC0_OQ RIOI3_TBYTESRC_X43Y43/RIOI_O0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y41_IOB_X0Y41_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y41/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y41/LIOI_I1]] LIOI3_X0Y41/LIOI_ILOGIC1_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y43_SLICE_X0Y43_CLUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y43/CLBLL_LL_C]] CLBLL_L_X2Y43/CLBLL_LL_CMUX CLBLL_L_X2Y43/CLBLL_LOGIC_OUTS22 INT_L_X2Y43/BYP_ALT0 INT_L_X2Y43/BYP_BOUNCE0 INT_L_X2Y43/IMUX_L4 CLBLL_L_X2Y43/CLBLL_LL_A6 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y41_IOB_X0Y42_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y41/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y41/LIOI_I0]] LIOI3_X0Y41/LIOI_ILOGIC0_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y33_ILOGIC_X0Y34_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y33/IOI_ILOGIC0_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y34/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y34/LOGIC_OUTS_L23]] INT_L_X0Y34/NN6BEG1 INT_L_X0Y40/EL1BEG0 INT_R_X1Y40/NE2BEG0 INT_L_X2Y41/NN2BEG0 INT_L_X2Y43/NL1BEG_N3 INT_L_X2Y43/IMUX_L29 CLBLL_L_X2Y43/CLBLL_LL_C2 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y33_ILOGIC_X0Y34_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y33/IOI_ILOGIC0_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y34/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y34/LOGIC_OUTS_L0]] INT_L_X0Y34/NN6BEG0 INT_L_X0Y40/EE2BEG0 INT_L_X2Y40/NN2BEG0 INT_L_X2Y42/BYP_ALT0 INT_L_X2Y42/BYP_BOUNCE0 INT_L_X2Y42/IMUX_L20 CLBLL_L_X2Y42/CLBLL_L_C2 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y35_ILOGIC_X0Y35_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y35/IOI_ILOGIC1_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y35/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y35/LOGIC_OUTS_L0]] INT_L_X0Y35/NN6BEG0 INT_L_X0Y41/NR1BEG0 INT_L_X0Y42/EL1BEG_N3 INT_R_X1Y41/NE2BEG3 INT_L_X2Y42/IMUX_L30 CLBLL_L_X2Y42/CLBLL_L_C5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y42_SLICE_X1Y42_BLUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y42/CLBLL_L_B]] CLBLL_L_X2Y42/CLBLL_L_BMUX CLBLL_L_X2Y42/CLBLL_LOGIC_OUTS17 INT_L_X2Y42/IMUX_L6 CLBLL_L_X2Y42/CLBLL_L_A1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y35_ILOGIC_X0Y35_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y35/IOI_ILOGIC1_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y35/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y35/LOGIC_OUTS_L23]] INT_L_X0Y35/NE6BEG1 INT_L_X2Y39/NE6BEG1 INT_L_X4Y43/NW2BEG1 INT_R_X3Y44/WL1BEG_N3 INT_L_X2Y43/IMUX_L31 CLBLL_L_X2Y43/CLBLL_LL_C5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *RIOB33_X43Y23_IOB_X1Y24_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires RIOB33_X43Y23/IOB_IBUF0]] [get_nodes -of_object [get_wires RIOI3_X43Y23/RIOI_I0]] RIOI3_X43Y23/RIOI_ILOGIC0_D RIOI3_X43Y23/IOI_ILOGIC0_O RIOI3_X43Y23/RIOI_I2GCLK_TOP0 HCLK_CMT_L_X106Y26/HCLK_CMT_CK_IN8 CLK_HROW_BOT_R_X60Y26/CLK_HROW_BOT_R_CK_BUFG_CASCO2 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL1_I0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y42_SLICE_X1Y42_CLUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y42/CLBLL_L_C]] CLBLL_L_X2Y42/CLBLL_L_CMUX CLBLL_L_X2Y42/CLBLL_LOGIC_OUTS18 INT_L_X2Y42/NL1BEG_N3 INT_L_X2Y42/IMUX_L5 CLBLL_L_X2Y42/CLBLL_L_A6 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y33_IOB_X0Y34_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y33/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y33/LIOI_I0]] LIOI3_X0Y33/LIOI_ILOGIC0_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y38_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC0_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y38/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y38/LOGIC_OUTS_L0]] INT_L_X0Y38/NW6BEG0 INT_R_X1Y42/NE2BEG0 INT_L_X2Y43/SL1BEG0 INT_L_X2Y42/IMUX_L9 CLBLL_L_X2Y42/CLBLL_L_A5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y38_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC0_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y38/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y38/LOGIC_OUTS_L23]] INT_L_X0Y38/NE6BEG1 INT_L_X2Y42/NR1BEG1 INT_L_X2Y43/GFAN0 INT_L_X2Y43/IMUX_L8 CLBLL_L_X2Y43/CLBLL_LL_A5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y43_IOB_X0Y43_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y43/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_TBYTESRC_X0Y43/LIOI_I1]] LIOI3_TBYTESRC_X0Y43/LIOI_ILOGIC1_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_TBYTESRC_X0Y43_ILOGIC_X0Y43_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_TBYTESRC_X0Y43/IOI_ILOGIC1_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y43/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y43/LOGIC_OUTS_L0]] INT_L_X0Y43/WL1BEG_N3 INT_L_X0Y42/EE2BEG3 INT_L_X2Y42/IMUX_L14 CLBLL_L_X2Y42/CLBLL_L_B1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y45_ILOGIC_X0Y46_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y45/IOI_ILOGIC0_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y46/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y46/LOGIC_OUTS_L23]] INT_L_X0Y46/SE2BEG1 INT_R_X1Y45/EL1BEG0 INT_L_X2Y45/SS2BEG0 INT_L_X2Y43/IMUX_L24 CLBLL_L_X2Y43/CLBLL_LL_B5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y45_ILOGIC_X0Y46_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y45/IOI_ILOGIC0_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y46/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y46/LOGIC_OUTS_L0]] INT_L_X0Y46/EE2BEG0 INT_L_X2Y46/SS2BEG0 INT_L_X2Y44/SS2BEG0 INT_L_X2Y42/IMUX_L25 CLBLL_L_X2Y42/CLBLL_L_B5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_TBYTESRC_X0Y43_ILOGIC_X0Y43_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_TBYTESRC_X0Y43/IOI_ILOGIC1_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y43/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y43/LOGIC_OUTS_L23]] INT_L_X0Y43/ER1BEG2 INT_R_X1Y43/ER1BEG3 INT_L_X2Y43/IMUX_L15 CLBLL_L_X2Y43/CLBLL_LL_B1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *RIOB33_X43Y25_IOB_X1Y26_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires RIOB33_X43Y25/IOB_IBUF0]] [get_nodes -of_object [get_wires RIOI3_X43Y25/RIOI_I0]] RIOI3_X43Y25/RIOI_ILOGIC0_D RIOI3_X43Y25/IOI_ILOGIC0_O RIOI3_X43Y25/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_R_X43Y26/INT_INTERFACE_LOGIC_OUTS18 INT_R_X43Y26/NW6BEG0 INT_R_X41Y30/NW6BEG0 INT_R_X39Y34/NW6BEG0 INT_R_X37Y38/WW4BEG0 INT_R_X33Y38/WW4BEG0 INT_R_X29Y38/NW6BEG0 INT_R_X27Y42/NW6BEG0 INT_R_X25Y45/WW2BEG3 INT_R_X23Y46/IMUX24 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL0_I0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y35_IOB_X0Y36_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y35/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y35/LIOI_I0]] LIOI3_X0Y35/LIOI_ILOGIC0_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y35_IOB_X0Y35_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y35/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y35/LIOI_I1]] LIOI3_X0Y35/LIOI_ILOGIC1_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y37_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC1_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y37/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y37/LOGIC_OUTS_L0]] INT_L_X0Y37/NE6BEG0 INT_L_X2Y41/NL1BEG_N3 INT_L_X2Y41/NR1BEG3 INT_L_X2Y42/IMUX_L23 CLBLL_L_X2Y42/CLBLL_L_C3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_TBYTETERM_X0Y37_ILOGIC_X0Y37_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC1_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y37/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y37/LOGIC_OUTS_L23]] INT_L_X0Y37/NN6BEG1 INT_L_X0Y43/EE2BEG1 INT_L_X2Y43/BYP_ALT4 INT_L_X2Y43/BYP_BOUNCE4 INT_L_X2Y43/IMUX_L22 CLBLL_L_X2Y43/CLBLL_LL_C3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y45_IOB_X0Y45_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y45/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y45/LIOI_I1]] LIOI3_X0Y45/LIOI_ILOGIC1_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y45_IOB_X0Y46_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y45/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y45/LIOI_I0]] LIOI3_X0Y45/LIOI_ILOGIC0_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y41_ILOGIC_X0Y42_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y41/IOI_ILOGIC0_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y42/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y42/LOGIC_OUTS_L23]] INT_L_X0Y42/ER1BEG2 INT_R_X1Y42/NE2BEG2 INT_L_X2Y43/IMUX_L27 CLBLL_L_X2Y43/CLBLL_LL_B4 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y41_ILOGIC_X0Y42_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y41/IOI_ILOGIC0_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y42/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y42/LOGIC_OUTS_L0]] INT_L_X0Y42/WR1BEG1 INT_L_X0Y42/EE2BEG1 INT_L_X2Y42/IMUX_L26 CLBLL_L_X2Y42/CLBLL_L_B4 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y45_ILOGIC_X0Y45_IDDR_2CLK/Q1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y45/IOI_ILOGIC1_Q1]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y45/INT_INTERFACE_LOGIC_OUTS_L_B0]] [get_nodes -of_object [get_wires INT_L_X0Y45/LOGIC_OUTS_L0]] INT_L_X0Y45/SE6BEG0 INT_L_X2Y41/NR1BEG0 INT_L_X2Y42/IMUX_L16 CLBLL_L_X2Y42/CLBLL_L_B3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOI3_X0Y45_ILOGIC_X0Y45_IDDR_2CLK/Q2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOI3_X0Y45/IOI_ILOGIC1_Q2]] [get_nodes -of_object [get_wires IO_INT_INTERFACE_L_X0Y45/INT_INTERFACE_LOGIC_OUTS_L_B23]] [get_nodes -of_object [get_wires INT_L_X0Y45/LOGIC_OUTS_L23]] INT_L_X0Y45/WW4BEG1 INT_R_X3Y45/SS2BEG1 INT_R_X3Y43/WL1BEG0 INT_L_X2Y43/IMUX_L17 CLBLL_L_X2Y43/CLBLL_LL_B3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y37_IOB_X0Y38_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y37/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_TBYTETERM_X0Y37/LIOI_I0]] LIOI3_TBYTETERM_X0Y37/LIOI_ILOGIC0_D ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *RIOB33_X43Y45_IOB_X1Y45_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires RIOB33_X43Y45/IOB_IBUF1]] [get_nodes -of_object [get_wires RIOI3_X43Y45/RIOI_I1]] RIOI3_X43Y45/RIOI_ILOGIC1_D RIOI3_X43Y45/IOI_ILOGIC1_O RIOI3_X43Y45/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_R_X43Y45/INT_INTERFACE_LOGIC_OUTS18 INT_R_X43Y45/WW2BEG0 INT_R_X41Y45/NW2BEG1 INT_L_X40Y46/NW2BEG1 INT_R_X39Y47/WW4BEG1 INT_R_X35Y47/NW2BEG1 INT_L_X34Y48/NW2BEG1 INT_R_X33Y49/WW4BEG1 INT_R_X29Y49/WW4BEG1 INT_R_X25Y49/WW4BEG1 INT_R_X21Y49/WW4BEG1 INT_R_X11Y49/WW2BEG0 INT_R_X9Y49/WW4BEG1 INT_R_X5Y49/WW4BEG1 INT_R_X1Y49/SS2BEG0 INT_R_X1Y47/WL1BEG_N3 INT_L_X0Y46/WL1BEG2 "[list  INT_L_X0Y46/SS2BEG2 "[list  INT_L_X0Y44/SS2BEG2 "[list  INT_L_X0Y42/SS2BEG2 "[list  INT_L_X0Y40/SL1BEG2 INT_L_X0Y39/IMUX_L5 LIOI3_X0Y39/IOI_ILOGIC1_CE1 ] " "[list  INT_L_X0Y40/SS2BEG2 "[list  INT_L_X0Y38/SS2BEG2 "[list  INT_L_X0Y36/SL1BEG2 "[list  INT_L_X0Y35/SL1BEG2 INT_L_X0Y34/IMUX_L5 LIOI3_X0Y33/IOI_ILOGIC0_CE1 ] " INT_L_X0Y35/IMUX_L5 LIOI3_X0Y35/IOI_ILOGIC1_CE1 ] " INT_L_X0Y36/IMUX_L5 LIOI3_X0Y35/IOI_ILOGIC0_CE1 ] " "[list  INT_L_X0Y38/IMUX_L5 LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC0_CE1 ] " INT_L_X0Y38/SL1BEG2 INT_L_X0Y37/IMUX_L5 LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC1_CE1 ] " INT_L_X0Y40/IMUX_L5 LIOI3_X0Y39/IOI_ILOGIC0_CE1 ] " "[list  INT_L_X0Y42/IMUX_L5 LIOI3_X0Y41/IOI_ILOGIC0_CE1 ] " INT_L_X0Y42/SL1BEG2 INT_L_X0Y41/IMUX_L5 LIOI3_X0Y41/IOI_ILOGIC1_CE1 ] " INT_L_X0Y44/SL1BEG2 INT_L_X0Y43/IMUX_L5 LIOI3_TBYTESRC_X0Y43/IOI_ILOGIC1_CE1 ] " "[list  INT_L_X0Y46/IMUX_L5 LIOI3_X0Y45/IOI_ILOGIC0_CE1 ] " INT_L_X0Y46/SL1BEG2 INT_L_X0Y45/IMUX_L5 LIOI3_X0Y45/IOI_ILOGIC1_CE1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *RIOB33_X43Y45_IOB_X1Y46_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires RIOB33_X43Y45/IOB_IBUF0]] [get_nodes -of_object [get_wires RIOI3_X43Y45/RIOI_I0]] RIOI3_X43Y45/RIOI_ILOGIC0_D RIOI3_X43Y45/IOI_ILOGIC0_O RIOI3_X43Y45/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_R_X43Y46/INT_INTERFACE_LOGIC_OUTS18 INT_R_X43Y46/WW4BEG0 INT_R_X39Y46/WW4BEG0 INT_R_X35Y46/WW4BEG0 INT_R_X31Y46/WW4BEG0 INT_R_X27Y46/WW4BEG0 INT_R_X23Y46/WW4BEG0 INT_R_X19Y46/WW4BEG0 INT_R_X9Y45/SS2BEG3 INT_R_X9Y43/SS2BEG3 INT_R_X9Y41/SS2BEG3 INT_R_X9Y39/WW2BEG3 INT_R_X7Y39/WL1BEG2 INT_L_X6Y39/NW2BEG3 INT_R_X5Y40/WW4BEG3 INT_R_X1Y40/WL1BEG1 INT_L_X0Y40/SR1BEG2 "[list  INT_L_X0Y39/CTRL_L1 LIOI3_X0Y39/IOI_ILOGIC1_SR ] " INT_L_X0Y39/SL1BEG2 INT_L_X0Y38/WL1BEG1 INT_L_X0Y38/BYP_ALT4 INT_L_X0Y38/BYP_BOUNCE4 INT_L_X0Y38/CTRL_L1 LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC0_SR ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y37_IOB_X0Y37_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y37/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_TBYTETERM_X0Y37/LIOI_I1]] LIOI3_TBYTETERM_X0Y37/LIOI_ILOGIC1_D ] "
set_property FIXED_ROUTE $route $net
set net [get_nets {<const0>}]
set route "[list  ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y40/GND_WIRE]] INT_L_X0Y40/GFAN0 INT_L_X0Y40/CTRL_L1 LIOI3_X0Y39/IOI_ILOGIC0_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y34/GND_WIRE]] INT_L_X0Y34/GFAN1 INT_L_X0Y34/CTRL_L1 LIOI3_X0Y33/IOI_ILOGIC0_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y41/GND_WIRE]] INT_L_X0Y41/GFAN1 INT_L_X0Y41/CTRL_L1 LIOI3_X0Y41/IOI_ILOGIC1_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y36/GND_WIRE]] INT_L_X0Y36/GFAN0 INT_L_X0Y36/CTRL_L1 LIOI3_X0Y35/IOI_ILOGIC0_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y37/GND_WIRE]] INT_L_X0Y37/GFAN0 INT_L_X0Y37/CTRL_L1 LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC1_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y42/GND_WIRE]] INT_L_X0Y42/GFAN0 INT_L_X0Y42/CTRL_L1 LIOI3_X0Y41/IOI_ILOGIC0_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y35/GND_WIRE]] INT_L_X0Y35/GFAN0 INT_L_X0Y35/CTRL_L1 LIOI3_X0Y35/IOI_ILOGIC1_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y46/GND_WIRE]] INT_L_X0Y46/GFAN0 INT_L_X0Y46/CTRL_L1 LIOI3_X0Y45/IOI_ILOGIC0_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y43/GND_WIRE]] INT_L_X0Y43/GFAN0 INT_L_X0Y43/CTRL_L1 LIOI3_TBYTESRC_X0Y43/IOI_ILOGIC1_SR ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y45/GND_WIRE]] INT_L_X0Y45/GFAN0 INT_L_X0Y45/CTRL_L1 LIOI3_X0Y45/IOI_ILOGIC1_SR ] " ) ] "
set_property FIXED_ROUTE $route $net
set net [get_nets {<const1>}]
set route "[list  ( "[list  [get_nodes -of_object [get_wires INT_R_X43Y44/VCC_WIRE]] INT_R_X43Y44/IMUX15 RIOI3_TBYTESRC_X43Y43/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_R_X43Y43/VCC_WIRE]] INT_R_X43Y43/IMUX15 RIOI3_TBYTESRC_X43Y43/IOI_OLOGIC1_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y43/VCC_WIRE]] "[list  INT_L_X2Y43/IMUX_L18 CLBLL_L_X2Y43/CLBLL_LL_B2 ] " "[list  INT_L_X2Y43/IMUX_L12 CLBLL_L_X2Y43/CLBLL_LL_B6 ] " "[list  INT_L_X2Y43/IMUX_L28 CLBLL_L_X2Y43/CLBLL_LL_C4 ] " "[list  INT_L_X2Y43/IMUX_L35 CLBLL_L_X2Y43/CLBLL_LL_C6 ] " "[list  INT_L_X2Y43/IMUX_L40 CLBLL_L_X2Y43/CLBLL_LL_D1 ] " "[list  INT_L_X2Y43/IMUX_L45 CLBLL_L_X2Y43/CLBLL_LL_D2 ] " "[list  INT_L_X2Y43/IMUX_L38 CLBLL_L_X2Y43/CLBLL_LL_D3 ] " "[list  INT_L_X2Y43/IMUX_L44 CLBLL_L_X2Y43/CLBLL_LL_D4 ] " "[list  INT_L_X2Y43/IMUX_L47 CLBLL_L_X2Y43/CLBLL_LL_D5 ] " "[list  INT_L_X2Y43/IMUX_L43 CLBLL_L_X2Y43/CLBLL_LL_D6 ] " "[list  INT_L_X2Y43/IMUX_L6 CLBLL_L_X2Y43/CLBLL_L_A1 ] " "[list  INT_L_X2Y43/IMUX_L3 CLBLL_L_X2Y43/CLBLL_L_A2 ] " "[list  INT_L_X2Y43/IMUX_L0 CLBLL_L_X2Y43/CLBLL_L_A3 ] " "[list  INT_L_X2Y43/IMUX_L10 CLBLL_L_X2Y43/CLBLL_L_A4 ] " "[list  INT_L_X2Y43/IMUX_L9 CLBLL_L_X2Y43/CLBLL_L_A5 ] " "[list  INT_L_X2Y43/IMUX_L5 CLBLL_L_X2Y43/CLBLL_L_A6 ] " "[list  INT_L_X2Y43/IMUX_L14 CLBLL_L_X2Y43/CLBLL_L_B1 ] " "[list  INT_L_X2Y43/IMUX_L19 CLBLL_L_X2Y43/CLBLL_L_B2 ] " "[list  INT_L_X2Y43/IMUX_L16 CLBLL_L_X2Y43/CLBLL_L_B3 ] " "[list  INT_L_X2Y43/IMUX_L26 CLBLL_L_X2Y43/CLBLL_L_B4 ] " "[list  INT_L_X2Y43/IMUX_L25 CLBLL_L_X2Y43/CLBLL_L_B5 ] " "[list  INT_L_X2Y43/IMUX_L13 CLBLL_L_X2Y43/CLBLL_L_B6 ] " "[list  INT_L_X2Y43/IMUX_L33 CLBLL_L_X2Y43/CLBLL_L_C1 ] " "[list  INT_L_X2Y43/IMUX_L20 CLBLL_L_X2Y43/CLBLL_L_C2 ] " "[list  INT_L_X2Y43/IMUX_L23 CLBLL_L_X2Y43/CLBLL_L_C3 ] " "[list  INT_L_X2Y43/IMUX_L21 CLBLL_L_X2Y43/CLBLL_L_C4 ] " "[list  INT_L_X2Y43/IMUX_L30 CLBLL_L_X2Y43/CLBLL_L_C5 ] " "[list  INT_L_X2Y43/IMUX_L34 CLBLL_L_X2Y43/CLBLL_L_C6 ] " "[list  INT_L_X2Y43/IMUX_L41 CLBLL_L_X2Y43/CLBLL_L_D1 ] " "[list  INT_L_X2Y43/IMUX_L36 CLBLL_L_X2Y43/CLBLL_L_D2 ] " "[list  INT_L_X2Y43/IMUX_L39 CLBLL_L_X2Y43/CLBLL_L_D3 ] " "[list  INT_L_X2Y43/IMUX_L37 CLBLL_L_X2Y43/CLBLL_L_D4 ] " "[list  INT_L_X2Y43/IMUX_L46 CLBLL_L_X2Y43/CLBLL_L_D5 ] " INT_L_X2Y43/IMUX_L42 CLBLL_L_X2Y43/CLBLL_L_D6 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_R_X23Y46/VCC_WIRE]] "[list  INT_R_X23Y46/IMUX20 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_CE0 ] " "[list  INT_R_X23Y46/IMUX16 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_CE1 ] " "[list  INT_R_X23Y46/IMUX12 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_IGNORE0 ] " "[list  INT_R_X23Y46/IMUX8 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_IGNORE1 ] " "[list  INT_R_X23Y46/IMUX4 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_S0 ] " "[list  INT_R_X23Y46/IMUX0 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_S1 ] " "[list  INT_R_X23Y46/IMUX21 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_CE0 ] " "[list  INT_R_X23Y46/IMUX17 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_CE1 ] " "[list  INT_R_X23Y46/IMUX13 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_IGNORE0 ] " "[list  INT_R_X23Y46/IMUX9 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_IGNORE1 ] " "[list  INT_R_X23Y46/IMUX5 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_S0 ] " "[list  INT_R_X23Y46/IMUX1 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_S1 ] " "[list  INT_R_X23Y46/IMUX28 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL0_I1 ] " INT_R_X23Y46/IMUX29 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL1_I1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y42/VCC_WIRE]] "[list  INT_L_X2Y42/IMUX_L7 CLBLL_L_X2Y42/CLBLL_LL_A1 ] " "[list  INT_L_X2Y42/IMUX_L2 CLBLL_L_X2Y42/CLBLL_LL_A2 ] " "[list  INT_L_X2Y42/IMUX_L1 CLBLL_L_X2Y42/CLBLL_LL_A3 ] " "[list  INT_L_X2Y42/IMUX_L11 CLBLL_L_X2Y42/CLBLL_LL_A4 ] " "[list  INT_L_X2Y42/IMUX_L8 CLBLL_L_X2Y42/CLBLL_LL_A5 ] " "[list  INT_L_X2Y42/IMUX_L4 CLBLL_L_X2Y42/CLBLL_LL_A6 ] " "[list  INT_L_X2Y42/IMUX_L15 CLBLL_L_X2Y42/CLBLL_LL_B1 ] " "[list  INT_L_X2Y42/IMUX_L18 CLBLL_L_X2Y42/CLBLL_LL_B2 ] " "[list  INT_L_X2Y42/IMUX_L17 CLBLL_L_X2Y42/CLBLL_LL_B3 ] " "[list  INT_L_X2Y42/IMUX_L27 CLBLL_L_X2Y42/CLBLL_LL_B4 ] " "[list  INT_L_X2Y42/IMUX_L24 CLBLL_L_X2Y42/CLBLL_LL_B5 ] " "[list  INT_L_X2Y42/IMUX_L12 CLBLL_L_X2Y42/CLBLL_LL_B6 ] " "[list  INT_L_X2Y42/IMUX_L32 CLBLL_L_X2Y42/CLBLL_LL_C1 ] " "[list  INT_L_X2Y42/IMUX_L29 CLBLL_L_X2Y42/CLBLL_LL_C2 ] " "[list  INT_L_X2Y42/IMUX_L22 CLBLL_L_X2Y42/CLBLL_LL_C3 ] " "[list  INT_L_X2Y42/IMUX_L28 CLBLL_L_X2Y42/CLBLL_LL_C4 ] " "[list  INT_L_X2Y42/IMUX_L31 CLBLL_L_X2Y42/CLBLL_LL_C5 ] " "[list  INT_L_X2Y42/IMUX_L35 CLBLL_L_X2Y42/CLBLL_LL_C6 ] " "[list  INT_L_X2Y42/IMUX_L40 CLBLL_L_X2Y42/CLBLL_LL_D1 ] " "[list  INT_L_X2Y42/IMUX_L45 CLBLL_L_X2Y42/CLBLL_LL_D2 ] " "[list  INT_L_X2Y42/IMUX_L38 CLBLL_L_X2Y42/CLBLL_LL_D3 ] " "[list  INT_L_X2Y42/IMUX_L44 CLBLL_L_X2Y42/CLBLL_LL_D4 ] " "[list  INT_L_X2Y42/IMUX_L47 CLBLL_L_X2Y42/CLBLL_LL_D5 ] " "[list  INT_L_X2Y42/IMUX_L43 CLBLL_L_X2Y42/CLBLL_LL_D6 ] " "[list  INT_L_X2Y42/IMUX_L19 CLBLL_L_X2Y42/CLBLL_L_B2 ] " "[list  INT_L_X2Y42/IMUX_L13 CLBLL_L_X2Y42/CLBLL_L_B6 ] " "[list  INT_L_X2Y42/IMUX_L21 CLBLL_L_X2Y42/CLBLL_L_C4 ] " "[list  INT_L_X2Y42/IMUX_L34 CLBLL_L_X2Y42/CLBLL_L_C6 ] " "[list  INT_L_X2Y42/IMUX_L41 CLBLL_L_X2Y42/CLBLL_L_D1 ] " "[list  INT_L_X2Y42/IMUX_L36 CLBLL_L_X2Y42/CLBLL_L_D2 ] " "[list  INT_L_X2Y42/IMUX_L39 CLBLL_L_X2Y42/CLBLL_L_D3 ] " "[list  INT_L_X2Y42/IMUX_L37 CLBLL_L_X2Y42/CLBLL_L_D4 ] " "[list  INT_L_X2Y42/IMUX_L46 CLBLL_L_X2Y42/CLBLL_L_D5 ] " INT_L_X2Y42/IMUX_L42 CLBLL_L_X2Y42/CLBLL_L_D6 ] " ) ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y1_BUFGCTRL/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL1_O]] CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_CK_GCLK1 CLK_BUFG_REBUF_X60Y38/CLK_BUFG_REBUF_R_CK_GCLK1_BOT CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_MUX_OUT_L6 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_HCLK_OUT_L6 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_BUFHCLK_L6 HCLK_IOI3_X1Y26/HCLK_IOI_CK_IGCLK6 HCLK_IOI3_X1Y26/HCLK_IOI_LEAF_GCLK_TOP2 "[list  LIOI3_X0Y39/IOI_ILOGIC1_CLKB ] " "[list  LIOI3_X0Y33/IOI_ILOGIC0_CLKB ] " "[list  LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC0_CLKB ] " "[list  LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC1_CLKB ] " "[list  LIOI3_X0Y41/IOI_ILOGIC0_CLKB ] " "[list  LIOI3_X0Y41/IOI_ILOGIC1_CLKB ] " "[list  LIOI3_X0Y35/IOI_ILOGIC0_CLKB ] " "[list  LIOI3_X0Y35/IOI_ILOGIC1_CLKB ] " "[list  LIOI3_TBYTESRC_X0Y43/IOI_ILOGIC1_CLKB ] " "[list  LIOI3_X0Y45/IOI_ILOGIC0_CLKB ] " "[list  LIOI3_X0Y45/IOI_ILOGIC1_CLKB ] " LIOI3_X0Y39/IOI_ILOGIC0_CLKB ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y0_BUFGCTRL/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL0_O]] CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X60Y38/CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_BUFHCLK_L8 HCLK_IOI3_X1Y26/HCLK_IOI_CK_IGCLK8 HCLK_IOI3_X1Y26/HCLK_IOI_LEAF_GCLK_TOP0 "[list  LIOI3_X0Y39/IOI_ILOGIC1_CLK ] " "[list  LIOI3_X0Y33/IOI_ILOGIC0_CLK ] " "[list  LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC0_CLK ] " "[list  LIOI3_TBYTETERM_X0Y37/IOI_ILOGIC1_CLK ] " "[list  LIOI3_X0Y41/IOI_ILOGIC0_CLK ] " "[list  LIOI3_X0Y41/IOI_ILOGIC1_CLK ] " "[list  LIOI3_X0Y35/IOI_ILOGIC0_CLK ] " "[list  LIOI3_X0Y35/IOI_ILOGIC1_CLK ] " "[list  LIOI3_TBYTESRC_X0Y43/IOI_ILOGIC1_CLK ] " "[list  LIOI3_X0Y45/IOI_ILOGIC0_CLK ] " "[list  LIOI3_X0Y45/IOI_ILOGIC1_CLK ] " LIOI3_X0Y39/IOI_ILOGIC0_CLK ] "
set_property FIXED_ROUTE $route $net
