
STM32_COURSE_SOMSIN_5_1_DMA_Memory_to_Memory.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a88  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08003b44  08003b44  00004b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c58  08003c58  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003c58  08003c58  00004c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c60  08003c60  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c60  08003c60  00004c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c64  08003c64  00004c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003c68  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  2000005c  08003cc4  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08003cc4  000052b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4bf  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6f  00000000  00000000  00010543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  000122b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d4  00000000  00000000  00012b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172b3  00000000  00000000  0001326c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c19a  00000000  00000000  0002a51f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094ec3  00000000  00000000  000366b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb57c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002360  00000000  00000000  000cb5c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000cd920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003b2c 	.word	0x08003b2c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08003b2c 	.word	0x08003b2c

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	4c49      	ldr	r4, [pc, #292]	@ (8000758 <main+0x128>)
 8000634:	44a5      	add	sp, r4
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t string_source[128]		= "Somsin Thongkrairat\r\n";
 8000638:	23c0      	movs	r3, #192	@ 0xc0
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	18fc      	adds	r4, r7, r3
 800063e:	4b47      	ldr	r3, [pc, #284]	@ (800075c <main+0x12c>)
 8000640:	0020      	movs	r0, r4
 8000642:	0019      	movs	r1, r3
 8000644:	2316      	movs	r3, #22
 8000646:	001a      	movs	r2, r3
 8000648:	f002 fe26 	bl	8003298 <memcpy>
 800064c:	2316      	movs	r3, #22
 800064e:	18e3      	adds	r3, r4, r3
 8000650:	226a      	movs	r2, #106	@ 0x6a
 8000652:	2100      	movs	r1, #0
 8000654:	0018      	movs	r0, r3
 8000656:	f002 fdeb 	bl	8003230 <memset>
  uint8_t string_destination[128]	= "Thanavit Anuwongpinit\r\n ";
 800065a:	4b41      	ldr	r3, [pc, #260]	@ (8000760 <main+0x130>)
 800065c:	2282      	movs	r2, #130	@ 0x82
 800065e:	0092      	lsls	r2, r2, #2
 8000660:	189b      	adds	r3, r3, r2
 8000662:	19dc      	adds	r4, r3, r7
 8000664:	4b3f      	ldr	r3, [pc, #252]	@ (8000764 <main+0x134>)
 8000666:	0020      	movs	r0, r4
 8000668:	0019      	movs	r1, r3
 800066a:	2319      	movs	r3, #25
 800066c:	001a      	movs	r2, r3
 800066e:	f002 fe13 	bl	8003298 <memcpy>
 8000672:	2319      	movs	r3, #25
 8000674:	18e3      	adds	r3, r4, r3
 8000676:	2267      	movs	r2, #103	@ 0x67
 8000678:	2100      	movs	r1, #0
 800067a:	0018      	movs	r0, r3
 800067c:	f002 fdd8 	bl	8003230 <memset>

  unsigned char string_buffer[256];
  int string_buffer_size = -1;
 8000680:	2301      	movs	r3, #1
 8000682:	425b      	negs	r3, r3
 8000684:	2280      	movs	r2, #128	@ 0x80
 8000686:	0092      	lsls	r2, r2, #2
 8000688:	18ba      	adds	r2, r7, r2
 800068a:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068c:	f000 faa6 	bl	8000bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000690:	f000 f872 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000694:	f000 f944 	bl	8000920 <MX_GPIO_Init>
  MX_DMA_Init();
 8000698:	f000 f904 	bl	80008a4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800069c:	f000 f8b4 	bl	8000808 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart2, "haruhi DMA\r\n", 13, 1000);
 80006a0:	23fa      	movs	r3, #250	@ 0xfa
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	4930      	ldr	r1, [pc, #192]	@ (8000768 <main+0x138>)
 80006a6:	4831      	ldr	r0, [pc, #196]	@ (800076c <main+0x13c>)
 80006a8:	220d      	movs	r2, #13
 80006aa:	f001 fef1 	bl	8002490 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_DMA_Start (&hdma_memtomem_dma1_channel1, string_source, string_destination, 22);
 80006ae:	23c0      	movs	r3, #192	@ 0xc0
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	18f9      	adds	r1, r7, r3
 80006b4:	1c7a      	adds	r2, r7, #1
 80006b6:	32ff      	adds	r2, #255	@ 0xff
 80006b8:	482d      	ldr	r0, [pc, #180]	@ (8000770 <main+0x140>)
 80006ba:	2316      	movs	r3, #22
 80006bc:	f000 fc8c 	bl	8000fd8 <HAL_DMA_Start>
	  while(HAL_DMA_PollForTransfer(&hdma_memtomem_dma1_channel1, HAL_DMA_FULL_TRANSFER, 100) != HAL_OK)
 80006c0:	e000      	b.n	80006c4 <main+0x94>
	  {
	    __NOP();
 80006c2:	46c0      	nop			@ (mov r8, r8)
	  while(HAL_DMA_PollForTransfer(&hdma_memtomem_dma1_channel1, HAL_DMA_FULL_TRANSFER, 100) != HAL_OK)
 80006c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000770 <main+0x140>)
 80006c6:	2264      	movs	r2, #100	@ 0x64
 80006c8:	2100      	movs	r1, #0
 80006ca:	0018      	movs	r0, r3
 80006cc:	f000 fcd0 	bl	8001070 <HAL_DMA_PollForTransfer>
 80006d0:	1e03      	subs	r3, r0, #0
 80006d2:	d1f6      	bne.n	80006c2 <main+0x92>
	  }

	  for(int i=0;i<22;i++){ // using CPU
 80006d4:	2300      	movs	r3, #0
 80006d6:	2281      	movs	r2, #129	@ 0x81
 80006d8:	0092      	lsls	r2, r2, #2
 80006da:	18ba      	adds	r2, r7, r2
 80006dc:	6013      	str	r3, [r2, #0]
 80006de:	e017      	b.n	8000710 <main+0xe0>
		  string_destination[i] = string_source[i];
 80006e0:	23c0      	movs	r3, #192	@ 0xc0
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	18fa      	adds	r2, r7, r3
 80006e6:	2081      	movs	r0, #129	@ 0x81
 80006e8:	0080      	lsls	r0, r0, #2
 80006ea:	183b      	adds	r3, r7, r0
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	18d3      	adds	r3, r2, r3
 80006f0:	7819      	ldrb	r1, [r3, #0]
 80006f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000760 <main+0x130>)
 80006f4:	2282      	movs	r2, #130	@ 0x82
 80006f6:	0092      	lsls	r2, r2, #2
 80006f8:	189b      	adds	r3, r3, r2
 80006fa:	19da      	adds	r2, r3, r7
 80006fc:	183b      	adds	r3, r7, r0
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	18d3      	adds	r3, r2, r3
 8000702:	1c0a      	adds	r2, r1, #0
 8000704:	701a      	strb	r2, [r3, #0]
	  for(int i=0;i<22;i++){ // using CPU
 8000706:	183b      	adds	r3, r7, r0
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	3301      	adds	r3, #1
 800070c:	183a      	adds	r2, r7, r0
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	2381      	movs	r3, #129	@ 0x81
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2b15      	cmp	r3, #21
 800071a:	dde1      	ble.n	80006e0 <main+0xb0>
	  }

	  string_buffer_size = sprintf(string_buffer,"src = %sdest = %s\r\n",string_source,string_destination);
 800071c:	1c7b      	adds	r3, r7, #1
 800071e:	33ff      	adds	r3, #255	@ 0xff
 8000720:	22c0      	movs	r2, #192	@ 0xc0
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	18ba      	adds	r2, r7, r2
 8000726:	4913      	ldr	r1, [pc, #76]	@ (8000774 <main+0x144>)
 8000728:	0038      	movs	r0, r7
 800072a:	f002 fd61 	bl	80031f0 <siprintf>
 800072e:	0003      	movs	r3, r0
 8000730:	2280      	movs	r2, #128	@ 0x80
 8000732:	0092      	lsls	r2, r2, #2
 8000734:	18b9      	adds	r1, r7, r2
 8000736:	600b      	str	r3, [r1, #0]
	  HAL_UART_Transmit(&huart2, string_buffer, string_buffer_size, 1000);
 8000738:	18bb      	adds	r3, r7, r2
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	b29a      	uxth	r2, r3
 800073e:	23fa      	movs	r3, #250	@ 0xfa
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	0039      	movs	r1, r7
 8000744:	4809      	ldr	r0, [pc, #36]	@ (800076c <main+0x13c>)
 8000746:	f001 fea3 	bl	8002490 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 800074a:	23fa      	movs	r3, #250	@ 0xfa
 800074c:	00db      	lsls	r3, r3, #3
 800074e:	0018      	movs	r0, r3
 8000750:	f000 faca 	bl	8000ce8 <HAL_Delay>
  {
 8000754:	e7ab      	b.n	80006ae <main+0x7e>
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	fffffdf4 	.word	0xfffffdf4
 800075c:	08003b68 	.word	0x08003b68
 8000760:	fffffef8 	.word	0xfffffef8
 8000764:	08003b80 	.word	0x08003b80
 8000768:	08003b44 	.word	0x08003b44
 800076c:	20000078 	.word	0x20000078
 8000770:	2000010c 	.word	0x2000010c
 8000774:	08003b54 	.word	0x08003b54

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b093      	sub	sp, #76	@ 0x4c
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	2410      	movs	r4, #16
 8000780:	193b      	adds	r3, r7, r4
 8000782:	0018      	movs	r0, r3
 8000784:	2338      	movs	r3, #56	@ 0x38
 8000786:	001a      	movs	r2, r3
 8000788:	2100      	movs	r1, #0
 800078a:	f002 fd51 	bl	8003230 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078e:	003b      	movs	r3, r7
 8000790:	0018      	movs	r0, r3
 8000792:	2310      	movs	r3, #16
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f002 fd4a 	bl	8003230 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800079c:	2380      	movs	r3, #128	@ 0x80
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	0018      	movs	r0, r3
 80007a2:	f000 ff57 	bl	8001654 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	2202      	movs	r2, #2
 80007aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	2280      	movs	r2, #128	@ 0x80
 80007b0:	0052      	lsls	r2, r2, #1
 80007b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	2200      	movs	r2, #0
 80007b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	2240      	movs	r2, #64	@ 0x40
 80007be:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	0018      	movs	r0, r3
 80007ca:	f000 ff8f 	bl	80016ec <HAL_RCC_OscConfig>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80007d2:	f000 f8f5 	bl	80009c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d6:	003b      	movs	r3, r7
 80007d8:	2207      	movs	r2, #7
 80007da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007dc:	003b      	movs	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e2:	003b      	movs	r3, r7
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e8:	003b      	movs	r3, r7
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ee:	003b      	movs	r3, r7
 80007f0:	2100      	movs	r1, #0
 80007f2:	0018      	movs	r0, r3
 80007f4:	f001 fa94 	bl	8001d20 <HAL_RCC_ClockConfig>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d001      	beq.n	8000800 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80007fc:	f000 f8e0 	bl	80009c0 <Error_Handler>
  }
}
 8000800:	46c0      	nop			@ (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	b013      	add	sp, #76	@ 0x4c
 8000806:	bd90      	pop	{r4, r7, pc}

08000808 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800080c:	4b23      	ldr	r3, [pc, #140]	@ (800089c <MX_USART2_UART_Init+0x94>)
 800080e:	4a24      	ldr	r2, [pc, #144]	@ (80008a0 <MX_USART2_UART_Init+0x98>)
 8000810:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000812:	4b22      	ldr	r3, [pc, #136]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000814:	22e1      	movs	r2, #225	@ 0xe1
 8000816:	0252      	lsls	r2, r2, #9
 8000818:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800081a:	4b20      	ldr	r3, [pc, #128]	@ (800089c <MX_USART2_UART_Init+0x94>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000820:	4b1e      	ldr	r3, [pc, #120]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000826:	4b1d      	ldr	r3, [pc, #116]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800082c:	4b1b      	ldr	r3, [pc, #108]	@ (800089c <MX_USART2_UART_Init+0x94>)
 800082e:	220c      	movs	r2, #12
 8000830:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000832:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000838:	4b18      	ldr	r3, [pc, #96]	@ (800089c <MX_USART2_UART_Init+0x94>)
 800083a:	2200      	movs	r2, #0
 800083c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083e:	4b17      	ldr	r3, [pc, #92]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000844:	4b15      	ldr	r3, [pc, #84]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000846:	2200      	movs	r2, #0
 8000848:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800084a:	4b14      	ldr	r3, [pc, #80]	@ (800089c <MX_USART2_UART_Init+0x94>)
 800084c:	2200      	movs	r2, #0
 800084e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000852:	0018      	movs	r0, r3
 8000854:	f001 fdc6 	bl	80023e4 <HAL_UART_Init>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800085c:	f000 f8b0 	bl	80009c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000860:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000862:	2100      	movs	r1, #0
 8000864:	0018      	movs	r0, r3
 8000866:	f002 fbe3 	bl	8003030 <HAL_UARTEx_SetTxFifoThreshold>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d001      	beq.n	8000872 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800086e:	f000 f8a7 	bl	80009c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000872:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000874:	2100      	movs	r1, #0
 8000876:	0018      	movs	r0, r3
 8000878:	f002 fc1a 	bl	80030b0 <HAL_UARTEx_SetRxFifoThreshold>
 800087c:	1e03      	subs	r3, r0, #0
 800087e:	d001      	beq.n	8000884 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000880:	f000 f89e 	bl	80009c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <MX_USART2_UART_Init+0x94>)
 8000886:	0018      	movs	r0, r3
 8000888:	f002 fb98 	bl	8002fbc <HAL_UARTEx_DisableFifoMode>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d001      	beq.n	8000894 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000890:	f000 f896 	bl	80009c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000894:	46c0      	nop			@ (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	20000078 	.word	0x20000078
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
static void MX_DMA_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000914 <MX_DMA_Init+0x70>)
 80008ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008ae:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <MX_DMA_Init+0x70>)
 80008b0:	2101      	movs	r1, #1
 80008b2:	430a      	orrs	r2, r1
 80008b4:	639a      	str	r2, [r3, #56]	@ 0x38
 80008b6:	4b17      	ldr	r3, [pc, #92]	@ (8000914 <MX_DMA_Init+0x70>)
 80008b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008ba:	2201      	movs	r2, #1
 80008bc:	4013      	ands	r3, r2
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <MX_DMA_Init+0x74>)
 80008c4:	4a15      	ldr	r2, [pc, #84]	@ (800091c <MX_DMA_Init+0x78>)
 80008c6:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 80008c8:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_DMA_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80008ce:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <MX_DMA_Init+0x74>)
 80008d0:	2280      	movs	r2, #128	@ 0x80
 80008d2:	01d2      	lsls	r2, r2, #7
 80008d4:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 80008d6:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <MX_DMA_Init+0x74>)
 80008d8:	2240      	movs	r2, #64	@ 0x40
 80008da:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 80008dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_DMA_Init+0x74>)
 80008de:	2280      	movs	r2, #128	@ 0x80
 80008e0:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <MX_DMA_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_DMA_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MX_DMA_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 80008f4:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_DMA_Init+0x74>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 80008fa:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <MX_DMA_Init+0x74>)
 80008fc:	0018      	movs	r0, r3
 80008fe:	f000 fae1 	bl	8000ec4 <HAL_DMA_Init>
 8000902:	1e03      	subs	r3, r0, #0
 8000904:	d001      	beq.n	800090a <MX_DMA_Init+0x66>
  {
    Error_Handler( );
 8000906:	f000 f85b 	bl	80009c0 <Error_Handler>
  }

}
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	b002      	add	sp, #8
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	40021000 	.word	0x40021000
 8000918:	2000010c 	.word	0x2000010c
 800091c:	40020008 	.word	0x40020008

08000920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b089      	sub	sp, #36	@ 0x24
 8000924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	240c      	movs	r4, #12
 8000928:	193b      	adds	r3, r7, r4
 800092a:	0018      	movs	r0, r3
 800092c:	2314      	movs	r3, #20
 800092e:	001a      	movs	r2, r3
 8000930:	2100      	movs	r1, #0
 8000932:	f002 fc7d 	bl	8003230 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_GPIO_Init+0x9c>)
 8000938:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800093a:	4b20      	ldr	r3, [pc, #128]	@ (80009bc <MX_GPIO_Init+0x9c>)
 800093c:	2104      	movs	r1, #4
 800093e:	430a      	orrs	r2, r1
 8000940:	635a      	str	r2, [r3, #52]	@ 0x34
 8000942:	4b1e      	ldr	r3, [pc, #120]	@ (80009bc <MX_GPIO_Init+0x9c>)
 8000944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000946:	2204      	movs	r2, #4
 8000948:	4013      	ands	r3, r2
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800094e:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_GPIO_Init+0x9c>)
 8000950:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000952:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <MX_GPIO_Init+0x9c>)
 8000954:	2120      	movs	r1, #32
 8000956:	430a      	orrs	r2, r1
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
 800095a:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_GPIO_Init+0x9c>)
 800095c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095e:	2220      	movs	r2, #32
 8000960:	4013      	ands	r3, r2
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <MX_GPIO_Init+0x9c>)
 8000968:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800096a:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_GPIO_Init+0x9c>)
 800096c:	2101      	movs	r1, #1
 800096e:	430a      	orrs	r2, r1
 8000970:	635a      	str	r2, [r3, #52]	@ 0x34
 8000972:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <MX_GPIO_Init+0x9c>)
 8000974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000976:	2201      	movs	r2, #1
 8000978:	4013      	ands	r3, r2
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800097e:	23a0      	movs	r3, #160	@ 0xa0
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	2200      	movs	r2, #0
 8000984:	2120      	movs	r1, #32
 8000986:	0018      	movs	r0, r3
 8000988:	f000 fe46 	bl	8001618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800098c:	0021      	movs	r1, r4
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2220      	movs	r2, #32
 8000992:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2201      	movs	r2, #1
 8000998:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2202      	movs	r2, #2
 80009a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80009a6:	187a      	adds	r2, r7, r1
 80009a8:	23a0      	movs	r3, #160	@ 0xa0
 80009aa:	05db      	lsls	r3, r3, #23
 80009ac:	0011      	movs	r1, r2
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fcce 	bl	8001350 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b009      	add	sp, #36	@ 0x24
 80009ba:	bd90      	pop	{r4, r7, pc}
 80009bc:	40021000 	.word	0x40021000

080009c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c4:	b672      	cpsid	i
}
 80009c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c8:	46c0      	nop			@ (mov r8, r8)
 80009ca:	e7fd      	b.n	80009c8 <Error_Handler+0x8>

080009cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <HAL_MspInit+0x4c>)
 80009d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <HAL_MspInit+0x4c>)
 80009d8:	2101      	movs	r1, #1
 80009da:	430a      	orrs	r2, r1
 80009dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <HAL_MspInit+0x4c>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e2:	2201      	movs	r2, #1
 80009e4:	4013      	ands	r3, r2
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <HAL_MspInit+0x4c>)
 80009ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <HAL_MspInit+0x4c>)
 80009f0:	2180      	movs	r1, #128	@ 0x80
 80009f2:	0549      	lsls	r1, r1, #21
 80009f4:	430a      	orrs	r2, r1
 80009f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009f8:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <HAL_MspInit+0x4c>)
 80009fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009fc:	2380      	movs	r3, #128	@ 0x80
 80009fe:	055b      	lsls	r3, r3, #21
 8000a00:	4013      	ands	r3, r2
 8000a02:	603b      	str	r3, [r7, #0]
 8000a04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000a06:	23c0      	movs	r3, #192	@ 0xc0
 8000a08:	00db      	lsls	r3, r3, #3
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f000 f990 	bl	8000d30 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b002      	add	sp, #8
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b097      	sub	sp, #92	@ 0x5c
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	2344      	movs	r3, #68	@ 0x44
 8000a26:	18fb      	adds	r3, r7, r3
 8000a28:	0018      	movs	r0, r3
 8000a2a:	2314      	movs	r3, #20
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f002 fbfe 	bl	8003230 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a34:	2410      	movs	r4, #16
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	0018      	movs	r0, r3
 8000a3a:	2334      	movs	r3, #52	@ 0x34
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f002 fbf6 	bl	8003230 <memset>
  if(huart->Instance==USART2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a22      	ldr	r2, [pc, #136]	@ (8000ad4 <HAL_UART_MspInit+0xb8>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d13e      	bne.n	8000acc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	2202      	movs	r2, #2
 8000a52:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a54:	193b      	adds	r3, r7, r4
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f001 fb09 	bl	8002074 <HAL_RCCEx_PeriphCLKConfig>
 8000a62:	1e03      	subs	r3, r0, #0
 8000a64:	d001      	beq.n	8000a6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a66:	f7ff ffab 	bl	80009c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad8 <HAL_UART_MspInit+0xbc>)
 8000a6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad8 <HAL_UART_MspInit+0xbc>)
 8000a70:	2180      	movs	r1, #128	@ 0x80
 8000a72:	0289      	lsls	r1, r1, #10
 8000a74:	430a      	orrs	r2, r1
 8000a76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a78:	4b17      	ldr	r3, [pc, #92]	@ (8000ad8 <HAL_UART_MspInit+0xbc>)
 8000a7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a7c:	2380      	movs	r3, #128	@ 0x80
 8000a7e:	029b      	lsls	r3, r3, #10
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b14      	ldr	r3, [pc, #80]	@ (8000ad8 <HAL_UART_MspInit+0xbc>)
 8000a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <HAL_UART_MspInit+0xbc>)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a92:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <HAL_UART_MspInit+0xbc>)
 8000a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a96:	2201      	movs	r2, #1
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000a9e:	2144      	movs	r1, #68	@ 0x44
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2201      	movs	r2, #1
 8000ab0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2201      	movs	r2, #1
 8000abc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	187a      	adds	r2, r7, r1
 8000ac0:	23a0      	movs	r3, #160	@ 0xa0
 8000ac2:	05db      	lsls	r3, r3, #23
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 fc42 	bl	8001350 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b017      	add	sp, #92	@ 0x5c
 8000ad2:	bd90      	pop	{r4, r7, pc}
 8000ad4:	40004400 	.word	0x40004400
 8000ad8:	40021000 	.word	0x40021000

08000adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae0:	46c0      	nop			@ (mov r8, r8)
 8000ae2:	e7fd      	b.n	8000ae0 <NMI_Handler+0x4>

08000ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	e7fd      	b.n	8000ae8 <HardFault_Handler+0x4>

08000aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000af0:	46c0      	nop			@ (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b04:	f000 f8d4 	bl	8000cb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b18:	4a14      	ldr	r2, [pc, #80]	@ (8000b6c <_sbrk+0x5c>)
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <_sbrk+0x60>)
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b24:	4b13      	ldr	r3, [pc, #76]	@ (8000b74 <_sbrk+0x64>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d102      	bne.n	8000b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b2c:	4b11      	ldr	r3, [pc, #68]	@ (8000b74 <_sbrk+0x64>)
 8000b2e:	4a12      	ldr	r2, [pc, #72]	@ (8000b78 <_sbrk+0x68>)
 8000b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b32:	4b10      	ldr	r3, [pc, #64]	@ (8000b74 <_sbrk+0x64>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	18d3      	adds	r3, r2, r3
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d207      	bcs.n	8000b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b40:	f002 fb7e 	bl	8003240 <__errno>
 8000b44:	0003      	movs	r3, r0
 8000b46:	220c      	movs	r2, #12
 8000b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	425b      	negs	r3, r3
 8000b4e:	e009      	b.n	8000b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b50:	4b08      	ldr	r3, [pc, #32]	@ (8000b74 <_sbrk+0x64>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b56:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	18d2      	adds	r2, r2, r3
 8000b5e:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <_sbrk+0x64>)
 8000b60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b62:	68fb      	ldr	r3, [r7, #12]
}
 8000b64:	0018      	movs	r0, r3
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b006      	add	sp, #24
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20009000 	.word	0x20009000
 8000b70:	00000400 	.word	0x00000400
 8000b74:	20000168 	.word	0x20000168
 8000b78:	200002b8 	.word	0x200002b8

08000b7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b80:	46c0      	nop			@ (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
	...

08000b88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b88:	480d      	ldr	r0, [pc, #52]	@ (8000bc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b8c:	f7ff fff6 	bl	8000b7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b90:	480c      	ldr	r0, [pc, #48]	@ (8000bc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b92:	490d      	ldr	r1, [pc, #52]	@ (8000bc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b94:	4a0d      	ldr	r2, [pc, #52]	@ (8000bcc <LoopForever+0xe>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b98:	e002      	b.n	8000ba0 <LoopCopyDataInit>

08000b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9e:	3304      	adds	r3, #4

08000ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba4:	d3f9      	bcc.n	8000b9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd4 <LoopForever+0x16>)
  movs r3, #0
 8000baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bac:	e001      	b.n	8000bb2 <LoopFillZerobss>

08000bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb0:	3204      	adds	r2, #4

08000bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb4:	d3fb      	bcc.n	8000bae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bb6:	f002 fb49 	bl	800324c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000bba:	f7ff fd39 	bl	8000630 <main>

08000bbe <LoopForever>:

LoopForever:
  b LoopForever
 8000bbe:	e7fe      	b.n	8000bbe <LoopForever>
  ldr   r0, =_estack
 8000bc0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bcc:	08003c68 	.word	0x08003c68
  ldr r2, =_sbss
 8000bd0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bd4:	200002b8 	.word	0x200002b8

08000bd8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bd8:	e7fe      	b.n	8000bd8 <ADC1_COMP_IRQHandler>
	...

08000bdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <HAL_Init+0x3c>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <HAL_Init+0x3c>)
 8000bee:	2180      	movs	r1, #128	@ 0x80
 8000bf0:	0049      	lsls	r1, r1, #1
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f000 f810 	bl	8000c1c <HAL_InitTick>
 8000bfc:	1e03      	subs	r3, r0, #0
 8000bfe:	d003      	beq.n	8000c08 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c00:	1dfb      	adds	r3, r7, #7
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
 8000c06:	e001      	b.n	8000c0c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c08:	f7ff fee0 	bl	80009cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c0c:	1dfb      	adds	r3, r7, #7
 8000c0e:	781b      	ldrb	r3, [r3, #0]
}
 8000c10:	0018      	movs	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b002      	add	sp, #8
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40022000 	.word	0x40022000

08000c1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c24:	230f      	movs	r3, #15
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca4 <HAL_InitTick+0x88>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d02b      	beq.n	8000c8c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000c34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <HAL_InitTick+0x8c>)
 8000c36:	681c      	ldr	r4, [r3, #0]
 8000c38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca4 <HAL_InitTick+0x88>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	23fa      	movs	r3, #250	@ 0xfa
 8000c40:	0098      	lsls	r0, r3, #2
 8000c42:	f7ff fa69 	bl	8000118 <__udivsi3>
 8000c46:	0003      	movs	r3, r0
 8000c48:	0019      	movs	r1, r3
 8000c4a:	0020      	movs	r0, r4
 8000c4c:	f7ff fa64 	bl	8000118 <__udivsi3>
 8000c50:	0003      	movs	r3, r0
 8000c52:	0018      	movs	r0, r3
 8000c54:	f000 f929 	bl	8000eaa <HAL_SYSTICK_Config>
 8000c58:	1e03      	subs	r3, r0, #0
 8000c5a:	d112      	bne.n	8000c82 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80a      	bhi.n	8000c78 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	2301      	movs	r3, #1
 8000c66:	425b      	negs	r3, r3
 8000c68:	2200      	movs	r2, #0
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f000 f908 	bl	8000e80 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c70:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <HAL_InitTick+0x90>)
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	e00d      	b.n	8000c94 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000c78:	230f      	movs	r3, #15
 8000c7a:	18fb      	adds	r3, r7, r3
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	e008      	b.n	8000c94 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c82:	230f      	movs	r3, #15
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	2201      	movs	r2, #1
 8000c88:	701a      	strb	r2, [r3, #0]
 8000c8a:	e003      	b.n	8000c94 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	18fb      	adds	r3, r7, r3
 8000c90:	2201      	movs	r2, #1
 8000c92:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000c94:	230f      	movs	r3, #15
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	781b      	ldrb	r3, [r3, #0]
}
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b005      	add	sp, #20
 8000ca0:	bd90      	pop	{r4, r7, pc}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000000 	.word	0x20000000
 8000cac:	20000004 	.word	0x20000004

08000cb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ccc <HAL_IncTick+0x1c>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	001a      	movs	r2, r3
 8000cba:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_IncTick+0x20>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	18d2      	adds	r2, r2, r3
 8000cc0:	4b03      	ldr	r3, [pc, #12]	@ (8000cd0 <HAL_IncTick+0x20>)
 8000cc2:	601a      	str	r2, [r3, #0]
}
 8000cc4:	46c0      	nop			@ (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	46c0      	nop			@ (mov r8, r8)
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	2000016c 	.word	0x2000016c

08000cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd8:	4b02      	ldr	r3, [pc, #8]	@ (8000ce4 <HAL_GetTick+0x10>)
 8000cda:	681b      	ldr	r3, [r3, #0]
}
 8000cdc:	0018      	movs	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	2000016c 	.word	0x2000016c

08000ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cf0:	f7ff fff0 	bl	8000cd4 <HAL_GetTick>
 8000cf4:	0003      	movs	r3, r0
 8000cf6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	d005      	beq.n	8000d0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <HAL_Delay+0x44>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	001a      	movs	r2, r3
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	189b      	adds	r3, r3, r2
 8000d0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	f7ff ffe0 	bl	8000cd4 <HAL_GetTick>
 8000d14:	0002      	movs	r2, r0
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d8f7      	bhi.n	8000d10 <HAL_Delay+0x28>
  {
  }
}
 8000d20:	46c0      	nop			@ (mov r8, r8)
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b004      	add	sp, #16
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	20000008 	.word	0x20000008

08000d30 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a06      	ldr	r2, [pc, #24]	@ (8000d58 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000d3e:	4013      	ands	r3, r2
 8000d40:	0019      	movs	r1, r3
 8000d42:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	430a      	orrs	r2, r1
 8000d48:	601a      	str	r2, [r3, #0]
}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b002      	add	sp, #8
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	46c0      	nop			@ (mov r8, r8)
 8000d54:	40010000 	.word	0x40010000
 8000d58:	fffff9ff 	.word	0xfffff9ff

08000d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d5c:	b590      	push	{r4, r7, lr}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	0002      	movs	r2, r0
 8000d64:	6039      	str	r1, [r7, #0]
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d70:	d828      	bhi.n	8000dc4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d72:	4a2f      	ldr	r2, [pc, #188]	@ (8000e30 <__NVIC_SetPriority+0xd4>)
 8000d74:	1dfb      	adds	r3, r7, #7
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	b25b      	sxtb	r3, r3
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	33c0      	adds	r3, #192	@ 0xc0
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	589b      	ldr	r3, [r3, r2]
 8000d82:	1dfa      	adds	r2, r7, #7
 8000d84:	7812      	ldrb	r2, [r2, #0]
 8000d86:	0011      	movs	r1, r2
 8000d88:	2203      	movs	r2, #3
 8000d8a:	400a      	ands	r2, r1
 8000d8c:	00d2      	lsls	r2, r2, #3
 8000d8e:	21ff      	movs	r1, #255	@ 0xff
 8000d90:	4091      	lsls	r1, r2
 8000d92:	000a      	movs	r2, r1
 8000d94:	43d2      	mvns	r2, r2
 8000d96:	401a      	ands	r2, r3
 8000d98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	019b      	lsls	r3, r3, #6
 8000d9e:	22ff      	movs	r2, #255	@ 0xff
 8000da0:	401a      	ands	r2, r3
 8000da2:	1dfb      	adds	r3, r7, #7
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	0018      	movs	r0, r3
 8000da8:	2303      	movs	r3, #3
 8000daa:	4003      	ands	r3, r0
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000db0:	481f      	ldr	r0, [pc, #124]	@ (8000e30 <__NVIC_SetPriority+0xd4>)
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	b25b      	sxtb	r3, r3
 8000db8:	089b      	lsrs	r3, r3, #2
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	33c0      	adds	r3, #192	@ 0xc0
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dc2:	e031      	b.n	8000e28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e34 <__NVIC_SetPriority+0xd8>)
 8000dc6:	1dfb      	adds	r3, r7, #7
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	0019      	movs	r1, r3
 8000dcc:	230f      	movs	r3, #15
 8000dce:	400b      	ands	r3, r1
 8000dd0:	3b08      	subs	r3, #8
 8000dd2:	089b      	lsrs	r3, r3, #2
 8000dd4:	3306      	adds	r3, #6
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	18d3      	adds	r3, r2, r3
 8000dda:	3304      	adds	r3, #4
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	1dfa      	adds	r2, r7, #7
 8000de0:	7812      	ldrb	r2, [r2, #0]
 8000de2:	0011      	movs	r1, r2
 8000de4:	2203      	movs	r2, #3
 8000de6:	400a      	ands	r2, r1
 8000de8:	00d2      	lsls	r2, r2, #3
 8000dea:	21ff      	movs	r1, #255	@ 0xff
 8000dec:	4091      	lsls	r1, r2
 8000dee:	000a      	movs	r2, r1
 8000df0:	43d2      	mvns	r2, r2
 8000df2:	401a      	ands	r2, r3
 8000df4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	019b      	lsls	r3, r3, #6
 8000dfa:	22ff      	movs	r2, #255	@ 0xff
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	0018      	movs	r0, r3
 8000e04:	2303      	movs	r3, #3
 8000e06:	4003      	ands	r3, r0
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e0c:	4809      	ldr	r0, [pc, #36]	@ (8000e34 <__NVIC_SetPriority+0xd8>)
 8000e0e:	1dfb      	adds	r3, r7, #7
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	001c      	movs	r4, r3
 8000e14:	230f      	movs	r3, #15
 8000e16:	4023      	ands	r3, r4
 8000e18:	3b08      	subs	r3, #8
 8000e1a:	089b      	lsrs	r3, r3, #2
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	3306      	adds	r3, #6
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	18c3      	adds	r3, r0, r3
 8000e24:	3304      	adds	r3, #4
 8000e26:	601a      	str	r2, [r3, #0]
}
 8000e28:	46c0      	nop			@ (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b003      	add	sp, #12
 8000e2e:	bd90      	pop	{r4, r7, pc}
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	1e5a      	subs	r2, r3, #1
 8000e44:	2380      	movs	r3, #128	@ 0x80
 8000e46:	045b      	lsls	r3, r3, #17
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d301      	bcc.n	8000e50 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e010      	b.n	8000e72 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e50:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <SysTick_Config+0x44>)
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	3a01      	subs	r2, #1
 8000e56:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e58:	2301      	movs	r3, #1
 8000e5a:	425b      	negs	r3, r3
 8000e5c:	2103      	movs	r1, #3
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f7ff ff7c 	bl	8000d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e64:	4b05      	ldr	r3, [pc, #20]	@ (8000e7c <SysTick_Config+0x44>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6a:	4b04      	ldr	r3, [pc, #16]	@ (8000e7c <SysTick_Config+0x44>)
 8000e6c:	2207      	movs	r2, #7
 8000e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	0018      	movs	r0, r3
 8000e74:	46bd      	mov	sp, r7
 8000e76:	b002      	add	sp, #8
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	46c0      	nop			@ (mov r8, r8)
 8000e7c:	e000e010 	.word	0xe000e010

08000e80 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
 8000e8a:	210f      	movs	r1, #15
 8000e8c:	187b      	adds	r3, r7, r1
 8000e8e:	1c02      	adds	r2, r0, #0
 8000e90:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	187b      	adds	r3, r7, r1
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	b25b      	sxtb	r3, r3
 8000e9a:	0011      	movs	r1, r2
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f7ff ff5d 	bl	8000d5c <__NVIC_SetPriority>
}
 8000ea2:	46c0      	nop			@ (mov r8, r8)
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b004      	add	sp, #16
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f7ff ffbf 	bl	8000e38 <SysTick_Config>
 8000eba:	0003      	movs	r3, r0
}
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d101      	bne.n	8000ed6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e077      	b.n	8000fc6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a3d      	ldr	r2, [pc, #244]	@ (8000fd0 <HAL_DMA_Init+0x10c>)
 8000edc:	4694      	mov	ip, r2
 8000ede:	4463      	add	r3, ip
 8000ee0:	2114      	movs	r1, #20
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f7ff f918 	bl	8000118 <__udivsi3>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	009a      	lsls	r2, r3, #2
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2225      	movs	r2, #37	@ 0x25
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4934      	ldr	r1, [pc, #208]	@ (8000fd4 <HAL_DMA_Init+0x110>)
 8000f04:	400a      	ands	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6819      	ldr	r1, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689a      	ldr	r2, [r3, #8]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	431a      	orrs	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	691b      	ldr	r3, [r3, #16]
 8000f1c:	431a      	orrs	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	431a      	orrs	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a1b      	ldr	r3, [r3, #32]
 8000f34:	431a      	orrs	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	0018      	movs	r0, r3
 8000f42:	f000 f9b5 	bl	80012b0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689a      	ldr	r2, [r3, #8]
 8000f4a:	2380      	movs	r3, #128	@ 0x80
 8000f4c:	01db      	lsls	r3, r3, #7
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d102      	bne.n	8000f58 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685a      	ldr	r2, [r3, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f60:	213f      	movs	r1, #63	@ 0x3f
 8000f62:	400a      	ands	r2, r1
 8000f64:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000f6e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d011      	beq.n	8000f9c <HAL_DMA_Init+0xd8>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d80d      	bhi.n	8000f9c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	0018      	movs	r0, r3
 8000f84:	f000 f9c0 	bl	8001308 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	e008      	b.n	8000fae <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2225      	movs	r2, #37	@ 0x25
 8000fb8:	2101      	movs	r1, #1
 8000fba:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2224      	movs	r2, #36	@ 0x24
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b002      	add	sp, #8
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	bffdfff8 	.word	0xbffdfff8
 8000fd4:	ffff800f 	.word	0xffff800f

08000fd8 <HAL_DMA_Start>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
 8000fe4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000fe6:	2317      	movs	r3, #23
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2224      	movs	r2, #36	@ 0x24
 8000ff2:	5c9b      	ldrb	r3, [r3, r2]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d101      	bne.n	8000ffc <HAL_DMA_Start+0x24>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	e035      	b.n	8001068 <HAL_DMA_Start+0x90>
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	2224      	movs	r2, #36	@ 0x24
 8001000:	2101      	movs	r1, #1
 8001002:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2225      	movs	r2, #37	@ 0x25
 8001008:	5c9b      	ldrb	r3, [r3, r2]
 800100a:	b2db      	uxtb	r3, r3
 800100c:	2b01      	cmp	r3, #1
 800100e:	d11d      	bne.n	800104c <HAL_DMA_Start+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	2225      	movs	r2, #37	@ 0x25
 8001014:	2102      	movs	r1, #2
 8001016:	5499      	strb	r1, [r3, r2]

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2200      	movs	r2, #0
 800101c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2101      	movs	r1, #1
 800102a:	438a      	bics	r2, r1
 800102c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	68b9      	ldr	r1, [r7, #8]
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f000 f8fb 	bl	8001230 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2101      	movs	r1, #1
 8001046:	430a      	orrs	r2, r1
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	e00a      	b.n	8001062 <HAL_DMA_Start+0x8a>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2280      	movs	r2, #128	@ 0x80
 8001050:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2224      	movs	r2, #36	@ 0x24
 8001056:	2100      	movs	r1, #0
 8001058:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800105a:	2317      	movs	r3, #23
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001062:	2317      	movs	r3, #23
 8001064:	18fb      	adds	r3, r7, r3
 8001066:	781b      	ldrb	r3, [r3, #0]
}
 8001068:	0018      	movs	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	b006      	add	sp, #24
 800106e:	bd80      	pop	{r7, pc}

08001070 <HAL_DMA_PollForTransfer>:
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel,
                                          uint32_t Timeout)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	607a      	str	r2, [r7, #4]
 800107a:	230b      	movs	r3, #11
 800107c:	18fb      	adds	r3, r7, r3
 800107e:	1c0a      	adds	r2, r1, #0
 8001080:	701a      	strb	r2, [r3, #0]
  uint32_t temp;
  uint32_t tickstart;

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2225      	movs	r2, #37	@ 0x25
 8001086:	5c9b      	ldrb	r3, [r3, r2]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d008      	beq.n	80010a0 <HAL_DMA_PollForTransfer+0x30>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2204      	movs	r2, #4
 8001092:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2224      	movs	r2, #36	@ 0x24
 8001098:	2100      	movs	r1, #0
 800109a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e0c1      	b.n	8001224 <HAL_DMA_PollForTransfer+0x1b4>
  }

  /* Polling mode not supported in circular mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2220      	movs	r2, #32
 80010a8:	4013      	ands	r3, r2
 80010aa:	d005      	beq.n	80010b8 <HAL_DMA_PollForTransfer+0x48>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2280      	movs	r2, #128	@ 0x80
 80010b0:	0052      	lsls	r2, r2, #1
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	e0b5      	b.n	8001224 <HAL_DMA_PollForTransfer+0x1b4>
  }

  /* Get the level transfer complete flag */
  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 80010b8:	230b      	movs	r3, #11
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d108      	bne.n	80010d4 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c6:	221c      	movs	r2, #28
 80010c8:	4013      	ands	r3, r2
 80010ca:	2202      	movs	r2, #2
 80010cc:	409a      	lsls	r2, r3
 80010ce:	0013      	movs	r3, r2
 80010d0:	617b      	str	r3, [r7, #20]
 80010d2:	e007      	b.n	80010e4 <HAL_DMA_PollForTransfer+0x74>
  }
  else
  {
    /* Half Transfer Complete flag */
    temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d8:	221c      	movs	r2, #28
 80010da:	4013      	ands	r3, r2
 80010dc:	2204      	movs	r2, #4
 80010de:	409a      	lsls	r2, r3
 80010e0:	0013      	movs	r3, r2
 80010e2:	617b      	str	r3, [r7, #20]
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80010e4:	f7ff fdf6 	bl	8000cd4 <HAL_GetTick>
 80010e8:	0003      	movs	r3, r0
 80010ea:	613b      	str	r3, [r7, #16]
      __HAL_UNLOCK(hdma);

      return HAL_ERROR;
    }
#else
  while (0U == __HAL_DMA_GET_FLAG(hdma, temp))
 80010ec:	e03d      	b.n	800116a <HAL_DMA_PollForTransfer+0xfa>
  {
    if (0U != __HAL_DMA_GET_FLAG(hdma, (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))))
 80010ee:	4b4f      	ldr	r3, [pc, #316]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f6:	211c      	movs	r1, #28
 80010f8:	400b      	ands	r3, r1
 80010fa:	2108      	movs	r1, #8
 80010fc:	4099      	lsls	r1, r3
 80010fe:	000b      	movs	r3, r1
 8001100:	4013      	ands	r3, r2
 8001102:	d017      	beq.n	8001134 <HAL_DMA_PollForTransfer+0xc4>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Clear all flags */
      __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001104:	4b49      	ldr	r3, [pc, #292]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 8001106:	6859      	ldr	r1, [r3, #4]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110c:	221c      	movs	r2, #28
 800110e:	4013      	ands	r3, r2
 8001110:	2201      	movs	r2, #1
 8001112:	409a      	lsls	r2, r3
 8001114:	4b45      	ldr	r3, [pc, #276]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 8001116:	430a      	orrs	r2, r1
 8001118:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2201      	movs	r2, #1
 800111e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2225      	movs	r2, #37	@ 0x25
 8001124:	2101      	movs	r1, #1
 8001126:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	2224      	movs	r2, #36	@ 0x24
 800112c:	2100      	movs	r1, #0
 800112e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e077      	b.n	8001224 <HAL_DMA_PollForTransfer+0x1b4>
    }
#endif /* DMA2 */
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3301      	adds	r3, #1
 8001138:	d017      	beq.n	800116a <HAL_DMA_PollForTransfer+0xfa>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800113a:	f7ff fdcb 	bl	8000cd4 <HAL_GetTick>
 800113e:	0002      	movs	r2, r0
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	429a      	cmp	r2, r3
 8001148:	d302      	bcc.n	8001150 <HAL_DMA_PollForTransfer+0xe0>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d10c      	bne.n	800116a <HAL_DMA_PollForTransfer+0xfa>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2220      	movs	r2, #32
 8001154:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2225      	movs	r2, #37	@ 0x25
 800115a:	2101      	movs	r1, #1
 800115c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2224      	movs	r2, #36	@ 0x24
 8001162:	2100      	movs	r1, #0
 8001164:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e05c      	b.n	8001224 <HAL_DMA_PollForTransfer+0x1b4>
  while (0U == __HAL_DMA_GET_FLAG(hdma, temp))
 800116a:	4b30      	ldr	r3, [pc, #192]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	4013      	ands	r3, r2
 8001172:	d0bc      	beq.n	80010ee <HAL_DMA_PollForTransfer+0x7e>
      }
    }
  }

  /*Check for DMAMUX Request generator (if used) overrun status */
  if (hdma->DMAmuxRequestGen != 0U)
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001178:	2b00      	cmp	r3, #0
 800117a:	d01b      	beq.n	80011b4 <HAL_DMA_PollForTransfer+0x144>
  {
    /* if using DMAMUX request generator Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001186:	4013      	ands	r3, r2
 8001188:	d014      	beq.n	80011b4 <HAL_DMA_PollForTransfer+0x144>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001194:	2180      	movs	r1, #128	@ 0x80
 8001196:	0049      	lsls	r1, r1, #1
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80011a4:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011aa:	2280      	movs	r2, #128	@ 0x80
 80011ac:	00d2      	lsls	r2, r2, #3
 80011ae:	431a      	orrs	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011be:	4013      	ands	r3, r2
 80011c0:	d00b      	beq.n	80011da <HAL_DMA_PollForTransfer+0x16a>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80011ca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011d0:	2280      	movs	r2, #128	@ 0x80
 80011d2:	0092      	lsls	r2, r2, #2
 80011d4:	431a      	orrs	r2, r3
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 80011da:	230b      	movs	r3, #11
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d113      	bne.n	800120c <HAL_DMA_PollForTransfer+0x19c>
  {
    /* Clear the transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80011e4:	4b11      	ldr	r3, [pc, #68]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 80011e6:	6859      	ldr	r1, [r3, #4]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	221c      	movs	r2, #28
 80011ee:	4013      	ands	r3, r2
 80011f0:	2202      	movs	r2, #2
 80011f2:	409a      	lsls	r2, r3
 80011f4:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 80011f6:	430a      	orrs	r2, r1
 80011f8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2224      	movs	r2, #36	@ 0x24
 80011fe:	2100      	movs	r1, #0
 8001200:	5499      	strb	r1, [r3, r2]

    /* The selected Channelx EN bit is cleared (DMA is disabled and
    all transfers are complete) */
    hdma->State = HAL_DMA_STATE_READY;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2225      	movs	r2, #37	@ 0x25
 8001206:	2101      	movs	r1, #1
 8001208:	5499      	strb	r1, [r3, r2]
 800120a:	e00a      	b.n	8001222 <HAL_DMA_PollForTransfer+0x1b2>
  {
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800120c:	4b07      	ldr	r3, [pc, #28]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 800120e:	6859      	ldr	r1, [r3, #4]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001214:	221c      	movs	r2, #28
 8001216:	4013      	ands	r3, r2
 8001218:	2204      	movs	r2, #4
 800121a:	409a      	lsls	r2, r3
 800121c:	4b03      	ldr	r3, [pc, #12]	@ (800122c <HAL_DMA_PollForTransfer+0x1bc>)
 800121e:	430a      	orrs	r2, r1
 8001220:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */
  }

  return HAL_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	0018      	movs	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	b006      	add	sp, #24
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40020000 	.word	0x40020000

08001230 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
 800123c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001246:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124c:	2b00      	cmp	r3, #0
 800124e:	d004      	beq.n	800125a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001254:	68fa      	ldr	r2, [r7, #12]
 8001256:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001258:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <DMA_SetConfig+0x7c>)
 800125c:	6859      	ldr	r1, [r3, #4]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	221c      	movs	r2, #28
 8001264:	4013      	ands	r3, r2
 8001266:	2201      	movs	r2, #1
 8001268:	409a      	lsls	r2, r3
 800126a:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <DMA_SetConfig+0x7c>)
 800126c:	430a      	orrs	r2, r1
 800126e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	683a      	ldr	r2, [r7, #0]
 8001276:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	2b10      	cmp	r3, #16
 800127e:	d108      	bne.n	8001292 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	68ba      	ldr	r2, [r7, #8]
 800128e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001290:	e007      	b.n	80012a2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	60da      	str	r2, [r3, #12]
}
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b004      	add	sp, #16
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	40020000 	.word	0x40020000

080012b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	4a10      	ldr	r2, [pc, #64]	@ (8001300 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80012c0:	4694      	mov	ip, r2
 80012c2:	4463      	add	r3, ip
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	001a      	movs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	001a      	movs	r2, r3
 80012d2:	23ff      	movs	r3, #255	@ 0xff
 80012d4:	4013      	ands	r3, r2
 80012d6:	3b08      	subs	r3, #8
 80012d8:	2114      	movs	r1, #20
 80012da:	0018      	movs	r0, r3
 80012dc:	f7fe ff1c 	bl	8000118 <__udivsi3>
 80012e0:	0003      	movs	r3, r0
 80012e2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80012e8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	221f      	movs	r2, #31
 80012ee:	4013      	ands	r3, r2
 80012f0:	2201      	movs	r2, #1
 80012f2:	409a      	lsls	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80012f8:	46c0      	nop			@ (mov r8, r8)
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b004      	add	sp, #16
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	10008200 	.word	0x10008200
 8001304:	40020880 	.word	0x40020880

08001308 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	223f      	movs	r2, #63	@ 0x3f
 8001316:	4013      	ands	r3, r2
 8001318:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4a0a      	ldr	r2, [pc, #40]	@ (8001348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800131e:	4694      	mov	ip, r2
 8001320:	4463      	add	r3, ip
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	001a      	movs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a07      	ldr	r2, [pc, #28]	@ (800134c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800132e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	3b01      	subs	r3, #1
 8001334:	2203      	movs	r2, #3
 8001336:	4013      	ands	r3, r2
 8001338:	2201      	movs	r2, #1
 800133a:	409a      	lsls	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001340:	46c0      	nop			@ (mov r8, r8)
 8001342:	46bd      	mov	sp, r7
 8001344:	b004      	add	sp, #16
 8001346:	bd80      	pop	{r7, pc}
 8001348:	1000823f 	.word	0x1000823f
 800134c:	40020940 	.word	0x40020940

08001350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800135e:	e147      	b.n	80015f0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2101      	movs	r1, #1
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	4091      	lsls	r1, r2
 800136a:	000a      	movs	r2, r1
 800136c:	4013      	ands	r3, r2
 800136e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d100      	bne.n	8001378 <HAL_GPIO_Init+0x28>
 8001376:	e138      	b.n	80015ea <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2203      	movs	r2, #3
 800137e:	4013      	ands	r3, r2
 8001380:	2b01      	cmp	r3, #1
 8001382:	d005      	beq.n	8001390 <HAL_GPIO_Init+0x40>
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2203      	movs	r2, #3
 800138a:	4013      	ands	r3, r2
 800138c:	2b02      	cmp	r3, #2
 800138e:	d130      	bne.n	80013f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	2203      	movs	r2, #3
 800139c:	409a      	lsls	r2, r3
 800139e:	0013      	movs	r3, r2
 80013a0:	43da      	mvns	r2, r3
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	4013      	ands	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	68da      	ldr	r2, [r3, #12]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	409a      	lsls	r2, r3
 80013b2:	0013      	movs	r3, r2
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	693a      	ldr	r2, [r7, #16]
 80013be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013c6:	2201      	movs	r2, #1
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	409a      	lsls	r2, r3
 80013cc:	0013      	movs	r3, r2
 80013ce:	43da      	mvns	r2, r3
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	091b      	lsrs	r3, r3, #4
 80013dc:	2201      	movs	r2, #1
 80013de:	401a      	ands	r2, r3
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	409a      	lsls	r2, r3
 80013e4:	0013      	movs	r3, r2
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2203      	movs	r2, #3
 80013f8:	4013      	ands	r3, r2
 80013fa:	2b03      	cmp	r3, #3
 80013fc:	d017      	beq.n	800142e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	68db      	ldr	r3, [r3, #12]
 8001402:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	2203      	movs	r2, #3
 800140a:	409a      	lsls	r2, r3
 800140c:	0013      	movs	r3, r2
 800140e:	43da      	mvns	r2, r3
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	4013      	ands	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	689a      	ldr	r2, [r3, #8]
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	409a      	lsls	r2, r3
 8001420:	0013      	movs	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2203      	movs	r2, #3
 8001434:	4013      	ands	r3, r2
 8001436:	2b02      	cmp	r3, #2
 8001438:	d123      	bne.n	8001482 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	08da      	lsrs	r2, r3, #3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3208      	adds	r2, #8
 8001442:	0092      	lsls	r2, r2, #2
 8001444:	58d3      	ldr	r3, [r2, r3]
 8001446:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	2207      	movs	r2, #7
 800144c:	4013      	ands	r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	220f      	movs	r2, #15
 8001452:	409a      	lsls	r2, r3
 8001454:	0013      	movs	r3, r2
 8001456:	43da      	mvns	r2, r3
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	4013      	ands	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	691a      	ldr	r2, [r3, #16]
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	2107      	movs	r1, #7
 8001466:	400b      	ands	r3, r1
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	409a      	lsls	r2, r3
 800146c:	0013      	movs	r3, r2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	08da      	lsrs	r2, r3, #3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3208      	adds	r2, #8
 800147c:	0092      	lsls	r2, r2, #2
 800147e:	6939      	ldr	r1, [r7, #16]
 8001480:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	2203      	movs	r2, #3
 800148e:	409a      	lsls	r2, r3
 8001490:	0013      	movs	r3, r2
 8001492:	43da      	mvns	r2, r3
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	4013      	ands	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2203      	movs	r2, #3
 80014a0:	401a      	ands	r2, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	409a      	lsls	r2, r3
 80014a8:	0013      	movs	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	23c0      	movs	r3, #192	@ 0xc0
 80014bc:	029b      	lsls	r3, r3, #10
 80014be:	4013      	ands	r3, r2
 80014c0:	d100      	bne.n	80014c4 <HAL_GPIO_Init+0x174>
 80014c2:	e092      	b.n	80015ea <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80014c4:	4a50      	ldr	r2, [pc, #320]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	3318      	adds	r3, #24
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	589b      	ldr	r3, [r3, r2]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2203      	movs	r2, #3
 80014d6:	4013      	ands	r3, r2
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	220f      	movs	r2, #15
 80014dc:	409a      	lsls	r2, r3
 80014de:	0013      	movs	r3, r2
 80014e0:	43da      	mvns	r2, r3
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4013      	ands	r3, r2
 80014e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	23a0      	movs	r3, #160	@ 0xa0
 80014ec:	05db      	lsls	r3, r3, #23
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d013      	beq.n	800151a <HAL_GPIO_Init+0x1ca>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a45      	ldr	r2, [pc, #276]	@ (800160c <HAL_GPIO_Init+0x2bc>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d00d      	beq.n	8001516 <HAL_GPIO_Init+0x1c6>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a44      	ldr	r2, [pc, #272]	@ (8001610 <HAL_GPIO_Init+0x2c0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d007      	beq.n	8001512 <HAL_GPIO_Init+0x1c2>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a43      	ldr	r2, [pc, #268]	@ (8001614 <HAL_GPIO_Init+0x2c4>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d101      	bne.n	800150e <HAL_GPIO_Init+0x1be>
 800150a:	2303      	movs	r3, #3
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x1cc>
 800150e:	2305      	movs	r3, #5
 8001510:	e004      	b.n	800151c <HAL_GPIO_Init+0x1cc>
 8001512:	2302      	movs	r3, #2
 8001514:	e002      	b.n	800151c <HAL_GPIO_Init+0x1cc>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x1cc>
 800151a:	2300      	movs	r3, #0
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	2103      	movs	r1, #3
 8001520:	400a      	ands	r2, r1
 8001522:	00d2      	lsls	r2, r2, #3
 8001524:	4093      	lsls	r3, r2
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800152c:	4936      	ldr	r1, [pc, #216]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3318      	adds	r3, #24
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800153a:	4b33      	ldr	r3, [pc, #204]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	43da      	mvns	r2, r3
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4013      	ands	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	2380      	movs	r3, #128	@ 0x80
 8001550:	035b      	lsls	r3, r3, #13
 8001552:	4013      	ands	r3, r2
 8001554:	d003      	beq.n	800155e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800155e:	4b2a      	ldr	r3, [pc, #168]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001564:	4b28      	ldr	r3, [pc, #160]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	43da      	mvns	r2, r3
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4013      	ands	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	2380      	movs	r3, #128	@ 0x80
 800157a:	039b      	lsls	r3, r3, #14
 800157c:	4013      	ands	r3, r2
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001588:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800158e:	4a1e      	ldr	r2, [pc, #120]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 8001590:	2384      	movs	r3, #132	@ 0x84
 8001592:	58d3      	ldr	r3, [r2, r3]
 8001594:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	43da      	mvns	r2, r3
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	4013      	ands	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	2380      	movs	r3, #128	@ 0x80
 80015a6:	029b      	lsls	r3, r3, #10
 80015a8:	4013      	ands	r3, r2
 80015aa:	d003      	beq.n	80015b4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015b4:	4914      	ldr	r1, [pc, #80]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 80015b6:	2284      	movs	r2, #132	@ 0x84
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80015bc:	4a12      	ldr	r2, [pc, #72]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 80015be:	2380      	movs	r3, #128	@ 0x80
 80015c0:	58d3      	ldr	r3, [r2, r3]
 80015c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	43da      	mvns	r2, r3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685a      	ldr	r2, [r3, #4]
 80015d2:	2380      	movs	r3, #128	@ 0x80
 80015d4:	025b      	lsls	r3, r3, #9
 80015d6:	4013      	ands	r3, r2
 80015d8:	d003      	beq.n	80015e2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	4313      	orrs	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015e2:	4909      	ldr	r1, [pc, #36]	@ (8001608 <HAL_GPIO_Init+0x2b8>)
 80015e4:	2280      	movs	r2, #128	@ 0x80
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	3301      	adds	r3, #1
 80015ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	40da      	lsrs	r2, r3
 80015f8:	1e13      	subs	r3, r2, #0
 80015fa:	d000      	beq.n	80015fe <HAL_GPIO_Init+0x2ae>
 80015fc:	e6b0      	b.n	8001360 <HAL_GPIO_Init+0x10>
  }
}
 80015fe:	46c0      	nop			@ (mov r8, r8)
 8001600:	46c0      	nop			@ (mov r8, r8)
 8001602:	46bd      	mov	sp, r7
 8001604:	b006      	add	sp, #24
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021800 	.word	0x40021800
 800160c:	50000400 	.word	0x50000400
 8001610:	50000800 	.word	0x50000800
 8001614:	50000c00 	.word	0x50000c00

08001618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	0008      	movs	r0, r1
 8001622:	0011      	movs	r1, r2
 8001624:	1cbb      	adds	r3, r7, #2
 8001626:	1c02      	adds	r2, r0, #0
 8001628:	801a      	strh	r2, [r3, #0]
 800162a:	1c7b      	adds	r3, r7, #1
 800162c:	1c0a      	adds	r2, r1, #0
 800162e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001630:	1c7b      	adds	r3, r7, #1
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d004      	beq.n	8001642 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001638:	1cbb      	adds	r3, r7, #2
 800163a:	881a      	ldrh	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001640:	e003      	b.n	800164a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001642:	1cbb      	adds	r3, r7, #2
 8001644:	881a      	ldrh	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800164a:	46c0      	nop			@ (mov r8, r8)
 800164c:	46bd      	mov	sp, r7
 800164e:	b002      	add	sp, #8
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800165c:	4b19      	ldr	r3, [pc, #100]	@ (80016c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a19      	ldr	r2, [pc, #100]	@ (80016c8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001662:	4013      	ands	r3, r2
 8001664:	0019      	movs	r1, r3
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	430a      	orrs	r2, r1
 800166c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	429a      	cmp	r2, r3
 8001676:	d11f      	bne.n	80016b8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001678:	4b14      	ldr	r3, [pc, #80]	@ (80016cc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	0013      	movs	r3, r2
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	189b      	adds	r3, r3, r2
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	4912      	ldr	r1, [pc, #72]	@ (80016d0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001686:	0018      	movs	r0, r3
 8001688:	f7fe fd46 	bl	8000118 <__udivsi3>
 800168c:	0003      	movs	r3, r0
 800168e:	3301      	adds	r3, #1
 8001690:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001692:	e008      	b.n	80016a6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	3b01      	subs	r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	e001      	b.n	80016a6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e009      	b.n	80016ba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016a6:	4b07      	ldr	r3, [pc, #28]	@ (80016c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016a8:	695a      	ldr	r2, [r3, #20]
 80016aa:	2380      	movs	r3, #128	@ 0x80
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	401a      	ands	r2, r3
 80016b0:	2380      	movs	r3, #128	@ 0x80
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d0ed      	beq.n	8001694 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b004      	add	sp, #16
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	40007000 	.word	0x40007000
 80016c8:	fffff9ff 	.word	0xfffff9ff
 80016cc:	20000000 	.word	0x20000000
 80016d0:	000f4240 	.word	0x000f4240

080016d4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80016d8:	4b03      	ldr	r3, [pc, #12]	@ (80016e8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	23e0      	movs	r3, #224	@ 0xe0
 80016de:	01db      	lsls	r3, r3, #7
 80016e0:	4013      	ands	r3, r2
}
 80016e2:	0018      	movs	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e2fe      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2201      	movs	r2, #1
 8001704:	4013      	ands	r3, r2
 8001706:	d100      	bne.n	800170a <HAL_RCC_OscConfig+0x1e>
 8001708:	e07c      	b.n	8001804 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800170a:	4bc3      	ldr	r3, [pc, #780]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2238      	movs	r2, #56	@ 0x38
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001714:	4bc0      	ldr	r3, [pc, #768]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	2203      	movs	r2, #3
 800171a:	4013      	ands	r3, r2
 800171c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	2b10      	cmp	r3, #16
 8001722:	d102      	bne.n	800172a <HAL_RCC_OscConfig+0x3e>
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	2b03      	cmp	r3, #3
 8001728:	d002      	beq.n	8001730 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d10b      	bne.n	8001748 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001730:	4bb9      	ldr	r3, [pc, #740]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	2380      	movs	r3, #128	@ 0x80
 8001736:	029b      	lsls	r3, r3, #10
 8001738:	4013      	ands	r3, r2
 800173a:	d062      	beq.n	8001802 <HAL_RCC_OscConfig+0x116>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d15e      	bne.n	8001802 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e2d9      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	2380      	movs	r3, #128	@ 0x80
 800174e:	025b      	lsls	r3, r3, #9
 8001750:	429a      	cmp	r2, r3
 8001752:	d107      	bne.n	8001764 <HAL_RCC_OscConfig+0x78>
 8001754:	4bb0      	ldr	r3, [pc, #704]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4baf      	ldr	r3, [pc, #700]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800175a:	2180      	movs	r1, #128	@ 0x80
 800175c:	0249      	lsls	r1, r1, #9
 800175e:	430a      	orrs	r2, r1
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	e020      	b.n	80017a6 <HAL_RCC_OscConfig+0xba>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	23a0      	movs	r3, #160	@ 0xa0
 800176a:	02db      	lsls	r3, r3, #11
 800176c:	429a      	cmp	r2, r3
 800176e:	d10e      	bne.n	800178e <HAL_RCC_OscConfig+0xa2>
 8001770:	4ba9      	ldr	r3, [pc, #676]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4ba8      	ldr	r3, [pc, #672]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001776:	2180      	movs	r1, #128	@ 0x80
 8001778:	02c9      	lsls	r1, r1, #11
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	4ba6      	ldr	r3, [pc, #664]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4ba5      	ldr	r3, [pc, #660]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001784:	2180      	movs	r1, #128	@ 0x80
 8001786:	0249      	lsls	r1, r1, #9
 8001788:	430a      	orrs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	e00b      	b.n	80017a6 <HAL_RCC_OscConfig+0xba>
 800178e:	4ba2      	ldr	r3, [pc, #648]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4ba1      	ldr	r3, [pc, #644]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001794:	49a1      	ldr	r1, [pc, #644]	@ (8001a1c <HAL_RCC_OscConfig+0x330>)
 8001796:	400a      	ands	r2, r1
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	4b9f      	ldr	r3, [pc, #636]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	4b9e      	ldr	r3, [pc, #632]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80017a0:	499f      	ldr	r1, [pc, #636]	@ (8001a20 <HAL_RCC_OscConfig+0x334>)
 80017a2:	400a      	ands	r2, r1
 80017a4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d014      	beq.n	80017d8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ae:	f7ff fa91 	bl	8000cd4 <HAL_GetTick>
 80017b2:	0003      	movs	r3, r0
 80017b4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017b8:	f7ff fa8c 	bl	8000cd4 <HAL_GetTick>
 80017bc:	0002      	movs	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b64      	cmp	r3, #100	@ 0x64
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e298      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ca:	4b93      	ldr	r3, [pc, #588]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	2380      	movs	r3, #128	@ 0x80
 80017d0:	029b      	lsls	r3, r3, #10
 80017d2:	4013      	ands	r3, r2
 80017d4:	d0f0      	beq.n	80017b8 <HAL_RCC_OscConfig+0xcc>
 80017d6:	e015      	b.n	8001804 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d8:	f7ff fa7c 	bl	8000cd4 <HAL_GetTick>
 80017dc:	0003      	movs	r3, r0
 80017de:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e2:	f7ff fa77 	bl	8000cd4 <HAL_GetTick>
 80017e6:	0002      	movs	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b64      	cmp	r3, #100	@ 0x64
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e283      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017f4:	4b88      	ldr	r3, [pc, #544]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	@ 0x80
 80017fa:	029b      	lsls	r3, r3, #10
 80017fc:	4013      	ands	r3, r2
 80017fe:	d1f0      	bne.n	80017e2 <HAL_RCC_OscConfig+0xf6>
 8001800:	e000      	b.n	8001804 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001802:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2202      	movs	r2, #2
 800180a:	4013      	ands	r3, r2
 800180c:	d100      	bne.n	8001810 <HAL_RCC_OscConfig+0x124>
 800180e:	e099      	b.n	8001944 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001810:	4b81      	ldr	r3, [pc, #516]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2238      	movs	r2, #56	@ 0x38
 8001816:	4013      	ands	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800181a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	2203      	movs	r2, #3
 8001820:	4013      	ands	r3, r2
 8001822:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	2b10      	cmp	r3, #16
 8001828:	d102      	bne.n	8001830 <HAL_RCC_OscConfig+0x144>
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	2b02      	cmp	r3, #2
 800182e:	d002      	beq.n	8001836 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d135      	bne.n	80018a2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001836:	4b78      	ldr	r3, [pc, #480]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	2380      	movs	r3, #128	@ 0x80
 800183c:	00db      	lsls	r3, r3, #3
 800183e:	4013      	ands	r3, r2
 8001840:	d005      	beq.n	800184e <HAL_RCC_OscConfig+0x162>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d101      	bne.n	800184e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e256      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800184e:	4b72      	ldr	r3, [pc, #456]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4a74      	ldr	r2, [pc, #464]	@ (8001a24 <HAL_RCC_OscConfig+0x338>)
 8001854:	4013      	ands	r3, r2
 8001856:	0019      	movs	r1, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	021a      	lsls	r2, r3, #8
 800185e:	4b6e      	ldr	r3, [pc, #440]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001860:	430a      	orrs	r2, r1
 8001862:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d112      	bne.n	8001890 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800186a:	4b6b      	ldr	r3, [pc, #428]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a6e      	ldr	r2, [pc, #440]	@ (8001a28 <HAL_RCC_OscConfig+0x33c>)
 8001870:	4013      	ands	r3, r2
 8001872:	0019      	movs	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691a      	ldr	r2, [r3, #16]
 8001878:	4b67      	ldr	r3, [pc, #412]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800187a:	430a      	orrs	r2, r1
 800187c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800187e:	4b66      	ldr	r3, [pc, #408]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	0adb      	lsrs	r3, r3, #11
 8001884:	2207      	movs	r2, #7
 8001886:	4013      	ands	r3, r2
 8001888:	4a68      	ldr	r2, [pc, #416]	@ (8001a2c <HAL_RCC_OscConfig+0x340>)
 800188a:	40da      	lsrs	r2, r3
 800188c:	4b68      	ldr	r3, [pc, #416]	@ (8001a30 <HAL_RCC_OscConfig+0x344>)
 800188e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001890:	4b68      	ldr	r3, [pc, #416]	@ (8001a34 <HAL_RCC_OscConfig+0x348>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	0018      	movs	r0, r3
 8001896:	f7ff f9c1 	bl	8000c1c <HAL_InitTick>
 800189a:	1e03      	subs	r3, r0, #0
 800189c:	d051      	beq.n	8001942 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e22c      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d030      	beq.n	800190c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80018aa:	4b5b      	ldr	r3, [pc, #364]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001a28 <HAL_RCC_OscConfig+0x33c>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	691a      	ldr	r2, [r3, #16]
 80018b8:	4b57      	ldr	r3, [pc, #348]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80018ba:	430a      	orrs	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80018be:	4b56      	ldr	r3, [pc, #344]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	4b55      	ldr	r3, [pc, #340]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80018c4:	2180      	movs	r1, #128	@ 0x80
 80018c6:	0049      	lsls	r1, r1, #1
 80018c8:	430a      	orrs	r2, r1
 80018ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018cc:	f7ff fa02 	bl	8000cd4 <HAL_GetTick>
 80018d0:	0003      	movs	r3, r0
 80018d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018d4:	e008      	b.n	80018e8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d6:	f7ff f9fd 	bl	8000cd4 <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e209      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	2380      	movs	r3, #128	@ 0x80
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	4013      	ands	r3, r2
 80018f2:	d0f0      	beq.n	80018d6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f4:	4b48      	ldr	r3, [pc, #288]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001a24 <HAL_RCC_OscConfig+0x338>)
 80018fa:	4013      	ands	r3, r2
 80018fc:	0019      	movs	r1, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	021a      	lsls	r2, r3, #8
 8001904:	4b44      	ldr	r3, [pc, #272]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001906:	430a      	orrs	r2, r1
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	e01b      	b.n	8001944 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800190c:	4b42      	ldr	r3, [pc, #264]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b41      	ldr	r3, [pc, #260]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001912:	4949      	ldr	r1, [pc, #292]	@ (8001a38 <HAL_RCC_OscConfig+0x34c>)
 8001914:	400a      	ands	r2, r1
 8001916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001918:	f7ff f9dc 	bl	8000cd4 <HAL_GetTick>
 800191c:	0003      	movs	r3, r0
 800191e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001922:	f7ff f9d7 	bl	8000cd4 <HAL_GetTick>
 8001926:	0002      	movs	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e1e3      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001934:	4b38      	ldr	r3, [pc, #224]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2380      	movs	r3, #128	@ 0x80
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4013      	ands	r3, r2
 800193e:	d1f0      	bne.n	8001922 <HAL_RCC_OscConfig+0x236>
 8001940:	e000      	b.n	8001944 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001942:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2208      	movs	r2, #8
 800194a:	4013      	ands	r3, r2
 800194c:	d047      	beq.n	80019de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800194e:	4b32      	ldr	r3, [pc, #200]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2238      	movs	r2, #56	@ 0x38
 8001954:	4013      	ands	r3, r2
 8001956:	2b18      	cmp	r3, #24
 8001958:	d10a      	bne.n	8001970 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800195a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800195c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195e:	2202      	movs	r2, #2
 8001960:	4013      	ands	r3, r2
 8001962:	d03c      	beq.n	80019de <HAL_RCC_OscConfig+0x2f2>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d138      	bne.n	80019de <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e1c5      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d019      	beq.n	80019ac <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001978:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800197a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800197c:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 800197e:	2101      	movs	r1, #1
 8001980:	430a      	orrs	r2, r1
 8001982:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7ff f9a6 	bl	8000cd4 <HAL_GetTick>
 8001988:	0003      	movs	r3, r0
 800198a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800198c:	e008      	b.n	80019a0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800198e:	f7ff f9a1 	bl	8000cd4 <HAL_GetTick>
 8001992:	0002      	movs	r2, r0
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e1ad      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80019a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a4:	2202      	movs	r2, #2
 80019a6:	4013      	ands	r3, r2
 80019a8:	d0f1      	beq.n	800198e <HAL_RCC_OscConfig+0x2a2>
 80019aa:	e018      	b.n	80019de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80019ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80019ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80019b0:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80019b2:	2101      	movs	r1, #1
 80019b4:	438a      	bics	r2, r1
 80019b6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b8:	f7ff f98c 	bl	8000cd4 <HAL_GetTick>
 80019bc:	0003      	movs	r3, r0
 80019be:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019c0:	e008      	b.n	80019d4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c2:	f7ff f987 	bl	8000cd4 <HAL_GetTick>
 80019c6:	0002      	movs	r2, r0
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e193      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019d4:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80019d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019d8:	2202      	movs	r2, #2
 80019da:	4013      	ands	r3, r2
 80019dc:	d1f1      	bne.n	80019c2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2204      	movs	r2, #4
 80019e4:	4013      	ands	r3, r2
 80019e6:	d100      	bne.n	80019ea <HAL_RCC_OscConfig+0x2fe>
 80019e8:	e0c6      	b.n	8001b78 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ea:	231f      	movs	r3, #31
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	2238      	movs	r2, #56	@ 0x38
 80019f8:	4013      	ands	r3, r2
 80019fa:	2b20      	cmp	r3, #32
 80019fc:	d11e      	bne.n	8001a3c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <HAL_RCC_OscConfig+0x32c>)
 8001a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a02:	2202      	movs	r2, #2
 8001a04:	4013      	ands	r3, r2
 8001a06:	d100      	bne.n	8001a0a <HAL_RCC_OscConfig+0x31e>
 8001a08:	e0b6      	b.n	8001b78 <HAL_RCC_OscConfig+0x48c>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d000      	beq.n	8001a14 <HAL_RCC_OscConfig+0x328>
 8001a12:	e0b1      	b.n	8001b78 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e171      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	fffeffff 	.word	0xfffeffff
 8001a20:	fffbffff 	.word	0xfffbffff
 8001a24:	ffff80ff 	.word	0xffff80ff
 8001a28:	ffffc7ff 	.word	0xffffc7ff
 8001a2c:	00f42400 	.word	0x00f42400
 8001a30:	20000000 	.word	0x20000000
 8001a34:	20000004 	.word	0x20000004
 8001a38:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a3c:	4bb1      	ldr	r3, [pc, #708]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001a3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a40:	2380      	movs	r3, #128	@ 0x80
 8001a42:	055b      	lsls	r3, r3, #21
 8001a44:	4013      	ands	r3, r2
 8001a46:	d101      	bne.n	8001a4c <HAL_RCC_OscConfig+0x360>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <HAL_RCC_OscConfig+0x362>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d011      	beq.n	8001a76 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	4bac      	ldr	r3, [pc, #688]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001a54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a56:	4bab      	ldr	r3, [pc, #684]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001a58:	2180      	movs	r1, #128	@ 0x80
 8001a5a:	0549      	lsls	r1, r1, #21
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a60:	4ba8      	ldr	r3, [pc, #672]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001a62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a64:	2380      	movs	r3, #128	@ 0x80
 8001a66:	055b      	lsls	r3, r3, #21
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001a6e:	231f      	movs	r3, #31
 8001a70:	18fb      	adds	r3, r7, r3
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a76:	4ba4      	ldr	r3, [pc, #656]	@ (8001d08 <HAL_RCC_OscConfig+0x61c>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	@ 0x80
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d11a      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a82:	4ba1      	ldr	r3, [pc, #644]	@ (8001d08 <HAL_RCC_OscConfig+0x61c>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	4ba0      	ldr	r3, [pc, #640]	@ (8001d08 <HAL_RCC_OscConfig+0x61c>)
 8001a88:	2180      	movs	r1, #128	@ 0x80
 8001a8a:	0049      	lsls	r1, r1, #1
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001a90:	f7ff f920 	bl	8000cd4 <HAL_GetTick>
 8001a94:	0003      	movs	r3, r0
 8001a96:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a9a:	f7ff f91b 	bl	8000cd4 <HAL_GetTick>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e127      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aac:	4b96      	ldr	r3, [pc, #600]	@ (8001d08 <HAL_RCC_OscConfig+0x61c>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d106      	bne.n	8001ace <HAL_RCC_OscConfig+0x3e2>
 8001ac0:	4b90      	ldr	r3, [pc, #576]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001ac2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ac4:	4b8f      	ldr	r3, [pc, #572]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001acc:	e01c      	b.n	8001b08 <HAL_RCC_OscConfig+0x41c>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	2b05      	cmp	r3, #5
 8001ad4:	d10c      	bne.n	8001af0 <HAL_RCC_OscConfig+0x404>
 8001ad6:	4b8b      	ldr	r3, [pc, #556]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001ad8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ada:	4b8a      	ldr	r3, [pc, #552]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001adc:	2104      	movs	r1, #4
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ae2:	4b88      	ldr	r3, [pc, #544]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001ae4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ae6:	4b87      	ldr	r3, [pc, #540]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001ae8:	2101      	movs	r1, #1
 8001aea:	430a      	orrs	r2, r1
 8001aec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001aee:	e00b      	b.n	8001b08 <HAL_RCC_OscConfig+0x41c>
 8001af0:	4b84      	ldr	r3, [pc, #528]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001af2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001af4:	4b83      	ldr	r3, [pc, #524]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001af6:	2101      	movs	r1, #1
 8001af8:	438a      	bics	r2, r1
 8001afa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001afc:	4b81      	ldr	r3, [pc, #516]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001afe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b00:	4b80      	ldr	r3, [pc, #512]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b02:	2104      	movs	r1, #4
 8001b04:	438a      	bics	r2, r1
 8001b06:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d014      	beq.n	8001b3a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b10:	f7ff f8e0 	bl	8000cd4 <HAL_GetTick>
 8001b14:	0003      	movs	r3, r0
 8001b16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b18:	e009      	b.n	8001b2e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b1a:	f7ff f8db 	bl	8000cd4 <HAL_GetTick>
 8001b1e:	0002      	movs	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	4a79      	ldr	r2, [pc, #484]	@ (8001d0c <HAL_RCC_OscConfig+0x620>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e0e6      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b2e:	4b75      	ldr	r3, [pc, #468]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b32:	2202      	movs	r2, #2
 8001b34:	4013      	ands	r3, r2
 8001b36:	d0f0      	beq.n	8001b1a <HAL_RCC_OscConfig+0x42e>
 8001b38:	e013      	b.n	8001b62 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3a:	f7ff f8cb 	bl	8000cd4 <HAL_GetTick>
 8001b3e:	0003      	movs	r3, r0
 8001b40:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b42:	e009      	b.n	8001b58 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b44:	f7ff f8c6 	bl	8000cd4 <HAL_GetTick>
 8001b48:	0002      	movs	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	4a6f      	ldr	r2, [pc, #444]	@ (8001d0c <HAL_RCC_OscConfig+0x620>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0d1      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b58:	4b6a      	ldr	r3, [pc, #424]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001b62:	231f      	movs	r3, #31
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d105      	bne.n	8001b78 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001b6c:	4b65      	ldr	r3, [pc, #404]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b70:	4b64      	ldr	r3, [pc, #400]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b72:	4967      	ldr	r1, [pc, #412]	@ (8001d10 <HAL_RCC_OscConfig+0x624>)
 8001b74:	400a      	ands	r2, r1
 8001b76:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d100      	bne.n	8001b82 <HAL_RCC_OscConfig+0x496>
 8001b80:	e0bb      	b.n	8001cfa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b82:	4b60      	ldr	r3, [pc, #384]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	2238      	movs	r2, #56	@ 0x38
 8001b88:	4013      	ands	r3, r2
 8001b8a:	2b10      	cmp	r3, #16
 8001b8c:	d100      	bne.n	8001b90 <HAL_RCC_OscConfig+0x4a4>
 8001b8e:	e07b      	b.n	8001c88 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d156      	bne.n	8001c46 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b98:	4b5a      	ldr	r3, [pc, #360]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b59      	ldr	r3, [pc, #356]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001b9e:	495d      	ldr	r1, [pc, #372]	@ (8001d14 <HAL_RCC_OscConfig+0x628>)
 8001ba0:	400a      	ands	r2, r1
 8001ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba4:	f7ff f896 	bl	8000cd4 <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bae:	f7ff f891 	bl	8000cd4 <HAL_GetTick>
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e09d      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bc0:	4b50      	ldr	r3, [pc, #320]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	049b      	lsls	r3, r3, #18
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d1f0      	bne.n	8001bae <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bcc:	4b4d      	ldr	r3, [pc, #308]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	4a51      	ldr	r2, [pc, #324]	@ (8001d18 <HAL_RCC_OscConfig+0x62c>)
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	0019      	movs	r1, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a1a      	ldr	r2, [r3, #32]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	431a      	orrs	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	431a      	orrs	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	4b42      	ldr	r3, [pc, #264]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c00:	4b40      	ldr	r3, [pc, #256]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b3f      	ldr	r3, [pc, #252]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c06:	2180      	movs	r1, #128	@ 0x80
 8001c08:	0449      	lsls	r1, r1, #17
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c10:	68da      	ldr	r2, [r3, #12]
 8001c12:	4b3c      	ldr	r3, [pc, #240]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c14:	2180      	movs	r1, #128	@ 0x80
 8001c16:	0549      	lsls	r1, r1, #21
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7ff f85a 	bl	8000cd4 <HAL_GetTick>
 8001c20:	0003      	movs	r3, r0
 8001c22:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c26:	f7ff f855 	bl	8000cd4 <HAL_GetTick>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e061      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c38:	4b32      	ldr	r3, [pc, #200]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	2380      	movs	r3, #128	@ 0x80
 8001c3e:	049b      	lsls	r3, r3, #18
 8001c40:	4013      	ands	r3, r2
 8001c42:	d0f0      	beq.n	8001c26 <HAL_RCC_OscConfig+0x53a>
 8001c44:	e059      	b.n	8001cfa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c46:	4b2f      	ldr	r3, [pc, #188]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c4c:	4931      	ldr	r1, [pc, #196]	@ (8001d14 <HAL_RCC_OscConfig+0x628>)
 8001c4e:	400a      	ands	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c52:	f7ff f83f 	bl	8000cd4 <HAL_GetTick>
 8001c56:	0003      	movs	r3, r0
 8001c58:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7ff f83a 	bl	8000cd4 <HAL_GetTick>
 8001c60:	0002      	movs	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e046      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c6e:	4b25      	ldr	r3, [pc, #148]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	2380      	movs	r3, #128	@ 0x80
 8001c74:	049b      	lsls	r3, r3, #18
 8001c76:	4013      	ands	r3, r2
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001c7a:	4b22      	ldr	r3, [pc, #136]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	4b21      	ldr	r3, [pc, #132]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c80:	4926      	ldr	r1, [pc, #152]	@ (8001d1c <HAL_RCC_OscConfig+0x630>)
 8001c82:	400a      	ands	r2, r1
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	e038      	b.n	8001cfa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	69db      	ldr	r3, [r3, #28]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e033      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001c94:	4b1b      	ldr	r3, [pc, #108]	@ (8001d04 <HAL_RCC_OscConfig+0x618>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	401a      	ands	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d126      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	2270      	movs	r2, #112	@ 0x70
 8001cac:	401a      	ands	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d11f      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	23fe      	movs	r3, #254	@ 0xfe
 8001cba:	01db      	lsls	r3, r3, #7
 8001cbc:	401a      	ands	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d116      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	23f8      	movs	r3, #248	@ 0xf8
 8001ccc:	039b      	lsls	r3, r3, #14
 8001cce:	401a      	ands	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d10e      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	23e0      	movs	r3, #224	@ 0xe0
 8001cdc:	051b      	lsls	r3, r3, #20
 8001cde:	401a      	ands	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d106      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	0f5b      	lsrs	r3, r3, #29
 8001cec:	075a      	lsls	r2, r3, #29
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d001      	beq.n	8001cfa <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b008      	add	sp, #32
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40021000 	.word	0x40021000
 8001d08:	40007000 	.word	0x40007000
 8001d0c:	00001388 	.word	0x00001388
 8001d10:	efffffff 	.word	0xefffffff
 8001d14:	feffffff 	.word	0xfeffffff
 8001d18:	11c1808c 	.word	0x11c1808c
 8001d1c:	eefefffc 	.word	0xeefefffc

08001d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0e9      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d34:	4b76      	ldr	r3, [pc, #472]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2207      	movs	r2, #7
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	683a      	ldr	r2, [r7, #0]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d91e      	bls.n	8001d80 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d42:	4b73      	ldr	r3, [pc, #460]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2207      	movs	r2, #7
 8001d48:	4393      	bics	r3, r2
 8001d4a:	0019      	movs	r1, r3
 8001d4c:	4b70      	ldr	r3, [pc, #448]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	430a      	orrs	r2, r1
 8001d52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d54:	f7fe ffbe 	bl	8000cd4 <HAL_GetTick>
 8001d58:	0003      	movs	r3, r0
 8001d5a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d5c:	e009      	b.n	8001d72 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5e:	f7fe ffb9 	bl	8000cd4 <HAL_GetTick>
 8001d62:	0002      	movs	r2, r0
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	4a6a      	ldr	r2, [pc, #424]	@ (8001f14 <HAL_RCC_ClockConfig+0x1f4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e0ca      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d72:	4b67      	ldr	r3, [pc, #412]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2207      	movs	r2, #7
 8001d78:	4013      	ands	r3, r2
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d1ee      	bne.n	8001d5e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2202      	movs	r2, #2
 8001d86:	4013      	ands	r3, r2
 8001d88:	d015      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2204      	movs	r2, #4
 8001d90:	4013      	ands	r3, r2
 8001d92:	d006      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001d94:	4b60      	ldr	r3, [pc, #384]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	4b5f      	ldr	r3, [pc, #380]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001d9a:	21e0      	movs	r1, #224	@ 0xe0
 8001d9c:	01c9      	lsls	r1, r1, #7
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da2:	4b5d      	ldr	r3, [pc, #372]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	4a5d      	ldr	r2, [pc, #372]	@ (8001f1c <HAL_RCC_ClockConfig+0x1fc>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	0019      	movs	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	4b59      	ldr	r3, [pc, #356]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001db2:	430a      	orrs	r2, r1
 8001db4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d057      	beq.n	8001e70 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d107      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dc8:	4b53      	ldr	r3, [pc, #332]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	2380      	movs	r3, #128	@ 0x80
 8001dce:	029b      	lsls	r3, r3, #10
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d12b      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e097      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d107      	bne.n	8001df0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001de0:	4b4d      	ldr	r3, [pc, #308]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	2380      	movs	r3, #128	@ 0x80
 8001de6:	049b      	lsls	r3, r3, #18
 8001de8:	4013      	ands	r3, r2
 8001dea:	d11f      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e08b      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d107      	bne.n	8001e08 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001df8:	4b47      	ldr	r3, [pc, #284]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2380      	movs	r3, #128	@ 0x80
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	4013      	ands	r3, r2
 8001e02:	d113      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e07f      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	d106      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e10:	4b41      	ldr	r3, [pc, #260]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e14:	2202      	movs	r2, #2
 8001e16:	4013      	ands	r3, r2
 8001e18:	d108      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e074      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e22:	2202      	movs	r2, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d101      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e06d      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	2207      	movs	r2, #7
 8001e32:	4393      	bics	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	4b37      	ldr	r3, [pc, #220]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e40:	f7fe ff48 	bl	8000cd4 <HAL_GetTick>
 8001e44:	0003      	movs	r3, r0
 8001e46:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e48:	e009      	b.n	8001e5e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e4a:	f7fe ff43 	bl	8000cd4 <HAL_GetTick>
 8001e4e:	0002      	movs	r2, r0
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	4a2f      	ldr	r2, [pc, #188]	@ (8001f14 <HAL_RCC_ClockConfig+0x1f4>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e054      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2238      	movs	r2, #56	@ 0x38
 8001e64:	401a      	ands	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d1ec      	bne.n	8001e4a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e70:	4b27      	ldr	r3, [pc, #156]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2207      	movs	r2, #7
 8001e76:	4013      	ands	r3, r2
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d21e      	bcs.n	8001ebc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7e:	4b24      	ldr	r3, [pc, #144]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2207      	movs	r2, #7
 8001e84:	4393      	bics	r3, r2
 8001e86:	0019      	movs	r1, r3
 8001e88:	4b21      	ldr	r3, [pc, #132]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e90:	f7fe ff20 	bl	8000cd4 <HAL_GetTick>
 8001e94:	0003      	movs	r3, r0
 8001e96:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e98:	e009      	b.n	8001eae <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9a:	f7fe ff1b 	bl	8000cd4 <HAL_GetTick>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <HAL_RCC_ClockConfig+0x1f4>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e02c      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eae:	4b18      	ldr	r3, [pc, #96]	@ (8001f10 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2207      	movs	r2, #7
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d1ee      	bne.n	8001e9a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d009      	beq.n	8001eda <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec6:	4b14      	ldr	r3, [pc, #80]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	4a15      	ldr	r2, [pc, #84]	@ (8001f20 <HAL_RCC_ClockConfig+0x200>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	0019      	movs	r1, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68da      	ldr	r2, [r3, #12]
 8001ed4:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001eda:	f000 f829 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8001ede:	0001      	movs	r1, r0
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8001f18 <HAL_RCC_ClockConfig+0x1f8>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	0a1b      	lsrs	r3, r3, #8
 8001ee6:	220f      	movs	r2, #15
 8001ee8:	401a      	ands	r2, r3
 8001eea:	4b0e      	ldr	r3, [pc, #56]	@ (8001f24 <HAL_RCC_ClockConfig+0x204>)
 8001eec:	0092      	lsls	r2, r2, #2
 8001eee:	58d3      	ldr	r3, [r2, r3]
 8001ef0:	221f      	movs	r2, #31
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	000a      	movs	r2, r1
 8001ef6:	40da      	lsrs	r2, r3
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_RCC_ClockConfig+0x208>)
 8001efa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001efc:	4b0b      	ldr	r3, [pc, #44]	@ (8001f2c <HAL_RCC_ClockConfig+0x20c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	0018      	movs	r0, r3
 8001f02:	f7fe fe8b 	bl	8000c1c <HAL_InitTick>
 8001f06:	0003      	movs	r3, r0
}
 8001f08:	0018      	movs	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b004      	add	sp, #16
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40022000 	.word	0x40022000
 8001f14:	00001388 	.word	0x00001388
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	fffff0ff 	.word	0xfffff0ff
 8001f20:	ffff8fff 	.word	0xffff8fff
 8001f24:	08003b9c 	.word	0x08003b9c
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	20000004 	.word	0x20000004

08001f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f36:	4b3c      	ldr	r3, [pc, #240]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	2238      	movs	r2, #56	@ 0x38
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d10f      	bne.n	8001f60 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f40:	4b39      	ldr	r3, [pc, #228]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	0adb      	lsrs	r3, r3, #11
 8001f46:	2207      	movs	r2, #7
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	0013      	movs	r3, r2
 8001f50:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f52:	6839      	ldr	r1, [r7, #0]
 8001f54:	4835      	ldr	r0, [pc, #212]	@ (800202c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f56:	f7fe f8df 	bl	8000118 <__udivsi3>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	e05d      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f60:	4b31      	ldr	r3, [pc, #196]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2238      	movs	r2, #56	@ 0x38
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b08      	cmp	r3, #8
 8001f6a:	d102      	bne.n	8001f72 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f6c:	4b30      	ldr	r3, [pc, #192]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x100>)
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	e054      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f72:	4b2d      	ldr	r3, [pc, #180]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2238      	movs	r2, #56	@ 0x38
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b10      	cmp	r3, #16
 8001f7c:	d138      	bne.n	8001ff0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	2203      	movs	r2, #3
 8001f84:	4013      	ands	r3, r2
 8001f86:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f88:	4b27      	ldr	r3, [pc, #156]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	091b      	lsrs	r3, r3, #4
 8001f8e:	2207      	movs	r2, #7
 8001f90:	4013      	ands	r3, r2
 8001f92:	3301      	adds	r3, #1
 8001f94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2b03      	cmp	r3, #3
 8001f9a:	d10d      	bne.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f9c:	68b9      	ldr	r1, [r7, #8]
 8001f9e:	4824      	ldr	r0, [pc, #144]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x100>)
 8001fa0:	f7fe f8ba 	bl	8000118 <__udivsi3>
 8001fa4:	0003      	movs	r3, r0
 8001fa6:	0019      	movs	r1, r3
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	0a1b      	lsrs	r3, r3, #8
 8001fae:	227f      	movs	r2, #127	@ 0x7f
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	434b      	muls	r3, r1
 8001fb4:	617b      	str	r3, [r7, #20]
        break;
 8001fb6:	e00d      	b.n	8001fd4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	481c      	ldr	r0, [pc, #112]	@ (800202c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fbc:	f7fe f8ac 	bl	8000118 <__udivsi3>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	0019      	movs	r1, r3
 8001fc4:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	0a1b      	lsrs	r3, r3, #8
 8001fca:	227f      	movs	r2, #127	@ 0x7f
 8001fcc:	4013      	ands	r3, r2
 8001fce:	434b      	muls	r3, r1
 8001fd0:	617b      	str	r3, [r7, #20]
        break;
 8001fd2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001fd4:	4b14      	ldr	r3, [pc, #80]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0f5b      	lsrs	r3, r3, #29
 8001fda:	2207      	movs	r2, #7
 8001fdc:	4013      	ands	r3, r2
 8001fde:	3301      	adds	r3, #1
 8001fe0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	6978      	ldr	r0, [r7, #20]
 8001fe6:	f7fe f897 	bl	8000118 <__udivsi3>
 8001fea:	0003      	movs	r3, r0
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	e015      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2238      	movs	r2, #56	@ 0x38
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b20      	cmp	r3, #32
 8001ffa:	d103      	bne.n	8002004 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001ffc:	2380      	movs	r3, #128	@ 0x80
 8001ffe:	021b      	lsls	r3, r3, #8
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	e00b      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002004:	4b08      	ldr	r3, [pc, #32]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	2238      	movs	r2, #56	@ 0x38
 800200a:	4013      	ands	r3, r2
 800200c:	2b18      	cmp	r3, #24
 800200e:	d103      	bne.n	8002018 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002010:	23fa      	movs	r3, #250	@ 0xfa
 8002012:	01db      	lsls	r3, r3, #7
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	e001      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800201c:	693b      	ldr	r3, [r7, #16]
}
 800201e:	0018      	movs	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	b006      	add	sp, #24
 8002024:	bd80      	pop	{r7, pc}
 8002026:	46c0      	nop			@ (mov r8, r8)
 8002028:	40021000 	.word	0x40021000
 800202c:	00f42400 	.word	0x00f42400
 8002030:	007a1200 	.word	0x007a1200

08002034 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002038:	4b02      	ldr	r3, [pc, #8]	@ (8002044 <HAL_RCC_GetHCLKFreq+0x10>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	0018      	movs	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	46c0      	nop			@ (mov r8, r8)
 8002044:	20000000 	.word	0x20000000

08002048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002048:	b5b0      	push	{r4, r5, r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800204c:	f7ff fff2 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 8002050:	0004      	movs	r4, r0
 8002052:	f7ff fb3f 	bl	80016d4 <LL_RCC_GetAPB1Prescaler>
 8002056:	0003      	movs	r3, r0
 8002058:	0b1a      	lsrs	r2, r3, #12
 800205a:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <HAL_RCC_GetPCLK1Freq+0x28>)
 800205c:	0092      	lsls	r2, r2, #2
 800205e:	58d3      	ldr	r3, [r2, r3]
 8002060:	221f      	movs	r2, #31
 8002062:	4013      	ands	r3, r2
 8002064:	40dc      	lsrs	r4, r3
 8002066:	0023      	movs	r3, r4
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	bdb0      	pop	{r4, r5, r7, pc}
 800206e:	46c0      	nop			@ (mov r8, r8)
 8002070:	08003bdc 	.word	0x08003bdc

08002074 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800207c:	2313      	movs	r3, #19
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002084:	2312      	movs	r3, #18
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	2200      	movs	r2, #0
 800208a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	2380      	movs	r3, #128	@ 0x80
 8002092:	029b      	lsls	r3, r3, #10
 8002094:	4013      	ands	r3, r2
 8002096:	d100      	bne.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002098:	e0a3      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800209a:	2011      	movs	r0, #17
 800209c:	183b      	adds	r3, r7, r0
 800209e:	2200      	movs	r2, #0
 80020a0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a2:	4bc3      	ldr	r3, [pc, #780]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	055b      	lsls	r3, r3, #21
 80020aa:	4013      	ands	r3, r2
 80020ac:	d110      	bne.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ae:	4bc0      	ldr	r3, [pc, #768]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020b2:	4bbf      	ldr	r3, [pc, #764]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b4:	2180      	movs	r1, #128	@ 0x80
 80020b6:	0549      	lsls	r1, r1, #21
 80020b8:	430a      	orrs	r2, r1
 80020ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020bc:	4bbc      	ldr	r3, [pc, #752]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020c0:	2380      	movs	r3, #128	@ 0x80
 80020c2:	055b      	lsls	r3, r3, #21
 80020c4:	4013      	ands	r3, r2
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ca:	183b      	adds	r3, r7, r0
 80020cc:	2201      	movs	r2, #1
 80020ce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020d0:	4bb8      	ldr	r3, [pc, #736]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4bb7      	ldr	r3, [pc, #732]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020d6:	2180      	movs	r1, #128	@ 0x80
 80020d8:	0049      	lsls	r1, r1, #1
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020de:	f7fe fdf9 	bl	8000cd4 <HAL_GetTick>
 80020e2:	0003      	movs	r3, r0
 80020e4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020e6:	e00b      	b.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e8:	f7fe fdf4 	bl	8000cd4 <HAL_GetTick>
 80020ec:	0002      	movs	r2, r0
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d904      	bls.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80020f6:	2313      	movs	r3, #19
 80020f8:	18fb      	adds	r3, r7, r3
 80020fa:	2203      	movs	r2, #3
 80020fc:	701a      	strb	r2, [r3, #0]
        break;
 80020fe:	e005      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002100:	4bac      	ldr	r3, [pc, #688]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4013      	ands	r3, r2
 800210a:	d0ed      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800210c:	2313      	movs	r3, #19
 800210e:	18fb      	adds	r3, r7, r3
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d154      	bne.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002116:	4ba6      	ldr	r3, [pc, #664]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002118:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800211a:	23c0      	movs	r3, #192	@ 0xc0
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4013      	ands	r3, r2
 8002120:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d019      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	429a      	cmp	r2, r3
 8002130:	d014      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002132:	4b9f      	ldr	r3, [pc, #636]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002136:	4aa0      	ldr	r2, [pc, #640]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002138:	4013      	ands	r3, r2
 800213a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800213c:	4b9c      	ldr	r3, [pc, #624]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800213e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002140:	4b9b      	ldr	r3, [pc, #620]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002142:	2180      	movs	r1, #128	@ 0x80
 8002144:	0249      	lsls	r1, r1, #9
 8002146:	430a      	orrs	r2, r1
 8002148:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800214a:	4b99      	ldr	r3, [pc, #612]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800214e:	4b98      	ldr	r3, [pc, #608]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002150:	499a      	ldr	r1, [pc, #616]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002152:	400a      	ands	r2, r1
 8002154:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002156:	4b96      	ldr	r3, [pc, #600]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	2201      	movs	r2, #1
 8002160:	4013      	ands	r3, r2
 8002162:	d016      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002164:	f7fe fdb6 	bl	8000cd4 <HAL_GetTick>
 8002168:	0003      	movs	r3, r0
 800216a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800216c:	e00c      	b.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216e:	f7fe fdb1 	bl	8000cd4 <HAL_GetTick>
 8002172:	0002      	movs	r2, r0
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	4a91      	ldr	r2, [pc, #580]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d904      	bls.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800217e:	2313      	movs	r3, #19
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	2203      	movs	r2, #3
 8002184:	701a      	strb	r2, [r3, #0]
            break;
 8002186:	e004      	b.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002188:	4b89      	ldr	r3, [pc, #548]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800218a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800218c:	2202      	movs	r2, #2
 800218e:	4013      	ands	r3, r2
 8002190:	d0ed      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002192:	2313      	movs	r3, #19
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10a      	bne.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800219c:	4b84      	ldr	r3, [pc, #528]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800219e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a0:	4a85      	ldr	r2, [pc, #532]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80021a2:	4013      	ands	r3, r2
 80021a4:	0019      	movs	r1, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021aa:	4b81      	ldr	r3, [pc, #516]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ac:	430a      	orrs	r2, r1
 80021ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021b0:	e00c      	b.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021b2:	2312      	movs	r3, #18
 80021b4:	18fb      	adds	r3, r7, r3
 80021b6:	2213      	movs	r2, #19
 80021b8:	18ba      	adds	r2, r7, r2
 80021ba:	7812      	ldrb	r2, [r2, #0]
 80021bc:	701a      	strb	r2, [r3, #0]
 80021be:	e005      	b.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021c0:	2312      	movs	r3, #18
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	2213      	movs	r2, #19
 80021c6:	18ba      	adds	r2, r7, r2
 80021c8:	7812      	ldrb	r2, [r2, #0]
 80021ca:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021cc:	2311      	movs	r3, #17
 80021ce:	18fb      	adds	r3, r7, r3
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d105      	bne.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021d6:	4b76      	ldr	r3, [pc, #472]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021da:	4b75      	ldr	r3, [pc, #468]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021dc:	4979      	ldr	r1, [pc, #484]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80021de:	400a      	ands	r2, r1
 80021e0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2201      	movs	r2, #1
 80021e8:	4013      	ands	r3, r2
 80021ea:	d009      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021ec:	4b70      	ldr	r3, [pc, #448]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f0:	2203      	movs	r2, #3
 80021f2:	4393      	bics	r3, r2
 80021f4:	0019      	movs	r1, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	4b6d      	ldr	r3, [pc, #436]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021fc:	430a      	orrs	r2, r1
 80021fe:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2202      	movs	r2, #2
 8002206:	4013      	ands	r3, r2
 8002208:	d009      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800220a:	4b69      	ldr	r3, [pc, #420]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800220c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800220e:	220c      	movs	r2, #12
 8002210:	4393      	bics	r3, r2
 8002212:	0019      	movs	r1, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	4b65      	ldr	r3, [pc, #404]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800221a:	430a      	orrs	r2, r1
 800221c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2210      	movs	r2, #16
 8002224:	4013      	ands	r3, r2
 8002226:	d009      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002228:	4b61      	ldr	r3, [pc, #388]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800222a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222c:	4a66      	ldr	r2, [pc, #408]	@ (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800222e:	4013      	ands	r3, r2
 8002230:	0019      	movs	r1, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68da      	ldr	r2, [r3, #12]
 8002236:	4b5e      	ldr	r3, [pc, #376]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002238:	430a      	orrs	r2, r1
 800223a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	@ 0x80
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4013      	ands	r3, r2
 8002246:	d009      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002248:	4b59      	ldr	r3, [pc, #356]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800224a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800224c:	4a5f      	ldr	r2, [pc, #380]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800224e:	4013      	ands	r3, r2
 8002250:	0019      	movs	r1, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699a      	ldr	r2, [r3, #24]
 8002256:	4b56      	ldr	r3, [pc, #344]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002258:	430a      	orrs	r2, r1
 800225a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	2380      	movs	r3, #128	@ 0x80
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4013      	ands	r3, r2
 8002266:	d009      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002268:	4b51      	ldr	r3, [pc, #324]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800226a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226c:	4a58      	ldr	r2, [pc, #352]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800226e:	4013      	ands	r3, r2
 8002270:	0019      	movs	r1, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69da      	ldr	r2, [r3, #28]
 8002276:	4b4e      	ldr	r3, [pc, #312]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002278:	430a      	orrs	r2, r1
 800227a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2220      	movs	r2, #32
 8002282:	4013      	ands	r3, r2
 8002284:	d009      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002286:	4b4a      	ldr	r3, [pc, #296]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800228a:	4a52      	ldr	r2, [pc, #328]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800228c:	4013      	ands	r3, r2
 800228e:	0019      	movs	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691a      	ldr	r2, [r3, #16]
 8002294:	4b46      	ldr	r3, [pc, #280]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002296:	430a      	orrs	r2, r1
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	2380      	movs	r3, #128	@ 0x80
 80022a0:	01db      	lsls	r3, r3, #7
 80022a2:	4013      	ands	r3, r2
 80022a4:	d015      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022a6:	4b42      	ldr	r3, [pc, #264]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	0899      	lsrs	r1, r3, #2
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1a      	ldr	r2, [r3, #32]
 80022b2:	4b3f      	ldr	r3, [pc, #252]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022b4:	430a      	orrs	r2, r1
 80022b6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1a      	ldr	r2, [r3, #32]
 80022bc:	2380      	movs	r3, #128	@ 0x80
 80022be:	05db      	lsls	r3, r3, #23
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d106      	bne.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022c4:	4b3a      	ldr	r3, [pc, #232]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	4b39      	ldr	r3, [pc, #228]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022ca:	2180      	movs	r1, #128	@ 0x80
 80022cc:	0249      	lsls	r1, r1, #9
 80022ce:	430a      	orrs	r2, r1
 80022d0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	2380      	movs	r3, #128	@ 0x80
 80022d8:	031b      	lsls	r3, r3, #12
 80022da:	4013      	ands	r3, r2
 80022dc:	d009      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80022de:	4b34      	ldr	r3, [pc, #208]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e2:	2240      	movs	r2, #64	@ 0x40
 80022e4:	4393      	bics	r3, r2
 80022e6:	0019      	movs	r1, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022ec:	4b30      	ldr	r3, [pc, #192]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022ee:	430a      	orrs	r2, r1
 80022f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	2380      	movs	r3, #128	@ 0x80
 80022f8:	039b      	lsls	r3, r3, #14
 80022fa:	4013      	ands	r3, r2
 80022fc:	d016      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80022fe:	4b2c      	ldr	r3, [pc, #176]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002302:	4a35      	ldr	r2, [pc, #212]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002304:	4013      	ands	r3, r2
 8002306:	0019      	movs	r1, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800230c:	4b28      	ldr	r3, [pc, #160]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800230e:	430a      	orrs	r2, r1
 8002310:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002316:	2380      	movs	r3, #128	@ 0x80
 8002318:	03db      	lsls	r3, r3, #15
 800231a:	429a      	cmp	r2, r3
 800231c:	d106      	bne.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800231e:	4b24      	ldr	r3, [pc, #144]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	4b23      	ldr	r3, [pc, #140]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002324:	2180      	movs	r1, #128	@ 0x80
 8002326:	0449      	lsls	r1, r1, #17
 8002328:	430a      	orrs	r2, r1
 800232a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	2380      	movs	r3, #128	@ 0x80
 8002332:	03db      	lsls	r3, r3, #15
 8002334:	4013      	ands	r3, r2
 8002336:	d016      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002338:	4b1d      	ldr	r3, [pc, #116]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800233a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800233c:	4a27      	ldr	r2, [pc, #156]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800233e:	4013      	ands	r3, r2
 8002340:	0019      	movs	r1, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002346:	4b1a      	ldr	r3, [pc, #104]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002348:	430a      	orrs	r2, r1
 800234a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002350:	2380      	movs	r3, #128	@ 0x80
 8002352:	045b      	lsls	r3, r3, #17
 8002354:	429a      	cmp	r2, r3
 8002356:	d106      	bne.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002358:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800235a:	68da      	ldr	r2, [r3, #12]
 800235c:	4b14      	ldr	r3, [pc, #80]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800235e:	2180      	movs	r1, #128	@ 0x80
 8002360:	0449      	lsls	r1, r1, #17
 8002362:	430a      	orrs	r2, r1
 8002364:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	2380      	movs	r3, #128	@ 0x80
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	4013      	ands	r3, r2
 8002370:	d016      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002372:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002376:	4a1a      	ldr	r2, [pc, #104]	@ (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002378:	4013      	ands	r3, r2
 800237a:	0019      	movs	r1, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002382:	430a      	orrs	r2, r1
 8002384:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695a      	ldr	r2, [r3, #20]
 800238a:	2380      	movs	r3, #128	@ 0x80
 800238c:	01db      	lsls	r3, r3, #7
 800238e:	429a      	cmp	r2, r3
 8002390:	d106      	bne.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002392:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002398:	2180      	movs	r1, #128	@ 0x80
 800239a:	0249      	lsls	r1, r1, #9
 800239c:	430a      	orrs	r2, r1
 800239e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80023a0:	2312      	movs	r3, #18
 80023a2:	18fb      	adds	r3, r7, r3
 80023a4:	781b      	ldrb	r3, [r3, #0]
}
 80023a6:	0018      	movs	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b006      	add	sp, #24
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	40021000 	.word	0x40021000
 80023b4:	40007000 	.word	0x40007000
 80023b8:	fffffcff 	.word	0xfffffcff
 80023bc:	fffeffff 	.word	0xfffeffff
 80023c0:	00001388 	.word	0x00001388
 80023c4:	efffffff 	.word	0xefffffff
 80023c8:	fffff3ff 	.word	0xfffff3ff
 80023cc:	fff3ffff 	.word	0xfff3ffff
 80023d0:	ffcfffff 	.word	0xffcfffff
 80023d4:	ffffcfff 	.word	0xffffcfff
 80023d8:	ffbfffff 	.word	0xffbfffff
 80023dc:	feffffff 	.word	0xfeffffff
 80023e0:	ffff3fff 	.word	0xffff3fff

080023e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e046      	b.n	8002484 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2288      	movs	r2, #136	@ 0x88
 80023fa:	589b      	ldr	r3, [r3, r2]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d107      	bne.n	8002410 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2284      	movs	r2, #132	@ 0x84
 8002404:	2100      	movs	r1, #0
 8002406:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	0018      	movs	r0, r3
 800240c:	f7fe fb06 	bl	8000a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2288      	movs	r2, #136	@ 0x88
 8002414:	2124      	movs	r1, #36	@ 0x24
 8002416:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2101      	movs	r1, #1
 8002424:	438a      	bics	r2, r1
 8002426:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	0018      	movs	r0, r3
 8002434:	f000 fb8e 	bl	8002b54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	0018      	movs	r0, r3
 800243c:	f000 f8cc 	bl	80025d8 <UART_SetConfig>
 8002440:	0003      	movs	r3, r0
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e01c      	b.n	8002484 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	490d      	ldr	r1, [pc, #52]	@ (800248c <HAL_UART_Init+0xa8>)
 8002456:	400a      	ands	r2, r1
 8002458:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	212a      	movs	r1, #42	@ 0x2a
 8002466:	438a      	bics	r2, r1
 8002468:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2101      	movs	r1, #1
 8002476:	430a      	orrs	r2, r1
 8002478:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	0018      	movs	r0, r3
 800247e:	f000 fc1d 	bl	8002cbc <UART_CheckIdleState>
 8002482:	0003      	movs	r3, r0
}
 8002484:	0018      	movs	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	b002      	add	sp, #8
 800248a:	bd80      	pop	{r7, pc}
 800248c:	ffffb7ff 	.word	0xffffb7ff

08002490 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	@ 0x28
 8002494:	af02      	add	r7, sp, #8
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	603b      	str	r3, [r7, #0]
 800249c:	1dbb      	adds	r3, r7, #6
 800249e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2288      	movs	r2, #136	@ 0x88
 80024a4:	589b      	ldr	r3, [r3, r2]
 80024a6:	2b20      	cmp	r3, #32
 80024a8:	d000      	beq.n	80024ac <HAL_UART_Transmit+0x1c>
 80024aa:	e090      	b.n	80025ce <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_UART_Transmit+0x2a>
 80024b2:	1dbb      	adds	r3, r7, #6
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e088      	b.n	80025d0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	2380      	movs	r3, #128	@ 0x80
 80024c4:	015b      	lsls	r3, r3, #5
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d109      	bne.n	80024de <HAL_UART_Transmit+0x4e>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d105      	bne.n	80024de <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2201      	movs	r2, #1
 80024d6:	4013      	ands	r3, r2
 80024d8:	d001      	beq.n	80024de <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e078      	b.n	80025d0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2290      	movs	r2, #144	@ 0x90
 80024e2:	2100      	movs	r1, #0
 80024e4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2288      	movs	r2, #136	@ 0x88
 80024ea:	2121      	movs	r1, #33	@ 0x21
 80024ec:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024ee:	f7fe fbf1 	bl	8000cd4 <HAL_GetTick>
 80024f2:	0003      	movs	r3, r0
 80024f4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	1dba      	adds	r2, r7, #6
 80024fa:	2154      	movs	r1, #84	@ 0x54
 80024fc:	8812      	ldrh	r2, [r2, #0]
 80024fe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	1dba      	adds	r2, r7, #6
 8002504:	2156      	movs	r1, #86	@ 0x56
 8002506:	8812      	ldrh	r2, [r2, #0]
 8002508:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	2380      	movs	r3, #128	@ 0x80
 8002510:	015b      	lsls	r3, r3, #5
 8002512:	429a      	cmp	r2, r3
 8002514:	d108      	bne.n	8002528 <HAL_UART_Transmit+0x98>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d104      	bne.n	8002528 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	61bb      	str	r3, [r7, #24]
 8002526:	e003      	b.n	8002530 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800252c:	2300      	movs	r3, #0
 800252e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002530:	e030      	b.n	8002594 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	0013      	movs	r3, r2
 800253c:	2200      	movs	r2, #0
 800253e:	2180      	movs	r1, #128	@ 0x80
 8002540:	f000 fc66 	bl	8002e10 <UART_WaitOnFlagUntilTimeout>
 8002544:	1e03      	subs	r3, r0, #0
 8002546:	d005      	beq.n	8002554 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2288      	movs	r2, #136	@ 0x88
 800254c:	2120      	movs	r1, #32
 800254e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e03d      	b.n	80025d0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10b      	bne.n	8002572 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	001a      	movs	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	05d2      	lsls	r2, r2, #23
 8002566:	0dd2      	lsrs	r2, r2, #23
 8002568:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	3302      	adds	r3, #2
 800256e:	61bb      	str	r3, [r7, #24]
 8002570:	e007      	b.n	8002582 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	781a      	ldrb	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	3301      	adds	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2256      	movs	r2, #86	@ 0x56
 8002586:	5a9b      	ldrh	r3, [r3, r2]
 8002588:	b29b      	uxth	r3, r3
 800258a:	3b01      	subs	r3, #1
 800258c:	b299      	uxth	r1, r3
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2256      	movs	r2, #86	@ 0x56
 8002592:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2256      	movs	r2, #86	@ 0x56
 8002598:	5a9b      	ldrh	r3, [r3, r2]
 800259a:	b29b      	uxth	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1c8      	bne.n	8002532 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	0013      	movs	r3, r2
 80025aa:	2200      	movs	r2, #0
 80025ac:	2140      	movs	r1, #64	@ 0x40
 80025ae:	f000 fc2f 	bl	8002e10 <UART_WaitOnFlagUntilTimeout>
 80025b2:	1e03      	subs	r3, r0, #0
 80025b4:	d005      	beq.n	80025c2 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2288      	movs	r2, #136	@ 0x88
 80025ba:	2120      	movs	r1, #32
 80025bc:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e006      	b.n	80025d0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2288      	movs	r2, #136	@ 0x88
 80025c6:	2120      	movs	r1, #32
 80025c8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e000      	b.n	80025d0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80025ce:	2302      	movs	r3, #2
  }
}
 80025d0:	0018      	movs	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b008      	add	sp, #32
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b090      	sub	sp, #64	@ 0x40
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025e0:	231a      	movs	r3, #26
 80025e2:	2220      	movs	r2, #32
 80025e4:	189b      	adds	r3, r3, r2
 80025e6:	19db      	adds	r3, r3, r7
 80025e8:	2200      	movs	r2, #0
 80025ea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	431a      	orrs	r2, r3
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	4313      	orrs	r3, r2
 8002602:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4aaf      	ldr	r2, [pc, #700]	@ (80028c8 <UART_SetConfig+0x2f0>)
 800260c:	4013      	ands	r3, r2
 800260e:	0019      	movs	r1, r3
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002616:	430b      	orrs	r3, r1
 8002618:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	4aaa      	ldr	r2, [pc, #680]	@ (80028cc <UART_SetConfig+0x2f4>)
 8002622:	4013      	ands	r3, r2
 8002624:	0018      	movs	r0, r3
 8002626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002628:	68d9      	ldr	r1, [r3, #12]
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	0003      	movs	r3, r0
 8002630:	430b      	orrs	r3, r1
 8002632:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4aa4      	ldr	r2, [pc, #656]	@ (80028d0 <UART_SetConfig+0x2f8>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d004      	beq.n	800264e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800264a:	4313      	orrs	r3, r2
 800264c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	4a9f      	ldr	r2, [pc, #636]	@ (80028d4 <UART_SetConfig+0x2fc>)
 8002656:	4013      	ands	r3, r2
 8002658:	0019      	movs	r1, r3
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002660:	430b      	orrs	r3, r1
 8002662:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266a:	220f      	movs	r2, #15
 800266c:	4393      	bics	r3, r2
 800266e:	0018      	movs	r0, r3
 8002670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002672:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	0003      	movs	r3, r0
 800267a:	430b      	orrs	r3, r1
 800267c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a95      	ldr	r2, [pc, #596]	@ (80028d8 <UART_SetConfig+0x300>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d131      	bne.n	80026ec <UART_SetConfig+0x114>
 8002688:	4b94      	ldr	r3, [pc, #592]	@ (80028dc <UART_SetConfig+0x304>)
 800268a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800268c:	2203      	movs	r2, #3
 800268e:	4013      	ands	r3, r2
 8002690:	2b03      	cmp	r3, #3
 8002692:	d01d      	beq.n	80026d0 <UART_SetConfig+0xf8>
 8002694:	d823      	bhi.n	80026de <UART_SetConfig+0x106>
 8002696:	2b02      	cmp	r3, #2
 8002698:	d00c      	beq.n	80026b4 <UART_SetConfig+0xdc>
 800269a:	d820      	bhi.n	80026de <UART_SetConfig+0x106>
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <UART_SetConfig+0xce>
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d00e      	beq.n	80026c2 <UART_SetConfig+0xea>
 80026a4:	e01b      	b.n	80026de <UART_SetConfig+0x106>
 80026a6:	231b      	movs	r3, #27
 80026a8:	2220      	movs	r2, #32
 80026aa:	189b      	adds	r3, r3, r2
 80026ac:	19db      	adds	r3, r3, r7
 80026ae:	2200      	movs	r2, #0
 80026b0:	701a      	strb	r2, [r3, #0]
 80026b2:	e0b4      	b.n	800281e <UART_SetConfig+0x246>
 80026b4:	231b      	movs	r3, #27
 80026b6:	2220      	movs	r2, #32
 80026b8:	189b      	adds	r3, r3, r2
 80026ba:	19db      	adds	r3, r3, r7
 80026bc:	2202      	movs	r2, #2
 80026be:	701a      	strb	r2, [r3, #0]
 80026c0:	e0ad      	b.n	800281e <UART_SetConfig+0x246>
 80026c2:	231b      	movs	r3, #27
 80026c4:	2220      	movs	r2, #32
 80026c6:	189b      	adds	r3, r3, r2
 80026c8:	19db      	adds	r3, r3, r7
 80026ca:	2204      	movs	r2, #4
 80026cc:	701a      	strb	r2, [r3, #0]
 80026ce:	e0a6      	b.n	800281e <UART_SetConfig+0x246>
 80026d0:	231b      	movs	r3, #27
 80026d2:	2220      	movs	r2, #32
 80026d4:	189b      	adds	r3, r3, r2
 80026d6:	19db      	adds	r3, r3, r7
 80026d8:	2208      	movs	r2, #8
 80026da:	701a      	strb	r2, [r3, #0]
 80026dc:	e09f      	b.n	800281e <UART_SetConfig+0x246>
 80026de:	231b      	movs	r3, #27
 80026e0:	2220      	movs	r2, #32
 80026e2:	189b      	adds	r3, r3, r2
 80026e4:	19db      	adds	r3, r3, r7
 80026e6:	2210      	movs	r2, #16
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	e098      	b.n	800281e <UART_SetConfig+0x246>
 80026ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a7b      	ldr	r2, [pc, #492]	@ (80028e0 <UART_SetConfig+0x308>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d131      	bne.n	800275a <UART_SetConfig+0x182>
 80026f6:	4b79      	ldr	r3, [pc, #484]	@ (80028dc <UART_SetConfig+0x304>)
 80026f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fa:	220c      	movs	r2, #12
 80026fc:	4013      	ands	r3, r2
 80026fe:	2b0c      	cmp	r3, #12
 8002700:	d01d      	beq.n	800273e <UART_SetConfig+0x166>
 8002702:	d823      	bhi.n	800274c <UART_SetConfig+0x174>
 8002704:	2b08      	cmp	r3, #8
 8002706:	d00c      	beq.n	8002722 <UART_SetConfig+0x14a>
 8002708:	d820      	bhi.n	800274c <UART_SetConfig+0x174>
 800270a:	2b00      	cmp	r3, #0
 800270c:	d002      	beq.n	8002714 <UART_SetConfig+0x13c>
 800270e:	2b04      	cmp	r3, #4
 8002710:	d00e      	beq.n	8002730 <UART_SetConfig+0x158>
 8002712:	e01b      	b.n	800274c <UART_SetConfig+0x174>
 8002714:	231b      	movs	r3, #27
 8002716:	2220      	movs	r2, #32
 8002718:	189b      	adds	r3, r3, r2
 800271a:	19db      	adds	r3, r3, r7
 800271c:	2200      	movs	r2, #0
 800271e:	701a      	strb	r2, [r3, #0]
 8002720:	e07d      	b.n	800281e <UART_SetConfig+0x246>
 8002722:	231b      	movs	r3, #27
 8002724:	2220      	movs	r2, #32
 8002726:	189b      	adds	r3, r3, r2
 8002728:	19db      	adds	r3, r3, r7
 800272a:	2202      	movs	r2, #2
 800272c:	701a      	strb	r2, [r3, #0]
 800272e:	e076      	b.n	800281e <UART_SetConfig+0x246>
 8002730:	231b      	movs	r3, #27
 8002732:	2220      	movs	r2, #32
 8002734:	189b      	adds	r3, r3, r2
 8002736:	19db      	adds	r3, r3, r7
 8002738:	2204      	movs	r2, #4
 800273a:	701a      	strb	r2, [r3, #0]
 800273c:	e06f      	b.n	800281e <UART_SetConfig+0x246>
 800273e:	231b      	movs	r3, #27
 8002740:	2220      	movs	r2, #32
 8002742:	189b      	adds	r3, r3, r2
 8002744:	19db      	adds	r3, r3, r7
 8002746:	2208      	movs	r2, #8
 8002748:	701a      	strb	r2, [r3, #0]
 800274a:	e068      	b.n	800281e <UART_SetConfig+0x246>
 800274c:	231b      	movs	r3, #27
 800274e:	2220      	movs	r2, #32
 8002750:	189b      	adds	r3, r3, r2
 8002752:	19db      	adds	r3, r3, r7
 8002754:	2210      	movs	r2, #16
 8002756:	701a      	strb	r2, [r3, #0]
 8002758:	e061      	b.n	800281e <UART_SetConfig+0x246>
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a61      	ldr	r2, [pc, #388]	@ (80028e4 <UART_SetConfig+0x30c>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d106      	bne.n	8002772 <UART_SetConfig+0x19a>
 8002764:	231b      	movs	r3, #27
 8002766:	2220      	movs	r2, #32
 8002768:	189b      	adds	r3, r3, r2
 800276a:	19db      	adds	r3, r3, r7
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
 8002770:	e055      	b.n	800281e <UART_SetConfig+0x246>
 8002772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a5c      	ldr	r2, [pc, #368]	@ (80028e8 <UART_SetConfig+0x310>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d106      	bne.n	800278a <UART_SetConfig+0x1b2>
 800277c:	231b      	movs	r3, #27
 800277e:	2220      	movs	r2, #32
 8002780:	189b      	adds	r3, r3, r2
 8002782:	19db      	adds	r3, r3, r7
 8002784:	2200      	movs	r2, #0
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e049      	b.n	800281e <UART_SetConfig+0x246>
 800278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a50      	ldr	r2, [pc, #320]	@ (80028d0 <UART_SetConfig+0x2f8>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d13e      	bne.n	8002812 <UART_SetConfig+0x23a>
 8002794:	4b51      	ldr	r3, [pc, #324]	@ (80028dc <UART_SetConfig+0x304>)
 8002796:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002798:	23c0      	movs	r3, #192	@ 0xc0
 800279a:	011b      	lsls	r3, r3, #4
 800279c:	4013      	ands	r3, r2
 800279e:	22c0      	movs	r2, #192	@ 0xc0
 80027a0:	0112      	lsls	r2, r2, #4
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d027      	beq.n	80027f6 <UART_SetConfig+0x21e>
 80027a6:	22c0      	movs	r2, #192	@ 0xc0
 80027a8:	0112      	lsls	r2, r2, #4
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d82a      	bhi.n	8002804 <UART_SetConfig+0x22c>
 80027ae:	2280      	movs	r2, #128	@ 0x80
 80027b0:	0112      	lsls	r2, r2, #4
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d011      	beq.n	80027da <UART_SetConfig+0x202>
 80027b6:	2280      	movs	r2, #128	@ 0x80
 80027b8:	0112      	lsls	r2, r2, #4
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d822      	bhi.n	8002804 <UART_SetConfig+0x22c>
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d004      	beq.n	80027cc <UART_SetConfig+0x1f4>
 80027c2:	2280      	movs	r2, #128	@ 0x80
 80027c4:	00d2      	lsls	r2, r2, #3
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d00e      	beq.n	80027e8 <UART_SetConfig+0x210>
 80027ca:	e01b      	b.n	8002804 <UART_SetConfig+0x22c>
 80027cc:	231b      	movs	r3, #27
 80027ce:	2220      	movs	r2, #32
 80027d0:	189b      	adds	r3, r3, r2
 80027d2:	19db      	adds	r3, r3, r7
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
 80027d8:	e021      	b.n	800281e <UART_SetConfig+0x246>
 80027da:	231b      	movs	r3, #27
 80027dc:	2220      	movs	r2, #32
 80027de:	189b      	adds	r3, r3, r2
 80027e0:	19db      	adds	r3, r3, r7
 80027e2:	2202      	movs	r2, #2
 80027e4:	701a      	strb	r2, [r3, #0]
 80027e6:	e01a      	b.n	800281e <UART_SetConfig+0x246>
 80027e8:	231b      	movs	r3, #27
 80027ea:	2220      	movs	r2, #32
 80027ec:	189b      	adds	r3, r3, r2
 80027ee:	19db      	adds	r3, r3, r7
 80027f0:	2204      	movs	r2, #4
 80027f2:	701a      	strb	r2, [r3, #0]
 80027f4:	e013      	b.n	800281e <UART_SetConfig+0x246>
 80027f6:	231b      	movs	r3, #27
 80027f8:	2220      	movs	r2, #32
 80027fa:	189b      	adds	r3, r3, r2
 80027fc:	19db      	adds	r3, r3, r7
 80027fe:	2208      	movs	r2, #8
 8002800:	701a      	strb	r2, [r3, #0]
 8002802:	e00c      	b.n	800281e <UART_SetConfig+0x246>
 8002804:	231b      	movs	r3, #27
 8002806:	2220      	movs	r2, #32
 8002808:	189b      	adds	r3, r3, r2
 800280a:	19db      	adds	r3, r3, r7
 800280c:	2210      	movs	r2, #16
 800280e:	701a      	strb	r2, [r3, #0]
 8002810:	e005      	b.n	800281e <UART_SetConfig+0x246>
 8002812:	231b      	movs	r3, #27
 8002814:	2220      	movs	r2, #32
 8002816:	189b      	adds	r3, r3, r2
 8002818:	19db      	adds	r3, r3, r7
 800281a:	2210      	movs	r2, #16
 800281c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a2b      	ldr	r2, [pc, #172]	@ (80028d0 <UART_SetConfig+0x2f8>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d000      	beq.n	800282a <UART_SetConfig+0x252>
 8002828:	e0a9      	b.n	800297e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800282a:	231b      	movs	r3, #27
 800282c:	2220      	movs	r2, #32
 800282e:	189b      	adds	r3, r3, r2
 8002830:	19db      	adds	r3, r3, r7
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b08      	cmp	r3, #8
 8002836:	d015      	beq.n	8002864 <UART_SetConfig+0x28c>
 8002838:	dc18      	bgt.n	800286c <UART_SetConfig+0x294>
 800283a:	2b04      	cmp	r3, #4
 800283c:	d00d      	beq.n	800285a <UART_SetConfig+0x282>
 800283e:	dc15      	bgt.n	800286c <UART_SetConfig+0x294>
 8002840:	2b00      	cmp	r3, #0
 8002842:	d002      	beq.n	800284a <UART_SetConfig+0x272>
 8002844:	2b02      	cmp	r3, #2
 8002846:	d005      	beq.n	8002854 <UART_SetConfig+0x27c>
 8002848:	e010      	b.n	800286c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800284a:	f7ff fbfd 	bl	8002048 <HAL_RCC_GetPCLK1Freq>
 800284e:	0003      	movs	r3, r0
 8002850:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002852:	e014      	b.n	800287e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002854:	4b25      	ldr	r3, [pc, #148]	@ (80028ec <UART_SetConfig+0x314>)
 8002856:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002858:	e011      	b.n	800287e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800285a:	f7ff fb69 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 800285e:	0003      	movs	r3, r0
 8002860:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002862:	e00c      	b.n	800287e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002864:	2380      	movs	r3, #128	@ 0x80
 8002866:	021b      	lsls	r3, r3, #8
 8002868:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800286a:	e008      	b.n	800287e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800286c:	2300      	movs	r3, #0
 800286e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002870:	231a      	movs	r3, #26
 8002872:	2220      	movs	r2, #32
 8002874:	189b      	adds	r3, r3, r2
 8002876:	19db      	adds	r3, r3, r7
 8002878:	2201      	movs	r2, #1
 800287a:	701a      	strb	r2, [r3, #0]
        break;
 800287c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800287e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002880:	2b00      	cmp	r3, #0
 8002882:	d100      	bne.n	8002886 <UART_SetConfig+0x2ae>
 8002884:	e14b      	b.n	8002b1e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800288a:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <UART_SetConfig+0x318>)
 800288c:	0052      	lsls	r2, r2, #1
 800288e:	5ad3      	ldrh	r3, [r2, r3]
 8002890:	0019      	movs	r1, r3
 8002892:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002894:	f7fd fc40 	bl	8000118 <__udivsi3>
 8002898:	0003      	movs	r3, r0
 800289a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	0013      	movs	r3, r2
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	189b      	adds	r3, r3, r2
 80028a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d305      	bcc.n	80028b8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d91d      	bls.n	80028f4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80028b8:	231a      	movs	r3, #26
 80028ba:	2220      	movs	r2, #32
 80028bc:	189b      	adds	r3, r3, r2
 80028be:	19db      	adds	r3, r3, r7
 80028c0:	2201      	movs	r2, #1
 80028c2:	701a      	strb	r2, [r3, #0]
 80028c4:	e12b      	b.n	8002b1e <UART_SetConfig+0x546>
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	cfff69f3 	.word	0xcfff69f3
 80028cc:	ffffcfff 	.word	0xffffcfff
 80028d0:	40008000 	.word	0x40008000
 80028d4:	11fff4ff 	.word	0x11fff4ff
 80028d8:	40013800 	.word	0x40013800
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40004400 	.word	0x40004400
 80028e4:	40004800 	.word	0x40004800
 80028e8:	40004c00 	.word	0x40004c00
 80028ec:	00f42400 	.word	0x00f42400
 80028f0:	08003bfc 	.word	0x08003bfc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80028f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028f6:	61bb      	str	r3, [r7, #24]
 80028f8:	2300      	movs	r3, #0
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002900:	4b92      	ldr	r3, [pc, #584]	@ (8002b4c <UART_SetConfig+0x574>)
 8002902:	0052      	lsls	r2, r2, #1
 8002904:	5ad3      	ldrh	r3, [r2, r3]
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	69b8      	ldr	r0, [r7, #24]
 8002912:	69f9      	ldr	r1, [r7, #28]
 8002914:	f7fd fd76 	bl	8000404 <__aeabi_uldivmod>
 8002918:	0002      	movs	r2, r0
 800291a:	000b      	movs	r3, r1
 800291c:	0e11      	lsrs	r1, r2, #24
 800291e:	021d      	lsls	r5, r3, #8
 8002920:	430d      	orrs	r5, r1
 8002922:	0214      	lsls	r4, r2, #8
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	60bb      	str	r3, [r7, #8]
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68b8      	ldr	r0, [r7, #8]
 8002932:	68f9      	ldr	r1, [r7, #12]
 8002934:	1900      	adds	r0, r0, r4
 8002936:	4169      	adcs	r1, r5
 8002938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	603b      	str	r3, [r7, #0]
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	683a      	ldr	r2, [r7, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f7fd fd5d 	bl	8000404 <__aeabi_uldivmod>
 800294a:	0002      	movs	r2, r0
 800294c:	000b      	movs	r3, r1
 800294e:	0013      	movs	r3, r2
 8002950:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002954:	23c0      	movs	r3, #192	@ 0xc0
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	429a      	cmp	r2, r3
 800295a:	d309      	bcc.n	8002970 <UART_SetConfig+0x398>
 800295c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800295e:	2380      	movs	r3, #128	@ 0x80
 8002960:	035b      	lsls	r3, r3, #13
 8002962:	429a      	cmp	r2, r3
 8002964:	d204      	bcs.n	8002970 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	e0d6      	b.n	8002b1e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002970:	231a      	movs	r3, #26
 8002972:	2220      	movs	r2, #32
 8002974:	189b      	adds	r3, r3, r2
 8002976:	19db      	adds	r3, r3, r7
 8002978:	2201      	movs	r2, #1
 800297a:	701a      	strb	r2, [r3, #0]
 800297c:	e0cf      	b.n	8002b1e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	69da      	ldr	r2, [r3, #28]
 8002982:	2380      	movs	r3, #128	@ 0x80
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	429a      	cmp	r2, r3
 8002988:	d000      	beq.n	800298c <UART_SetConfig+0x3b4>
 800298a:	e070      	b.n	8002a6e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800298c:	231b      	movs	r3, #27
 800298e:	2220      	movs	r2, #32
 8002990:	189b      	adds	r3, r3, r2
 8002992:	19db      	adds	r3, r3, r7
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b08      	cmp	r3, #8
 8002998:	d015      	beq.n	80029c6 <UART_SetConfig+0x3ee>
 800299a:	dc18      	bgt.n	80029ce <UART_SetConfig+0x3f6>
 800299c:	2b04      	cmp	r3, #4
 800299e:	d00d      	beq.n	80029bc <UART_SetConfig+0x3e4>
 80029a0:	dc15      	bgt.n	80029ce <UART_SetConfig+0x3f6>
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <UART_SetConfig+0x3d4>
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d005      	beq.n	80029b6 <UART_SetConfig+0x3de>
 80029aa:	e010      	b.n	80029ce <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029ac:	f7ff fb4c 	bl	8002048 <HAL_RCC_GetPCLK1Freq>
 80029b0:	0003      	movs	r3, r0
 80029b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029b4:	e014      	b.n	80029e0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029b6:	4b66      	ldr	r3, [pc, #408]	@ (8002b50 <UART_SetConfig+0x578>)
 80029b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029ba:	e011      	b.n	80029e0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029bc:	f7ff fab8 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 80029c0:	0003      	movs	r3, r0
 80029c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029c4:	e00c      	b.n	80029e0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029c6:	2380      	movs	r3, #128	@ 0x80
 80029c8:	021b      	lsls	r3, r3, #8
 80029ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029cc:	e008      	b.n	80029e0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80029d2:	231a      	movs	r3, #26
 80029d4:	2220      	movs	r2, #32
 80029d6:	189b      	adds	r3, r3, r2
 80029d8:	19db      	adds	r3, r3, r7
 80029da:	2201      	movs	r2, #1
 80029dc:	701a      	strb	r2, [r3, #0]
        break;
 80029de:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d100      	bne.n	80029e8 <UART_SetConfig+0x410>
 80029e6:	e09a      	b.n	8002b1e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029ec:	4b57      	ldr	r3, [pc, #348]	@ (8002b4c <UART_SetConfig+0x574>)
 80029ee:	0052      	lsls	r2, r2, #1
 80029f0:	5ad3      	ldrh	r3, [r2, r3]
 80029f2:	0019      	movs	r1, r3
 80029f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80029f6:	f7fd fb8f 	bl	8000118 <__udivsi3>
 80029fa:	0003      	movs	r3, r0
 80029fc:	005a      	lsls	r2, r3, #1
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	085b      	lsrs	r3, r3, #1
 8002a04:	18d2      	adds	r2, r2, r3
 8002a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	0019      	movs	r1, r3
 8002a0c:	0010      	movs	r0, r2
 8002a0e:	f7fd fb83 	bl	8000118 <__udivsi3>
 8002a12:	0003      	movs	r3, r0
 8002a14:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a18:	2b0f      	cmp	r3, #15
 8002a1a:	d921      	bls.n	8002a60 <UART_SetConfig+0x488>
 8002a1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a1e:	2380      	movs	r3, #128	@ 0x80
 8002a20:	025b      	lsls	r3, r3, #9
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d21c      	bcs.n	8002a60 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	200e      	movs	r0, #14
 8002a2c:	2420      	movs	r4, #32
 8002a2e:	1903      	adds	r3, r0, r4
 8002a30:	19db      	adds	r3, r3, r7
 8002a32:	210f      	movs	r1, #15
 8002a34:	438a      	bics	r2, r1
 8002a36:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a3a:	085b      	lsrs	r3, r3, #1
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	2207      	movs	r2, #7
 8002a40:	4013      	ands	r3, r2
 8002a42:	b299      	uxth	r1, r3
 8002a44:	1903      	adds	r3, r0, r4
 8002a46:	19db      	adds	r3, r3, r7
 8002a48:	1902      	adds	r2, r0, r4
 8002a4a:	19d2      	adds	r2, r2, r7
 8002a4c:	8812      	ldrh	r2, [r2, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	1902      	adds	r2, r0, r4
 8002a58:	19d2      	adds	r2, r2, r7
 8002a5a:	8812      	ldrh	r2, [r2, #0]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	e05e      	b.n	8002b1e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002a60:	231a      	movs	r3, #26
 8002a62:	2220      	movs	r2, #32
 8002a64:	189b      	adds	r3, r3, r2
 8002a66:	19db      	adds	r3, r3, r7
 8002a68:	2201      	movs	r2, #1
 8002a6a:	701a      	strb	r2, [r3, #0]
 8002a6c:	e057      	b.n	8002b1e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a6e:	231b      	movs	r3, #27
 8002a70:	2220      	movs	r2, #32
 8002a72:	189b      	adds	r3, r3, r2
 8002a74:	19db      	adds	r3, r3, r7
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d015      	beq.n	8002aa8 <UART_SetConfig+0x4d0>
 8002a7c:	dc18      	bgt.n	8002ab0 <UART_SetConfig+0x4d8>
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d00d      	beq.n	8002a9e <UART_SetConfig+0x4c6>
 8002a82:	dc15      	bgt.n	8002ab0 <UART_SetConfig+0x4d8>
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d002      	beq.n	8002a8e <UART_SetConfig+0x4b6>
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d005      	beq.n	8002a98 <UART_SetConfig+0x4c0>
 8002a8c:	e010      	b.n	8002ab0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a8e:	f7ff fadb 	bl	8002048 <HAL_RCC_GetPCLK1Freq>
 8002a92:	0003      	movs	r3, r0
 8002a94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002a96:	e014      	b.n	8002ac2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a98:	4b2d      	ldr	r3, [pc, #180]	@ (8002b50 <UART_SetConfig+0x578>)
 8002a9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002a9c:	e011      	b.n	8002ac2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a9e:	f7ff fa47 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8002aa2:	0003      	movs	r3, r0
 8002aa4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002aa6:	e00c      	b.n	8002ac2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002aa8:	2380      	movs	r3, #128	@ 0x80
 8002aaa:	021b      	lsls	r3, r3, #8
 8002aac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002aae:	e008      	b.n	8002ac2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002ab4:	231a      	movs	r3, #26
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	189b      	adds	r3, r3, r2
 8002aba:	19db      	adds	r3, r3, r7
 8002abc:	2201      	movs	r2, #1
 8002abe:	701a      	strb	r2, [r3, #0]
        break;
 8002ac0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d02a      	beq.n	8002b1e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002acc:	4b1f      	ldr	r3, [pc, #124]	@ (8002b4c <UART_SetConfig+0x574>)
 8002ace:	0052      	lsls	r2, r2, #1
 8002ad0:	5ad3      	ldrh	r3, [r2, r3]
 8002ad2:	0019      	movs	r1, r3
 8002ad4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002ad6:	f7fd fb1f 	bl	8000118 <__udivsi3>
 8002ada:	0003      	movs	r3, r0
 8002adc:	001a      	movs	r2, r3
 8002ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	085b      	lsrs	r3, r3, #1
 8002ae4:	18d2      	adds	r2, r2, r3
 8002ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	0019      	movs	r1, r3
 8002aec:	0010      	movs	r0, r2
 8002aee:	f7fd fb13 	bl	8000118 <__udivsi3>
 8002af2:	0003      	movs	r3, r0
 8002af4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af8:	2b0f      	cmp	r3, #15
 8002afa:	d90a      	bls.n	8002b12 <UART_SetConfig+0x53a>
 8002afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002afe:	2380      	movs	r3, #128	@ 0x80
 8002b00:	025b      	lsls	r3, r3, #9
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d205      	bcs.n	8002b12 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60da      	str	r2, [r3, #12]
 8002b10:	e005      	b.n	8002b1e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002b12:	231a      	movs	r3, #26
 8002b14:	2220      	movs	r2, #32
 8002b16:	189b      	adds	r3, r3, r2
 8002b18:	19db      	adds	r3, r3, r7
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	226a      	movs	r2, #106	@ 0x6a
 8002b22:	2101      	movs	r1, #1
 8002b24:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b28:	2268      	movs	r2, #104	@ 0x68
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b30:	2200      	movs	r2, #0
 8002b32:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b36:	2200      	movs	r2, #0
 8002b38:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002b3a:	231a      	movs	r3, #26
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	189b      	adds	r3, r3, r2
 8002b40:	19db      	adds	r3, r3, r7
 8002b42:	781b      	ldrb	r3, [r3, #0]
}
 8002b44:	0018      	movs	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b010      	add	sp, #64	@ 0x40
 8002b4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b4c:	08003bfc 	.word	0x08003bfc
 8002b50:	00f42400 	.word	0x00f42400

08002b54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b60:	2208      	movs	r2, #8
 8002b62:	4013      	ands	r3, r2
 8002b64:	d00b      	beq.n	8002b7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	4a4a      	ldr	r2, [pc, #296]	@ (8002c98 <UART_AdvFeatureConfig+0x144>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	0019      	movs	r1, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b82:	2201      	movs	r2, #1
 8002b84:	4013      	ands	r3, r2
 8002b86:	d00b      	beq.n	8002ba0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	4a43      	ldr	r2, [pc, #268]	@ (8002c9c <UART_AdvFeatureConfig+0x148>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	0019      	movs	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d00b      	beq.n	8002bc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ca0 <UART_AdvFeatureConfig+0x14c>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	0019      	movs	r1, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	4013      	ands	r3, r2
 8002bca:	d00b      	beq.n	8002be4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	4a34      	ldr	r2, [pc, #208]	@ (8002ca4 <UART_AdvFeatureConfig+0x150>)
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	0019      	movs	r1, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be8:	2210      	movs	r2, #16
 8002bea:	4013      	ands	r3, r2
 8002bec:	d00b      	beq.n	8002c06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	4a2c      	ldr	r2, [pc, #176]	@ (8002ca8 <UART_AdvFeatureConfig+0x154>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	430a      	orrs	r2, r1
 8002c04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d00b      	beq.n	8002c28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	4a25      	ldr	r2, [pc, #148]	@ (8002cac <UART_AdvFeatureConfig+0x158>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	0019      	movs	r1, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	2240      	movs	r2, #64	@ 0x40
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d01d      	beq.n	8002c6e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb0 <UART_AdvFeatureConfig+0x15c>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	0019      	movs	r1, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c4e:	2380      	movs	r3, #128	@ 0x80
 8002c50:	035b      	lsls	r3, r3, #13
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d10b      	bne.n	8002c6e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	4a15      	ldr	r2, [pc, #84]	@ (8002cb4 <UART_AdvFeatureConfig+0x160>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	0019      	movs	r1, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	2280      	movs	r2, #128	@ 0x80
 8002c74:	4013      	ands	r3, r2
 8002c76:	d00b      	beq.n	8002c90 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002cb8 <UART_AdvFeatureConfig+0x164>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	0019      	movs	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	605a      	str	r2, [r3, #4]
  }
}
 8002c90:	46c0      	nop			@ (mov r8, r8)
 8002c92:	46bd      	mov	sp, r7
 8002c94:	b002      	add	sp, #8
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	ffff7fff 	.word	0xffff7fff
 8002c9c:	fffdffff 	.word	0xfffdffff
 8002ca0:	fffeffff 	.word	0xfffeffff
 8002ca4:	fffbffff 	.word	0xfffbffff
 8002ca8:	ffffefff 	.word	0xffffefff
 8002cac:	ffffdfff 	.word	0xffffdfff
 8002cb0:	ffefffff 	.word	0xffefffff
 8002cb4:	ff9fffff 	.word	0xff9fffff
 8002cb8:	fff7ffff 	.word	0xfff7ffff

08002cbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b092      	sub	sp, #72	@ 0x48
 8002cc0:	af02      	add	r7, sp, #8
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2290      	movs	r2, #144	@ 0x90
 8002cc8:	2100      	movs	r1, #0
 8002cca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ccc:	f7fe f802 	bl	8000cd4 <HAL_GetTick>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2208      	movs	r2, #8
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d12d      	bne.n	8002d3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ce4:	2280      	movs	r2, #128	@ 0x80
 8002ce6:	0391      	lsls	r1, r2, #14
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	4a47      	ldr	r2, [pc, #284]	@ (8002e08 <UART_CheckIdleState+0x14c>)
 8002cec:	9200      	str	r2, [sp, #0]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f000 f88e 	bl	8002e10 <UART_WaitOnFlagUntilTimeout>
 8002cf4:	1e03      	subs	r3, r0, #0
 8002cf6:	d022      	beq.n	8002d3e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf8:	f3ef 8310 	mrs	r3, PRIMASK
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002d00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d02:	2301      	movs	r3, #1
 8002d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d08:	f383 8810 	msr	PRIMASK, r3
}
 8002d0c:	46c0      	nop			@ (mov r8, r8)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2180      	movs	r1, #128	@ 0x80
 8002d1a:	438a      	bics	r2, r1
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d24:	f383 8810 	msr	PRIMASK, r3
}
 8002d28:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2288      	movs	r2, #136	@ 0x88
 8002d2e:	2120      	movs	r1, #32
 8002d30:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2284      	movs	r2, #132	@ 0x84
 8002d36:	2100      	movs	r1, #0
 8002d38:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e060      	b.n	8002e00 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2204      	movs	r2, #4
 8002d46:	4013      	ands	r3, r2
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d146      	bne.n	8002dda <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d4e:	2280      	movs	r2, #128	@ 0x80
 8002d50:	03d1      	lsls	r1, r2, #15
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	4a2c      	ldr	r2, [pc, #176]	@ (8002e08 <UART_CheckIdleState+0x14c>)
 8002d56:	9200      	str	r2, [sp, #0]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f000 f859 	bl	8002e10 <UART_WaitOnFlagUntilTimeout>
 8002d5e:	1e03      	subs	r3, r0, #0
 8002d60:	d03b      	beq.n	8002dda <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d62:	f3ef 8310 	mrs	r3, PRIMASK
 8002d66:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d68:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f383 8810 	msr	PRIMASK, r3
}
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4922      	ldr	r1, [pc, #136]	@ (8002e0c <UART_CheckIdleState+0x150>)
 8002d84:	400a      	ands	r2, r1
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	f383 8810 	msr	PRIMASK, r3
}
 8002d92:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d94:	f3ef 8310 	mrs	r3, PRIMASK
 8002d98:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d9a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d9e:	2301      	movs	r3, #1
 8002da0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	f383 8810 	msr	PRIMASK, r3
}
 8002da8:	46c0      	nop			@ (mov r8, r8)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2101      	movs	r1, #1
 8002db6:	438a      	bics	r2, r1
 8002db8:	609a      	str	r2, [r3, #8]
 8002dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dbc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbe:	6a3b      	ldr	r3, [r7, #32]
 8002dc0:	f383 8810 	msr	PRIMASK, r3
}
 8002dc4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	228c      	movs	r2, #140	@ 0x8c
 8002dca:	2120      	movs	r1, #32
 8002dcc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2284      	movs	r2, #132	@ 0x84
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e012      	b.n	8002e00 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2288      	movs	r2, #136	@ 0x88
 8002dde:	2120      	movs	r1, #32
 8002de0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	228c      	movs	r2, #140	@ 0x8c
 8002de6:	2120      	movs	r1, #32
 8002de8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2284      	movs	r2, #132	@ 0x84
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	0018      	movs	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	b010      	add	sp, #64	@ 0x40
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	01ffffff 	.word	0x01ffffff
 8002e0c:	fffffedf 	.word	0xfffffedf

08002e10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	603b      	str	r3, [r7, #0]
 8002e1c:	1dfb      	adds	r3, r7, #7
 8002e1e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e20:	e051      	b.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	3301      	adds	r3, #1
 8002e26:	d04e      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e28:	f7fd ff54 	bl	8000cd4 <HAL_GetTick>
 8002e2c:	0002      	movs	r2, r0
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d302      	bcc.n	8002e3e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e051      	b.n	8002ee6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2204      	movs	r2, #4
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d03b      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b80      	cmp	r3, #128	@ 0x80
 8002e52:	d038      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b40      	cmp	r3, #64	@ 0x40
 8002e58:	d035      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	69db      	ldr	r3, [r3, #28]
 8002e60:	2208      	movs	r2, #8
 8002e62:	4013      	ands	r3, r2
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d111      	bne.n	8002e8c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2208      	movs	r2, #8
 8002e6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	0018      	movs	r0, r3
 8002e74:	f000 f83c 	bl	8002ef0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2290      	movs	r2, #144	@ 0x90
 8002e7c:	2108      	movs	r1, #8
 8002e7e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2284      	movs	r2, #132	@ 0x84
 8002e84:	2100      	movs	r1, #0
 8002e86:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e02c      	b.n	8002ee6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	69da      	ldr	r2, [r3, #28]
 8002e92:	2380      	movs	r3, #128	@ 0x80
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	401a      	ands	r2, r3
 8002e98:	2380      	movs	r3, #128	@ 0x80
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d112      	bne.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2280      	movs	r2, #128	@ 0x80
 8002ea6:	0112      	lsls	r2, r2, #4
 8002ea8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	0018      	movs	r0, r3
 8002eae:	f000 f81f 	bl	8002ef0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2290      	movs	r2, #144	@ 0x90
 8002eb6:	2120      	movs	r1, #32
 8002eb8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2284      	movs	r2, #132	@ 0x84
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e00f      	b.n	8002ee6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	425a      	negs	r2, r3
 8002ed6:	4153      	adcs	r3, r2
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	001a      	movs	r2, r3
 8002edc:	1dfb      	adds	r3, r7, #7
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d09e      	beq.n	8002e22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b004      	add	sp, #16
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08e      	sub	sp, #56	@ 0x38
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef8:	f3ef 8310 	mrs	r3, PRIMASK
 8002efc:	617b      	str	r3, [r7, #20]
  return(result);
 8002efe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f02:	2301      	movs	r3, #1
 8002f04:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	f383 8810 	msr	PRIMASK, r3
}
 8002f0c:	46c0      	nop			@ (mov r8, r8)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4926      	ldr	r1, [pc, #152]	@ (8002fb4 <UART_EndRxTransfer+0xc4>)
 8002f1a:	400a      	ands	r2, r1
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	f383 8810 	msr	PRIMASK, r3
}
 8002f28:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f2e:	623b      	str	r3, [r7, #32]
  return(result);
 8002f30:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f32:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f34:	2301      	movs	r3, #1
 8002f36:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	f383 8810 	msr	PRIMASK, r3
}
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	491b      	ldr	r1, [pc, #108]	@ (8002fb8 <UART_EndRxTransfer+0xc8>)
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f56:	f383 8810 	msr	PRIMASK, r3
}
 8002f5a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d118      	bne.n	8002f96 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f64:	f3ef 8310 	mrs	r3, PRIMASK
 8002f68:	60bb      	str	r3, [r7, #8]
  return(result);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f6e:	2301      	movs	r3, #1
 8002f70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f383 8810 	msr	PRIMASK, r3
}
 8002f78:	46c0      	nop			@ (mov r8, r8)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2110      	movs	r1, #16
 8002f86:	438a      	bics	r2, r1
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f383 8810 	msr	PRIMASK, r3
}
 8002f94:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	228c      	movs	r2, #140	@ 0x8c
 8002f9a:	2120      	movs	r1, #32
 8002f9c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002faa:	46c0      	nop			@ (mov r8, r8)
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b00e      	add	sp, #56	@ 0x38
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			@ (mov r8, r8)
 8002fb4:	fffffedf 	.word	0xfffffedf
 8002fb8:	effffffe 	.word	0xeffffffe

08002fbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2284      	movs	r2, #132	@ 0x84
 8002fc8:	5c9b      	ldrb	r3, [r3, r2]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_UARTEx_DisableFifoMode+0x16>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e027      	b.n	8003022 <HAL_UARTEx_DisableFifoMode+0x66>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2284      	movs	r2, #132	@ 0x84
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2288      	movs	r2, #136	@ 0x88
 8002fde:	2124      	movs	r1, #36	@ 0x24
 8002fe0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	438a      	bics	r2, r1
 8002ff8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800302c <HAL_UARTEx_DisableFifoMode+0x70>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2288      	movs	r2, #136	@ 0x88
 8003014:	2120      	movs	r1, #32
 8003016:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2284      	movs	r2, #132	@ 0x84
 800301c:	2100      	movs	r1, #0
 800301e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	0018      	movs	r0, r3
 8003024:	46bd      	mov	sp, r7
 8003026:	b004      	add	sp, #16
 8003028:	bd80      	pop	{r7, pc}
 800302a:	46c0      	nop			@ (mov r8, r8)
 800302c:	dfffffff 	.word	0xdfffffff

08003030 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2284      	movs	r2, #132	@ 0x84
 800303e:	5c9b      	ldrb	r3, [r3, r2]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003044:	2302      	movs	r3, #2
 8003046:	e02e      	b.n	80030a6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2284      	movs	r2, #132	@ 0x84
 800304c:	2101      	movs	r1, #1
 800304e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2288      	movs	r2, #136	@ 0x88
 8003054:	2124      	movs	r1, #36	@ 0x24
 8003056:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2101      	movs	r1, #1
 800306c:	438a      	bics	r2, r1
 800306e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	08d9      	lsrs	r1, r3, #3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	430a      	orrs	r2, r1
 8003082:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	0018      	movs	r0, r3
 8003088:	f000 f854 	bl	8003134 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2288      	movs	r2, #136	@ 0x88
 8003098:	2120      	movs	r1, #32
 800309a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2284      	movs	r2, #132	@ 0x84
 80030a0:	2100      	movs	r1, #0
 80030a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	0018      	movs	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b004      	add	sp, #16
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2284      	movs	r2, #132	@ 0x84
 80030be:	5c9b      	ldrb	r3, [r3, r2]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d101      	bne.n	80030c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80030c4:	2302      	movs	r3, #2
 80030c6:	e02f      	b.n	8003128 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2284      	movs	r2, #132	@ 0x84
 80030cc:	2101      	movs	r1, #1
 80030ce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2288      	movs	r2, #136	@ 0x88
 80030d4:	2124      	movs	r1, #36	@ 0x24
 80030d6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2101      	movs	r1, #1
 80030ec:	438a      	bics	r2, r1
 80030ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003130 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80030f8:	4013      	ands	r3, r2
 80030fa:	0019      	movs	r1, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	0018      	movs	r0, r3
 800310a:	f000 f813 	bl	8003134 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2288      	movs	r2, #136	@ 0x88
 800311a:	2120      	movs	r1, #32
 800311c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2284      	movs	r2, #132	@ 0x84
 8003122:	2100      	movs	r1, #0
 8003124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b004      	add	sp, #16
 800312e:	bd80      	pop	{r7, pc}
 8003130:	f1ffffff 	.word	0xf1ffffff

08003134 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003140:	2b00      	cmp	r3, #0
 8003142:	d108      	bne.n	8003156 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	226a      	movs	r2, #106	@ 0x6a
 8003148:	2101      	movs	r1, #1
 800314a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2268      	movs	r2, #104	@ 0x68
 8003150:	2101      	movs	r1, #1
 8003152:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003154:	e043      	b.n	80031de <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003156:	260f      	movs	r6, #15
 8003158:	19bb      	adds	r3, r7, r6
 800315a:	2208      	movs	r2, #8
 800315c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800315e:	200e      	movs	r0, #14
 8003160:	183b      	adds	r3, r7, r0
 8003162:	2208      	movs	r2, #8
 8003164:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	0e5b      	lsrs	r3, r3, #25
 800316e:	b2da      	uxtb	r2, r3
 8003170:	240d      	movs	r4, #13
 8003172:	193b      	adds	r3, r7, r4
 8003174:	2107      	movs	r1, #7
 8003176:	400a      	ands	r2, r1
 8003178:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	0f5b      	lsrs	r3, r3, #29
 8003182:	b2da      	uxtb	r2, r3
 8003184:	250c      	movs	r5, #12
 8003186:	197b      	adds	r3, r7, r5
 8003188:	2107      	movs	r1, #7
 800318a:	400a      	ands	r2, r1
 800318c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800318e:	183b      	adds	r3, r7, r0
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	197a      	adds	r2, r7, r5
 8003194:	7812      	ldrb	r2, [r2, #0]
 8003196:	4914      	ldr	r1, [pc, #80]	@ (80031e8 <UARTEx_SetNbDataToProcess+0xb4>)
 8003198:	5c8a      	ldrb	r2, [r1, r2]
 800319a:	435a      	muls	r2, r3
 800319c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800319e:	197b      	adds	r3, r7, r5
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	4a12      	ldr	r2, [pc, #72]	@ (80031ec <UARTEx_SetNbDataToProcess+0xb8>)
 80031a4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80031a6:	0019      	movs	r1, r3
 80031a8:	f7fd f840 	bl	800022c <__divsi3>
 80031ac:	0003      	movs	r3, r0
 80031ae:	b299      	uxth	r1, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	226a      	movs	r2, #106	@ 0x6a
 80031b4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031b6:	19bb      	adds	r3, r7, r6
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	193a      	adds	r2, r7, r4
 80031bc:	7812      	ldrb	r2, [r2, #0]
 80031be:	490a      	ldr	r1, [pc, #40]	@ (80031e8 <UARTEx_SetNbDataToProcess+0xb4>)
 80031c0:	5c8a      	ldrb	r2, [r1, r2]
 80031c2:	435a      	muls	r2, r3
 80031c4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80031c6:	193b      	adds	r3, r7, r4
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	4a08      	ldr	r2, [pc, #32]	@ (80031ec <UARTEx_SetNbDataToProcess+0xb8>)
 80031cc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031ce:	0019      	movs	r1, r3
 80031d0:	f7fd f82c 	bl	800022c <__divsi3>
 80031d4:	0003      	movs	r3, r0
 80031d6:	b299      	uxth	r1, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2268      	movs	r2, #104	@ 0x68
 80031dc:	5299      	strh	r1, [r3, r2]
}
 80031de:	46c0      	nop			@ (mov r8, r8)
 80031e0:	46bd      	mov	sp, r7
 80031e2:	b005      	add	sp, #20
 80031e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031e6:	46c0      	nop			@ (mov r8, r8)
 80031e8:	08003c14 	.word	0x08003c14
 80031ec:	08003c1c 	.word	0x08003c1c

080031f0 <siprintf>:
 80031f0:	b40e      	push	{r1, r2, r3}
 80031f2:	b500      	push	{lr}
 80031f4:	490b      	ldr	r1, [pc, #44]	@ (8003224 <siprintf+0x34>)
 80031f6:	b09c      	sub	sp, #112	@ 0x70
 80031f8:	ab1d      	add	r3, sp, #116	@ 0x74
 80031fa:	9002      	str	r0, [sp, #8]
 80031fc:	9006      	str	r0, [sp, #24]
 80031fe:	9107      	str	r1, [sp, #28]
 8003200:	9104      	str	r1, [sp, #16]
 8003202:	4809      	ldr	r0, [pc, #36]	@ (8003228 <siprintf+0x38>)
 8003204:	4909      	ldr	r1, [pc, #36]	@ (800322c <siprintf+0x3c>)
 8003206:	cb04      	ldmia	r3!, {r2}
 8003208:	9105      	str	r1, [sp, #20]
 800320a:	6800      	ldr	r0, [r0, #0]
 800320c:	a902      	add	r1, sp, #8
 800320e:	9301      	str	r3, [sp, #4]
 8003210:	f000 f9a8 	bl	8003564 <_svfiprintf_r>
 8003214:	2200      	movs	r2, #0
 8003216:	9b02      	ldr	r3, [sp, #8]
 8003218:	701a      	strb	r2, [r3, #0]
 800321a:	b01c      	add	sp, #112	@ 0x70
 800321c:	bc08      	pop	{r3}
 800321e:	b003      	add	sp, #12
 8003220:	4718      	bx	r3
 8003222:	46c0      	nop			@ (mov r8, r8)
 8003224:	7fffffff 	.word	0x7fffffff
 8003228:	2000000c 	.word	0x2000000c
 800322c:	ffff0208 	.word	0xffff0208

08003230 <memset>:
 8003230:	0003      	movs	r3, r0
 8003232:	1882      	adds	r2, r0, r2
 8003234:	4293      	cmp	r3, r2
 8003236:	d100      	bne.n	800323a <memset+0xa>
 8003238:	4770      	bx	lr
 800323a:	7019      	strb	r1, [r3, #0]
 800323c:	3301      	adds	r3, #1
 800323e:	e7f9      	b.n	8003234 <memset+0x4>

08003240 <__errno>:
 8003240:	4b01      	ldr	r3, [pc, #4]	@ (8003248 <__errno+0x8>)
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	4770      	bx	lr
 8003246:	46c0      	nop			@ (mov r8, r8)
 8003248:	2000000c 	.word	0x2000000c

0800324c <__libc_init_array>:
 800324c:	b570      	push	{r4, r5, r6, lr}
 800324e:	2600      	movs	r6, #0
 8003250:	4c0c      	ldr	r4, [pc, #48]	@ (8003284 <__libc_init_array+0x38>)
 8003252:	4d0d      	ldr	r5, [pc, #52]	@ (8003288 <__libc_init_array+0x3c>)
 8003254:	1b64      	subs	r4, r4, r5
 8003256:	10a4      	asrs	r4, r4, #2
 8003258:	42a6      	cmp	r6, r4
 800325a:	d109      	bne.n	8003270 <__libc_init_array+0x24>
 800325c:	2600      	movs	r6, #0
 800325e:	f000 fc65 	bl	8003b2c <_init>
 8003262:	4c0a      	ldr	r4, [pc, #40]	@ (800328c <__libc_init_array+0x40>)
 8003264:	4d0a      	ldr	r5, [pc, #40]	@ (8003290 <__libc_init_array+0x44>)
 8003266:	1b64      	subs	r4, r4, r5
 8003268:	10a4      	asrs	r4, r4, #2
 800326a:	42a6      	cmp	r6, r4
 800326c:	d105      	bne.n	800327a <__libc_init_array+0x2e>
 800326e:	bd70      	pop	{r4, r5, r6, pc}
 8003270:	00b3      	lsls	r3, r6, #2
 8003272:	58eb      	ldr	r3, [r5, r3]
 8003274:	4798      	blx	r3
 8003276:	3601      	adds	r6, #1
 8003278:	e7ee      	b.n	8003258 <__libc_init_array+0xc>
 800327a:	00b3      	lsls	r3, r6, #2
 800327c:	58eb      	ldr	r3, [r5, r3]
 800327e:	4798      	blx	r3
 8003280:	3601      	adds	r6, #1
 8003282:	e7f2      	b.n	800326a <__libc_init_array+0x1e>
 8003284:	08003c60 	.word	0x08003c60
 8003288:	08003c60 	.word	0x08003c60
 800328c:	08003c64 	.word	0x08003c64
 8003290:	08003c60 	.word	0x08003c60

08003294 <__retarget_lock_acquire_recursive>:
 8003294:	4770      	bx	lr

08003296 <__retarget_lock_release_recursive>:
 8003296:	4770      	bx	lr

08003298 <memcpy>:
 8003298:	2300      	movs	r3, #0
 800329a:	b510      	push	{r4, lr}
 800329c:	429a      	cmp	r2, r3
 800329e:	d100      	bne.n	80032a2 <memcpy+0xa>
 80032a0:	bd10      	pop	{r4, pc}
 80032a2:	5ccc      	ldrb	r4, [r1, r3]
 80032a4:	54c4      	strb	r4, [r0, r3]
 80032a6:	3301      	adds	r3, #1
 80032a8:	e7f8      	b.n	800329c <memcpy+0x4>
	...

080032ac <_free_r>:
 80032ac:	b570      	push	{r4, r5, r6, lr}
 80032ae:	0005      	movs	r5, r0
 80032b0:	1e0c      	subs	r4, r1, #0
 80032b2:	d010      	beq.n	80032d6 <_free_r+0x2a>
 80032b4:	3c04      	subs	r4, #4
 80032b6:	6823      	ldr	r3, [r4, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	da00      	bge.n	80032be <_free_r+0x12>
 80032bc:	18e4      	adds	r4, r4, r3
 80032be:	0028      	movs	r0, r5
 80032c0:	f000 f8e0 	bl	8003484 <__malloc_lock>
 80032c4:	4a1d      	ldr	r2, [pc, #116]	@ (800333c <_free_r+0x90>)
 80032c6:	6813      	ldr	r3, [r2, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d105      	bne.n	80032d8 <_free_r+0x2c>
 80032cc:	6063      	str	r3, [r4, #4]
 80032ce:	6014      	str	r4, [r2, #0]
 80032d0:	0028      	movs	r0, r5
 80032d2:	f000 f8df 	bl	8003494 <__malloc_unlock>
 80032d6:	bd70      	pop	{r4, r5, r6, pc}
 80032d8:	42a3      	cmp	r3, r4
 80032da:	d908      	bls.n	80032ee <_free_r+0x42>
 80032dc:	6820      	ldr	r0, [r4, #0]
 80032de:	1821      	adds	r1, r4, r0
 80032e0:	428b      	cmp	r3, r1
 80032e2:	d1f3      	bne.n	80032cc <_free_r+0x20>
 80032e4:	6819      	ldr	r1, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	1809      	adds	r1, r1, r0
 80032ea:	6021      	str	r1, [r4, #0]
 80032ec:	e7ee      	b.n	80032cc <_free_r+0x20>
 80032ee:	001a      	movs	r2, r3
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <_free_r+0x4e>
 80032f6:	42a3      	cmp	r3, r4
 80032f8:	d9f9      	bls.n	80032ee <_free_r+0x42>
 80032fa:	6811      	ldr	r1, [r2, #0]
 80032fc:	1850      	adds	r0, r2, r1
 80032fe:	42a0      	cmp	r0, r4
 8003300:	d10b      	bne.n	800331a <_free_r+0x6e>
 8003302:	6820      	ldr	r0, [r4, #0]
 8003304:	1809      	adds	r1, r1, r0
 8003306:	1850      	adds	r0, r2, r1
 8003308:	6011      	str	r1, [r2, #0]
 800330a:	4283      	cmp	r3, r0
 800330c:	d1e0      	bne.n	80032d0 <_free_r+0x24>
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	1841      	adds	r1, r0, r1
 8003314:	6011      	str	r1, [r2, #0]
 8003316:	6053      	str	r3, [r2, #4]
 8003318:	e7da      	b.n	80032d0 <_free_r+0x24>
 800331a:	42a0      	cmp	r0, r4
 800331c:	d902      	bls.n	8003324 <_free_r+0x78>
 800331e:	230c      	movs	r3, #12
 8003320:	602b      	str	r3, [r5, #0]
 8003322:	e7d5      	b.n	80032d0 <_free_r+0x24>
 8003324:	6820      	ldr	r0, [r4, #0]
 8003326:	1821      	adds	r1, r4, r0
 8003328:	428b      	cmp	r3, r1
 800332a:	d103      	bne.n	8003334 <_free_r+0x88>
 800332c:	6819      	ldr	r1, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	1809      	adds	r1, r1, r0
 8003332:	6021      	str	r1, [r4, #0]
 8003334:	6063      	str	r3, [r4, #4]
 8003336:	6054      	str	r4, [r2, #4]
 8003338:	e7ca      	b.n	80032d0 <_free_r+0x24>
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	200002b4 	.word	0x200002b4

08003340 <sbrk_aligned>:
 8003340:	b570      	push	{r4, r5, r6, lr}
 8003342:	4e0f      	ldr	r6, [pc, #60]	@ (8003380 <sbrk_aligned+0x40>)
 8003344:	000d      	movs	r5, r1
 8003346:	6831      	ldr	r1, [r6, #0]
 8003348:	0004      	movs	r4, r0
 800334a:	2900      	cmp	r1, #0
 800334c:	d102      	bne.n	8003354 <sbrk_aligned+0x14>
 800334e:	f000 fb99 	bl	8003a84 <_sbrk_r>
 8003352:	6030      	str	r0, [r6, #0]
 8003354:	0029      	movs	r1, r5
 8003356:	0020      	movs	r0, r4
 8003358:	f000 fb94 	bl	8003a84 <_sbrk_r>
 800335c:	1c43      	adds	r3, r0, #1
 800335e:	d103      	bne.n	8003368 <sbrk_aligned+0x28>
 8003360:	2501      	movs	r5, #1
 8003362:	426d      	negs	r5, r5
 8003364:	0028      	movs	r0, r5
 8003366:	bd70      	pop	{r4, r5, r6, pc}
 8003368:	2303      	movs	r3, #3
 800336a:	1cc5      	adds	r5, r0, #3
 800336c:	439d      	bics	r5, r3
 800336e:	42a8      	cmp	r0, r5
 8003370:	d0f8      	beq.n	8003364 <sbrk_aligned+0x24>
 8003372:	1a29      	subs	r1, r5, r0
 8003374:	0020      	movs	r0, r4
 8003376:	f000 fb85 	bl	8003a84 <_sbrk_r>
 800337a:	3001      	adds	r0, #1
 800337c:	d1f2      	bne.n	8003364 <sbrk_aligned+0x24>
 800337e:	e7ef      	b.n	8003360 <sbrk_aligned+0x20>
 8003380:	200002b0 	.word	0x200002b0

08003384 <_malloc_r>:
 8003384:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003386:	2203      	movs	r2, #3
 8003388:	1ccb      	adds	r3, r1, #3
 800338a:	4393      	bics	r3, r2
 800338c:	3308      	adds	r3, #8
 800338e:	0005      	movs	r5, r0
 8003390:	001f      	movs	r7, r3
 8003392:	2b0c      	cmp	r3, #12
 8003394:	d234      	bcs.n	8003400 <_malloc_r+0x7c>
 8003396:	270c      	movs	r7, #12
 8003398:	42b9      	cmp	r1, r7
 800339a:	d833      	bhi.n	8003404 <_malloc_r+0x80>
 800339c:	0028      	movs	r0, r5
 800339e:	f000 f871 	bl	8003484 <__malloc_lock>
 80033a2:	4e37      	ldr	r6, [pc, #220]	@ (8003480 <_malloc_r+0xfc>)
 80033a4:	6833      	ldr	r3, [r6, #0]
 80033a6:	001c      	movs	r4, r3
 80033a8:	2c00      	cmp	r4, #0
 80033aa:	d12f      	bne.n	800340c <_malloc_r+0x88>
 80033ac:	0039      	movs	r1, r7
 80033ae:	0028      	movs	r0, r5
 80033b0:	f7ff ffc6 	bl	8003340 <sbrk_aligned>
 80033b4:	0004      	movs	r4, r0
 80033b6:	1c43      	adds	r3, r0, #1
 80033b8:	d15f      	bne.n	800347a <_malloc_r+0xf6>
 80033ba:	6834      	ldr	r4, [r6, #0]
 80033bc:	9400      	str	r4, [sp, #0]
 80033be:	9b00      	ldr	r3, [sp, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d14a      	bne.n	800345a <_malloc_r+0xd6>
 80033c4:	2c00      	cmp	r4, #0
 80033c6:	d052      	beq.n	800346e <_malloc_r+0xea>
 80033c8:	6823      	ldr	r3, [r4, #0]
 80033ca:	0028      	movs	r0, r5
 80033cc:	18e3      	adds	r3, r4, r3
 80033ce:	9900      	ldr	r1, [sp, #0]
 80033d0:	9301      	str	r3, [sp, #4]
 80033d2:	f000 fb57 	bl	8003a84 <_sbrk_r>
 80033d6:	9b01      	ldr	r3, [sp, #4]
 80033d8:	4283      	cmp	r3, r0
 80033da:	d148      	bne.n	800346e <_malloc_r+0xea>
 80033dc:	6823      	ldr	r3, [r4, #0]
 80033de:	0028      	movs	r0, r5
 80033e0:	1aff      	subs	r7, r7, r3
 80033e2:	0039      	movs	r1, r7
 80033e4:	f7ff ffac 	bl	8003340 <sbrk_aligned>
 80033e8:	3001      	adds	r0, #1
 80033ea:	d040      	beq.n	800346e <_malloc_r+0xea>
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	19db      	adds	r3, r3, r7
 80033f0:	6023      	str	r3, [r4, #0]
 80033f2:	6833      	ldr	r3, [r6, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	2a00      	cmp	r2, #0
 80033f8:	d133      	bne.n	8003462 <_malloc_r+0xde>
 80033fa:	9b00      	ldr	r3, [sp, #0]
 80033fc:	6033      	str	r3, [r6, #0]
 80033fe:	e019      	b.n	8003434 <_malloc_r+0xb0>
 8003400:	2b00      	cmp	r3, #0
 8003402:	dac9      	bge.n	8003398 <_malloc_r+0x14>
 8003404:	230c      	movs	r3, #12
 8003406:	602b      	str	r3, [r5, #0]
 8003408:	2000      	movs	r0, #0
 800340a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800340c:	6821      	ldr	r1, [r4, #0]
 800340e:	1bc9      	subs	r1, r1, r7
 8003410:	d420      	bmi.n	8003454 <_malloc_r+0xd0>
 8003412:	290b      	cmp	r1, #11
 8003414:	d90a      	bls.n	800342c <_malloc_r+0xa8>
 8003416:	19e2      	adds	r2, r4, r7
 8003418:	6027      	str	r7, [r4, #0]
 800341a:	42a3      	cmp	r3, r4
 800341c:	d104      	bne.n	8003428 <_malloc_r+0xa4>
 800341e:	6032      	str	r2, [r6, #0]
 8003420:	6863      	ldr	r3, [r4, #4]
 8003422:	6011      	str	r1, [r2, #0]
 8003424:	6053      	str	r3, [r2, #4]
 8003426:	e005      	b.n	8003434 <_malloc_r+0xb0>
 8003428:	605a      	str	r2, [r3, #4]
 800342a:	e7f9      	b.n	8003420 <_malloc_r+0x9c>
 800342c:	6862      	ldr	r2, [r4, #4]
 800342e:	42a3      	cmp	r3, r4
 8003430:	d10e      	bne.n	8003450 <_malloc_r+0xcc>
 8003432:	6032      	str	r2, [r6, #0]
 8003434:	0028      	movs	r0, r5
 8003436:	f000 f82d 	bl	8003494 <__malloc_unlock>
 800343a:	0020      	movs	r0, r4
 800343c:	2207      	movs	r2, #7
 800343e:	300b      	adds	r0, #11
 8003440:	1d23      	adds	r3, r4, #4
 8003442:	4390      	bics	r0, r2
 8003444:	1ac2      	subs	r2, r0, r3
 8003446:	4298      	cmp	r0, r3
 8003448:	d0df      	beq.n	800340a <_malloc_r+0x86>
 800344a:	1a1b      	subs	r3, r3, r0
 800344c:	50a3      	str	r3, [r4, r2]
 800344e:	e7dc      	b.n	800340a <_malloc_r+0x86>
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	e7ef      	b.n	8003434 <_malloc_r+0xb0>
 8003454:	0023      	movs	r3, r4
 8003456:	6864      	ldr	r4, [r4, #4]
 8003458:	e7a6      	b.n	80033a8 <_malloc_r+0x24>
 800345a:	9c00      	ldr	r4, [sp, #0]
 800345c:	6863      	ldr	r3, [r4, #4]
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	e7ad      	b.n	80033be <_malloc_r+0x3a>
 8003462:	001a      	movs	r2, r3
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	42a3      	cmp	r3, r4
 8003468:	d1fb      	bne.n	8003462 <_malloc_r+0xde>
 800346a:	2300      	movs	r3, #0
 800346c:	e7da      	b.n	8003424 <_malloc_r+0xa0>
 800346e:	230c      	movs	r3, #12
 8003470:	0028      	movs	r0, r5
 8003472:	602b      	str	r3, [r5, #0]
 8003474:	f000 f80e 	bl	8003494 <__malloc_unlock>
 8003478:	e7c6      	b.n	8003408 <_malloc_r+0x84>
 800347a:	6007      	str	r7, [r0, #0]
 800347c:	e7da      	b.n	8003434 <_malloc_r+0xb0>
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	200002b4 	.word	0x200002b4

08003484 <__malloc_lock>:
 8003484:	b510      	push	{r4, lr}
 8003486:	4802      	ldr	r0, [pc, #8]	@ (8003490 <__malloc_lock+0xc>)
 8003488:	f7ff ff04 	bl	8003294 <__retarget_lock_acquire_recursive>
 800348c:	bd10      	pop	{r4, pc}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	200002ac 	.word	0x200002ac

08003494 <__malloc_unlock>:
 8003494:	b510      	push	{r4, lr}
 8003496:	4802      	ldr	r0, [pc, #8]	@ (80034a0 <__malloc_unlock+0xc>)
 8003498:	f7ff fefd 	bl	8003296 <__retarget_lock_release_recursive>
 800349c:	bd10      	pop	{r4, pc}
 800349e:	46c0      	nop			@ (mov r8, r8)
 80034a0:	200002ac 	.word	0x200002ac

080034a4 <__ssputs_r>:
 80034a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034a6:	688e      	ldr	r6, [r1, #8]
 80034a8:	b085      	sub	sp, #20
 80034aa:	001f      	movs	r7, r3
 80034ac:	000c      	movs	r4, r1
 80034ae:	680b      	ldr	r3, [r1, #0]
 80034b0:	9002      	str	r0, [sp, #8]
 80034b2:	9203      	str	r2, [sp, #12]
 80034b4:	42be      	cmp	r6, r7
 80034b6:	d830      	bhi.n	800351a <__ssputs_r+0x76>
 80034b8:	210c      	movs	r1, #12
 80034ba:	5e62      	ldrsh	r2, [r4, r1]
 80034bc:	2190      	movs	r1, #144	@ 0x90
 80034be:	00c9      	lsls	r1, r1, #3
 80034c0:	420a      	tst	r2, r1
 80034c2:	d028      	beq.n	8003516 <__ssputs_r+0x72>
 80034c4:	2003      	movs	r0, #3
 80034c6:	6921      	ldr	r1, [r4, #16]
 80034c8:	1a5b      	subs	r3, r3, r1
 80034ca:	9301      	str	r3, [sp, #4]
 80034cc:	6963      	ldr	r3, [r4, #20]
 80034ce:	4343      	muls	r3, r0
 80034d0:	9801      	ldr	r0, [sp, #4]
 80034d2:	0fdd      	lsrs	r5, r3, #31
 80034d4:	18ed      	adds	r5, r5, r3
 80034d6:	1c7b      	adds	r3, r7, #1
 80034d8:	181b      	adds	r3, r3, r0
 80034da:	106d      	asrs	r5, r5, #1
 80034dc:	42ab      	cmp	r3, r5
 80034de:	d900      	bls.n	80034e2 <__ssputs_r+0x3e>
 80034e0:	001d      	movs	r5, r3
 80034e2:	0552      	lsls	r2, r2, #21
 80034e4:	d528      	bpl.n	8003538 <__ssputs_r+0x94>
 80034e6:	0029      	movs	r1, r5
 80034e8:	9802      	ldr	r0, [sp, #8]
 80034ea:	f7ff ff4b 	bl	8003384 <_malloc_r>
 80034ee:	1e06      	subs	r6, r0, #0
 80034f0:	d02c      	beq.n	800354c <__ssputs_r+0xa8>
 80034f2:	9a01      	ldr	r2, [sp, #4]
 80034f4:	6921      	ldr	r1, [r4, #16]
 80034f6:	f7ff fecf 	bl	8003298 <memcpy>
 80034fa:	89a2      	ldrh	r2, [r4, #12]
 80034fc:	4b18      	ldr	r3, [pc, #96]	@ (8003560 <__ssputs_r+0xbc>)
 80034fe:	401a      	ands	r2, r3
 8003500:	2380      	movs	r3, #128	@ 0x80
 8003502:	4313      	orrs	r3, r2
 8003504:	81a3      	strh	r3, [r4, #12]
 8003506:	9b01      	ldr	r3, [sp, #4]
 8003508:	6126      	str	r6, [r4, #16]
 800350a:	18f6      	adds	r6, r6, r3
 800350c:	6026      	str	r6, [r4, #0]
 800350e:	003e      	movs	r6, r7
 8003510:	6165      	str	r5, [r4, #20]
 8003512:	1aed      	subs	r5, r5, r3
 8003514:	60a5      	str	r5, [r4, #8]
 8003516:	42be      	cmp	r6, r7
 8003518:	d900      	bls.n	800351c <__ssputs_r+0x78>
 800351a:	003e      	movs	r6, r7
 800351c:	0032      	movs	r2, r6
 800351e:	9903      	ldr	r1, [sp, #12]
 8003520:	6820      	ldr	r0, [r4, #0]
 8003522:	f000 fa9b 	bl	8003a5c <memmove>
 8003526:	2000      	movs	r0, #0
 8003528:	68a3      	ldr	r3, [r4, #8]
 800352a:	1b9b      	subs	r3, r3, r6
 800352c:	60a3      	str	r3, [r4, #8]
 800352e:	6823      	ldr	r3, [r4, #0]
 8003530:	199b      	adds	r3, r3, r6
 8003532:	6023      	str	r3, [r4, #0]
 8003534:	b005      	add	sp, #20
 8003536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003538:	002a      	movs	r2, r5
 800353a:	9802      	ldr	r0, [sp, #8]
 800353c:	f000 fabf 	bl	8003abe <_realloc_r>
 8003540:	1e06      	subs	r6, r0, #0
 8003542:	d1e0      	bne.n	8003506 <__ssputs_r+0x62>
 8003544:	6921      	ldr	r1, [r4, #16]
 8003546:	9802      	ldr	r0, [sp, #8]
 8003548:	f7ff feb0 	bl	80032ac <_free_r>
 800354c:	230c      	movs	r3, #12
 800354e:	2001      	movs	r0, #1
 8003550:	9a02      	ldr	r2, [sp, #8]
 8003552:	4240      	negs	r0, r0
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	89a2      	ldrh	r2, [r4, #12]
 8003558:	3334      	adds	r3, #52	@ 0x34
 800355a:	4313      	orrs	r3, r2
 800355c:	81a3      	strh	r3, [r4, #12]
 800355e:	e7e9      	b.n	8003534 <__ssputs_r+0x90>
 8003560:	fffffb7f 	.word	0xfffffb7f

08003564 <_svfiprintf_r>:
 8003564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003566:	b0a1      	sub	sp, #132	@ 0x84
 8003568:	9003      	str	r0, [sp, #12]
 800356a:	001d      	movs	r5, r3
 800356c:	898b      	ldrh	r3, [r1, #12]
 800356e:	000f      	movs	r7, r1
 8003570:	0016      	movs	r6, r2
 8003572:	061b      	lsls	r3, r3, #24
 8003574:	d511      	bpl.n	800359a <_svfiprintf_r+0x36>
 8003576:	690b      	ldr	r3, [r1, #16]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10e      	bne.n	800359a <_svfiprintf_r+0x36>
 800357c:	2140      	movs	r1, #64	@ 0x40
 800357e:	f7ff ff01 	bl	8003384 <_malloc_r>
 8003582:	6038      	str	r0, [r7, #0]
 8003584:	6138      	str	r0, [r7, #16]
 8003586:	2800      	cmp	r0, #0
 8003588:	d105      	bne.n	8003596 <_svfiprintf_r+0x32>
 800358a:	230c      	movs	r3, #12
 800358c:	9a03      	ldr	r2, [sp, #12]
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	2001      	movs	r0, #1
 8003592:	4240      	negs	r0, r0
 8003594:	e0cf      	b.n	8003736 <_svfiprintf_r+0x1d2>
 8003596:	2340      	movs	r3, #64	@ 0x40
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	2300      	movs	r3, #0
 800359c:	ac08      	add	r4, sp, #32
 800359e:	6163      	str	r3, [r4, #20]
 80035a0:	3320      	adds	r3, #32
 80035a2:	7663      	strb	r3, [r4, #25]
 80035a4:	3310      	adds	r3, #16
 80035a6:	76a3      	strb	r3, [r4, #26]
 80035a8:	9507      	str	r5, [sp, #28]
 80035aa:	0035      	movs	r5, r6
 80035ac:	782b      	ldrb	r3, [r5, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <_svfiprintf_r+0x52>
 80035b2:	2b25      	cmp	r3, #37	@ 0x25
 80035b4:	d148      	bne.n	8003648 <_svfiprintf_r+0xe4>
 80035b6:	1bab      	subs	r3, r5, r6
 80035b8:	9305      	str	r3, [sp, #20]
 80035ba:	42b5      	cmp	r5, r6
 80035bc:	d00b      	beq.n	80035d6 <_svfiprintf_r+0x72>
 80035be:	0032      	movs	r2, r6
 80035c0:	0039      	movs	r1, r7
 80035c2:	9803      	ldr	r0, [sp, #12]
 80035c4:	f7ff ff6e 	bl	80034a4 <__ssputs_r>
 80035c8:	3001      	adds	r0, #1
 80035ca:	d100      	bne.n	80035ce <_svfiprintf_r+0x6a>
 80035cc:	e0ae      	b.n	800372c <_svfiprintf_r+0x1c8>
 80035ce:	6963      	ldr	r3, [r4, #20]
 80035d0:	9a05      	ldr	r2, [sp, #20]
 80035d2:	189b      	adds	r3, r3, r2
 80035d4:	6163      	str	r3, [r4, #20]
 80035d6:	782b      	ldrb	r3, [r5, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d100      	bne.n	80035de <_svfiprintf_r+0x7a>
 80035dc:	e0a6      	b.n	800372c <_svfiprintf_r+0x1c8>
 80035de:	2201      	movs	r2, #1
 80035e0:	2300      	movs	r3, #0
 80035e2:	4252      	negs	r2, r2
 80035e4:	6062      	str	r2, [r4, #4]
 80035e6:	a904      	add	r1, sp, #16
 80035e8:	3254      	adds	r2, #84	@ 0x54
 80035ea:	1852      	adds	r2, r2, r1
 80035ec:	1c6e      	adds	r6, r5, #1
 80035ee:	6023      	str	r3, [r4, #0]
 80035f0:	60e3      	str	r3, [r4, #12]
 80035f2:	60a3      	str	r3, [r4, #8]
 80035f4:	7013      	strb	r3, [r2, #0]
 80035f6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80035f8:	4b54      	ldr	r3, [pc, #336]	@ (800374c <_svfiprintf_r+0x1e8>)
 80035fa:	2205      	movs	r2, #5
 80035fc:	0018      	movs	r0, r3
 80035fe:	7831      	ldrb	r1, [r6, #0]
 8003600:	9305      	str	r3, [sp, #20]
 8003602:	f000 fa51 	bl	8003aa8 <memchr>
 8003606:	1c75      	adds	r5, r6, #1
 8003608:	2800      	cmp	r0, #0
 800360a:	d11f      	bne.n	800364c <_svfiprintf_r+0xe8>
 800360c:	6822      	ldr	r2, [r4, #0]
 800360e:	06d3      	lsls	r3, r2, #27
 8003610:	d504      	bpl.n	800361c <_svfiprintf_r+0xb8>
 8003612:	2353      	movs	r3, #83	@ 0x53
 8003614:	a904      	add	r1, sp, #16
 8003616:	185b      	adds	r3, r3, r1
 8003618:	2120      	movs	r1, #32
 800361a:	7019      	strb	r1, [r3, #0]
 800361c:	0713      	lsls	r3, r2, #28
 800361e:	d504      	bpl.n	800362a <_svfiprintf_r+0xc6>
 8003620:	2353      	movs	r3, #83	@ 0x53
 8003622:	a904      	add	r1, sp, #16
 8003624:	185b      	adds	r3, r3, r1
 8003626:	212b      	movs	r1, #43	@ 0x2b
 8003628:	7019      	strb	r1, [r3, #0]
 800362a:	7833      	ldrb	r3, [r6, #0]
 800362c:	2b2a      	cmp	r3, #42	@ 0x2a
 800362e:	d016      	beq.n	800365e <_svfiprintf_r+0xfa>
 8003630:	0035      	movs	r5, r6
 8003632:	2100      	movs	r1, #0
 8003634:	200a      	movs	r0, #10
 8003636:	68e3      	ldr	r3, [r4, #12]
 8003638:	782a      	ldrb	r2, [r5, #0]
 800363a:	1c6e      	adds	r6, r5, #1
 800363c:	3a30      	subs	r2, #48	@ 0x30
 800363e:	2a09      	cmp	r2, #9
 8003640:	d950      	bls.n	80036e4 <_svfiprintf_r+0x180>
 8003642:	2900      	cmp	r1, #0
 8003644:	d111      	bne.n	800366a <_svfiprintf_r+0x106>
 8003646:	e017      	b.n	8003678 <_svfiprintf_r+0x114>
 8003648:	3501      	adds	r5, #1
 800364a:	e7af      	b.n	80035ac <_svfiprintf_r+0x48>
 800364c:	9b05      	ldr	r3, [sp, #20]
 800364e:	6822      	ldr	r2, [r4, #0]
 8003650:	1ac0      	subs	r0, r0, r3
 8003652:	2301      	movs	r3, #1
 8003654:	4083      	lsls	r3, r0
 8003656:	4313      	orrs	r3, r2
 8003658:	002e      	movs	r6, r5
 800365a:	6023      	str	r3, [r4, #0]
 800365c:	e7cc      	b.n	80035f8 <_svfiprintf_r+0x94>
 800365e:	9b07      	ldr	r3, [sp, #28]
 8003660:	1d19      	adds	r1, r3, #4
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	9107      	str	r1, [sp, #28]
 8003666:	2b00      	cmp	r3, #0
 8003668:	db01      	blt.n	800366e <_svfiprintf_r+0x10a>
 800366a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800366c:	e004      	b.n	8003678 <_svfiprintf_r+0x114>
 800366e:	425b      	negs	r3, r3
 8003670:	60e3      	str	r3, [r4, #12]
 8003672:	2302      	movs	r3, #2
 8003674:	4313      	orrs	r3, r2
 8003676:	6023      	str	r3, [r4, #0]
 8003678:	782b      	ldrb	r3, [r5, #0]
 800367a:	2b2e      	cmp	r3, #46	@ 0x2e
 800367c:	d10c      	bne.n	8003698 <_svfiprintf_r+0x134>
 800367e:	786b      	ldrb	r3, [r5, #1]
 8003680:	2b2a      	cmp	r3, #42	@ 0x2a
 8003682:	d134      	bne.n	80036ee <_svfiprintf_r+0x18a>
 8003684:	9b07      	ldr	r3, [sp, #28]
 8003686:	3502      	adds	r5, #2
 8003688:	1d1a      	adds	r2, r3, #4
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	9207      	str	r2, [sp, #28]
 800368e:	2b00      	cmp	r3, #0
 8003690:	da01      	bge.n	8003696 <_svfiprintf_r+0x132>
 8003692:	2301      	movs	r3, #1
 8003694:	425b      	negs	r3, r3
 8003696:	9309      	str	r3, [sp, #36]	@ 0x24
 8003698:	4e2d      	ldr	r6, [pc, #180]	@ (8003750 <_svfiprintf_r+0x1ec>)
 800369a:	2203      	movs	r2, #3
 800369c:	0030      	movs	r0, r6
 800369e:	7829      	ldrb	r1, [r5, #0]
 80036a0:	f000 fa02 	bl	8003aa8 <memchr>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d006      	beq.n	80036b6 <_svfiprintf_r+0x152>
 80036a8:	2340      	movs	r3, #64	@ 0x40
 80036aa:	1b80      	subs	r0, r0, r6
 80036ac:	4083      	lsls	r3, r0
 80036ae:	6822      	ldr	r2, [r4, #0]
 80036b0:	3501      	adds	r5, #1
 80036b2:	4313      	orrs	r3, r2
 80036b4:	6023      	str	r3, [r4, #0]
 80036b6:	7829      	ldrb	r1, [r5, #0]
 80036b8:	2206      	movs	r2, #6
 80036ba:	4826      	ldr	r0, [pc, #152]	@ (8003754 <_svfiprintf_r+0x1f0>)
 80036bc:	1c6e      	adds	r6, r5, #1
 80036be:	7621      	strb	r1, [r4, #24]
 80036c0:	f000 f9f2 	bl	8003aa8 <memchr>
 80036c4:	2800      	cmp	r0, #0
 80036c6:	d038      	beq.n	800373a <_svfiprintf_r+0x1d6>
 80036c8:	4b23      	ldr	r3, [pc, #140]	@ (8003758 <_svfiprintf_r+0x1f4>)
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d122      	bne.n	8003714 <_svfiprintf_r+0x1b0>
 80036ce:	2207      	movs	r2, #7
 80036d0:	9b07      	ldr	r3, [sp, #28]
 80036d2:	3307      	adds	r3, #7
 80036d4:	4393      	bics	r3, r2
 80036d6:	3308      	adds	r3, #8
 80036d8:	9307      	str	r3, [sp, #28]
 80036da:	6963      	ldr	r3, [r4, #20]
 80036dc:	9a04      	ldr	r2, [sp, #16]
 80036de:	189b      	adds	r3, r3, r2
 80036e0:	6163      	str	r3, [r4, #20]
 80036e2:	e762      	b.n	80035aa <_svfiprintf_r+0x46>
 80036e4:	4343      	muls	r3, r0
 80036e6:	0035      	movs	r5, r6
 80036e8:	2101      	movs	r1, #1
 80036ea:	189b      	adds	r3, r3, r2
 80036ec:	e7a4      	b.n	8003638 <_svfiprintf_r+0xd4>
 80036ee:	2300      	movs	r3, #0
 80036f0:	200a      	movs	r0, #10
 80036f2:	0019      	movs	r1, r3
 80036f4:	3501      	adds	r5, #1
 80036f6:	6063      	str	r3, [r4, #4]
 80036f8:	782a      	ldrb	r2, [r5, #0]
 80036fa:	1c6e      	adds	r6, r5, #1
 80036fc:	3a30      	subs	r2, #48	@ 0x30
 80036fe:	2a09      	cmp	r2, #9
 8003700:	d903      	bls.n	800370a <_svfiprintf_r+0x1a6>
 8003702:	2b00      	cmp	r3, #0
 8003704:	d0c8      	beq.n	8003698 <_svfiprintf_r+0x134>
 8003706:	9109      	str	r1, [sp, #36]	@ 0x24
 8003708:	e7c6      	b.n	8003698 <_svfiprintf_r+0x134>
 800370a:	4341      	muls	r1, r0
 800370c:	0035      	movs	r5, r6
 800370e:	2301      	movs	r3, #1
 8003710:	1889      	adds	r1, r1, r2
 8003712:	e7f1      	b.n	80036f8 <_svfiprintf_r+0x194>
 8003714:	aa07      	add	r2, sp, #28
 8003716:	9200      	str	r2, [sp, #0]
 8003718:	0021      	movs	r1, r4
 800371a:	003a      	movs	r2, r7
 800371c:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <_svfiprintf_r+0x1f8>)
 800371e:	9803      	ldr	r0, [sp, #12]
 8003720:	e000      	b.n	8003724 <_svfiprintf_r+0x1c0>
 8003722:	bf00      	nop
 8003724:	9004      	str	r0, [sp, #16]
 8003726:	9b04      	ldr	r3, [sp, #16]
 8003728:	3301      	adds	r3, #1
 800372a:	d1d6      	bne.n	80036da <_svfiprintf_r+0x176>
 800372c:	89bb      	ldrh	r3, [r7, #12]
 800372e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003730:	065b      	lsls	r3, r3, #25
 8003732:	d500      	bpl.n	8003736 <_svfiprintf_r+0x1d2>
 8003734:	e72c      	b.n	8003590 <_svfiprintf_r+0x2c>
 8003736:	b021      	add	sp, #132	@ 0x84
 8003738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800373a:	aa07      	add	r2, sp, #28
 800373c:	9200      	str	r2, [sp, #0]
 800373e:	0021      	movs	r1, r4
 8003740:	003a      	movs	r2, r7
 8003742:	4b06      	ldr	r3, [pc, #24]	@ (800375c <_svfiprintf_r+0x1f8>)
 8003744:	9803      	ldr	r0, [sp, #12]
 8003746:	f000 f87b 	bl	8003840 <_printf_i>
 800374a:	e7eb      	b.n	8003724 <_svfiprintf_r+0x1c0>
 800374c:	08003c24 	.word	0x08003c24
 8003750:	08003c2a 	.word	0x08003c2a
 8003754:	08003c2e 	.word	0x08003c2e
 8003758:	00000000 	.word	0x00000000
 800375c:	080034a5 	.word	0x080034a5

08003760 <_printf_common>:
 8003760:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003762:	0016      	movs	r6, r2
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	688a      	ldr	r2, [r1, #8]
 8003768:	690b      	ldr	r3, [r1, #16]
 800376a:	000c      	movs	r4, r1
 800376c:	9000      	str	r0, [sp, #0]
 800376e:	4293      	cmp	r3, r2
 8003770:	da00      	bge.n	8003774 <_printf_common+0x14>
 8003772:	0013      	movs	r3, r2
 8003774:	0022      	movs	r2, r4
 8003776:	6033      	str	r3, [r6, #0]
 8003778:	3243      	adds	r2, #67	@ 0x43
 800377a:	7812      	ldrb	r2, [r2, #0]
 800377c:	2a00      	cmp	r2, #0
 800377e:	d001      	beq.n	8003784 <_printf_common+0x24>
 8003780:	3301      	adds	r3, #1
 8003782:	6033      	str	r3, [r6, #0]
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	069b      	lsls	r3, r3, #26
 8003788:	d502      	bpl.n	8003790 <_printf_common+0x30>
 800378a:	6833      	ldr	r3, [r6, #0]
 800378c:	3302      	adds	r3, #2
 800378e:	6033      	str	r3, [r6, #0]
 8003790:	6822      	ldr	r2, [r4, #0]
 8003792:	2306      	movs	r3, #6
 8003794:	0015      	movs	r5, r2
 8003796:	401d      	ands	r5, r3
 8003798:	421a      	tst	r2, r3
 800379a:	d027      	beq.n	80037ec <_printf_common+0x8c>
 800379c:	0023      	movs	r3, r4
 800379e:	3343      	adds	r3, #67	@ 0x43
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	1e5a      	subs	r2, r3, #1
 80037a4:	4193      	sbcs	r3, r2
 80037a6:	6822      	ldr	r2, [r4, #0]
 80037a8:	0692      	lsls	r2, r2, #26
 80037aa:	d430      	bmi.n	800380e <_printf_common+0xae>
 80037ac:	0022      	movs	r2, r4
 80037ae:	9901      	ldr	r1, [sp, #4]
 80037b0:	9800      	ldr	r0, [sp, #0]
 80037b2:	9d08      	ldr	r5, [sp, #32]
 80037b4:	3243      	adds	r2, #67	@ 0x43
 80037b6:	47a8      	blx	r5
 80037b8:	3001      	adds	r0, #1
 80037ba:	d025      	beq.n	8003808 <_printf_common+0xa8>
 80037bc:	2206      	movs	r2, #6
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	2500      	movs	r5, #0
 80037c2:	4013      	ands	r3, r2
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d105      	bne.n	80037d4 <_printf_common+0x74>
 80037c8:	6833      	ldr	r3, [r6, #0]
 80037ca:	68e5      	ldr	r5, [r4, #12]
 80037cc:	1aed      	subs	r5, r5, r3
 80037ce:	43eb      	mvns	r3, r5
 80037d0:	17db      	asrs	r3, r3, #31
 80037d2:	401d      	ands	r5, r3
 80037d4:	68a3      	ldr	r3, [r4, #8]
 80037d6:	6922      	ldr	r2, [r4, #16]
 80037d8:	4293      	cmp	r3, r2
 80037da:	dd01      	ble.n	80037e0 <_printf_common+0x80>
 80037dc:	1a9b      	subs	r3, r3, r2
 80037de:	18ed      	adds	r5, r5, r3
 80037e0:	2600      	movs	r6, #0
 80037e2:	42b5      	cmp	r5, r6
 80037e4:	d120      	bne.n	8003828 <_printf_common+0xc8>
 80037e6:	2000      	movs	r0, #0
 80037e8:	e010      	b.n	800380c <_printf_common+0xac>
 80037ea:	3501      	adds	r5, #1
 80037ec:	68e3      	ldr	r3, [r4, #12]
 80037ee:	6832      	ldr	r2, [r6, #0]
 80037f0:	1a9b      	subs	r3, r3, r2
 80037f2:	42ab      	cmp	r3, r5
 80037f4:	ddd2      	ble.n	800379c <_printf_common+0x3c>
 80037f6:	0022      	movs	r2, r4
 80037f8:	2301      	movs	r3, #1
 80037fa:	9901      	ldr	r1, [sp, #4]
 80037fc:	9800      	ldr	r0, [sp, #0]
 80037fe:	9f08      	ldr	r7, [sp, #32]
 8003800:	3219      	adds	r2, #25
 8003802:	47b8      	blx	r7
 8003804:	3001      	adds	r0, #1
 8003806:	d1f0      	bne.n	80037ea <_printf_common+0x8a>
 8003808:	2001      	movs	r0, #1
 800380a:	4240      	negs	r0, r0
 800380c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800380e:	2030      	movs	r0, #48	@ 0x30
 8003810:	18e1      	adds	r1, r4, r3
 8003812:	3143      	adds	r1, #67	@ 0x43
 8003814:	7008      	strb	r0, [r1, #0]
 8003816:	0021      	movs	r1, r4
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	3145      	adds	r1, #69	@ 0x45
 800381c:	7809      	ldrb	r1, [r1, #0]
 800381e:	18a2      	adds	r2, r4, r2
 8003820:	3243      	adds	r2, #67	@ 0x43
 8003822:	3302      	adds	r3, #2
 8003824:	7011      	strb	r1, [r2, #0]
 8003826:	e7c1      	b.n	80037ac <_printf_common+0x4c>
 8003828:	0022      	movs	r2, r4
 800382a:	2301      	movs	r3, #1
 800382c:	9901      	ldr	r1, [sp, #4]
 800382e:	9800      	ldr	r0, [sp, #0]
 8003830:	9f08      	ldr	r7, [sp, #32]
 8003832:	321a      	adds	r2, #26
 8003834:	47b8      	blx	r7
 8003836:	3001      	adds	r0, #1
 8003838:	d0e6      	beq.n	8003808 <_printf_common+0xa8>
 800383a:	3601      	adds	r6, #1
 800383c:	e7d1      	b.n	80037e2 <_printf_common+0x82>
	...

08003840 <_printf_i>:
 8003840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003842:	b08b      	sub	sp, #44	@ 0x2c
 8003844:	9206      	str	r2, [sp, #24]
 8003846:	000a      	movs	r2, r1
 8003848:	3243      	adds	r2, #67	@ 0x43
 800384a:	9307      	str	r3, [sp, #28]
 800384c:	9005      	str	r0, [sp, #20]
 800384e:	9203      	str	r2, [sp, #12]
 8003850:	7e0a      	ldrb	r2, [r1, #24]
 8003852:	000c      	movs	r4, r1
 8003854:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003856:	2a78      	cmp	r2, #120	@ 0x78
 8003858:	d809      	bhi.n	800386e <_printf_i+0x2e>
 800385a:	2a62      	cmp	r2, #98	@ 0x62
 800385c:	d80b      	bhi.n	8003876 <_printf_i+0x36>
 800385e:	2a00      	cmp	r2, #0
 8003860:	d100      	bne.n	8003864 <_printf_i+0x24>
 8003862:	e0bc      	b.n	80039de <_printf_i+0x19e>
 8003864:	497b      	ldr	r1, [pc, #492]	@ (8003a54 <_printf_i+0x214>)
 8003866:	9104      	str	r1, [sp, #16]
 8003868:	2a58      	cmp	r2, #88	@ 0x58
 800386a:	d100      	bne.n	800386e <_printf_i+0x2e>
 800386c:	e090      	b.n	8003990 <_printf_i+0x150>
 800386e:	0025      	movs	r5, r4
 8003870:	3542      	adds	r5, #66	@ 0x42
 8003872:	702a      	strb	r2, [r5, #0]
 8003874:	e022      	b.n	80038bc <_printf_i+0x7c>
 8003876:	0010      	movs	r0, r2
 8003878:	3863      	subs	r0, #99	@ 0x63
 800387a:	2815      	cmp	r0, #21
 800387c:	d8f7      	bhi.n	800386e <_printf_i+0x2e>
 800387e:	f7fc fc41 	bl	8000104 <__gnu_thumb1_case_shi>
 8003882:	0016      	.short	0x0016
 8003884:	fff6001f 	.word	0xfff6001f
 8003888:	fff6fff6 	.word	0xfff6fff6
 800388c:	001ffff6 	.word	0x001ffff6
 8003890:	fff6fff6 	.word	0xfff6fff6
 8003894:	fff6fff6 	.word	0xfff6fff6
 8003898:	003600a1 	.word	0x003600a1
 800389c:	fff60080 	.word	0xfff60080
 80038a0:	00b2fff6 	.word	0x00b2fff6
 80038a4:	0036fff6 	.word	0x0036fff6
 80038a8:	fff6fff6 	.word	0xfff6fff6
 80038ac:	0084      	.short	0x0084
 80038ae:	0025      	movs	r5, r4
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	3542      	adds	r5, #66	@ 0x42
 80038b4:	1d11      	adds	r1, r2, #4
 80038b6:	6019      	str	r1, [r3, #0]
 80038b8:	6813      	ldr	r3, [r2, #0]
 80038ba:	702b      	strb	r3, [r5, #0]
 80038bc:	2301      	movs	r3, #1
 80038be:	e0a0      	b.n	8003a02 <_printf_i+0x1c2>
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	6809      	ldr	r1, [r1, #0]
 80038c4:	1d02      	adds	r2, r0, #4
 80038c6:	060d      	lsls	r5, r1, #24
 80038c8:	d50b      	bpl.n	80038e2 <_printf_i+0xa2>
 80038ca:	6806      	ldr	r6, [r0, #0]
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	2e00      	cmp	r6, #0
 80038d0:	da03      	bge.n	80038da <_printf_i+0x9a>
 80038d2:	232d      	movs	r3, #45	@ 0x2d
 80038d4:	9a03      	ldr	r2, [sp, #12]
 80038d6:	4276      	negs	r6, r6
 80038d8:	7013      	strb	r3, [r2, #0]
 80038da:	4b5e      	ldr	r3, [pc, #376]	@ (8003a54 <_printf_i+0x214>)
 80038dc:	270a      	movs	r7, #10
 80038de:	9304      	str	r3, [sp, #16]
 80038e0:	e018      	b.n	8003914 <_printf_i+0xd4>
 80038e2:	6806      	ldr	r6, [r0, #0]
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	0649      	lsls	r1, r1, #25
 80038e8:	d5f1      	bpl.n	80038ce <_printf_i+0x8e>
 80038ea:	b236      	sxth	r6, r6
 80038ec:	e7ef      	b.n	80038ce <_printf_i+0x8e>
 80038ee:	6808      	ldr	r0, [r1, #0]
 80038f0:	6819      	ldr	r1, [r3, #0]
 80038f2:	c940      	ldmia	r1!, {r6}
 80038f4:	0605      	lsls	r5, r0, #24
 80038f6:	d402      	bmi.n	80038fe <_printf_i+0xbe>
 80038f8:	0640      	lsls	r0, r0, #25
 80038fa:	d500      	bpl.n	80038fe <_printf_i+0xbe>
 80038fc:	b2b6      	uxth	r6, r6
 80038fe:	6019      	str	r1, [r3, #0]
 8003900:	4b54      	ldr	r3, [pc, #336]	@ (8003a54 <_printf_i+0x214>)
 8003902:	270a      	movs	r7, #10
 8003904:	9304      	str	r3, [sp, #16]
 8003906:	2a6f      	cmp	r2, #111	@ 0x6f
 8003908:	d100      	bne.n	800390c <_printf_i+0xcc>
 800390a:	3f02      	subs	r7, #2
 800390c:	0023      	movs	r3, r4
 800390e:	2200      	movs	r2, #0
 8003910:	3343      	adds	r3, #67	@ 0x43
 8003912:	701a      	strb	r2, [r3, #0]
 8003914:	6863      	ldr	r3, [r4, #4]
 8003916:	60a3      	str	r3, [r4, #8]
 8003918:	2b00      	cmp	r3, #0
 800391a:	db03      	blt.n	8003924 <_printf_i+0xe4>
 800391c:	2104      	movs	r1, #4
 800391e:	6822      	ldr	r2, [r4, #0]
 8003920:	438a      	bics	r2, r1
 8003922:	6022      	str	r2, [r4, #0]
 8003924:	2e00      	cmp	r6, #0
 8003926:	d102      	bne.n	800392e <_printf_i+0xee>
 8003928:	9d03      	ldr	r5, [sp, #12]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00c      	beq.n	8003948 <_printf_i+0x108>
 800392e:	9d03      	ldr	r5, [sp, #12]
 8003930:	0030      	movs	r0, r6
 8003932:	0039      	movs	r1, r7
 8003934:	f7fc fc76 	bl	8000224 <__aeabi_uidivmod>
 8003938:	9b04      	ldr	r3, [sp, #16]
 800393a:	3d01      	subs	r5, #1
 800393c:	5c5b      	ldrb	r3, [r3, r1]
 800393e:	702b      	strb	r3, [r5, #0]
 8003940:	0033      	movs	r3, r6
 8003942:	0006      	movs	r6, r0
 8003944:	429f      	cmp	r7, r3
 8003946:	d9f3      	bls.n	8003930 <_printf_i+0xf0>
 8003948:	2f08      	cmp	r7, #8
 800394a:	d109      	bne.n	8003960 <_printf_i+0x120>
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	07db      	lsls	r3, r3, #31
 8003950:	d506      	bpl.n	8003960 <_printf_i+0x120>
 8003952:	6862      	ldr	r2, [r4, #4]
 8003954:	6923      	ldr	r3, [r4, #16]
 8003956:	429a      	cmp	r2, r3
 8003958:	dc02      	bgt.n	8003960 <_printf_i+0x120>
 800395a:	2330      	movs	r3, #48	@ 0x30
 800395c:	3d01      	subs	r5, #1
 800395e:	702b      	strb	r3, [r5, #0]
 8003960:	9b03      	ldr	r3, [sp, #12]
 8003962:	1b5b      	subs	r3, r3, r5
 8003964:	6123      	str	r3, [r4, #16]
 8003966:	9b07      	ldr	r3, [sp, #28]
 8003968:	0021      	movs	r1, r4
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	9805      	ldr	r0, [sp, #20]
 800396e:	9b06      	ldr	r3, [sp, #24]
 8003970:	aa09      	add	r2, sp, #36	@ 0x24
 8003972:	f7ff fef5 	bl	8003760 <_printf_common>
 8003976:	3001      	adds	r0, #1
 8003978:	d148      	bne.n	8003a0c <_printf_i+0x1cc>
 800397a:	2001      	movs	r0, #1
 800397c:	4240      	negs	r0, r0
 800397e:	b00b      	add	sp, #44	@ 0x2c
 8003980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003982:	2220      	movs	r2, #32
 8003984:	6809      	ldr	r1, [r1, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	6022      	str	r2, [r4, #0]
 800398a:	2278      	movs	r2, #120	@ 0x78
 800398c:	4932      	ldr	r1, [pc, #200]	@ (8003a58 <_printf_i+0x218>)
 800398e:	9104      	str	r1, [sp, #16]
 8003990:	0021      	movs	r1, r4
 8003992:	3145      	adds	r1, #69	@ 0x45
 8003994:	700a      	strb	r2, [r1, #0]
 8003996:	6819      	ldr	r1, [r3, #0]
 8003998:	6822      	ldr	r2, [r4, #0]
 800399a:	c940      	ldmia	r1!, {r6}
 800399c:	0610      	lsls	r0, r2, #24
 800399e:	d402      	bmi.n	80039a6 <_printf_i+0x166>
 80039a0:	0650      	lsls	r0, r2, #25
 80039a2:	d500      	bpl.n	80039a6 <_printf_i+0x166>
 80039a4:	b2b6      	uxth	r6, r6
 80039a6:	6019      	str	r1, [r3, #0]
 80039a8:	07d3      	lsls	r3, r2, #31
 80039aa:	d502      	bpl.n	80039b2 <_printf_i+0x172>
 80039ac:	2320      	movs	r3, #32
 80039ae:	4313      	orrs	r3, r2
 80039b0:	6023      	str	r3, [r4, #0]
 80039b2:	2e00      	cmp	r6, #0
 80039b4:	d001      	beq.n	80039ba <_printf_i+0x17a>
 80039b6:	2710      	movs	r7, #16
 80039b8:	e7a8      	b.n	800390c <_printf_i+0xcc>
 80039ba:	2220      	movs	r2, #32
 80039bc:	6823      	ldr	r3, [r4, #0]
 80039be:	4393      	bics	r3, r2
 80039c0:	6023      	str	r3, [r4, #0]
 80039c2:	e7f8      	b.n	80039b6 <_printf_i+0x176>
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	680d      	ldr	r5, [r1, #0]
 80039c8:	1d10      	adds	r0, r2, #4
 80039ca:	6949      	ldr	r1, [r1, #20]
 80039cc:	6018      	str	r0, [r3, #0]
 80039ce:	6813      	ldr	r3, [r2, #0]
 80039d0:	062e      	lsls	r6, r5, #24
 80039d2:	d501      	bpl.n	80039d8 <_printf_i+0x198>
 80039d4:	6019      	str	r1, [r3, #0]
 80039d6:	e002      	b.n	80039de <_printf_i+0x19e>
 80039d8:	066d      	lsls	r5, r5, #25
 80039da:	d5fb      	bpl.n	80039d4 <_printf_i+0x194>
 80039dc:	8019      	strh	r1, [r3, #0]
 80039de:	2300      	movs	r3, #0
 80039e0:	9d03      	ldr	r5, [sp, #12]
 80039e2:	6123      	str	r3, [r4, #16]
 80039e4:	e7bf      	b.n	8003966 <_printf_i+0x126>
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	1d11      	adds	r1, r2, #4
 80039ea:	6019      	str	r1, [r3, #0]
 80039ec:	6815      	ldr	r5, [r2, #0]
 80039ee:	2100      	movs	r1, #0
 80039f0:	0028      	movs	r0, r5
 80039f2:	6862      	ldr	r2, [r4, #4]
 80039f4:	f000 f858 	bl	8003aa8 <memchr>
 80039f8:	2800      	cmp	r0, #0
 80039fa:	d001      	beq.n	8003a00 <_printf_i+0x1c0>
 80039fc:	1b40      	subs	r0, r0, r5
 80039fe:	6060      	str	r0, [r4, #4]
 8003a00:	6863      	ldr	r3, [r4, #4]
 8003a02:	6123      	str	r3, [r4, #16]
 8003a04:	2300      	movs	r3, #0
 8003a06:	9a03      	ldr	r2, [sp, #12]
 8003a08:	7013      	strb	r3, [r2, #0]
 8003a0a:	e7ac      	b.n	8003966 <_printf_i+0x126>
 8003a0c:	002a      	movs	r2, r5
 8003a0e:	6923      	ldr	r3, [r4, #16]
 8003a10:	9906      	ldr	r1, [sp, #24]
 8003a12:	9805      	ldr	r0, [sp, #20]
 8003a14:	9d07      	ldr	r5, [sp, #28]
 8003a16:	47a8      	blx	r5
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d0ae      	beq.n	800397a <_printf_i+0x13a>
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	079b      	lsls	r3, r3, #30
 8003a20:	d415      	bmi.n	8003a4e <_printf_i+0x20e>
 8003a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a24:	68e0      	ldr	r0, [r4, #12]
 8003a26:	4298      	cmp	r0, r3
 8003a28:	daa9      	bge.n	800397e <_printf_i+0x13e>
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	e7a7      	b.n	800397e <_printf_i+0x13e>
 8003a2e:	0022      	movs	r2, r4
 8003a30:	2301      	movs	r3, #1
 8003a32:	9906      	ldr	r1, [sp, #24]
 8003a34:	9805      	ldr	r0, [sp, #20]
 8003a36:	9e07      	ldr	r6, [sp, #28]
 8003a38:	3219      	adds	r2, #25
 8003a3a:	47b0      	blx	r6
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	d09c      	beq.n	800397a <_printf_i+0x13a>
 8003a40:	3501      	adds	r5, #1
 8003a42:	68e3      	ldr	r3, [r4, #12]
 8003a44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a46:	1a9b      	subs	r3, r3, r2
 8003a48:	42ab      	cmp	r3, r5
 8003a4a:	dcf0      	bgt.n	8003a2e <_printf_i+0x1ee>
 8003a4c:	e7e9      	b.n	8003a22 <_printf_i+0x1e2>
 8003a4e:	2500      	movs	r5, #0
 8003a50:	e7f7      	b.n	8003a42 <_printf_i+0x202>
 8003a52:	46c0      	nop			@ (mov r8, r8)
 8003a54:	08003c35 	.word	0x08003c35
 8003a58:	08003c46 	.word	0x08003c46

08003a5c <memmove>:
 8003a5c:	b510      	push	{r4, lr}
 8003a5e:	4288      	cmp	r0, r1
 8003a60:	d806      	bhi.n	8003a70 <memmove+0x14>
 8003a62:	2300      	movs	r3, #0
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d008      	beq.n	8003a7a <memmove+0x1e>
 8003a68:	5ccc      	ldrb	r4, [r1, r3]
 8003a6a:	54c4      	strb	r4, [r0, r3]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	e7f9      	b.n	8003a64 <memmove+0x8>
 8003a70:	188b      	adds	r3, r1, r2
 8003a72:	4298      	cmp	r0, r3
 8003a74:	d2f5      	bcs.n	8003a62 <memmove+0x6>
 8003a76:	3a01      	subs	r2, #1
 8003a78:	d200      	bcs.n	8003a7c <memmove+0x20>
 8003a7a:	bd10      	pop	{r4, pc}
 8003a7c:	5c8b      	ldrb	r3, [r1, r2]
 8003a7e:	5483      	strb	r3, [r0, r2]
 8003a80:	e7f9      	b.n	8003a76 <memmove+0x1a>
	...

08003a84 <_sbrk_r>:
 8003a84:	2300      	movs	r3, #0
 8003a86:	b570      	push	{r4, r5, r6, lr}
 8003a88:	4d06      	ldr	r5, [pc, #24]	@ (8003aa4 <_sbrk_r+0x20>)
 8003a8a:	0004      	movs	r4, r0
 8003a8c:	0008      	movs	r0, r1
 8003a8e:	602b      	str	r3, [r5, #0]
 8003a90:	f7fd f83e 	bl	8000b10 <_sbrk>
 8003a94:	1c43      	adds	r3, r0, #1
 8003a96:	d103      	bne.n	8003aa0 <_sbrk_r+0x1c>
 8003a98:	682b      	ldr	r3, [r5, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d000      	beq.n	8003aa0 <_sbrk_r+0x1c>
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	bd70      	pop	{r4, r5, r6, pc}
 8003aa2:	46c0      	nop			@ (mov r8, r8)
 8003aa4:	200002a8 	.word	0x200002a8

08003aa8 <memchr>:
 8003aa8:	b2c9      	uxtb	r1, r1
 8003aaa:	1882      	adds	r2, r0, r2
 8003aac:	4290      	cmp	r0, r2
 8003aae:	d101      	bne.n	8003ab4 <memchr+0xc>
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	4770      	bx	lr
 8003ab4:	7803      	ldrb	r3, [r0, #0]
 8003ab6:	428b      	cmp	r3, r1
 8003ab8:	d0fb      	beq.n	8003ab2 <memchr+0xa>
 8003aba:	3001      	adds	r0, #1
 8003abc:	e7f6      	b.n	8003aac <memchr+0x4>

08003abe <_realloc_r>:
 8003abe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ac0:	0006      	movs	r6, r0
 8003ac2:	000c      	movs	r4, r1
 8003ac4:	0015      	movs	r5, r2
 8003ac6:	2900      	cmp	r1, #0
 8003ac8:	d105      	bne.n	8003ad6 <_realloc_r+0x18>
 8003aca:	0011      	movs	r1, r2
 8003acc:	f7ff fc5a 	bl	8003384 <_malloc_r>
 8003ad0:	0004      	movs	r4, r0
 8003ad2:	0020      	movs	r0, r4
 8003ad4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ad6:	2a00      	cmp	r2, #0
 8003ad8:	d103      	bne.n	8003ae2 <_realloc_r+0x24>
 8003ada:	f7ff fbe7 	bl	80032ac <_free_r>
 8003ade:	2400      	movs	r4, #0
 8003ae0:	e7f7      	b.n	8003ad2 <_realloc_r+0x14>
 8003ae2:	f000 f81b 	bl	8003b1c <_malloc_usable_size_r>
 8003ae6:	0007      	movs	r7, r0
 8003ae8:	4285      	cmp	r5, r0
 8003aea:	d802      	bhi.n	8003af2 <_realloc_r+0x34>
 8003aec:	0843      	lsrs	r3, r0, #1
 8003aee:	42ab      	cmp	r3, r5
 8003af0:	d3ef      	bcc.n	8003ad2 <_realloc_r+0x14>
 8003af2:	0029      	movs	r1, r5
 8003af4:	0030      	movs	r0, r6
 8003af6:	f7ff fc45 	bl	8003384 <_malloc_r>
 8003afa:	9001      	str	r0, [sp, #4]
 8003afc:	2800      	cmp	r0, #0
 8003afe:	d0ee      	beq.n	8003ade <_realloc_r+0x20>
 8003b00:	002a      	movs	r2, r5
 8003b02:	42bd      	cmp	r5, r7
 8003b04:	d900      	bls.n	8003b08 <_realloc_r+0x4a>
 8003b06:	003a      	movs	r2, r7
 8003b08:	0021      	movs	r1, r4
 8003b0a:	9801      	ldr	r0, [sp, #4]
 8003b0c:	f7ff fbc4 	bl	8003298 <memcpy>
 8003b10:	0021      	movs	r1, r4
 8003b12:	0030      	movs	r0, r6
 8003b14:	f7ff fbca 	bl	80032ac <_free_r>
 8003b18:	9c01      	ldr	r4, [sp, #4]
 8003b1a:	e7da      	b.n	8003ad2 <_realloc_r+0x14>

08003b1c <_malloc_usable_size_r>:
 8003b1c:	1f0b      	subs	r3, r1, #4
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	1f18      	subs	r0, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	da01      	bge.n	8003b2a <_malloc_usable_size_r+0xe>
 8003b26:	580b      	ldr	r3, [r1, r0]
 8003b28:	18c0      	adds	r0, r0, r3
 8003b2a:	4770      	bx	lr

08003b2c <_init>:
 8003b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2e:	46c0      	nop			@ (mov r8, r8)
 8003b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b32:	bc08      	pop	{r3}
 8003b34:	469e      	mov	lr, r3
 8003b36:	4770      	bx	lr

08003b38 <_fini>:
 8003b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b3a:	46c0      	nop			@ (mov r8, r8)
 8003b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b3e:	bc08      	pop	{r3}
 8003b40:	469e      	mov	lr, r3
 8003b42:	4770      	bx	lr
