{
	"route__net": 12101,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 7618,
	"route__wirelength__iter:1": 350064,
	"route__drc_errors__iter:2": 4278,
	"route__wirelength__iter:2": 346720,
	"route__drc_errors__iter:3": 3890,
	"route__wirelength__iter:3": 346101,
	"route__drc_errors__iter:4": 629,
	"route__wirelength__iter:4": 345524,
	"route__drc_errors__iter:5": 38,
	"route__wirelength__iter:5": 345472,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 345462,
	"route__drc_errors": 0,
	"route__wirelength": 345462,
	"route__vias": 99353,
	"route__vias__singlecut": 99353,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 177385,
	"design__core__area": 162956,
	"design__instance__count": 14451,
	"design__instance__area": 117564,
	"design__instance__count__stdcell": 14451,
	"design__instance__area__stdcell": 117564,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.721445,
	"design__instance__utilization__stdcell": 0.721445,
	"design__instance__count__class:fill_cell": 296,
	"design__instance__count__class:tap_cell": 2325,
	"design__instance__count__class:antenna_cell": 35,
	"design__instance__count__class:clock_buffer": 70,
	"design__instance__count__class:timing_repair_buffer": 1334,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 52,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10007,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}