---
name: Verible
category: EDA
description: Verible is an open-source toolkit that provides a robust, standards-compliant SystemVerilog parser and developer tools, eliminating the need for anyone to build their own parser. It supports linting, formatting, and analysis workflows and is continuously validated against the SV language compliance test suite.
download_url: https://github.com/chipsalliance/verible/releases
works_on_arm: true
supported_minimum_version:
    version_number: v0.0-2950-g1bb4ef62
    release_date: 2023/02/23
 
 
optional_info:
    homepage_url: https://chipsalliance.github.io/verible/
    support_caveats:
    alternative_options:
    getting_started_resources:
        official_docs: https://chipsalliance.github.io/verible/README.html#installation
        arm_content:
        partner_content:
    arm_recommended_minimum_version:
        version_number:
        release_date:
        reference_content:
        rationale:
 
optional_hidden_info:
    release_notes__supported_minimum:
    release_notes__recommended_minimum:
    other_info: The release notes for the initial Linux/Arm64 support isn't available. Aarch64 Verible binaries are available from version v0.0-2950-g1bb4ef62. Please see [this](https://github.com/chipsalliance/verible/releases/tag/v0.0-2950-g1bb4ef62).
 
---
