$date
	Sun Dec  2 15:24:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module PE $end
$var wire 1 ! clock $end
$var wire 1 " halt $end
$var wire 1 # reset $end
$var wire 1 $ waitFlag $end
$var wire 16 % result [15:0] $end
$var wire 1 & registerWrite $end
$var wire 16 ' regToWrite [15:0] $end
$var wire 16 ( pcCHANGE [15:0] $end
$var wire 16 ) pc [15:0] $end
$var wire 16 * op2Data1 [15:0] $end
$var wire 16 + op2 [15:0] $end
$var wire 16 , instOut2 [15:0] $end
$var wire 16 - instOut1 [15:0] $end
$var wire 16 . instOut0 [15:0] $end
$var wire 16 / destData1 [15:0] $end
$var wire 16 0 dataToReg [15:0] $end
$scope module stage_one $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 & registerWrite $end
$var wire 16 1 regToWrite [15:0] $end
$var wire 16 2 instIn [15:0] $end
$var wire 16 3 dataToReg [15:0] $end
$var wire 16 4 PC [15:0] $end
$var reg 16 5 Rd [15:0] $end
$var reg 16 6 instOut [15:0] $end
$var reg 16 7 op2 [15:0] $end
$var reg 4 8 stage2Reg [3:0] $end
$var reg 4 9 stage3Reg [3:0] $end
$var reg 1 $ waitFlag $end
$upscope $end
$scope module stage_three $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 16 : result [15:0] $end
$var wire 16 ; op2 [15:0] $end
$var wire 16 < instIn [15:0] $end
$var reg 16 = PCchange [15:0] $end
$var reg 1 > Z $end
$var reg 16 ? cycles [15:0] $end
$var reg 16 @ dataToReg [15:0] $end
$var reg 1 A halt $end
$var reg 1 B haltFlag $end
$var reg 16 C regToWrite [15:0] $end
$var reg 1 & registerWrite $end
$upscope $end
$scope module stage_two $end
$var wire 16 D Rd [15:0] $end
$var wire 1 ! clk $end
$var wire 16 E instIn [15:0] $end
$var wire 16 F op2In [15:0] $end
$var wire 1 # reset $end
$var wire 16 G itof_result [15:0] $end
$var wire 16 H ftoi_result [15:0] $end
$var reg 1 I halt $end
$var reg 16 J instOut [15:0] $end
$var reg 16 K op2Out [15:0] $end
$var reg 16 L operand2 [15:0] $end
$var reg 1 M posFlag $end
$var reg 12 N pre [11:0] $end
$var reg 16 O result [15:0] $end
$var reg 1 P usePre $end
$var integer 32 Q cycles [31:0] $end
$scope module ftoi_mod $end
$var wire 1 ! clk $end
$var wire 16 R in [15:0] $end
$var wire 1 S sign $end
$var reg 16 T exp_less_bias [15:0] $end
$var reg 8 U exponent [7:0] $end
$var reg 23 V left_shift [22:0] $end
$var reg 16 W man_pad [15:0] $end
$var reg 23 X mantissa [22:0] $end
$var reg 16 Y out [15:0] $end
$var reg 16 Z out_temp [15:0] $end
$upscope $end
$scope module itof_mod $end
$var wire 1 ! clk $end
$var wire 16 [ in [15:0] $end
$var wire 1 \ sign $end
$var wire 5 ] d [4:0] $end
$var reg 8 ^ exponent [7:0] $end
$var reg 7 _ extra_zeros [6:0] $end
$var reg 23 ` in_plus_zeros [22:0] $end
$var reg 7 a mantissa [6:0] $end
$var reg 16 b out [15:0] $end
$var reg 23 c twos_in_plus_zeros [22:0] $end
$scope module zero_counter $end
$var wire 16 d s [15:0] $end
$var reg 5 e d [4:0] $end
$var reg 2 f s2 [1:0] $end
$var reg 4 g s4 [3:0] $end
$var reg 8 h s8 [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module stage_zero $end
$var wire 16 i PCchange [15:0] $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 $ waitFlag $end
$var reg 16 j cycles [15:0] $end
$var reg 1 k firstWait $end
$var reg 16 l instOut [15:0] $end
$var reg 16 m pc [15:0] $end
$var reg 16 n pcStageZero [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 n
bx m
b10111000000000 l
0k
b0 j
b0 i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
b0 _
bx ^
bx ]
x\
bx [
bx Z
bx Y
bx X
b1 W
bx V
bx U
bx T
xS
bx R
b10 Q
0P
bx O
bx N
0M
bx L
bx K
b10111000000000 J
0I
bx H
bx G
bx F
b10111000000000 E
bx D
bx C
0B
xA
bx @
b0 ?
x>
b0 =
b10111000000000 <
bx ;
bx :
bx 9
bx 8
bx 7
b10111000000000 6
bx 5
bx 4
bx 3
b10111000000000 2
bx 1
bx 0
bx /
b10111000000000 .
b10111000000000 -
b10111000000000 ,
bx +
bx *
bx )
b0 (
bx '
x&
bx %
0$
0#
x"
0!
$end
#10
0"
0A
1#
#20
0#
#30
b0 )
b0 4
b0 m
b1 n
b10011101001011 .
b10011101001011 2
b10011101001011 l
0&
bx0000000 c
bx0000000 `
b1xxxxxxx X
1!
#40
0!
#50
b0 /
b0 5
b0 D
b1011 *
b1011 7
b1011 F
b10011101001011 -
b10011101001011 6
b10011101001011 E
b100 8
b1 )
b1 4
b1 m
b10 n
1!
#60
0!
#70
b10 )
b10 4
b10 m
b11 n
1$
b10111000000000 -
b10111000000000 6
b10111000000000 E
b100 9
b10011101001011 ,
b10011101001011 <
b10011101001011 J
1S
1\
b11 f
b1111 g
b11111111 h
b0 ]
b0 e
b1010000000 c
b11111111111110110000000 `
b0 H
b0 Y
b0 Z
b0 V
b10000000 T
b11111011 X
b11111111 U
b1111111111111011 L
b1111111111111011 R
b1111111111111011 [
b1111111111111011 d
1!
#80
0!
#90
1&
b100 '
b100 1
b100 C
b10111000000000 ,
b10111000000000 <
b10111000000000 J
0$
b11 )
b11 4
b11 m
b101 j
b1 n
b10111000000000 .
b10111000000000 2
b10111000000000 l
0S
0\
b10 f
b1011 g
b1100 ]
b1100 e
b1011 h
b1011 L
b1011 R
b1011 [
b1011 d
b1100011100000000 G
b1100011100000000 b
b10001110 ^
b0 a
1!
#100
0!
#110
b1 )
b1 4
b1 m
b100 j
bx 8
0&
b100000100110000 G
b100000100110000 b
b10000010 ^
b110000 a
b11111111111101010000000 c
b10110000000 `
b1111111110000001 T
b10001011 X
b0 U
1!
#120
0!
#130
bx 9
b11 j
1!
#140
0!
#150
b10 j
1!
#160
0!
#170
b1 j
1!
#180
0!
#190
b0 j
1!
#200
0!
#210
b10 n
b10011101001011 .
b10011101001011 2
b10011101001011 l
1!
#220
0!
#230
b10 )
b10 4
b10 m
b11 n
bx /
bx 5
bx D
b10011101001011 -
b10011101001011 6
b10011101001011 E
b100 8
1!
#240
0!
#250
b100000100110000 %
b100000100110000 :
b100000100110000 O
b10011101001011 ,
b10011101001011 <
b10011101001011 J
1$
b10111000000000 -
b10111000000000 6
b10111000000000 E
b100 9
b11 )
b11 4
b11 m
b100 n
b1000110100001 .
b1000110100001 2
b1000110100001 l
1S
1\
b11 f
b1111 g
b0 ]
b0 e
b11111111 h
b1111111111111011 L
b1111111111111011 R
b1111111111111011 [
b1111111111111011 d
1!
#260
0!
#270
b100 )
b100 4
b100 m
b101 j
b10 n
b10111000000000 .
b10111000000000 2
b10111000000000 l
0$
b1010 8
b10111000000000 ,
b10111000000000 <
b10111000000000 J
1&
b100000100110000 0
b100000100110000 3
b100000100110000 @
0S
0\
b10 f
b1011 g
b1100 ]
b1100 e
b1011 h
b1100011101111111 G
b1100011101111111 b
b10001110 ^
b1111111 a
b1011 L
b1011 R
b1011 [
b1011 d
1!
#280
0!
#290
0&
bx 8
b1010 9
b10 )
b10 4
b10 m
b100 j
b100000100110000 G
b100000100110000 b
b10000010 ^
b110000 a
1!
#300
0!
#310
b11 j
bx 9
1!
#320
0!
#330
b10 j
1!
#340
0!
#350
b1 j
1!
#360
0!
#370
b0 j
1!
#380
0!
#390
b11 n
b10011101001011 .
b10011101001011 2
b10011101001011 l
1!
#400
0!
#410
b100000100110000 /
b100000100110000 5
b100000100110000 D
b10011101001011 -
b10011101001011 6
b10011101001011 E
b100 8
b11 )
b11 4
b11 m
b100 n
b1000110100001 .
b1000110100001 2
b1000110100001 l
1!
#420
0!
#430
b100 )
b100 4
b100 m
b101 n
b1000110110010 .
b1000110110010 2
b1000110110010 l
b0 /
b0 5
b0 D
b1 *
b1 7
b1 F
b1000110100001 -
b1000110100001 6
b1000110100001 E
b1010 8
b100 9
b10011101001011 ,
b10011101001011 <
b10011101001011 J
1S
1\
b11 f
b1111 g
b0 ]
b0 e
b11111111 h
b1010000000 c
b11111111111110110000000 `
b10000000 T
b11111011 X
b11111111 U
b1111111111111011 L
b1111111111111011 R
b1111111111111011 [
b1111111111111011 d
1!
#440
0!
#450
1&
b1 %
b1 :
b1 O
b1000110100001 ,
b1000110100001 <
b1000110100001 J
b10 *
b10 7
b10 F
b1000110110010 -
b1000110110010 6
b1000110110010 E
b1011 8
b1010 9
b101 )
b101 4
b101 m
b110 n
b1000111010011 .
b1000111010011 2
b1000111010011 l
0S
0\
b1 f
b1 g
b1111 ]
b1111 e
b1 h
b1 L
b1 R
b1 [
b1 d
b1100011100000000 G
b1100011100000000 b
b10001110 ^
b0 a
1!
#460
0!
#470
b110 )
b110 4
b110 m
b111 n
b1000111100100 .
b1000111100100 2
b1000111100100 l
b11 *
b11 7
b11 F
b1000111010011 -
b1000111010011 6
b1000111010011 E
b1101 8
b1011 9
b10 %
b10 :
b10 O
b1000110110010 ,
b1000110110010 <
b1000110110010 J
b1010 '
b1010 1
b1010 C
b1 0
b1 3
b1 @
1&
b1110 ]
b1110 e
b10 f
b10 g
b10 h
b11111110000000 G
b11111110000000 b
b1111111 ^
b11111111111111100000000 c
b100000000 `
b1111111110000001 T
b10000010 X
b0 U
b10 L
b10 R
b10 [
b10 d
1!
#480
0!
#490
b1011 '
b1011 1
b1011 C
b10 0
b10 3
b10 @
1&
b11 %
b11 :
b11 O
b1000111010011 ,
b1000111010011 <
b1000111010011 J
b100 *
b100 7
b100 F
b1000111100100 -
b1000111100100 6
b1000111100100 E
b1110 8
b1101 9
b111 )
b111 4
b111 m
b1000 n
bx .
bx 2
bx l
b11 f
b11 g
b11 h
b11 L
b11 R
b11 [
b11 d
b100000000000000 G
b100000000000000 b
b10000000 ^
1!
#500
0!
#510
b1000 )
b1000 4
b1000 m
b1001 n
bx -
bx 6
bx E
bx 8
b1110 9
b100 %
b100 :
b100 O
b1000111100100 ,
b1000111100100 <
b1000111100100 J
b1101 '
b1101 1
b1101 C
b11 0
b11 3
b11 @
1&
b1101 ]
b1101 e
b1 f
b100 g
b100 h
b11111111111111000000000 c
b1000000000 `
b10000100 X
b100 L
b100 R
b100 [
b100 d
1!
#520
0!
#530
b1110 '
b1110 1
b1110 C
b100 0
b100 3
b100 @
1&
bx ,
bx <
bx J
bx 9
b1001 )
b1001 4
b1001 m
b1010 n
b100000010000000 G
b100000010000000 b
b10000001 ^
1!
#540
0!
#550
b1010 )
b1010 4
b1010 m
b1011 n
x"
1A
0&
1!
#560
0!
