// Seed: 1690928658
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  id_13(
      .id_0(1'b0), .id_1(id_7), .id_2(1'd0)
  );
  wire id_14;
  assign id_14 = id_14;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4
    , id_6
);
  wire id_7;
  module_0(
      id_1, id_2, id_1, id_2, id_3, id_1, id_4, id_0, id_2, id_4, id_1, id_1
  );
  integer id_8;
  initial cover (id_6);
endmodule
