@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":94:1:94:6|Expecting endfunction
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Two_Digit_Counter.v":166:0:166:8|Expecting endmodule

