"use strict";(self.webpackChunkcs_notes=self.webpackChunkcs_notes||[]).push([[4929],{86040:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>a,contentTitle:()=>s,default:()=>d,frontMatter:()=>o,metadata:()=>c,toc:()=>h});var i=n(85893),r=n(11151);const o={slug:"/computer-organization-and-architecture/control-unit",id:"control-unit",title:"Control Unit",description:"Control Unit"},s=void 0,c={id:"computer-organization-and-architecture/control-unit/control-unit",title:"Control Unit",description:"Control Unit",source:"@site/docs/computer-organization-and-architecture/05-control-unit/control-unit.md",sourceDirName:"computer-organization-and-architecture/05-control-unit",slug:"/computer-organization-and-architecture/control-unit",permalink:"/cs-notes/computer-organization-and-architecture/control-unit",draft:!1,unlisted:!1,editUrl:"https://github.com/glennhenry/cs-notes/tree/main/docs/computer-organization-and-architecture/05-control-unit/control-unit.md",tags:[],version:"current",lastUpdatedBy:"glennhenry",lastUpdatedAt:1702984237,formattedLastUpdatedAt:"Dec 19, 2023",frontMatter:{slug:"/computer-organization-and-architecture/control-unit",id:"control-unit",title:"Control Unit",description:"Control Unit"},sidebar:"sidebar",previous:{title:"Registers & RAM",permalink:"/cs-notes/computer-organization-and-architecture/registers-and-ram"},next:{title:"Instructions & Programs",permalink:"/cs-notes/computer-organization-and-architecture/instructions-and-programs"}},a={},h=[{value:"Instruction",id:"instruction",level:3},{value:"Fetch-Decode-Execute Cycle",id:"fetch-decode-execute-cycle",level:4},{value:"Clock Cycle",id:"clock-cycle",level:4},{value:"Interrupt &amp; Exception Handling",id:"interrupt--exception-handling",level:4}];function l(e){const t={a:"a",admonition:"admonition",br:"br",h3:"h3",h4:"h4",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,r.a)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(t.p,{children:(0,i.jsx)(t.strong,{children:"Main Source :"})}),"\n",(0,i.jsxs)(t.ul,{children:["\n",(0,i.jsx)(t.li,{children:(0,i.jsx)(t.strong,{children:(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=fv-igtfockfyfiRw",children:"The Central Processing Unit (CPU) - Crash Course Computer Science #7"})})}),"\n"]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.strong,{children:"Control Unit"})," is the component of CPU that is responsible for coordinating and controlling the activities of the CPU. It fetches instruction from the memory, decode it or interprets the instruction and generates necesarry command and signals for ALU and other components such as the registers and I/O devices. The control unit is also responsible for managing time and synchronization between different component of CPU, ensuring that various operations, such as fetching, decoding, executing, and storing results, occur in the correct sequence and at the appropriate time."]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"CPU cycle",src:n(28267).Z+"",width:"550",height:"247"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://www.computerhope.com/jargon/c/contunit.htm",children:"https://www.computerhope.com/jargon/c/contunit.htm"})]}),"\n",(0,i.jsx)(t.h3,{id:"instruction",children:"Instruction"}),"\n",(0,i.jsx)(t.p,{children:"Everything is binary in computer, to instruct the CPU to do anything, you would need an instruction in binary format. Instruction are defined in structured way, an instruction should have the opcode, or operation code, which is a binary code that represent a specific operation or instruction to be executed by the CPU. You would also need operand fields, and specify memory address or register to identify the location of the data or the operand involved in the instruction's operation."}),"\n",(0,i.jsxs)(t.p,{children:["During execution, the CPU may use various ",(0,i.jsx)(t.a,{href:"/computer-organization-and-architecture/registers-and-ram#type-of-registers",children:"type of registers"}),", such as the ",(0,i.jsx)(t.strong,{children:"instruction register"})," to hold the current instruction being executed by the CPU."]}),"\n",(0,i.jsxs)(t.p,{children:["The specification of an instruction for a CPU is typically defined in a table called ",(0,i.jsx)(t.strong,{children:"instruction table"}),". It contains opcode values, along with a description of the operation, the number and type of operands, and any specific addressing modes or flags associated with the instruction."]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Instruction table",src:n(77855).Z+"",width:"693",height:"307"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=Fz5CKRSen9_BXhDu&t=116",children:"https://youtu.be/FZGugFqdr60?si=Fz5CKRSen9_BXhDu&t=116"})]}),"\n",(0,i.jsx)(t.h4,{id:"fetch-decode-execute-cycle",children:"Fetch-Decode-Execute Cycle"}),"\n",(0,i.jsx)(t.p,{children:"The CPU executes instruction in a cycle, it goes through three main steps : fetch, decode, and executes. During execution, all the registers will be initialized as 0. The RAM will be used to store the program's instruction and data."}),"\n",(0,i.jsxs)(t.ol,{children:["\n",(0,i.jsxs)(t.li,{children:["\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.strong,{children:"Fetch"})," :"]}),"\n",(0,i.jsxs)(t.ul,{children:["\n",(0,i.jsxs)(t.li,{children:["The program counter (PC) (or ",(0,i.jsx)(t.strong,{children:"instruction address register (IAR)"}),") register will take an address from the RAM, it will be the memory address of the next instruction to be fetched."]}),"\n",(0,i.jsx)(t.li,{children:"The CPU fetches the next instruction from PC."}),"\n",(0,i.jsx)(t.li,{children:"The control unit sends a request to the memory subsystem to retrieve the actual instruction at the address specified by the PC."}),"\n",(0,i.jsx)(t.li,{children:"The fetched instruction, stored in the instruction register (IR), is transferred from memory to the CPU."}),"\n"]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Fetch phase",src:n(12030).Z+"",width:"575",height:"368"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=toaAfVEe9Y676Thc&t=175",children:"https://youtu.be/FZGugFqdr60?si=toaAfVEe9Y676Thc&t=175"})]}),"\n"]}),"\n",(0,i.jsxs)(t.li,{children:["\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.strong,{children:"Decode"})," :"]}),"\n",(0,i.jsxs)(t.ul,{children:["\n",(0,i.jsx)(t.li,{children:"The control unit decodes the fetched instruction in the IR to determine the operation or task specified by the opcode, along with the memory address or register address if it involve reading/writing to the RAM/registers."}),"\n",(0,i.jsx)(t.li,{children:"The control unit identifies the type of instruction, such as an arithmetic operation, data movement, control flow, or input/output."}),"\n",(0,i.jsx)(t.li,{children:"The specific circuit implemented will vary depending on the instruction, there will be so much logic gates just to determine if it's a specific instruction."}),"\n"]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Instruction check",src:n(32434).Z+"",width:"564",height:"301"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=Tid_16t53px3sCvU&t=212",children:"https://youtu.be/FZGugFqdr60?si=Tid_16t53px3sCvU&t=212"})]}),"\n"]}),"\n",(0,i.jsxs)(t.li,{children:["\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.strong,{children:"Execute"})," :"]}),"\n",(0,i.jsxs)(t.ul,{children:["\n",(0,i.jsx)(t.li,{children:"The control unit generates control signals based on the decoded instruction. These signals coordinate the activities of various components within the CPU to execute the instruction."}),"\n",(0,i.jsx)(t.li,{children:"If the instruction involves memory access, the control unit coordinates the transfer of data between registers and memory, either for loading or storing data (e.g., enabling write and storing the input data)."}),"\n",(0,i.jsx)(t.li,{children:"If the instruction involves data manipulation, the control unit directs the ALU (Arithmetic Logic Unit) to perform the specified arithmetic or logical operation."}),"\n",(0,i.jsx)(t.li,{children:"If the instruction involves control flow, such as branching or jumping, the control unit determines the next instruction to be fetched based on the outcome of the control flow instruction."}),"\n"]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Execute phase",src:n(51411).Z+"",width:"616",height:"379"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=EaMWcLHwVHvK6s7R&t=248",children:"https://youtu.be/FZGugFqdr60?si=EaMWcLHwVHvK6s7R&t=248"})]}),"\n",(0,i.jsx)(t.p,{children:"In the image above, the LOAD_A instruction tells us to read or load specific address from the RAM and write it to register A."}),"\n",(0,i.jsx)(t.p,{children:"The control unit can be abstracted as follows :"}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Control unit abstraction",src:n(50382).Z+"",width:"549",height:"344"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=AYgrxk0nBWGUGVfP&t=281",children:"https://youtu.be/FZGugFqdr60?si=AYgrxk0nBWGUGVfP&t=281"})]}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Control unit with ALU",src:n(31131).Z+"",width:"644",height:"402"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://youtu.be/FZGugFqdr60?si=po5Qm1YG2UPzX5Ur&t=410",children:"https://youtu.be/FZGugFqdr60?si=po5Qm1YG2UPzX5Ur&t=410"})]}),"\n",(0,i.jsxs)(t.p,{children:["The interaction between control unit and ",(0,i.jsx)(t.a,{href:"/computer-organization-and-architecture/alu",children:"ALU"}),", it performs the arithmetic or logical operation according to the control signals and operand received from the control unit."]}),"\n"]}),"\n"]}),"\n",(0,i.jsx)(t.h4,{id:"clock-cycle",children:"Clock Cycle"}),"\n",(0,i.jsxs)(t.p,{children:["During the fetch-decode-execute cycle, the control unit will utilize a clock. The clock will produces a regular series of electrical pulses, known as ",(0,i.jsx)(t.strong,{children:"clock cycles"}),", which represents a discrete unit of time. The purpose of timing between cycle is to ensures that operations within the CPU are executed in a controlled and synchronized manner (e.g., accessing register before we even write onto it)."]}),"\n",(0,i.jsx)(t.p,{children:"The clock cycle or clock rate is measured in Hertz (Hz) per second. It determines the speed at which the CPU processes instructions and carries out operations, where higher clock rates generally result in faster execution."}),"\n",(0,i.jsx)(t.p,{children:"A single fetch-decode-execute cycle is counted as one instruction cycle, which can execute in multiple clock cycle."}),"\n",(0,i.jsxs)(t.p,{children:[(0,i.jsx)(t.img,{alt:"Control unit timing",src:n(68717).Z+"",width:"406",height:"387"}),(0,i.jsx)(t.br,{}),"\n","Source : ",(0,i.jsx)(t.a,{href:"https://www.learncomputerscienceonline.com/control-unit/",children:"https://www.learncomputerscienceonline.com/control-unit/"})]}),"\n",(0,i.jsx)(t.admonition,{type:"tip",children:(0,i.jsxs)(t.p,{children:["A term called ",(0,i.jsx)(t.strong,{children:"overclocking"}),", which mean we are configuring our CPU, GPU, or RAM at a higher clock speed than the default settings. The purpose is to achieve higher processing speed."]})}),"\n",(0,i.jsx)(t.h4,{id:"interrupt--exception-handling",children:"Interrupt & Exception Handling"}),"\n",(0,i.jsx)(t.p,{children:"Control unit is also responsible for handling interruption and exception during program's execution."}),"\n",(0,i.jsx)(t.p,{children:"Interrupt is a signal that indicates the occurrence of an event that requires the CPU's immediate attention. Interrupts can be generated by various sources, such as devices (e.g., keyboard, timer), external signals, or software-generated events."}),"\n",(0,i.jsxs)(t.p,{children:["When an interrupt happen, the control unit will suspends the execution of current instruction and will transfers control to an ",(0,i.jsx)(t.strong,{children:"interrupt handler routine"}),", it is the component that is responsible for handling interrupt event. The control unit will also saves the execution context, including the relevant registers such as the PC. After the handler completes the handling, control unit will continue the execution of the program with the saved context."]}),"\n",(0,i.jsxs)(t.p,{children:["Exceptions are unwanted event during program's execution, it will need special handling from ",(0,i.jsx)(t.strong,{children:"exception handler"}),". Similar to interruption, the control unit will save the execution context and transfers the control to the exception handler. Once the exception handling is completed, the control unit continue the program's execution."]})]})}function d(e={}){const{wrapper:t}={...(0,r.a)(),...e.components};return t?(0,i.jsx)(t,{...e,children:(0,i.jsx)(l,{...e})}):l(e)}},68717:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/control-unit-timing-69713eca9d7d08d972dfed151cd0fad5.png"},31131:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/control-unit-with-alu-662b1136e9c2572af392f4e0c30eb6aa.png"},50382:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/control-unit-20110a296c2f58221bfadfdc518542b7.png"},28267:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/cpu-cycle-9a36019e41e89573b8d472c92fb5ff30.png"},51411:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/execute-0eab56d29d31ee636ec54668dda4c016.png"},12030:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/fetch-386dd4e5da027f421a3031d8e422c0bb.png"},32434:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/instruction-check-7e4a74a60a61c354e4f79c5af1d48a45.png"},77855:(e,t,n)=>{n.d(t,{Z:()=>i});const i=n.p+"assets/images/instruction-table-38b6a8fba4b774fa1f008116afbd9005.png"},11151:(e,t,n)=>{n.d(t,{Z:()=>c,a:()=>s});var i=n(67294);const r={},o=i.createContext(r);function s(e){const t=i.useContext(o);return i.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),i.createElement(o.Provider,{value:t},e.children)}}}]);