# 1 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts"
# 15 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts"
/dts-v1/;
# 1 "./arch/arm64/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 1
# 14 "arch/arm64/boot/dts/mediatek/mt8173.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/mt8173-clk.h" 1
# 15 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/phy/phy.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/mt8173-power.h" 1
# 19 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset/mt8173-resets.h" 1
# 20 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt8173-pinfunc.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt8173-pinfunc.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pinctrl/mt65xx.h" 1
# 19 "arch/arm64/boot/dts/mediatek/mt8173-pinfunc.h" 2
# 21 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2

/ {
 compatible = "mediatek,mt8173";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu2>;
    };
    core1 {
     cpu = <&cpu3>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  cpu2: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x100>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  cpu3: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x101>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    local-timer-stop;
    entry-latency-us = <639>;
    exit-latency-us = <680>;
    min-residency-us = <1088>;
    arm,psci-suspend-param = <0x0010000>;
   };
  };
 };

 psci {
  compatible = "arm,psci-1.0", "arm,psci-0.2", "arm,psci";
  method = "smc";
  cpu_suspend = <0x84000001>;
  cpu_off = <0x84000002>;
  cpu_on = <0x84000003>;
 };

 clk26m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 clk32k: oscillator@1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
  clock-output-names = "clk32k";
 };

 cpum_ck: oscillator@2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "cpum_ck";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13
         ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14
         ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11
         ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10
         ((((1 << (4)) - 1) << 8) | 8)>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  topckgen: clock-controller@10000000 {
   compatible = "mediatek,mt8173-topckgen";
   reg = <0 0x10000000 0 0x1000>;
   #clock-cells = <1>;
  };

  infracfg: power-controller@10001000 {
   compatible = "mediatek,mt8173-infracfg", "syscon";
   reg = <0 0x10001000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pericfg: power-controller@10003000 {
   compatible = "mediatek,mt8173-pericfg", "syscon";
   reg = <0 0x10003000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  syscfg_pctl_a: syscfg_pctl_a@10005000 {
   compatible = "mediatek,mt8173-pctl-a-syscfg", "syscon";
   reg = <0 0x10005000 0 0x1000>;
  };

  pio: pinctrl@0x10005000 {
   compatible = "mediatek,mt8173-pinctrl";
   reg = <0 0x1000b000 0 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl_a>;
   pins-are-numbered;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 145 4>,
         <0 146 4>,
         <0 147 4>;

   i2c0_pins_a: i2c0 {
    pins1 {
     pinmux = <(((45) << 8) | 1)>,
       <(((46) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c1_pins_a: i2c1 {
    pins1 {
     pinmux = <(((125) << 8) | 1)>,
       <(((126) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c2_pins_a: i2c2 {
    pins1 {
     pinmux = <(((43) << 8) | 1)>,
       <(((44) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c3_pins_a: i2c3 {
    pins1 {
     pinmux = <(((106) << 8) | 1)>,
       <(((107) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c4_pins_a: i2c4 {
    pins1 {
     pinmux = <(((133) << 8) | 1)>,
       <(((134) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c6_pins_a: i2c6 {
    pins1 {
     pinmux = <(((100) << 8) | 4)>,
       <(((101) << 8) | 4)>;
     bias-disable;
    };
   };
  };

  scpsys: scpsys@10006000 {
   compatible = "mediatek,mt8173-scpsys";
   #power-domain-cells = <1>;
   reg = <0 0x10006000 0 0x1000>;
   clocks = <&clk26m>,
     <&topckgen 85>,
     <&topckgen 88>,
     <&topckgen 105>;
   clock-names = "mfg", "mm", "venc", "venc_lt";
   infracfg = <&infracfg>;
  };

  watchdog: watchdog@10007000 {
   compatible = "mediatek,mt8173-wdt",
         "mediatek,mt6589-wdt";
   reg = <0 0x10007000 0 0x100>;
  };

  pwrap: pwrap@1000d000 {
   compatible = "mediatek,mt8173-pwrap";
   reg = <0 0x1000d000 0 0x1000>;
   reg-names = "pwrap";
   interrupts = <0 153 4>;
   resets = <&infracfg 7>;
   reset-names = "pwrap";
   clocks = <&infracfg 10>, <&infracfg 11>;
   clock-names = "spi", "wrap";
  };

  sysirq: intpol-controller@10200620 {
   compatible = "mediatek,mt8173-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10200620 0 0x20>;
  };

  apmixedsys: clock-controller@10209000 {
   compatible = "mediatek,mt8173-apmixedsys";
   reg = <0 0x10209000 0 0x1000>;
   #clock-cells = <1>;
  };

  gic: interrupt-controller@10220000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x10221000 0 0x1000>,
         <0 0x10222000 0 0x2000>,
         <0 0x10224000 0 0x2000>,
         <0 0x10226000 0 0x2000>;
   interrupts = <1 9
    ((((1 << (4)) - 1) << 8) | 4)>;
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11002000 0 0x400>;
   interrupts = <0 83 8>;
   clocks = <&pericfg 36>, <&pericfg 20>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11003000 0 0x400>;
   interrupts = <0 84 8>;
   clocks = <&pericfg 37>, <&pericfg 21>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart2: serial@11004000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11004000 0 0x400>;
   interrupts = <0 85 8>;
   clocks = <&pericfg 38>, <&pericfg 22>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart3: serial@11005000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11005000 0 0x400>;
   interrupts = <0 86 8>;
   clocks = <&pericfg 39>, <&pericfg 23>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  i2c0: i2c@11007000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11007000 0 0x70>,
         <0 0x11000100 0 0x80>;
   interrupts = <0 76 8>;
   clock-div = <16>;
   clocks = <&pericfg 24>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@11008000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11008000 0 0x70>,
         <0 0x11000180 0 0x80>;
   interrupts = <0 77 8>;
   clock-div = <16>;
   clocks = <&pericfg 25>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c1_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@11009000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11009000 0 0x70>,
         <0 0x11000200 0 0x80>;
   interrupts = <0 78 8>;
   clock-div = <16>;
   clocks = <&pericfg 26>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c2_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi: spi@1100a000 {
   compatible = "mediatek,mt8173-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1100a000 0 0x1000>;
   interrupts = <0 110 8>;
   clocks = <&topckgen 52>,
     <&topckgen 92>,
     <&pericfg 30>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  i2c3: i2c@11010000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11010000 0 0x70>,
         <0 0x11000280 0 0x80>;
   interrupts = <0 79 8>;
   clock-div = <16>;
   clocks = <&pericfg 27>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c3_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@11011000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11011000 0 0x70>,
         <0 0x11000300 0 0x80>;
   interrupts = <0 80 8>;
   clock-div = <16>;
   clocks = <&pericfg 28>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c4_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c6: i2c@11013000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11013000 0 0x70>,
         <0 0x11000080 0 0x80>;
   interrupts = <0 82 8>;
   clock-div = <16>;
   clocks = <&pericfg 35>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c6_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  afe: audio-controller@11220000 {
   compatible = "mediatek,mt8173-afe-pcm";
   reg = <0 0x11220000 0 0x1000>;
   interrupts = <0 134 2>;
   power-domains = <&scpsys 5>;
   clocks = <&infracfg 3>,
     <&topckgen 100>,
     <&topckgen 101>,
     <&topckgen 121>,
     <&topckgen 127>,
     <&topckgen 133>,
     <&topckgen 134>,
     <&topckgen 135>,
     <&topckgen 136>,
     <&topckgen 137>;
   clock-names = "infra_sys_audio_clk",
          "top_pdn_audio",
          "top_pdn_aud_intbus",
          "bck0",
          "bck1",
          "i2s0_m",
          "i2s1_m",
          "i2s2_m",
          "i2s3_m",
          "i2s3_b";
   assigned-clocks = <&topckgen 109>,
       <&topckgen 110>;
   assigned-clock-parents = <&topckgen 25>,
       <&topckgen 26>;
  };

  mmc0: mmc@11230000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11230000 0 0x1000>;
   interrupts = <0 71 8>;
   clocks = <&pericfg 14>,
     <&topckgen 95>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc1: mmc@11240000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11240000 0 0x1000>;
   interrupts = <0 72 8>;
   clocks = <&pericfg 15>,
     <&topckgen 82>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc2: mmc@11250000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11250000 0 0x1000>;
   interrupts = <0 73 8>;
   clocks = <&pericfg 16>,
     <&topckgen 82>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc3: mmc@11260000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11260000 0 0x1000>;
   interrupts = <0 74 8>;
   clocks = <&pericfg 17>,
     <&topckgen 117>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  usb30: usb@11270000 {
   compatible = "mediatek,mt8173-xhci";
   reg = <0 0x11270000 0 0x1000>,
         <0 0x11280700 0 0x0100>;
   interrupts = <0 115 8>;
   power-domains = <&scpsys 6>;
   clocks = <&topckgen 94>,
     <&pericfg 11>,
     <&pericfg 12>;
   clock-names = "sys_ck",
          "wakeup_deb_p0",
          "wakeup_deb_p1";
   phys = <&phy_port0 4>,
          <&phy_port1 3>;
   mediatek,syscon-wakeup = <&pericfg>;
   status = "okay";
  };

  u3phy: usb-phy@11290000 {
   compatible = "mediatek,mt8173-u3phy";
   reg = <0 0x11290000 0 0x800>;
   clocks = <&apmixedsys 15>;
   clock-names = "u3phya_ref";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "okay";

   phy_port0: port@11290800 {
    reg = <0 0x11290800 0 0x800>;
    #phy-cells = <1>;
    status = "okay";
   };

   phy_port1: port@11291000 {
    reg = <0 0x11291000 0 0x800>;
    #phy-cells = <1>;
    status = "okay";
   };
  };

  mmsys: clock-controller@14000000 {
   compatible = "mediatek,mt8173-mmsys", "syscon";
   reg = <0 0x14000000 0 0x1000>;
   #clock-cells = <1>;
  };

  pwm0: pwm@1401e000 {
   compatible = "mediatek,mt8173-disp-pwm",
         "mediatek,mt6595-disp-pwm";
   reg = <0 0x1401e000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 33>,
     <&mmsys 32>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  pwm1: pwm@1401f000 {
   compatible = "mediatek,mt8173-disp-pwm",
         "mediatek,mt6595-disp-pwm";
   reg = <0 0x1401f000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 35>,
     <&mmsys 34>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  imgsys: clock-controller@15000000 {
   compatible = "mediatek,mt8173-imgsys", "syscon";
   reg = <0 0x15000000 0 0x1000>;
   #clock-cells = <1>;
  };

  vdecsys: clock-controller@16000000 {
   compatible = "mediatek,mt8173-vdecsys", "syscon";
   reg = <0 0x16000000 0 0x1000>;
   #clock-cells = <1>;
  };

  vencsys: clock-controller@18000000 {
   compatible = "mediatek,mt8173-vencsys", "syscon";
   reg = <0 0x18000000 0 0x1000>;
   #clock-cells = <1>;
  };

  vencltsys: clock-controller@19000000 {
   compatible = "mediatek,mt8173-vencltsys", "syscon";
   reg = <0 0x19000000 0 0x1000>;
   #clock-cells = <1>;
  };
 };
};
# 18 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts" 2

/ {
 model = "MediaTek MT8173 evaluation board";
 compatible = "mediatek,mt8173-evb", "mediatek,mt8173";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x80000000>;
 };

 chosen { };

 usb_p1_vbus: regulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "usb_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 130 0>;
  enable-active-high;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };
};

&i2c1 {
 status = "okay";

 buck: da9211@68 {
  compatible = "dlg,da9211";
  reg = <0x68>;

  regulators {
   da9211_vcpu_reg: BUCKA {
    regulator-name = "VBUCKA";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1310000>;
    regulator-min-microamp = <2000000>;
    regulator-max-microamp = <4400000>;
    regulator-ramp-delay = <10000>;
    regulator-always-on;
   };

   da9211_vgpu_reg: BUCKB {
    regulator-name = "VBUCKB";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1310000>;
    regulator-min-microamp = <2000000>;
    regulator-max-microamp = <3000000>;
    regulator-ramp-delay = <10000>;
   };
  };
 };
};

&mmc0 {
 status = "okay";
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc0_pins_default>;
 pinctrl-1 = <&mmc0_pins_uhs>;
 bus-width = <8>;
 max-frequency = <50000000>;
 cap-mmc-highspeed;
 vmmc-supply = <&mt6397_vemc_3v3_reg>;
 vqmmc-supply = <&mt6397_vio18_reg>;
 non-removable;
};

&mmc1 {
 status = "okay";
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_uhs>;
 bus-width = <4>;
 max-frequency = <50000000>;
 cap-sd-highspeed;
 sd-uhs-sdr25;
 cd-gpios = <&pio 132 0>;
 vmmc-supply = <&mt6397_vmch_reg>;
 vqmmc-supply = <&mt6397_vmc_reg>;
};

&pio {
 disp_pwm0_pins: disp_pwm0_pins {
  pins1 {
   pinmux = <(((87) << 8) | 1)>;
   output-low;
  };
 };

 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((57) << 8) | 1)>,
     <(((58) << 8) | 1)>,
     <(((59) << 8) | 1)>,
     <(((60) << 8) | 1)>,
     <(((61) << 8) | 1)>,
     <(((62) << 8) | 1)>,
     <(((63) << 8) | 1)>,
     <(((64) << 8) | 1)>,
     <(((66) << 8) | 1)>;
   input-enable;
   bias-pull-up;
  };

  pins_clk {
   pinmux = <(((65) << 8) | 1)>;
   bias-pull-down;
  };

  pins_rst {
   pinmux = <(((68) << 8) | 1)>;
   bias-pull-up;
  };
 };

 mmc1_pins_default: mmc1default {
  pins_cmd_dat {
   pinmux = <(((73) << 8) | 1)>,
     <(((74) << 8) | 1)>,
     <(((75) << 8) | 1)>,
     <(((76) << 8) | 1)>,
     <(((78) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <102>;
  };

  pins_clk {
   pinmux = <(((77) << 8) | 1)>;
   bias-pull-down;
   drive-strength = <4>;
  };

  pins_insert {
   pinmux = <(((132) << 8) | 0)>;
   bias-pull-up;
  };
 };

 mmc0_pins_uhs: mmc0 {
  pins_cmd_dat {
   pinmux = <(((57) << 8) | 1)>,
     <(((58) << 8) | 1)>,
     <(((59) << 8) | 1)>,
     <(((60) << 8) | 1)>,
     <(((61) << 8) | 1)>,
     <(((62) << 8) | 1)>,
     <(((63) << 8) | 1)>,
     <(((64) << 8) | 1)>,
     <(((66) << 8) | 1)>;
   input-enable;
   drive-strength = <2>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((65) << 8) | 1)>;
   drive-strength = <2>;
   bias-pull-down = <101>;
  };

  pins_rst {
   pinmux = <(((68) << 8) | 1)>;
   bias-pull-up;
  };
 };

 mmc1_pins_uhs: mmc1 {
  pins_cmd_dat {
   pinmux = <(((73) << 8) | 1)>,
     <(((74) << 8) | 1)>,
     <(((75) << 8) | 1)>,
     <(((76) << 8) | 1)>,
     <(((78) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <102>;
  };

  pins_clk {
   pinmux = <(((77) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
 };
};

&pwm0 {
 pinctrl-names = "default";
 pinctrl-0 = <&disp_pwm0_pins>;
 status = "okay";
};

&pwrap {
 pmic: mt6397 {
  compatible = "mediatek,mt6397";
  interrupt-parent = <&pio>;
  interrupts = <11 4>;
  interrupt-controller;
  #interrupt-cells = <2>;

  mt6397regulator: mt6397regulator {
   compatible = "mediatek,mt6397-regulator";

   mt6397_vpca15_reg: buck_vpca15 {
    regulator-compatible = "buck_vpca15";
    regulator-name = "vpca15";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vpca7_reg: buck_vpca7 {
    regulator-compatible = "buck_vpca7";
    regulator-name = "vpca7";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-enable-ramp-delay = <115>;
   };

   mt6397_vsramca15_reg: buck_vsramca15 {
    regulator-compatible = "buck_vsramca15";
    regulator-name = "vsramca15";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vsramca7_reg: buck_vsramca7 {
    regulator-compatible = "buck_vsramca7";
    regulator-name = "vsramca7";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vcore_reg: buck_vcore {
    regulator-compatible = "buck_vcore";
    regulator-name = "vcore";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vgpu_reg: buck_vgpu {
    regulator-compatible = "buck_vgpu";
    regulator-name = "vgpu";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-enable-ramp-delay = <115>;
   };

   mt6397_vdrm_reg: buck_vdrm {
    regulator-compatible = "buck_vdrm";
    regulator-name = "vdrm";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1400000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vio18_reg: buck_vio18 {
    regulator-compatible = "buck_vio18";
    regulator-name = "vio18";
    regulator-min-microvolt = <1620000>;
    regulator-max-microvolt = <1980000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vtcxo_reg: ldo_vtcxo {
    regulator-compatible = "ldo_vtcxo";
    regulator-name = "vtcxo";
    regulator-always-on;
   };

   mt6397_va28_reg: ldo_va28 {
    regulator-compatible = "ldo_va28";
    regulator-name = "va28";
    regulator-always-on;
   };

   mt6397_vcama_reg: ldo_vcama {
    regulator-compatible = "ldo_vcama";
    regulator-name = "vcama";
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vio28_reg: ldo_vio28 {
    regulator-compatible = "ldo_vio28";
    regulator-name = "vio28";
    regulator-always-on;
   };

   mt6397_vusb_reg: ldo_vusb {
    regulator-compatible = "ldo_vusb";
    regulator-name = "vusb";
   };

   mt6397_vmc_reg: ldo_vmc {
    regulator-compatible = "ldo_vmc";
    regulator-name = "vmc";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vmch_reg: ldo_vmch {
    regulator-compatible = "ldo_vmch";
    regulator-name = "vmch";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vemc_3v3_reg: ldo_vemc3v3 {
    regulator-compatible = "ldo_vemc3v3";
    regulator-name = "vemc_3v3";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp1_reg: ldo_vgp1 {
    regulator-compatible = "ldo_vgp1";
    regulator-name = "vcamd";
    regulator-min-microvolt = <1220000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <240>;
   };

   mt6397_vgp2_reg: ldo_vgp2 {
    regulator-compatible = "ldo_vgp2";
    regulator-name = "vcamio";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp3_reg: ldo_vgp3 {
    regulator-compatible = "ldo_vgp3";
    regulator-name = "vcamaf";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp4_reg: ldo_vgp4 {
    regulator-compatible = "ldo_vgp4";
    regulator-name = "vgp4";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp5_reg: ldo_vgp5 {
    regulator-compatible = "ldo_vgp5";
    regulator-name = "vgp5";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp6_reg: ldo_vgp6 {
    regulator-compatible = "ldo_vgp6";
    regulator-name = "vgp6";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vibr_reg: ldo_vibr {
    regulator-compatible = "ldo_vibr";
    regulator-name = "vibr";
    regulator-min-microvolt = <1300000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };
  };
 };
};

&pio {
 spi_pins_a: spi0 {
  pins_spi {
   pinmux = <(((69) << 8) | 1)>,
    <(((70) << 8) | 1)>,
    <(((71) << 8) | 1)>,
    <(((72) << 8) | 1)>;
  };
 };
};

&spi {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_a>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&uart0 {
 status = "okay";
};

&usb30 {
 vusb33-supply = <&mt6397_vusb_reg>;
 vbus-supply = <&usb_p1_vbus>;
 mediatek,wakeup-src = <1>;
};
