{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713337069505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713337069506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 11:57:49 2024 " "Processing started: Wed Apr 17 11:57:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713337069506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337069506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337069506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713337069969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713337069970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713337080461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g_function.v 1 1 " "Found 1 design units, including 1 entities, in source file g_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 g_function " "Found entity 1: g_function" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713337080463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file key_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_generator " "Found entity 1: key_generator" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713337080466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080466 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 key_tb.v(19) " "Verilog HDL Expression warning at key_tb.v(19): truncated literal to match 4 bits" {  } { { "key_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_tb.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1713337080467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file key_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_tb " "Found entity 1: key_tb" {  } { { "key_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713337080468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_generator " "Elaborating entity \"key_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713337080627 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key_generator.v(98) " "Verilog HDL Case Statement warning at key_generator.v(98): incomplete case statement has no default case item" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713337080638 "|key_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_out key_generator.v(98) " "Verilog HDL Always Construct warning at key_generator.v(98): inferring latch(es) for variable \"key_out\", which holds its previous value in one or more paths through the always construct" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713337080638 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[0\] key_generator.v(98) " "Inferred latch for \"key_out\[0\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[1\] key_generator.v(98) " "Inferred latch for \"key_out\[1\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[2\] key_generator.v(98) " "Inferred latch for \"key_out\[2\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[3\] key_generator.v(98) " "Inferred latch for \"key_out\[3\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[4\] key_generator.v(98) " "Inferred latch for \"key_out\[4\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[5\] key_generator.v(98) " "Inferred latch for \"key_out\[5\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[6\] key_generator.v(98) " "Inferred latch for \"key_out\[6\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[7\] key_generator.v(98) " "Inferred latch for \"key_out\[7\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[8\] key_generator.v(98) " "Inferred latch for \"key_out\[8\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[9\] key_generator.v(98) " "Inferred latch for \"key_out\[9\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[10\] key_generator.v(98) " "Inferred latch for \"key_out\[10\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[11\] key_generator.v(98) " "Inferred latch for \"key_out\[11\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[12\] key_generator.v(98) " "Inferred latch for \"key_out\[12\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[13\] key_generator.v(98) " "Inferred latch for \"key_out\[13\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[14\] key_generator.v(98) " "Inferred latch for \"key_out\[14\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[15\] key_generator.v(98) " "Inferred latch for \"key_out\[15\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[16\] key_generator.v(98) " "Inferred latch for \"key_out\[16\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[17\] key_generator.v(98) " "Inferred latch for \"key_out\[17\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[18\] key_generator.v(98) " "Inferred latch for \"key_out\[18\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[19\] key_generator.v(98) " "Inferred latch for \"key_out\[19\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[20\] key_generator.v(98) " "Inferred latch for \"key_out\[20\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[21\] key_generator.v(98) " "Inferred latch for \"key_out\[21\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[22\] key_generator.v(98) " "Inferred latch for \"key_out\[22\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[23\] key_generator.v(98) " "Inferred latch for \"key_out\[23\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[24\] key_generator.v(98) " "Inferred latch for \"key_out\[24\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[25\] key_generator.v(98) " "Inferred latch for \"key_out\[25\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[26\] key_generator.v(98) " "Inferred latch for \"key_out\[26\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[27\] key_generator.v(98) " "Inferred latch for \"key_out\[27\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[28\] key_generator.v(98) " "Inferred latch for \"key_out\[28\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[29\] key_generator.v(98) " "Inferred latch for \"key_out\[29\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[30\] key_generator.v(98) " "Inferred latch for \"key_out\[30\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[31\] key_generator.v(98) " "Inferred latch for \"key_out\[31\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[32\] key_generator.v(98) " "Inferred latch for \"key_out\[32\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[33\] key_generator.v(98) " "Inferred latch for \"key_out\[33\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[34\] key_generator.v(98) " "Inferred latch for \"key_out\[34\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[35\] key_generator.v(98) " "Inferred latch for \"key_out\[35\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[36\] key_generator.v(98) " "Inferred latch for \"key_out\[36\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[37\] key_generator.v(98) " "Inferred latch for \"key_out\[37\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[38\] key_generator.v(98) " "Inferred latch for \"key_out\[38\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[39\] key_generator.v(98) " "Inferred latch for \"key_out\[39\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080639 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[40\] key_generator.v(98) " "Inferred latch for \"key_out\[40\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[41\] key_generator.v(98) " "Inferred latch for \"key_out\[41\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[42\] key_generator.v(98) " "Inferred latch for \"key_out\[42\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[43\] key_generator.v(98) " "Inferred latch for \"key_out\[43\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[44\] key_generator.v(98) " "Inferred latch for \"key_out\[44\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[45\] key_generator.v(98) " "Inferred latch for \"key_out\[45\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[46\] key_generator.v(98) " "Inferred latch for \"key_out\[46\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[47\] key_generator.v(98) " "Inferred latch for \"key_out\[47\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[48\] key_generator.v(98) " "Inferred latch for \"key_out\[48\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[49\] key_generator.v(98) " "Inferred latch for \"key_out\[49\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[50\] key_generator.v(98) " "Inferred latch for \"key_out\[50\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[51\] key_generator.v(98) " "Inferred latch for \"key_out\[51\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[52\] key_generator.v(98) " "Inferred latch for \"key_out\[52\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[53\] key_generator.v(98) " "Inferred latch for \"key_out\[53\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[54\] key_generator.v(98) " "Inferred latch for \"key_out\[54\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[55\] key_generator.v(98) " "Inferred latch for \"key_out\[55\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[56\] key_generator.v(98) " "Inferred latch for \"key_out\[56\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[57\] key_generator.v(98) " "Inferred latch for \"key_out\[57\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[58\] key_generator.v(98) " "Inferred latch for \"key_out\[58\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[59\] key_generator.v(98) " "Inferred latch for \"key_out\[59\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[60\] key_generator.v(98) " "Inferred latch for \"key_out\[60\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[61\] key_generator.v(98) " "Inferred latch for \"key_out\[61\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[62\] key_generator.v(98) " "Inferred latch for \"key_out\[62\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[63\] key_generator.v(98) " "Inferred latch for \"key_out\[63\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[64\] key_generator.v(98) " "Inferred latch for \"key_out\[64\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[65\] key_generator.v(98) " "Inferred latch for \"key_out\[65\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[66\] key_generator.v(98) " "Inferred latch for \"key_out\[66\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[67\] key_generator.v(98) " "Inferred latch for \"key_out\[67\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[68\] key_generator.v(98) " "Inferred latch for \"key_out\[68\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[69\] key_generator.v(98) " "Inferred latch for \"key_out\[69\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[70\] key_generator.v(98) " "Inferred latch for \"key_out\[70\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[71\] key_generator.v(98) " "Inferred latch for \"key_out\[71\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[72\] key_generator.v(98) " "Inferred latch for \"key_out\[72\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080640 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[73\] key_generator.v(98) " "Inferred latch for \"key_out\[73\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[74\] key_generator.v(98) " "Inferred latch for \"key_out\[74\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[75\] key_generator.v(98) " "Inferred latch for \"key_out\[75\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[76\] key_generator.v(98) " "Inferred latch for \"key_out\[76\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[77\] key_generator.v(98) " "Inferred latch for \"key_out\[77\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[78\] key_generator.v(98) " "Inferred latch for \"key_out\[78\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[79\] key_generator.v(98) " "Inferred latch for \"key_out\[79\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[80\] key_generator.v(98) " "Inferred latch for \"key_out\[80\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[81\] key_generator.v(98) " "Inferred latch for \"key_out\[81\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[82\] key_generator.v(98) " "Inferred latch for \"key_out\[82\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[83\] key_generator.v(98) " "Inferred latch for \"key_out\[83\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[84\] key_generator.v(98) " "Inferred latch for \"key_out\[84\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[85\] key_generator.v(98) " "Inferred latch for \"key_out\[85\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[86\] key_generator.v(98) " "Inferred latch for \"key_out\[86\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080641 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[87\] key_generator.v(98) " "Inferred latch for \"key_out\[87\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[88\] key_generator.v(98) " "Inferred latch for \"key_out\[88\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[89\] key_generator.v(98) " "Inferred latch for \"key_out\[89\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[90\] key_generator.v(98) " "Inferred latch for \"key_out\[90\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[91\] key_generator.v(98) " "Inferred latch for \"key_out\[91\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[92\] key_generator.v(98) " "Inferred latch for \"key_out\[92\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[93\] key_generator.v(98) " "Inferred latch for \"key_out\[93\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[94\] key_generator.v(98) " "Inferred latch for \"key_out\[94\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[95\] key_generator.v(98) " "Inferred latch for \"key_out\[95\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[96\] key_generator.v(98) " "Inferred latch for \"key_out\[96\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[97\] key_generator.v(98) " "Inferred latch for \"key_out\[97\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[98\] key_generator.v(98) " "Inferred latch for \"key_out\[98\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[99\] key_generator.v(98) " "Inferred latch for \"key_out\[99\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[100\] key_generator.v(98) " "Inferred latch for \"key_out\[100\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[101\] key_generator.v(98) " "Inferred latch for \"key_out\[101\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[102\] key_generator.v(98) " "Inferred latch for \"key_out\[102\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[103\] key_generator.v(98) " "Inferred latch for \"key_out\[103\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[104\] key_generator.v(98) " "Inferred latch for \"key_out\[104\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[105\] key_generator.v(98) " "Inferred latch for \"key_out\[105\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[106\] key_generator.v(98) " "Inferred latch for \"key_out\[106\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[107\] key_generator.v(98) " "Inferred latch for \"key_out\[107\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[108\] key_generator.v(98) " "Inferred latch for \"key_out\[108\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[109\] key_generator.v(98) " "Inferred latch for \"key_out\[109\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[110\] key_generator.v(98) " "Inferred latch for \"key_out\[110\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[111\] key_generator.v(98) " "Inferred latch for \"key_out\[111\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[112\] key_generator.v(98) " "Inferred latch for \"key_out\[112\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[113\] key_generator.v(98) " "Inferred latch for \"key_out\[113\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[114\] key_generator.v(98) " "Inferred latch for \"key_out\[114\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[115\] key_generator.v(98) " "Inferred latch for \"key_out\[115\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[116\] key_generator.v(98) " "Inferred latch for \"key_out\[116\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[117\] key_generator.v(98) " "Inferred latch for \"key_out\[117\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[118\] key_generator.v(98) " "Inferred latch for \"key_out\[118\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[119\] key_generator.v(98) " "Inferred latch for \"key_out\[119\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080642 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[120\] key_generator.v(98) " "Inferred latch for \"key_out\[120\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[121\] key_generator.v(98) " "Inferred latch for \"key_out\[121\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[122\] key_generator.v(98) " "Inferred latch for \"key_out\[122\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[123\] key_generator.v(98) " "Inferred latch for \"key_out\[123\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[124\] key_generator.v(98) " "Inferred latch for \"key_out\[124\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[125\] key_generator.v(98) " "Inferred latch for \"key_out\[125\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[126\] key_generator.v(98) " "Inferred latch for \"key_out\[126\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out\[127\] key_generator.v(98) " "Inferred latch for \"key_out\[127\]\" at key_generator.v(98)" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080643 "|key_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g_function g_function:g1 " "Elaborating entity \"g_function\" for hierarchy \"g_function:g1\"" {  } { { "key_generator.v" "g1" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713337080644 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "g_function.v(8) " "Verilog HDL Case Statement warning at g_function.v(8): incomplete case statement has no default case item" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713337080645 "|key_generator|g_function:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RC g_function.v(8) " "Verilog HDL Always Construct warning at g_function.v(8): inferring latch(es) for variable \"RC\", which holds its previous value in one or more paths through the always construct" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[0\] g_function.v(8) " "Inferred latch for \"RC\[0\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[1\] g_function.v(8) " "Inferred latch for \"RC\[1\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[2\] g_function.v(8) " "Inferred latch for \"RC\[2\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[3\] g_function.v(8) " "Inferred latch for \"RC\[3\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[4\] g_function.v(8) " "Inferred latch for \"RC\[4\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[5\] g_function.v(8) " "Inferred latch for \"RC\[5\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[6\] g_function.v(8) " "Inferred latch for \"RC\[6\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[7\] g_function.v(8) " "Inferred latch for \"RC\[7\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[8\] g_function.v(8) " "Inferred latch for \"RC\[8\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[9\] g_function.v(8) " "Inferred latch for \"RC\[9\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[10\] g_function.v(8) " "Inferred latch for \"RC\[10\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[11\] g_function.v(8) " "Inferred latch for \"RC\[11\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[12\] g_function.v(8) " "Inferred latch for \"RC\[12\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[13\] g_function.v(8) " "Inferred latch for \"RC\[13\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[14\] g_function.v(8) " "Inferred latch for \"RC\[14\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[15\] g_function.v(8) " "Inferred latch for \"RC\[15\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[16\] g_function.v(8) " "Inferred latch for \"RC\[16\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[17\] g_function.v(8) " "Inferred latch for \"RC\[17\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[18\] g_function.v(8) " "Inferred latch for \"RC\[18\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[19\] g_function.v(8) " "Inferred latch for \"RC\[19\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[20\] g_function.v(8) " "Inferred latch for \"RC\[20\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[21\] g_function.v(8) " "Inferred latch for \"RC\[21\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[22\] g_function.v(8) " "Inferred latch for \"RC\[22\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[23\] g_function.v(8) " "Inferred latch for \"RC\[23\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[24\] g_function.v(8) " "Inferred latch for \"RC\[24\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[25\] g_function.v(8) " "Inferred latch for \"RC\[25\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[26\] g_function.v(8) " "Inferred latch for \"RC\[26\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[27\] g_function.v(8) " "Inferred latch for \"RC\[27\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[28\] g_function.v(8) " "Inferred latch for \"RC\[28\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[29\] g_function.v(8) " "Inferred latch for \"RC\[29\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[30\] g_function.v(8) " "Inferred latch for \"RC\[30\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC\[31\] g_function.v(8) " "Inferred latch for \"RC\[31\]\" at g_function.v(8)" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337080646 "|key_generator|g_function:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox g_function:g1\|sbox:sb1 " "Elaborating entity \"sbox\" for hierarchy \"g_function:g1\|sbox:sb1\"" {  } { { "g_function.v" "sb1" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713337080647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[25\] " "LATCH primitive \"g_function:g10\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[26\] " "LATCH primitive \"g_function:g10\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[27\] " "LATCH primitive \"g_function:g10\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[28\] " "LATCH primitive \"g_function:g10\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[29\] " "LATCH primitive \"g_function:g10\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[30\] " "LATCH primitive \"g_function:g10\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g10\|RC\[31\] " "LATCH primitive \"g_function:g10\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[25\] " "LATCH primitive \"g_function:g9\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[26\] " "LATCH primitive \"g_function:g9\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[27\] " "LATCH primitive \"g_function:g9\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[28\] " "LATCH primitive \"g_function:g9\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[29\] " "LATCH primitive \"g_function:g9\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[30\] " "LATCH primitive \"g_function:g9\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g9\|RC\[31\] " "LATCH primitive \"g_function:g9\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[25\] " "LATCH primitive \"g_function:g8\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[26\] " "LATCH primitive \"g_function:g8\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[27\] " "LATCH primitive \"g_function:g8\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[28\] " "LATCH primitive \"g_function:g8\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[29\] " "LATCH primitive \"g_function:g8\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[30\] " "LATCH primitive \"g_function:g8\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g8\|RC\[31\] " "LATCH primitive \"g_function:g8\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[25\] " "LATCH primitive \"g_function:g7\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[26\] " "LATCH primitive \"g_function:g7\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[27\] " "LATCH primitive \"g_function:g7\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[28\] " "LATCH primitive \"g_function:g7\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[29\] " "LATCH primitive \"g_function:g7\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[30\] " "LATCH primitive \"g_function:g7\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g7\|RC\[31\] " "LATCH primitive \"g_function:g7\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[25\] " "LATCH primitive \"g_function:g6\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[26\] " "LATCH primitive \"g_function:g6\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[27\] " "LATCH primitive \"g_function:g6\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[28\] " "LATCH primitive \"g_function:g6\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[29\] " "LATCH primitive \"g_function:g6\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[30\] " "LATCH primitive \"g_function:g6\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g6\|RC\[31\] " "LATCH primitive \"g_function:g6\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[25\] " "LATCH primitive \"g_function:g5\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[26\] " "LATCH primitive \"g_function:g5\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[27\] " "LATCH primitive \"g_function:g5\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[28\] " "LATCH primitive \"g_function:g5\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[29\] " "LATCH primitive \"g_function:g5\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[30\] " "LATCH primitive \"g_function:g5\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g5\|RC\[31\] " "LATCH primitive \"g_function:g5\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[25\] " "LATCH primitive \"g_function:g4\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[26\] " "LATCH primitive \"g_function:g4\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[27\] " "LATCH primitive \"g_function:g4\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[28\] " "LATCH primitive \"g_function:g4\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[29\] " "LATCH primitive \"g_function:g4\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[30\] " "LATCH primitive \"g_function:g4\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g4\|RC\[31\] " "LATCH primitive \"g_function:g4\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[25\] " "LATCH primitive \"g_function:g3\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[26\] " "LATCH primitive \"g_function:g3\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[27\] " "LATCH primitive \"g_function:g3\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[28\] " "LATCH primitive \"g_function:g3\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[29\] " "LATCH primitive \"g_function:g3\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[30\] " "LATCH primitive \"g_function:g3\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g3\|RC\[31\] " "LATCH primitive \"g_function:g3\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[25\] " "LATCH primitive \"g_function:g2\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[26\] " "LATCH primitive \"g_function:g2\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[27\] " "LATCH primitive \"g_function:g2\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[28\] " "LATCH primitive \"g_function:g2\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[29\] " "LATCH primitive \"g_function:g2\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[30\] " "LATCH primitive \"g_function:g2\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g2\|RC\[31\] " "LATCH primitive \"g_function:g2\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[25\] " "LATCH primitive \"g_function:g1\|RC\[25\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[26\] " "LATCH primitive \"g_function:g1\|RC\[26\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[27\] " "LATCH primitive \"g_function:g1\|RC\[27\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[28\] " "LATCH primitive \"g_function:g1\|RC\[28\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[29\] " "LATCH primitive \"g_function:g1\|RC\[29\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[30\] " "LATCH primitive \"g_function:g1\|RC\[30\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "g_function:g1\|RC\[31\] " "LATCH primitive \"g_function:g1\|RC\[31\]\" is permanently enabled" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713337080852 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "40 " "Found 40 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g10\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g10\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g10\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g10\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g10\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g10\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g10\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g10\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g9\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g9\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g9\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g9\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g9\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g9\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g9\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g9\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g8\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g8\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g8\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g8\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g8\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g8\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g8\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g8\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g7\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g7\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g7\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g7\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g7\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g7\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g7\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g7\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g6\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g6\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g6\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g6\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g6\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g6\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g6\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g6\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g5\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g5\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g5\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g5\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g5\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g5\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g5\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g5\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g4\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g4\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g4\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g4\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g4\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g4\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g4\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g4\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g3\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g3\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g3\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g3\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g3\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g3\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g3\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g3\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g2\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g2\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g2\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g2\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g2\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g2\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g2\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g2\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g1\|sbox:sb4\|Ram0 " "RAM logic \"g_function:g1\|sbox:sb4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g1\|sbox:sb3\|Ram0 " "RAM logic \"g_function:g1\|sbox:sb3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g1\|sbox:sb2\|Ram0 " "RAM logic \"g_function:g1\|sbox:sb2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "g_function:g1\|sbox:sb1\|Ram0 " "RAM logic \"g_function:g1\|sbox:sb1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713337081259 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713337081259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713337087450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[0\]\$latch " "Latch key_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087483 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[1\]\$latch " "Latch key_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087483 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[2\]\$latch " "Latch key_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087483 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[3\]\$latch " "Latch key_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087483 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[4\]\$latch " "Latch key_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087483 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[5\]\$latch " "Latch key_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087483 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[6\]\$latch " "Latch key_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[7\]\$latch " "Latch key_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[8\]\$latch " "Latch key_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[9\]\$latch " "Latch key_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[10\]\$latch " "Latch key_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[11\]\$latch " "Latch key_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[12\]\$latch " "Latch key_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[13\]\$latch " "Latch key_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[14\]\$latch " "Latch key_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[15\]\$latch " "Latch key_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[16\]\$latch " "Latch key_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087484 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[17\]\$latch " "Latch key_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[18\]\$latch " "Latch key_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[19\]\$latch " "Latch key_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[20\]\$latch " "Latch key_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[21\]\$latch " "Latch key_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[22\]\$latch " "Latch key_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[23\]\$latch " "Latch key_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[24\]\$latch " "Latch key_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[25\]\$latch " "Latch key_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[26\]\$latch " "Latch key_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[27\]\$latch " "Latch key_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[28\]\$latch " "Latch key_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087485 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[29\]\$latch " "Latch key_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[30\]\$latch " "Latch key_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[31\]\$latch " "Latch key_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[32\]\$latch " "Latch key_out\[32\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[33\]\$latch " "Latch key_out\[33\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[34\]\$latch " "Latch key_out\[34\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[35\]\$latch " "Latch key_out\[35\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[36\]\$latch " "Latch key_out\[36\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[37\]\$latch " "Latch key_out\[37\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[38\]\$latch " "Latch key_out\[38\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[39\]\$latch " "Latch key_out\[39\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[40\]\$latch " "Latch key_out\[40\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087486 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[41\]\$latch " "Latch key_out\[41\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087487 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[42\]\$latch " "Latch key_out\[42\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087487 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[43\]\$latch " "Latch key_out\[43\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087487 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[44\]\$latch " "Latch key_out\[44\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087487 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[45\]\$latch " "Latch key_out\[45\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087487 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[46\]\$latch " "Latch key_out\[46\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087487 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[47\]\$latch " "Latch key_out\[47\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[48\]\$latch " "Latch key_out\[48\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[49\]\$latch " "Latch key_out\[49\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[50\]\$latch " "Latch key_out\[50\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[51\]\$latch " "Latch key_out\[51\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[52\]\$latch " "Latch key_out\[52\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[53\]\$latch " "Latch key_out\[53\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[54\]\$latch " "Latch key_out\[54\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[55\]\$latch " "Latch key_out\[55\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087488 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[56\]\$latch " "Latch key_out\[56\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[57\]\$latch " "Latch key_out\[57\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[58\]\$latch " "Latch key_out\[58\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[59\]\$latch " "Latch key_out\[59\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[60\]\$latch " "Latch key_out\[60\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[61\]\$latch " "Latch key_out\[61\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[62\]\$latch " "Latch key_out\[62\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[63\]\$latch " "Latch key_out\[63\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[64\]\$latch " "Latch key_out\[64\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[65\]\$latch " "Latch key_out\[65\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[66\]\$latch " "Latch key_out\[66\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087489 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[67\]\$latch " "Latch key_out\[67\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[68\]\$latch " "Latch key_out\[68\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[69\]\$latch " "Latch key_out\[69\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[70\]\$latch " "Latch key_out\[70\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[71\]\$latch " "Latch key_out\[71\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[72\]\$latch " "Latch key_out\[72\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[73\]\$latch " "Latch key_out\[73\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087490 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[74\]\$latch " "Latch key_out\[74\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[75\]\$latch " "Latch key_out\[75\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[76\]\$latch " "Latch key_out\[76\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[77\]\$latch " "Latch key_out\[77\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[78\]\$latch " "Latch key_out\[78\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[79\]\$latch " "Latch key_out\[79\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[80\]\$latch " "Latch key_out\[80\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[81\]\$latch " "Latch key_out\[81\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087491 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[82\]\$latch " "Latch key_out\[82\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[83\]\$latch " "Latch key_out\[83\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[84\]\$latch " "Latch key_out\[84\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[85\]\$latch " "Latch key_out\[85\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[86\]\$latch " "Latch key_out\[86\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[87\]\$latch " "Latch key_out\[87\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[88\]\$latch " "Latch key_out\[88\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087492 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[89\]\$latch " "Latch key_out\[89\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087493 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[90\]\$latch " "Latch key_out\[90\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087493 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[91\]\$latch " "Latch key_out\[91\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087493 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[92\]\$latch " "Latch key_out\[92\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087493 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[93\]\$latch " "Latch key_out\[93\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087494 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[94\]\$latch " "Latch key_out\[94\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087494 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[95\]\$latch " "Latch key_out\[95\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087494 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[96\]\$latch " "Latch key_out\[96\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[97\]\$latch " "Latch key_out\[97\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[98\]\$latch " "Latch key_out\[98\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[99\]\$latch " "Latch key_out\[99\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[100\]\$latch " "Latch key_out\[100\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[101\]\$latch " "Latch key_out\[101\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[102\]\$latch " "Latch key_out\[102\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[103\]\$latch " "Latch key_out\[103\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[104\]\$latch " "Latch key_out\[104\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[105\]\$latch " "Latch key_out\[105\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[106\]\$latch " "Latch key_out\[106\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087495 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[107\]\$latch " "Latch key_out\[107\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[108\]\$latch " "Latch key_out\[108\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[109\]\$latch " "Latch key_out\[109\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[110\]\$latch " "Latch key_out\[110\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[111\]\$latch " "Latch key_out\[111\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[112\]\$latch " "Latch key_out\[112\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[113\]\$latch " "Latch key_out\[113\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[114\]\$latch " "Latch key_out\[114\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[115\]\$latch " "Latch key_out\[115\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[116\]\$latch " "Latch key_out\[116\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[117\]\$latch " "Latch key_out\[117\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087496 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[118\]\$latch " "Latch key_out\[118\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[119\]\$latch " "Latch key_out\[119\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[120\]\$latch " "Latch key_out\[120\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[121\]\$latch " "Latch key_out\[121\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[122\]\$latch " "Latch key_out\[122\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[123\]\$latch " "Latch key_out\[123\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[124\]\$latch " "Latch key_out\[124\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[125\]\$latch " "Latch key_out\[125\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[126\]\$latch " "Latch key_out\[126\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key_out\[127\]\$latch " "Latch key_out\[127\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_round\[3\] " "Ports D and ENA on the latch are fed by the same signal current_round\[3\]" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713337087497 ""}  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713337087497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713337096525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713337099656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713337099656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3501 " "Implemented 3501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713337099970 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713337099970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3241 " "Implemented 3241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713337099970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713337099970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 333 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 333 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713337099991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 11:58:19 2024 " "Processing ended: Wed Apr 17 11:58:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713337099991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713337099991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713337099991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713337099991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713337101215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713337101215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 11:58:20 2024 " "Processing started: Wed Apr 17 11:58:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713337101215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713337101215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AES_in_UART -c AES_in_UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713337101215 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713337101433 ""}
{ "Info" "0" "" "Project  = AES_in_UART" {  } {  } 0 0 "Project  = AES_in_UART" 0 0 "Fitter" 0 0 1713337101434 ""}
{ "Info" "0" "" "Revision = AES_in_UART" {  } {  } 0 0 "Revision = AES_in_UART" 0 0 "Fitter" 0 0 1713337101434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713337101679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713337101679 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AES_in_UART 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"AES_in_UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713337101701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713337101778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713337101778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713337102355 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713337102383 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713337102597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "260 260 " "No exact pin location assignment(s) for 260 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713337103053 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713337117989 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713337119069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713337119089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713337119090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713337119093 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713337119095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713337119095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713337119095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713337119096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713337119097 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713337119097 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713337119270 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713337130332 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_in_UART.sdc " "Synopsys Design Constraints File file not found: 'AES_in_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713337130336 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713337130337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713337130363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713337130364 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713337130365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713337130471 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713337130694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713337159183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713337171348 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713337181266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713337181267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713337183446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/muslim/HDD/AES_over_UART/AES_in_UART/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713337196194 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713337196194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713337213794 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713337213794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713337213796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713337225083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713337225158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713337229147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713337229150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713337233019 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713337246497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1625 " "Peak virtual memory: 1625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713337248961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 12:00:48 2024 " "Processing ended: Wed Apr 17 12:00:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713337248961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713337248961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:09 " "Total CPU time (on all processors): 00:04:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713337248961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713337248961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713337250515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713337250516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 12:00:50 2024 " "Processing started: Wed Apr 17 12:00:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713337250516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713337250516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AES_in_UART -c AES_in_UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713337250516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713337251815 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713337259530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713337260183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 12:01:00 2024 " "Processing ended: Wed Apr 17 12:01:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713337260183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713337260183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713337260183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713337260183 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713337260379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713337261420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713337261421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 12:01:01 2024 " "Processing started: Wed Apr 17 12:01:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713337261421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713337261421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AES_in_UART -c AES_in_UART " "Command: quartus_sta AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713337261421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713337261707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713337262933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713337262933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337263058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337263058 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713337264433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_in_UART.sdc " "Synopsys Design Constraints File file not found: 'AES_in_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713337266543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337266546 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_round\[0\] current_round\[0\] " "create_clock -period 1.000 -name current_round\[0\] current_round\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713337266589 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713337266589 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713337266619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713337266620 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713337266622 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713337266951 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713337267763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713337267763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.286 " "Worst-case setup slack is -4.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.286            -415.980 current_round\[0\]  " "   -4.286            -415.980 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337268173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.675 " "Worst-case hold slack is 0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 current_round\[0\]  " "    0.675               0.000 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337268636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337268646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337268651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.072 " "Worst-case minimum pulse width slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.693 current_round\[0\]  " "   -0.072              -0.693 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337268657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337268657 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713337268695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713337268752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713337273951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713337274366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713337274550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713337274550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.236 " "Worst-case setup slack is -4.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337274898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337274898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.236            -419.363 current_round\[0\]  " "   -4.236            -419.363 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337274898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337274898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.538 " "Worst-case hold slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337275175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337275175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 current_round\[0\]  " "    0.538               0.000 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337275175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337275175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337275278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337275332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.057 " "Worst-case minimum pulse width slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337275336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337275336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.389 current_round\[0\]  " "   -0.057              -0.389 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337275336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337275336 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713337275388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713337275679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713337281903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713337285362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713337285365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713337285365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.773 " "Worst-case setup slack is -2.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773            -268.228 current_round\[0\]  " "   -2.773            -268.228 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337285367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 current_round\[0\]  " "    0.249               0.000 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337285370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337285372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337285373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.351 " "Worst-case minimum pulse width slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351             -58.126 current_round\[0\]  " "   -0.351             -58.126 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337285375 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713337285393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713337285731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713337285734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713337285734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.533 " "Worst-case setup slack is -2.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533            -245.961 current_round\[0\]  " "   -2.533            -245.961 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337285735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 current_round\[0\]  " "    0.231               0.000 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337285738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337285740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713337285741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.280 " "Worst-case minimum pulse width slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280             -45.755 current_round\[0\]  " "   -0.280             -45.755 current_round\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713337285742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713337285742 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713337288810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713337288853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713337288978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 12:01:28 2024 " "Processing ended: Wed Apr 17 12:01:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713337288978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713337288978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713337288978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713337288978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713337290247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713337290248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 12:01:30 2024 " "Processing started: Wed Apr 17 12:01:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713337290248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713337290248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AES_in_UART -c AES_in_UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713337290248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713337291722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AES_in_UART.vo /home/muslim/HDD/AES_over_UART/AES_in_UART/simulation/modelsim/ simulation " "Generated file AES_in_UART.vo in folder \"/home/muslim/HDD/AES_over_UART/AES_in_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713337293576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713337293658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 12:01:33 2024 " "Processing ended: Wed Apr 17 12:01:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713337293658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713337293658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713337293658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713337293658 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 348 s " "Quartus Prime Full Compilation was successful. 0 errors, 348 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713337293808 ""}
