#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr  4 22:48:05 2022
# Process ID: 3399710
# Current directory: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1
# Command line: vivado -log soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace
# Log file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc.vdi
# Journal file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: link_design -top soc -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack.dcp' for cell 'call_stk'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'logic_analyzer'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory.dcp' for cell 'main_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory.dcp' for cell 'prog_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'sys_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2547.562 ; gain = 0.000 ; free physical = 1333 ; free virtual = 16694
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: logic_analyzer UUID: 68a7444d-f109-5996-81c5-1edd77596622 
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vga_pix_clk_gen'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vga_pix_clk_gen'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc will not be read for any cell of this module.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.457 ; gain = 154.844 ; free physical = 944 ; free virtual = 16336
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'logic_analyzer/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'logic_analyzer/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'logic_analyzer/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'logic_analyzer/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.457 ; gain = 0.000 ; free physical = 945 ; free virtual = 16337
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 88 instances

16 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2756.457 ; gain = 208.895 ; free physical = 945 ; free virtual = 16337
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2820.488 ; gain = 64.031 ; free physical = 894 ; free virtual = 16274

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1408c9cb1

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2820.488 ; gain = 0.000 ; free physical = 889 ; free virtual = 16270

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d5ff0c1032d45dfe.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.059 ; gain = 0.000 ; free physical = 1273 ; free virtual = 16120
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1845c89fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1273 ; free virtual = 16120

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19e6fd9ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1275 ; free virtual = 16122
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 73 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 23bc85c03

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1290 ; free virtual = 16125
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 25ddc2295

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1288 ; free virtual = 16124
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 42 cells
INFO: [Opt 31-1021] In phase Sweep, 912 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 25ddc2295

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1288 ; free virtual = 16123
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 25ddc2295

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1288 ; free virtual = 16123
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c1fd7f05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1288 ; free virtual = 16123
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              73  |                                             66  |
|  Constant propagation         |               1  |              37  |                                             49  |
|  Sweep                        |               4  |              42  |                                            912  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.059 ; gain = 0.000 ; free physical = 1287 ; free virtual = 16122
Ending Logic Optimization Task | Checksum: 119106093

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3014.059 ; gain = 43.773 ; free physical = 1287 ; free virtual = 16122

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 53 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 11 Total Ports: 106
Ending PowerOpt Patch Enables Task | Checksum: eb238a98

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1225 ; free virtual = 16085
Ending Power Optimization Task | Checksum: eb238a98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3326.027 ; gain = 311.969 ; free physical = 1229 ; free virtual = 16089

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1375427db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1142 ; free virtual = 16008
Ending Final Cleanup Task | Checksum: 1375427db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1142 ; free virtual = 16008

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1142 ; free virtual = 16008
Ending Netlist Obfuscation Task | Checksum: 1375427db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1142 ; free virtual = 16008
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3326.027 ; gain = 569.570 ; free physical = 1142 ; free virtual = 16008
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1140 ; free virtual = 16007
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15877
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eafb6d37

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15877
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15877

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17f502bc6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1045 ; free virtual = 15910

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2228a44d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1055 ; free virtual = 15926

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2228a44d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1055 ; free virtual = 15926
Phase 1 Placer Initialization | Checksum: 2228a44d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1055 ; free virtual = 15927

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 229acf679

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1050 ; free virtual = 15923

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18f987846

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1049 ; free virtual = 15924

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ce6c4764

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1037 ; free virtual = 15926

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 263 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 106 nets or LUTs. Breaked 0 LUT, combined 106 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15908
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15908

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            106  |                   106  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            4  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            106  |                   108  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1fbc3330f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15907
Phase 2.4 Global Placement Core | Checksum: 15f4debc1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1028 ; free virtual = 15909
Phase 2 Global Placement | Checksum: 15f4debc1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1028 ; free virtual = 15909

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f50f319b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1028 ; free virtual = 15909

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2178b8da9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1026 ; free virtual = 15907

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb899f43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1026 ; free virtual = 15907

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a8ee5147

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1026 ; free virtual = 15907

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2a8727d9c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1027 ; free virtual = 15908

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22934b48c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1014 ; free virtual = 15896

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25a35761d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15896

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2178982eb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1015 ; free virtual = 15897

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b20dc0b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1014 ; free virtual = 15896
Phase 3 Detail Placement | Checksum: 1b20dc0b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1014 ; free virtual = 15896

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16beeb4e8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.207 | TNS=-289.468 |
Phase 1 Physical Synthesis Initialization | Checksum: 1db014c5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 997 ; free virtual = 15893
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a93b9bee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 997 ; free virtual = 15893
Phase 4.1.1.1 BUFG Insertion | Checksum: 16beeb4e8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 997 ; free virtual = 15893

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.696. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13408a139

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879
Phase 4.1 Post Commit Optimization | Checksum: 13408a139

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13408a139

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13408a139

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879
Phase 4.3 Placer Reporting | Checksum: 13408a139

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b7938399

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879
Ending Placer Task | Checksum: 22bb6e87

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 985 ; free virtual = 15879
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:43 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 1002 ; free virtual = 15896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 987 ; free virtual = 15891
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 995 ; free virtual = 15891
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 998 ; free virtual = 15894
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.86s |  WALL: 1.08s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 971 ; free virtual = 15870

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-265.104 |
Phase 1 Physical Synthesis Initialization | Checksum: 154f3a28d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 959 ; free virtual = 15871
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-265.104 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 154f3a28d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 958 ; free virtual = 15871

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-265.104 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_gen/inst/mem_clk_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.690 | TNS=-264.808 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.686 | TNS=-264.772 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.672 | TNS=-264.702 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.660 | TNS=-264.512 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-264.232 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-264.232 |
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.626 | TNS=-264.032 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.585 | TNS=-263.872 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.726 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.676 |
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.634 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.548 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_gen/inst/mem_clk_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.548 |
Phase 3 Critical Path Optimization | Checksum: 154f3a28d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 956 ; free virtual = 15869

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.548 |
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_gen/inst/mem_clk_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_gen/inst/mem_clk_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.577 | TNS=-263.548 |
Phase 4 Critical Path Optimization | Checksum: 154f3a28d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 956 ; free virtual = 15869
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 956 ; free virtual = 15869
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.577 | TNS=-263.548 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.119  |          1.556  |            0  |              0  |                    12  |           0  |           2  |  00:00:01  |
|  Total          |          0.119  |          1.556  |            0  |              0  |                    12  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 956 ; free virtual = 15869
Ending Physical Synthesis Task | Checksum: 277d3b572

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 956 ; free virtual = 15869
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 947 ; free virtual = 15868
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ece467c0 ConstDB: 0 ShapeSum: bd2e2116 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ae7a37e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 890 ; free virtual = 15767
Post Restoration Checksum: NetGraph: 1b60fea1 NumContArr: 93193943 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae7a37e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 895 ; free virtual = 15773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ae7a37e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 862 ; free virtual = 15740

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ae7a37e4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 862 ; free virtual = 15740
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11944e7ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 832 ; free virtual = 15713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.558 | TNS=-262.550| WHS=-0.809 | THS=-728.059|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: fa8549c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 833 ; free virtual = 15714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.558 | TNS=-262.480| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: d74c5f21

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 833 ; free virtual = 15714
Phase 2 Router Initialization | Checksum: 152a43b9c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 833 ; free virtual = 15714

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5946
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5946
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 152a43b9c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 826 ; free virtual = 15708
Phase 3 Initial Routing | Checksum: 21224c5fb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3326.027 ; gain = 0.000 ; free physical = 794 ; free virtual = 15688
INFO: [Route 35-580] Design has 88 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|          mem_clk_clk_gen |          ila_clk_clk_gen |                                       logic_analyzer/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D|
|          mem_clk_clk_gen |          ila_clk_clk_gen |logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 875
 Number of Nodes with overlaps = 273
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.891 | TNS=-291.637| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c5d7c0fc

Time (s): cpu = 00:13:21 ; elapsed = 00:10:27 . Memory (MB): peak = 3502.004 ; gain = 175.977 ; free physical = 669 ; free virtual = 15514

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 44
Phase 4.2 Global Iteration 1 | Checksum: 13d0cce81

Time (s): cpu = 00:29:13 ; elapsed = 00:19:24 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 706 ; free virtual = 15510
Phase 4 Rip-up And Reroute | Checksum: 13d0cce81

Time (s): cpu = 00:29:13 ; elapsed = 00:19:24 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 706 ; free virtual = 15510

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 146404891

Time (s): cpu = 00:29:15 ; elapsed = 00:19:25 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 709 ; free virtual = 15515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.891 | TNS=-291.637| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d845dbe5

Time (s): cpu = 00:29:17 ; elapsed = 00:19:25 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 714 ; free virtual = 15520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d845dbe5

Time (s): cpu = 00:29:17 ; elapsed = 00:19:25 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 714 ; free virtual = 15520
Phase 5 Delay and Skew Optimization | Checksum: 1d845dbe5

Time (s): cpu = 00:29:17 ; elapsed = 00:19:25 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 714 ; free virtual = 15520

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 169268ed1

Time (s): cpu = 00:29:19 ; elapsed = 00:19:26 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 712 ; free virtual = 15518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.813 | TNS=-290.890| WHS=-0.809 | THS=-1.621 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 174e2a52c

Time (s): cpu = 00:29:19 ; elapsed = 00:19:26 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 708 ; free virtual = 15515
Phase 6.1 Hold Fix Iter | Checksum: 174e2a52c

Time (s): cpu = 00:29:19 ; elapsed = 00:19:26 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 708 ; free virtual = 15514

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.813 | TNS=-290.890| WHS=-0.809 | THS=-1.584 |

Phase 6.2 Additional Hold Fix | Checksum: 1841c7dbc

Time (s): cpu = 00:29:21 ; elapsed = 00:19:27 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 722 ; free virtual = 15517
WARNING: [Route 35-468] The router encountered 33 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	logic_analyzer/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
	logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1/I1
	logic_analyzer/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2/S
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0_i_5/I4
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0_i_6/I4
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3/I4
	prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_4/I4
	logic_analyzer/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
	.. and 23 more pins.

Phase 6 Post Hold Fix | Checksum: 1e39585f9

Time (s): cpu = 00:29:22 ; elapsed = 00:19:27 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 715 ; free virtual = 15509

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.8891 %
  Global Horizontal Routing Utilization  = 3.31507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e39585f9

Time (s): cpu = 00:29:22 ; elapsed = 00:19:27 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 715 ; free virtual = 15509

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e39585f9

Time (s): cpu = 00:29:22 ; elapsed = 00:19:27 . Memory (MB): peak = 3541.004 ; gain = 214.977 ; free physical = 715 ; free virtual = 15509

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b16dba6a

Time (s): cpu = 00:29:23 ; elapsed = 00:19:28 . Memory (MB): peak = 3573.020 ; gain = 246.992 ; free physical = 714 ; free virtual = 15508
WARNING: [Route 35-419] Router was unable to fix hold violation on pin logic_analyzer/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D driven by global clock buffer BUFGCTRL_X0Y1.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin logic_analyzer/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y1.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1aa70a5c2

Time (s): cpu = 00:29:25 ; elapsed = 00:19:28 . Memory (MB): peak = 3573.020 ; gain = 246.992 ; free physical = 714 ; free virtual = 15509
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.813 | TNS=-290.890| WHS=-0.809 | THS=-1.584 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1aa70a5c2

Time (s): cpu = 00:29:25 ; elapsed = 00:19:29 . Memory (MB): peak = 3573.020 ; gain = 246.992 ; free physical = 714 ; free virtual = 15509
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:29:25 ; elapsed = 00:19:29 . Memory (MB): peak = 3573.020 ; gain = 246.992 ; free physical = 824 ; free virtual = 15619

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:29:30 ; elapsed = 00:19:30 . Memory (MB): peak = 3573.020 ; gain = 246.992 ; free physical = 824 ; free virtual = 15619
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3573.020 ; gain = 0.000 ; free physical = 818 ; free virtual = 15625
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
234 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 23:09:54 2022...
