set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {MIPSCPU.vo MIPSCPU_v.sdo}}
	{{"Fast Model"} {MIPSCPU_fast.vo MIPSCPU_v_fast.sdo}}
}
