<!-- Not sure if we need to add any more to this. -->

# Purpose

This document describes the preliminary design for the RISC-V FPGA-based CPU and
Language.
