// Seed: 2937807985
module module_0;
  wire id_1 = id_1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  initial $display(-1);
  tri0 id_12, id_13;
  generate
    begin : LABEL_0
      id_14(
          id_5, 1'b0, -1, id_12
      );
      wire id_15 = id_11;
      wire id_16;
      begin : LABEL_0
      end
    end
    assign id_2 = id_8;
    tri id_17, id_18;
    wire id_19;
  endgenerate
  wire id_20;
  module_0 modCall_1 ();
  assign id_18 = 1;
  id_21[-1] (
      1, id_18
  );
  wire id_22, id_23;
endmodule
