* Test all of LtiSignal, mechatronics, and Statespace.

* Make format of x_long, y_long match the verilog code. This refers to the 
    fact that the registers that store the calculations are over conservative.
    
* Write a testbench for all examples.
    
# Extensions

* Option to enable/disable interpolation in DDS.
* Add state machine template.
* Add tree adder template.

# Checklist

* DDS: python module, example, testbench