                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.9.0 #11195 (FreeBSD)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1_OC3Init
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM1_OC3Init
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 
                                     25 ; default segment ordering for linker
                                     26 	.area HOME
                                     27 	.area GSINIT
                                     28 	.area GSFINAL
                                     29 	.area CONST
                                     30 	.area INITIALIZER
                                     31 	.area CODE
                                     32 
                                     33 ;--------------------------------------------------------
                                     34 ; global & static initialisations
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
                                     37 	.area GSINIT
                                     38 	.area GSFINAL
                                     39 	.area GSINIT
                                     40 ;--------------------------------------------------------
                                     41 ; Home
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
                                     44 	.area HOME
                                     45 ;--------------------------------------------------------
                                     46 ; code
                                     47 ;--------------------------------------------------------
                                     48 	.area CODE
                                     49 ;	./src/stm8s_tim1_OC3Init.c: 61: void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                     50 ;	-----------------------------------------
                                     51 ;	 function TIM1_OC3Init
                                     52 ;	-----------------------------------------
      000000                         53 _TIM1_OC3Init:
      000000 52 03            [ 2]   54 	sub	sp, #3
                                     55 ;	./src/stm8s_tim1_OC3Init.c: 81: TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | 
      000002 C6 52 5D         [ 1]   56 	ld	a, 0x525d
      000005 A4 F0            [ 1]   57 	and	a, #0xf0
      000007 C7 52 5D         [ 1]   58 	ld	0x525d, a
                                     59 ;	./src/stm8s_tim1_OC3Init.c: 85: TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState  & TIM1_CCER2_CC3E   ) |
      00000A C6 52 5D         [ 1]   60 	ld	a, 0x525d
      00000D 6B 01            [ 1]   61 	ld	(0x01, sp), a
      00000F 7B 07            [ 1]   62 	ld	a, (0x07, sp)
      000011 A4 01            [ 1]   63 	and	a, #0x01
      000013 6B 03            [ 1]   64 	ld	(0x03, sp), a
                                     65 ;	./src/stm8s_tim1_OC3Init.c: 86: (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE  )) | 
      000015 7B 08            [ 1]   66 	ld	a, (0x08, sp)
      000017 A4 04            [ 1]   67 	and	a, #0x04
      000019 1A 03            [ 1]   68 	or	a, (0x03, sp)
      00001B 6B 02            [ 1]   69 	ld	(0x02, sp), a
                                     70 ;	./src/stm8s_tim1_OC3Init.c: 87: (uint8_t)((uint8_t)(TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | 
      00001D 7B 0B            [ 1]   71 	ld	a, (0x0b, sp)
      00001F A4 02            [ 1]   72 	and	a, #0x02
      000021 6B 03            [ 1]   73 	ld	(0x03, sp), a
                                     74 ;	./src/stm8s_tim1_OC3Init.c: 88: (uint8_t)(TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  )));
      000023 7B 0C            [ 1]   75 	ld	a, (0x0c, sp)
      000025 A4 08            [ 1]   76 	and	a, #0x08
      000027 1A 03            [ 1]   77 	or	a, (0x03, sp)
      000029 1A 02            [ 1]   78 	or	a, (0x02, sp)
      00002B 1A 01            [ 1]   79 	or	a, (0x01, sp)
      00002D C7 52 5D         [ 1]   80 	ld	0x525d, a
                                     81 ;	./src/stm8s_tim1_OC3Init.c: 91: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | 
      000030 C6 52 5A         [ 1]   82 	ld	a, 0x525a
      000033 A4 8F            [ 1]   83 	and	a, #0x8f
                                     84 ;	./src/stm8s_tim1_OC3Init.c: 92: (uint8_t)TIM1_OCMode);
      000035 1A 06            [ 1]   85 	or	a, (0x06, sp)
      000037 C7 52 5A         [ 1]   86 	ld	0x525a, a
                                     87 ;	./src/stm8s_tim1_OC3Init.c: 95: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
      00003A C6 52 6F         [ 1]   88 	ld	a, 0x526f
      00003D A4 CF            [ 1]   89 	and	a, #0xcf
      00003F C7 52 6F         [ 1]   90 	ld	0x526f, a
                                     91 ;	./src/stm8s_tim1_OC3Init.c: 97: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | 
      000042 C6 52 6F         [ 1]   92 	ld	a, 0x526f
      000045 6B 02            [ 1]   93 	ld	(0x02, sp), a
      000047 7B 0D            [ 1]   94 	ld	a, (0x0d, sp)
      000049 A4 10            [ 1]   95 	and	a, #0x10
      00004B 6B 03            [ 1]   96 	ld	(0x03, sp), a
                                     97 ;	./src/stm8s_tim1_OC3Init.c: 98: (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState));
      00004D 7B 0E            [ 1]   98 	ld	a, (0x0e, sp)
      00004F A4 20            [ 1]   99 	and	a, #0x20
      000051 1A 03            [ 1]  100 	or	a, (0x03, sp)
      000053 1A 02            [ 1]  101 	or	a, (0x02, sp)
      000055 C7 52 6F         [ 1]  102 	ld	0x526f, a
                                    103 ;	./src/stm8s_tim1_OC3Init.c: 101: TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8);
      000058 7B 09            [ 1]  104 	ld	a, (0x09, sp)
      00005A C7 52 69         [ 1]  105 	ld	0x5269, a
                                    106 ;	./src/stm8s_tim1_OC3Init.c: 102: TIM1->CCR3L = (uint8_t)(TIM1_Pulse);
      00005D 7B 0A            [ 1]  107 	ld	a, (0x0a, sp)
      00005F C7 52 6A         [ 1]  108 	ld	0x526a, a
                                    109 ;	./src/stm8s_tim1_OC3Init.c: 103: }
      000062 5B 03            [ 2]  110 	addw	sp, #3
      000064 81               [ 4]  111 	ret
                                    112 	.area CODE
                                    113 	.area CONST
                                    114 	.area INITIALIZER
                                    115 	.area CABS (ABS)
